
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403420 <.init>:
  403420:	stp	x29, x30, [sp, #-16]!
  403424:	mov	x29, sp
  403428:	bl	4049b4 <ferror@plt+0xa24>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret

Disassembly of section .plt:

0000000000403440 <memcpy@plt-0x20>:
  403440:	stp	x16, x30, [sp, #-16]!
  403444:	adrp	x16, 49a000 <ferror@plt+0x96070>
  403448:	ldr	x17, [x16, #4088]
  40344c:	add	x16, x16, #0xff8
  403450:	br	x17
  403454:	nop
  403458:	nop
  40345c:	nop

0000000000403460 <memcpy@plt>:
  403460:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403464:	ldr	x17, [x16]
  403468:	add	x16, x16, #0x0
  40346c:	br	x17

0000000000403470 <getpwnam_r@plt>:
  403470:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403474:	ldr	x17, [x16, #8]
  403478:	add	x16, x16, #0x8
  40347c:	br	x17

0000000000403480 <memmove@plt>:
  403480:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403484:	ldr	x17, [x16, #16]
  403488:	add	x16, x16, #0x10
  40348c:	br	x17

0000000000403490 <pthread_sigmask@plt>:
  403490:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403494:	ldr	x17, [x16, #24]
  403498:	add	x16, x16, #0x18
  40349c:	br	x17

00000000004034a0 <_exit@plt>:
  4034a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034a4:	ldr	x17, [x16, #32]
  4034a8:	add	x16, x16, #0x20
  4034ac:	br	x17

00000000004034b0 <getcwd@plt>:
  4034b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034b4:	ldr	x17, [x16, #40]
  4034b8:	add	x16, x16, #0x28
  4034bc:	br	x17

00000000004034c0 <strtoul@plt>:
  4034c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034c4:	ldr	x17, [x16, #48]
  4034c8:	add	x16, x16, #0x30
  4034cc:	br	x17

00000000004034d0 <strlen@plt>:
  4034d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034d4:	ldr	x17, [x16, #56]
  4034d8:	add	x16, x16, #0x38
  4034dc:	br	x17

00000000004034e0 <pthread_mutexattr_settype@plt>:
  4034e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034e4:	ldr	x17, [x16, #64]
  4034e8:	add	x16, x16, #0x40
  4034ec:	br	x17

00000000004034f0 <fputs@plt>:
  4034f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4034f4:	ldr	x17, [x16, #72]
  4034f8:	add	x16, x16, #0x48
  4034fc:	br	x17

0000000000403500 <exit@plt>:
  403500:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403504:	ldr	x17, [x16, #80]
  403508:	add	x16, x16, #0x50
  40350c:	br	x17

0000000000403510 <raise@plt>:
  403510:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403514:	ldr	x17, [x16, #88]
  403518:	add	x16, x16, #0x58
  40351c:	br	x17

0000000000403520 <strtoll_l@plt>:
  403520:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403524:	ldr	x17, [x16, #96]
  403528:	add	x16, x16, #0x60
  40352c:	br	x17

0000000000403530 <getegid@plt>:
  403530:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403534:	ldr	x17, [x16, #104]
  403538:	add	x16, x16, #0x68
  40353c:	br	x17

0000000000403540 <strtod@plt>:
  403540:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403544:	ldr	x17, [x16, #112]
  403548:	add	x16, x16, #0x70
  40354c:	br	x17

0000000000403550 <geteuid@plt>:
  403550:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403554:	ldr	x17, [x16, #120]
  403558:	add	x16, x16, #0x78
  40355c:	br	x17

0000000000403560 <iconv_close@plt>:
  403560:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403564:	ldr	x17, [x16, #128]
  403568:	add	x16, x16, #0x80
  40356c:	br	x17

0000000000403570 <remove@plt>:
  403570:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403574:	ldr	x17, [x16, #136]
  403578:	add	x16, x16, #0x88
  40357c:	br	x17

0000000000403580 <getresuid@plt>:
  403580:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403584:	ldr	x17, [x16, #144]
  403588:	add	x16, x16, #0x90
  40358c:	br	x17

0000000000403590 <pthread_mutex_trylock@plt>:
  403590:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403594:	ldr	x17, [x16, #152]
  403598:	add	x16, x16, #0x98
  40359c:	br	x17

00000000004035a0 <pthread_key_create@plt>:
  4035a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035a4:	ldr	x17, [x16, #160]
  4035a8:	add	x16, x16, #0xa0
  4035ac:	br	x17

00000000004035b0 <setenv@plt>:
  4035b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035b4:	ldr	x17, [x16, #168]
  4035b8:	add	x16, x16, #0xa8
  4035bc:	br	x17

00000000004035c0 <readlink@plt>:
  4035c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035c4:	ldr	x17, [x16, #176]
  4035c8:	add	x16, x16, #0xb0
  4035cc:	br	x17

00000000004035d0 <pthread_mutexattr_init@plt>:
  4035d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035d4:	ldr	x17, [x16, #184]
  4035d8:	add	x16, x16, #0xb8
  4035dc:	br	x17

00000000004035e0 <sprintf@plt>:
  4035e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035e4:	ldr	x17, [x16, #192]
  4035e8:	add	x16, x16, #0xc0
  4035ec:	br	x17

00000000004035f0 <getuid@plt>:
  4035f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4035f4:	ldr	x17, [x16, #200]
  4035f8:	add	x16, x16, #0xc8
  4035fc:	br	x17

0000000000403600 <pipe@plt>:
  403600:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403604:	ldr	x17, [x16, #208]
  403608:	add	x16, x16, #0xd0
  40360c:	br	x17

0000000000403610 <opendir@plt>:
  403610:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403614:	ldr	x17, [x16, #216]
  403618:	add	x16, x16, #0xd8
  40361c:	br	x17

0000000000403620 <__cxa_atexit@plt>:
  403620:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403624:	ldr	x17, [x16, #224]
  403628:	add	x16, x16, #0xe0
  40362c:	br	x17

0000000000403630 <pthread_attr_init@plt>:
  403630:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403634:	ldr	x17, [x16, #232]
  403638:	add	x16, x16, #0xe8
  40363c:	br	x17

0000000000403640 <fputc@plt>:
  403640:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403644:	ldr	x17, [x16, #240]
  403648:	add	x16, x16, #0xf0
  40364c:	br	x17

0000000000403650 <clock_gettime@plt>:
  403650:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403654:	ldr	x17, [x16, #248]
  403658:	add	x16, x16, #0xf8
  40365c:	br	x17

0000000000403660 <setrlimit@plt>:
  403660:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403664:	ldr	x17, [x16, #256]
  403668:	add	x16, x16, #0x100
  40366c:	br	x17

0000000000403670 <setvbuf@plt>:
  403670:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403674:	ldr	x17, [x16, #264]
  403678:	add	x16, x16, #0x108
  40367c:	br	x17

0000000000403680 <kill@plt>:
  403680:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403684:	ldr	x17, [x16, #272]
  403688:	add	x16, x16, #0x110
  40368c:	br	x17

0000000000403690 <getpwuid_r@plt>:
  403690:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403694:	ldr	x17, [x16, #280]
  403698:	add	x16, x16, #0x118
  40369c:	br	x17

00000000004036a0 <fork@plt>:
  4036a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036a4:	ldr	x17, [x16, #288]
  4036a8:	add	x16, x16, #0x120
  4036ac:	br	x17

00000000004036b0 <pthread_rwlock_trywrlock@plt>:
  4036b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036b4:	ldr	x17, [x16, #296]
  4036b8:	add	x16, x16, #0x128
  4036bc:	br	x17

00000000004036c0 <lseek@plt>:
  4036c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036c4:	ldr	x17, [x16, #304]
  4036c8:	add	x16, x16, #0x130
  4036cc:	br	x17

00000000004036d0 <pthread_mutexattr_destroy@plt>:
  4036d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036d4:	ldr	x17, [x16, #312]
  4036d8:	add	x16, x16, #0x138
  4036dc:	br	x17

00000000004036e0 <sigfillset@plt>:
  4036e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036e4:	ldr	x17, [x16, #320]
  4036e8:	add	x16, x16, #0x140
  4036ec:	br	x17

00000000004036f0 <strtoull_l@plt>:
  4036f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4036f4:	ldr	x17, [x16, #328]
  4036f8:	add	x16, x16, #0x148
  4036fc:	br	x17

0000000000403700 <__ctype_tolower_loc@plt>:
  403700:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403704:	ldr	x17, [x16, #336]
  403708:	add	x16, x16, #0x150
  40370c:	br	x17

0000000000403710 <snprintf@plt>:
  403710:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403714:	ldr	x17, [x16, #344]
  403718:	add	x16, x16, #0x158
  40371c:	br	x17

0000000000403720 <stpcpy@plt>:
  403720:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403724:	ldr	x17, [x16, #352]
  403728:	add	x16, x16, #0x160
  40372c:	br	x17

0000000000403730 <signal@plt>:
  403730:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403734:	ldr	x17, [x16, #360]
  403738:	add	x16, x16, #0x168
  40373c:	br	x17

0000000000403740 <fclose@plt>:
  403740:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403744:	ldr	x17, [x16, #368]
  403748:	add	x16, x16, #0x170
  40374c:	br	x17

0000000000403750 <fsync@plt>:
  403750:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403754:	ldr	x17, [x16, #376]
  403758:	add	x16, x16, #0x178
  40375c:	br	x17

0000000000403760 <getpid@plt>:
  403760:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403764:	ldr	x17, [x16, #384]
  403768:	add	x16, x16, #0x180
  40376c:	br	x17

0000000000403770 <nl_langinfo@plt>:
  403770:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403774:	ldr	x17, [x16, #392]
  403778:	add	x16, x16, #0x188
  40377c:	br	x17

0000000000403780 <fopen@plt>:
  403780:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403784:	ldr	x17, [x16, #400]
  403788:	add	x16, x16, #0x190
  40378c:	br	x17

0000000000403790 <malloc@plt>:
  403790:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403794:	ldr	x17, [x16, #408]
  403798:	add	x16, x16, #0x198
  40379c:	br	x17

00000000004037a0 <chmod@plt>:
  4037a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037a4:	ldr	x17, [x16, #416]
  4037a8:	add	x16, x16, #0x1a0
  4037ac:	br	x17

00000000004037b0 <open@plt>:
  4037b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037b4:	ldr	x17, [x16, #424]
  4037b8:	add	x16, x16, #0x1a8
  4037bc:	br	x17

00000000004037c0 <pthread_condattr_destroy@plt>:
  4037c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037c4:	ldr	x17, [x16, #432]
  4037c8:	add	x16, x16, #0x1b0
  4037cc:	br	x17

00000000004037d0 <poll@plt>:
  4037d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037d4:	ldr	x17, [x16, #440]
  4037d8:	add	x16, x16, #0x1b8
  4037dc:	br	x17

00000000004037e0 <pthread_attr_destroy@plt>:
  4037e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037e4:	ldr	x17, [x16, #448]
  4037e8:	add	x16, x16, #0x1c0
  4037ec:	br	x17

00000000004037f0 <__isoc99_fscanf@plt>:
  4037f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4037f4:	ldr	x17, [x16, #456]
  4037f8:	add	x16, x16, #0x1c8
  4037fc:	br	x17

0000000000403800 <getppid@plt>:
  403800:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403804:	ldr	x17, [x16, #464]
  403808:	add	x16, x16, #0x1d0
  40380c:	br	x17

0000000000403810 <sigemptyset@plt>:
  403810:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403814:	ldr	x17, [x16, #472]
  403818:	add	x16, x16, #0x1d8
  40381c:	br	x17

0000000000403820 <pthread_cond_signal@plt>:
  403820:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403824:	ldr	x17, [x16, #480]
  403828:	add	x16, x16, #0x1e0
  40382c:	br	x17

0000000000403830 <strncmp@plt>:
  403830:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403834:	ldr	x17, [x16, #488]
  403838:	add	x16, x16, #0x1e8
  40383c:	br	x17

0000000000403840 <__libc_start_main@plt>:
  403840:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403844:	ldr	x17, [x16, #496]
  403848:	add	x16, x16, #0x1f0
  40384c:	br	x17

0000000000403850 <strtod_l@plt>:
  403850:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403854:	ldr	x17, [x16, #504]
  403858:	add	x16, x16, #0x1f8
  40385c:	br	x17

0000000000403860 <pthread_detach@plt>:
  403860:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403864:	ldr	x17, [x16, #512]
  403868:	add	x16, x16, #0x200
  40386c:	br	x17

0000000000403870 <fstatfs@plt>:
  403870:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403874:	ldr	x17, [x16, #520]
  403878:	add	x16, x16, #0x208
  40387c:	br	x17

0000000000403880 <memset@plt>:
  403880:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403884:	ldr	x17, [x16, #528]
  403888:	add	x16, x16, #0x210
  40388c:	br	x17

0000000000403890 <fdopen@plt>:
  403890:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403894:	ldr	x17, [x16, #536]
  403898:	add	x16, x16, #0x218
  40389c:	br	x17

00000000004038a0 <strpbrk@plt>:
  4038a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038a4:	ldr	x17, [x16, #544]
  4038a8:	add	x16, x16, #0x220
  4038ac:	br	x17

00000000004038b0 <gettimeofday@plt>:
  4038b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038b4:	ldr	x17, [x16, #552]
  4038b8:	add	x16, x16, #0x228
  4038bc:	br	x17

00000000004038c0 <gmtime_r@plt>:
  4038c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038c4:	ldr	x17, [x16, #560]
  4038c8:	add	x16, x16, #0x230
  4038cc:	br	x17

00000000004038d0 <posix_memalign@plt>:
  4038d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038d4:	ldr	x17, [x16, #568]
  4038d8:	add	x16, x16, #0x238
  4038dc:	br	x17

00000000004038e0 <pthread_attr_setstacksize@plt>:
  4038e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038e4:	ldr	x17, [x16, #576]
  4038e8:	add	x16, x16, #0x240
  4038ec:	br	x17

00000000004038f0 <calloc@plt>:
  4038f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4038f4:	ldr	x17, [x16, #584]
  4038f8:	add	x16, x16, #0x248
  4038fc:	br	x17

0000000000403900 <pthread_rwlock_destroy@plt>:
  403900:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403904:	ldr	x17, [x16, #592]
  403908:	add	x16, x16, #0x250
  40390c:	br	x17

0000000000403910 <pthread_cond_broadcast@plt>:
  403910:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403914:	ldr	x17, [x16, #600]
  403918:	add	x16, x16, #0x258
  40391c:	br	x17

0000000000403920 <execv@plt>:
  403920:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403924:	ldr	x17, [x16, #608]
  403928:	add	x16, x16, #0x260
  40392c:	br	x17

0000000000403930 <strcasecmp@plt>:
  403930:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403934:	ldr	x17, [x16, #616]
  403938:	add	x16, x16, #0x268
  40393c:	br	x17

0000000000403940 <pthread_getspecific@plt>:
  403940:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403944:	ldr	x17, [x16, #624]
  403948:	add	x16, x16, #0x270
  40394c:	br	x17

0000000000403950 <readdir@plt>:
  403950:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403954:	ldr	x17, [x16, #632]
  403958:	add	x16, x16, #0x278
  40395c:	br	x17

0000000000403960 <realloc@plt>:
  403960:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403964:	ldr	x17, [x16, #640]
  403968:	add	x16, x16, #0x280
  40396c:	br	x17

0000000000403970 <__ctype_toupper_loc@plt>:
  403970:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403974:	ldr	x17, [x16, #648]
  403978:	add	x16, x16, #0x288
  40397c:	br	x17

0000000000403980 <getc@plt>:
  403980:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403984:	ldr	x17, [x16, #656]
  403988:	add	x16, x16, #0x290
  40398c:	br	x17

0000000000403990 <closedir@plt>:
  403990:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403994:	ldr	x17, [x16, #664]
  403998:	add	x16, x16, #0x298
  40399c:	br	x17

00000000004039a0 <strerror@plt>:
  4039a0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039a4:	ldr	x17, [x16, #672]
  4039a8:	add	x16, x16, #0x2a0
  4039ac:	br	x17

00000000004039b0 <pthread_mutex_init@plt>:
  4039b0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039b4:	ldr	x17, [x16, #680]
  4039b8:	add	x16, x16, #0x2a8
  4039bc:	br	x17

00000000004039c0 <close@plt>:
  4039c0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039c4:	ldr	x17, [x16, #688]
  4039c8:	add	x16, x16, #0x2b0
  4039cc:	br	x17

00000000004039d0 <sigaction@plt>:
  4039d0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039d4:	ldr	x17, [x16, #696]
  4039d8:	add	x16, x16, #0x2b8
  4039dc:	br	x17

00000000004039e0 <strrchr@plt>:
  4039e0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039e4:	ldr	x17, [x16, #704]
  4039e8:	add	x16, x16, #0x2c0
  4039ec:	br	x17

00000000004039f0 <pthread_create@plt>:
  4039f0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  4039f4:	ldr	x17, [x16, #712]
  4039f8:	add	x16, x16, #0x2c8
  4039fc:	br	x17

0000000000403a00 <__gmon_start__@plt>:
  403a00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a04:	ldr	x17, [x16, #720]
  403a08:	add	x16, x16, #0x2d0
  403a0c:	br	x17

0000000000403a10 <mktime@plt>:
  403a10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a14:	ldr	x17, [x16, #728]
  403a18:	add	x16, x16, #0x2d8
  403a1c:	br	x17

0000000000403a20 <write@plt>:
  403a20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a24:	ldr	x17, [x16, #736]
  403a28:	add	x16, x16, #0x2e0
  403a2c:	br	x17

0000000000403a30 <pthread_join@plt>:
  403a30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a34:	ldr	x17, [x16, #744]
  403a38:	add	x16, x16, #0x2e8
  403a3c:	br	x17

0000000000403a40 <abort@plt>:
  403a40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a44:	ldr	x17, [x16, #752]
  403a48:	add	x16, x16, #0x2f0
  403a4c:	br	x17

0000000000403a50 <eventfd@plt>:
  403a50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a54:	ldr	x17, [x16, #760]
  403a58:	add	x16, x16, #0x2f8
  403a5c:	br	x17

0000000000403a60 <pthread_exit@plt>:
  403a60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a64:	ldr	x17, [x16, #768]
  403a68:	add	x16, x16, #0x300
  403a6c:	br	x17

0000000000403a70 <access@plt>:
  403a70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a74:	ldr	x17, [x16, #776]
  403a78:	add	x16, x16, #0x308
  403a7c:	br	x17

0000000000403a80 <feof@plt>:
  403a80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a84:	ldr	x17, [x16, #784]
  403a88:	add	x16, x16, #0x310
  403a8c:	br	x17

0000000000403a90 <puts@plt>:
  403a90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403a94:	ldr	x17, [x16, #792]
  403a98:	add	x16, x16, #0x318
  403a9c:	br	x17

0000000000403aa0 <pipe2@plt>:
  403aa0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403aa4:	ldr	x17, [x16, #800]
  403aa8:	add	x16, x16, #0x320
  403aac:	br	x17

0000000000403ab0 <memcmp@plt>:
  403ab0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ab4:	ldr	x17, [x16, #808]
  403ab8:	add	x16, x16, #0x328
  403abc:	br	x17

0000000000403ac0 <pthread_rwlock_tryrdlock@plt>:
  403ac0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ac4:	ldr	x17, [x16, #816]
  403ac8:	add	x16, x16, #0x330
  403acc:	br	x17

0000000000403ad0 <strcmp@plt>:
  403ad0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ad4:	ldr	x17, [x16, #824]
  403ad8:	add	x16, x16, #0x338
  403adc:	br	x17

0000000000403ae0 <getpwuid@plt>:
  403ae0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ae4:	ldr	x17, [x16, #832]
  403ae8:	add	x16, x16, #0x340
  403aec:	br	x17

0000000000403af0 <iconv@plt>:
  403af0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403af4:	ldr	x17, [x16, #840]
  403af8:	add	x16, x16, #0x348
  403afc:	br	x17

0000000000403b00 <__ctype_b_loc@plt>:
  403b00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b04:	ldr	x17, [x16, #848]
  403b08:	add	x16, x16, #0x350
  403b0c:	br	x17

0000000000403b10 <uselocale@plt>:
  403b10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b14:	ldr	x17, [x16, #856]
  403b18:	add	x16, x16, #0x358
  403b1c:	br	x17

0000000000403b20 <rewinddir@plt>:
  403b20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b24:	ldr	x17, [x16, #864]
  403b28:	add	x16, x16, #0x360
  403b2c:	br	x17

0000000000403b30 <rmdir@plt>:
  403b30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b34:	ldr	x17, [x16, #872]
  403b38:	add	x16, x16, #0x368
  403b3c:	br	x17

0000000000403b40 <strtol@plt>:
  403b40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b44:	ldr	x17, [x16, #880]
  403b48:	add	x16, x16, #0x370
  403b4c:	br	x17

0000000000403b50 <sched_yield@plt>:
  403b50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b54:	ldr	x17, [x16, #888]
  403b58:	add	x16, x16, #0x378
  403b5c:	br	x17

0000000000403b60 <fread@plt>:
  403b60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b64:	ldr	x17, [x16, #896]
  403b68:	add	x16, x16, #0x380
  403b6c:	br	x17

0000000000403b70 <pthread_rwlock_rdlock@plt>:
  403b70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b74:	ldr	x17, [x16, #904]
  403b78:	add	x16, x16, #0x388
  403b7c:	br	x17

0000000000403b80 <chdir@plt>:
  403b80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b84:	ldr	x17, [x16, #912]
  403b88:	add	x16, x16, #0x390
  403b8c:	br	x17

0000000000403b90 <free@plt>:
  403b90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403b94:	ldr	x17, [x16, #920]
  403b98:	add	x16, x16, #0x398
  403b9c:	br	x17

0000000000403ba0 <ungetc@plt>:
  403ba0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ba4:	ldr	x17, [x16, #928]
  403ba8:	add	x16, x16, #0x3a0
  403bac:	br	x17

0000000000403bb0 <getgid@plt>:
  403bb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bb4:	ldr	x17, [x16, #936]
  403bb8:	add	x16, x16, #0x3a8
  403bbc:	br	x17

0000000000403bc0 <pthread_rwlock_wrlock@plt>:
  403bc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bc4:	ldr	x17, [x16, #944]
  403bc8:	add	x16, x16, #0x3b0
  403bcc:	br	x17

0000000000403bd0 <pthread_cond_wait@plt>:
  403bd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bd4:	ldr	x17, [x16, #952]
  403bd8:	add	x16, x16, #0x3b8
  403bdc:	br	x17

0000000000403be0 <pthread_key_delete@plt>:
  403be0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403be4:	ldr	x17, [x16, #960]
  403be8:	add	x16, x16, #0x3c0
  403bec:	br	x17

0000000000403bf0 <strncasecmp@plt>:
  403bf0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403bf4:	ldr	x17, [x16, #968]
  403bf8:	add	x16, x16, #0x3c8
  403bfc:	br	x17

0000000000403c00 <nanosleep@plt>:
  403c00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c04:	ldr	x17, [x16, #976]
  403c08:	add	x16, x16, #0x3d0
  403c0c:	br	x17

0000000000403c10 <vasprintf@plt>:
  403c10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c14:	ldr	x17, [x16, #984]
  403c18:	add	x16, x16, #0x3d8
  403c1c:	br	x17

0000000000403c20 <freopen@plt>:
  403c20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c24:	ldr	x17, [x16, #992]
  403c28:	add	x16, x16, #0x3e0
  403c2c:	br	x17

0000000000403c30 <pthread_condattr_init@plt>:
  403c30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c34:	ldr	x17, [x16, #1000]
  403c38:	add	x16, x16, #0x3e8
  403c3c:	br	x17

0000000000403c40 <strchr@plt>:
  403c40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c44:	ldr	x17, [x16, #1008]
  403c48:	add	x16, x16, #0x3f0
  403c4c:	br	x17

0000000000403c50 <pthread_setspecific@plt>:
  403c50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c54:	ldr	x17, [x16, #1016]
  403c58:	add	x16, x16, #0x3f8
  403c5c:	br	x17

0000000000403c60 <execve@plt>:
  403c60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c64:	ldr	x17, [x16, #1024]
  403c68:	add	x16, x16, #0x400
  403c6c:	br	x17

0000000000403c70 <rename@plt>:
  403c70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c74:	ldr	x17, [x16, #1032]
  403c78:	add	x16, x16, #0x408
  403c7c:	br	x17

0000000000403c80 <fwrite@plt>:
  403c80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c84:	ldr	x17, [x16, #1040]
  403c88:	add	x16, x16, #0x410
  403c8c:	br	x17

0000000000403c90 <utime@plt>:
  403c90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403c94:	ldr	x17, [x16, #1048]
  403c98:	add	x16, x16, #0x418
  403c9c:	br	x17

0000000000403ca0 <fcntl@plt>:
  403ca0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ca4:	ldr	x17, [x16, #1056]
  403ca8:	add	x16, x16, #0x420
  403cac:	br	x17

0000000000403cb0 <fflush@plt>:
  403cb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cb4:	ldr	x17, [x16, #1064]
  403cb8:	add	x16, x16, #0x428
  403cbc:	br	x17

0000000000403cc0 <pthread_mutex_destroy@plt>:
  403cc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cc4:	ldr	x17, [x16, #1072]
  403cc8:	add	x16, x16, #0x430
  403ccc:	br	x17

0000000000403cd0 <strcpy@plt>:
  403cd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cd4:	ldr	x17, [x16, #1080]
  403cd8:	add	x16, x16, #0x438
  403cdc:	br	x17

0000000000403ce0 <dirfd@plt>:
  403ce0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ce4:	ldr	x17, [x16, #1088]
  403ce8:	add	x16, x16, #0x440
  403cec:	br	x17

0000000000403cf0 <pthread_cond_init@plt>:
  403cf0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403cf4:	ldr	x17, [x16, #1096]
  403cf8:	add	x16, x16, #0x448
  403cfc:	br	x17

0000000000403d00 <getrlimit@plt>:
  403d00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d04:	ldr	x17, [x16, #1104]
  403d08:	add	x16, x16, #0x450
  403d0c:	br	x17

0000000000403d10 <unsetenv@plt>:
  403d10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d14:	ldr	x17, [x16, #1112]
  403d18:	add	x16, x16, #0x458
  403d1c:	br	x17

0000000000403d20 <iconv_open@plt>:
  403d20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d24:	ldr	x17, [x16, #1120]
  403d28:	add	x16, x16, #0x460
  403d2c:	br	x17

0000000000403d30 <vsprintf@plt>:
  403d30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d34:	ldr	x17, [x16, #1128]
  403d38:	add	x16, x16, #0x468
  403d3c:	br	x17

0000000000403d40 <__lxstat@plt>:
  403d40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d44:	ldr	x17, [x16, #1136]
  403d48:	add	x16, x16, #0x470
  403d4c:	br	x17

0000000000403d50 <read@plt>:
  403d50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d54:	ldr	x17, [x16, #1144]
  403d58:	add	x16, x16, #0x478
  403d5c:	br	x17

0000000000403d60 <memchr@plt>:
  403d60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d64:	ldr	x17, [x16, #1152]
  403d68:	add	x16, x16, #0x480
  403d6c:	br	x17

0000000000403d70 <getresgid@plt>:
  403d70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d74:	ldr	x17, [x16, #1160]
  403d78:	add	x16, x16, #0x488
  403d7c:	br	x17

0000000000403d80 <sysconf@plt>:
  403d80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d84:	ldr	x17, [x16, #1168]
  403d88:	add	x16, x16, #0x490
  403d8c:	br	x17

0000000000403d90 <gethostname@plt>:
  403d90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403d94:	ldr	x17, [x16, #1176]
  403d98:	add	x16, x16, #0x498
  403d9c:	br	x17

0000000000403da0 <pthread_condattr_setclock@plt>:
  403da0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403da4:	ldr	x17, [x16, #1184]
  403da8:	add	x16, x16, #0x4a0
  403dac:	br	x17

0000000000403db0 <select@plt>:
  403db0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403db4:	ldr	x17, [x16, #1192]
  403db8:	add	x16, x16, #0x4a8
  403dbc:	br	x17

0000000000403dc0 <__fxstat@plt>:
  403dc0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403dc4:	ldr	x17, [x16, #1200]
  403dc8:	add	x16, x16, #0x4b0
  403dcc:	br	x17

0000000000403dd0 <strstr@plt>:
  403dd0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403dd4:	ldr	x17, [x16, #1208]
  403dd8:	add	x16, x16, #0x4b8
  403ddc:	br	x17

0000000000403de0 <pthread_rwlock_init@plt>:
  403de0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403de4:	ldr	x17, [x16, #1216]
  403de8:	add	x16, x16, #0x4c0
  403dec:	br	x17

0000000000403df0 <vsnprintf@plt>:
  403df0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403df4:	ldr	x17, [x16, #1224]
  403df8:	add	x16, x16, #0x4c8
  403dfc:	br	x17

0000000000403e00 <dup2@plt>:
  403e00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e04:	ldr	x17, [x16, #1232]
  403e08:	add	x16, x16, #0x4d0
  403e0c:	br	x17

0000000000403e10 <strncpy@plt>:
  403e10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e14:	ldr	x17, [x16, #1240]
  403e18:	add	x16, x16, #0x4d8
  403e1c:	br	x17

0000000000403e20 <strsignal@plt>:
  403e20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e24:	ldr	x17, [x16, #1248]
  403e28:	add	x16, x16, #0x4e0
  403e2c:	br	x17

0000000000403e30 <fallocate@plt>:
  403e30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e34:	ldr	x17, [x16, #1256]
  403e38:	add	x16, x16, #0x4e8
  403e3c:	br	x17

0000000000403e40 <pthread_cond_destroy@plt>:
  403e40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e44:	ldr	x17, [x16, #1264]
  403e48:	add	x16, x16, #0x4f0
  403e4c:	br	x17

0000000000403e50 <vfprintf@plt>:
  403e50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e54:	ldr	x17, [x16, #1272]
  403e58:	add	x16, x16, #0x4f8
  403e5c:	br	x17

0000000000403e60 <printf@plt>:
  403e60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e64:	ldr	x17, [x16, #1280]
  403e68:	add	x16, x16, #0x500
  403e6c:	br	x17

0000000000403e70 <pthread_rwlock_unlock@plt>:
  403e70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e74:	ldr	x17, [x16, #1288]
  403e78:	add	x16, x16, #0x508
  403e7c:	br	x17

0000000000403e80 <__errno_location@plt>:
  403e80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e84:	ldr	x17, [x16, #1296]
  403e88:	add	x16, x16, #0x510
  403e8c:	br	x17

0000000000403e90 <getenv@plt>:
  403e90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403e94:	ldr	x17, [x16, #1304]
  403e98:	add	x16, x16, #0x518
  403e9c:	br	x17

0000000000403ea0 <putchar@plt>:
  403ea0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ea4:	ldr	x17, [x16, #1312]
  403ea8:	add	x16, x16, #0x520
  403eac:	br	x17

0000000000403eb0 <__xstat@plt>:
  403eb0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403eb4:	ldr	x17, [x16, #1320]
  403eb8:	add	x16, x16, #0x528
  403ebc:	br	x17

0000000000403ec0 <prctl@plt>:
  403ec0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ec4:	ldr	x17, [x16, #1328]
  403ec8:	add	x16, x16, #0x530
  403ecc:	br	x17

0000000000403ed0 <pthread_mutex_lock@plt>:
  403ed0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ed4:	ldr	x17, [x16, #1336]
  403ed8:	add	x16, x16, #0x538
  403edc:	br	x17

0000000000403ee0 <timegm@plt>:
  403ee0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ee4:	ldr	x17, [x16, #1344]
  403ee8:	add	x16, x16, #0x540
  403eec:	br	x17

0000000000403ef0 <pthread_mutex_unlock@plt>:
  403ef0:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403ef4:	ldr	x17, [x16, #1352]
  403ef8:	add	x16, x16, #0x548
  403efc:	br	x17

0000000000403f00 <waitpid@plt>:
  403f00:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f04:	ldr	x17, [x16, #1360]
  403f08:	add	x16, x16, #0x550
  403f0c:	br	x17

0000000000403f10 <unlink@plt>:
  403f10:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f14:	ldr	x17, [x16, #1368]
  403f18:	add	x16, x16, #0x558
  403f1c:	br	x17

0000000000403f20 <mkdir@plt>:
  403f20:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f24:	ldr	x17, [x16, #1376]
  403f28:	add	x16, x16, #0x560
  403f2c:	br	x17

0000000000403f30 <newlocale@plt>:
  403f30:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f34:	ldr	x17, [x16, #1384]
  403f38:	add	x16, x16, #0x568
  403f3c:	br	x17

0000000000403f40 <fprintf@plt>:
  403f40:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f44:	ldr	x17, [x16, #1392]
  403f48:	add	x16, x16, #0x570
  403f4c:	br	x17

0000000000403f50 <fgets@plt>:
  403f50:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f54:	ldr	x17, [x16, #1400]
  403f58:	add	x16, x16, #0x578
  403f5c:	br	x17

0000000000403f60 <pthread_cond_timedwait@plt>:
  403f60:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f64:	ldr	x17, [x16, #1408]
  403f68:	add	x16, x16, #0x580
  403f6c:	br	x17

0000000000403f70 <creat@plt>:
  403f70:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f74:	ldr	x17, [x16, #1416]
  403f78:	add	x16, x16, #0x588
  403f7c:	br	x17

0000000000403f80 <setlocale@plt>:
  403f80:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f84:	ldr	x17, [x16, #1424]
  403f88:	add	x16, x16, #0x590
  403f8c:	br	x17

0000000000403f90 <ferror@plt>:
  403f90:	adrp	x16, 49b000 <ferror@plt+0x97070>
  403f94:	ldr	x17, [x16, #1432]
  403f98:	add	x16, x16, #0x598
  403f9c:	br	x17

Disassembly of section .text:

0000000000403fa0 <.text>:
  403fa0:	stp	x29, x30, [sp, #-144]!
  403fa4:	mov	x29, sp
  403fa8:	stp	x21, x22, [sp, #32]
  403fac:	adrp	x22, 43c000 <ferror@plt+0x38070>
  403fb0:	add	x22, x22, #0xdd0
  403fb4:	stp	x19, x20, [sp, #16]
  403fb8:	stp	x23, x24, [sp, #48]
  403fbc:	adrp	x23, 49b000 <ferror@plt+0x97070>
  403fc0:	add	x19, x23, #0x978
  403fc4:	str	x1, [sp, #112]
  403fc8:	str	w0, [sp, #124]
  403fcc:	mov	x0, x22
  403fd0:	str	xzr, [sp, #136]
  403fd4:	bl	403e90 <getenv@plt>
  403fd8:	cbz	x0, 403ff4 <ferror@plt+0x64>
  403fdc:	mov	w1, #0x1                   	// #1
  403fe0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  403fe4:	add	x0, x0, #0xde8
  403fe8:	str	w1, [x19, #84]
  403fec:	stp	w1, wzr, [x19, #92]
  403ff0:	bl	4087e8 <ferror@plt+0x4858>
  403ff4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  403ff8:	add	x1, x1, #0xe20
  403ffc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404000:	adrp	x21, 440000 <ferror@plt+0x3c070>
  404004:	add	x0, x0, #0xe48
  404008:	add	x21, x21, #0x228
  40400c:	str	x1, [x19, #104]
  404010:	bl	403e90 <getenv@plt>
  404014:	cbz	x0, 404020 <ferror@plt+0x90>
  404018:	mov	x1, x21
  40401c:	bl	405158 <ferror@plt+0x11c8>
  404020:	adrp	x20, 43c000 <ferror@plt+0x38070>
  404024:	add	x20, x20, #0xe58
  404028:	mov	x0, x20
  40402c:	bl	403e90 <getenv@plt>
  404030:	cbz	x0, 404230 <ferror@plt+0x2a0>
  404034:	mov	x0, x20
  404038:	bl	403e90 <getenv@plt>
  40403c:	mov	x1, x21
  404040:	bl	405158 <ferror@plt+0x11c8>
  404044:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404048:	add	x0, x0, #0xe70
  40404c:	bl	403e90 <getenv@plt>
  404050:	str	x0, [x19, #112]
  404054:	mov	x1, x0
  404058:	cbz	x0, 404218 <ferror@plt+0x288>
  40405c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404060:	add	x0, x0, #0xe88
  404064:	bl	405510 <ferror@plt+0x1580>
  404068:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40406c:	add	x0, x0, #0xea0
  404070:	bl	403e90 <getenv@plt>
  404074:	mov	x1, x0
  404078:	cbz	x0, 404200 <ferror@plt+0x270>
  40407c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404080:	add	x0, x0, #0xec0
  404084:	bl	405510 <ferror@plt+0x1580>
  404088:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40408c:	add	x0, x0, #0xee0
  404090:	bl	403e90 <getenv@plt>
  404094:	cbz	x0, 4040b0 <ferror@plt+0x120>
  404098:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40409c:	add	x0, x0, #0xf00
  4040a0:	bl	4087e8 <ferror@plt+0x4858>
  4040a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4040a8:	mov	w1, #0x1                   	// #1
  4040ac:	str	w1, [x0, #2408]
  4040b0:	mov	x0, #0x0                   	// #0
  4040b4:	bl	4165b0 <ferror@plt+0x12620>
  4040b8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4040bc:	add	x1, x1, #0xaa8
  4040c0:	mov	x20, x0
  4040c4:	add	x1, x1, #0x20
  4040c8:	mov	x2, #0x0                   	// #0
  4040cc:	bl	4181c0 <ferror@plt+0x14230>
  4040d0:	mov	x0, x20
  4040d4:	add	x3, sp, #0x88
  4040d8:	add	x2, sp, #0x70
  4040dc:	add	x1, sp, #0x7c
  4040e0:	bl	417410 <ferror@plt+0x13480>
  4040e4:	cbz	w0, 404258 <ferror@plt+0x2c8>
  4040e8:	ldr	w0, [x23, #2424]
  4040ec:	cbz	w0, 404240 <ferror@plt+0x2b0>
  4040f0:	ldr	w0, [x19, #16]
  4040f4:	ldr	w1, [x19, #72]
  4040f8:	orr	w0, w0, w1
  4040fc:	cbz	w0, 4041b4 <ferror@plt+0x224>
  404100:	ldr	w1, [x19, #92]
  404104:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404108:	add	x0, x0, #0xf68
  40410c:	bl	4087e8 <ferror@plt+0x4858>
  404110:	ldr	w0, [x19, #92]
  404114:	cbnz	w0, 4041d4 <ferror@plt+0x244>
  404118:	adrp	x0, 43d000 <ferror@plt+0x39070>
  40411c:	add	x0, x0, #0xd0
  404120:	bl	4087e8 <ferror@plt+0x4858>
  404124:	ldr	w0, [x19, #120]
  404128:	cbz	w0, 4041f8 <ferror@plt+0x268>
  40412c:	bl	406380 <ferror@plt+0x23f0>
  404130:	ldrb	w1, [x19, #4]
  404134:	tst	w1, #0x18
  404138:	b.ne	4041f0 <ferror@plt+0x260>  // b.any
  40413c:	ldp	w0, w2, [x19, #12]
  404140:	orr	w0, w0, w2
  404144:	cbnz	w0, 4041f0 <ferror@plt+0x260>
  404148:	ldr	w0, [x19, #120]
  40414c:	cbnz	w0, 4041e4 <ferror@plt+0x254>
  404150:	ldrb	w0, [x19, #4]
  404154:	cbnz	w0, 404168 <ferror@plt+0x1d8>
  404158:	ldr	w0, [x19, #8]
  40415c:	ldr	w1, [x19, #16]
  404160:	orr	w0, w0, w1
  404164:	cbz	w0, 404568 <ferror@plt+0x5d8>
  404168:	ldr	w0, [x19, #72]
  40416c:	cbz	w0, 404178 <ferror@plt+0x1e8>
  404170:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404174:	str	wzr, [x1, #1504]
  404178:	ldr	w21, [x19, #24]
  40417c:	cbnz	w21, 404540 <ferror@plt+0x5b0>
  404180:	ldr	x23, [x19, #128]
  404184:	cbz	x23, 40427c <ferror@plt+0x2ec>
  404188:	mov	x1, x23
  40418c:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404190:	add	x0, x0, #0xd30
  404194:	bl	4057f8 <ferror@plt+0x1868>
  404198:	lsr	w21, w0, #31
  40419c:	mov	w0, w21
  4041a0:	ldp	x19, x20, [sp, #16]
  4041a4:	ldp	x21, x22, [sp, #32]
  4041a8:	ldp	x23, x24, [sp, #48]
  4041ac:	ldp	x29, x30, [sp], #144
  4041b0:	ret
  4041b4:	ldr	w1, [x19, #96]
  4041b8:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4041bc:	add	x0, x0, #0x18
  4041c0:	bl	4087e8 <ferror@plt+0x4858>
  4041c4:	ldr	w0, [x19, #96]
  4041c8:	cbnz	w0, 404578 <ferror@plt+0x5e8>
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	str	w0, [x19, #92]
  4041d4:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4041d8:	add	x0, x0, #0xb8
  4041dc:	bl	4087e8 <ferror@plt+0x4858>
  4041e0:	b	404124 <ferror@plt+0x194>
  4041e4:	tst	x1, #0x7
  4041e8:	b.eq	404150 <ferror@plt+0x1c0>  // b.none
  4041ec:	nop
  4041f0:	bl	4063c0 <ferror@plt+0x2430>
  4041f4:	b	404150 <ferror@plt+0x1c0>
  4041f8:	bl	406390 <ferror@plt+0x2400>
  4041fc:	b	404130 <ferror@plt+0x1a0>
  404200:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404204:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404208:	add	x1, x1, #0xed0
  40420c:	add	x0, x0, #0xec0
  404210:	bl	405510 <ferror@plt+0x1580>
  404214:	b	404088 <ferror@plt+0xf8>
  404218:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40421c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404220:	add	x1, x1, #0xe98
  404224:	add	x0, x0, #0xe88
  404228:	bl	405510 <ferror@plt+0x1580>
  40422c:	b	404068 <ferror@plt+0xd8>
  404230:	ldr	x0, [x19, #104]
  404234:	mov	x1, x21
  404238:	bl	405158 <ferror@plt+0x11c8>
  40423c:	b	404044 <ferror@plt+0xb4>
  404240:	adrp	x0, 43c000 <ferror@plt+0x38070>
  404244:	add	x0, x0, #0xf38
  404248:	bl	4087e8 <ferror@plt+0x4858>
  40424c:	mov	w0, #0x1                   	// #1
  404250:	str	w0, [x19, #16]
  404254:	b	404100 <ferror@plt+0x170>
  404258:	ldr	x2, [sp, #136]
  40425c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  404260:	adrp	x1, 43c000 <ferror@plt+0x38070>
  404264:	mov	w21, #0x1                   	// #1
  404268:	ldr	x0, [x0, #2352]
  40426c:	add	x1, x1, #0xb68
  404270:	ldr	x2, [x2, #8]
  404274:	bl	403f40 <fprintf@plt>
  404278:	b	40419c <ferror@plt+0x20c>
  40427c:	bl	405210 <ferror@plt+0x1280>
  404280:	ldr	w0, [x19, #72]
  404284:	cbnz	w0, 404570 <ferror@plt+0x5e0>
  404288:	adrp	x0, 43b000 <ferror@plt+0x37070>
  40428c:	add	x0, x0, #0xe10
  404290:	stp	x25, x26, [sp, #64]
  404294:	bl	422308 <ferror@plt+0x1e378>
  404298:	ldr	w2, [sp, #124]
  40429c:	mov	x24, x0
  4042a0:	cmp	w2, #0x1
  4042a4:	b.le	4042e8 <ferror@plt+0x358>
  4042a8:	adrp	x21, 441000 <ferror@plt+0x3d070>
  4042ac:	add	x21, x21, #0x6f8
  4042b0:	ldr	x1, [sp, #112]
  4042b4:	sub	w2, w2, #0x1
  4042b8:	str	w2, [sp, #124]
  4042bc:	mov	x0, x24
  4042c0:	add	x2, x1, #0x8
  4042c4:	str	x2, [sp, #112]
  4042c8:	ldr	x1, [x1, #8]
  4042cc:	bl	422130 <ferror@plt+0x1e1a0>
  4042d0:	mov	x1, x21
  4042d4:	mov	x0, x24
  4042d8:	bl	422130 <ferror@plt+0x1e1a0>
  4042dc:	ldr	w2, [sp, #124]
  4042e0:	cmp	w2, #0x1
  4042e4:	b.gt	4042b0 <ferror@plt+0x320>
  4042e8:	mov	x0, x20
  4042ec:	bl	416600 <ferror@plt+0x12670>
  4042f0:	ldr	x0, [x24]
  4042f4:	adrp	x20, 43d000 <ferror@plt+0x39070>
  4042f8:	add	x20, x20, #0xf0
  4042fc:	bl	420d58 <ferror@plt+0x1cdc8>
  404300:	bl	420df8 <ferror@plt+0x1ce68>
  404304:	mov	x0, x20
  404308:	bl	403e90 <getenv@plt>
  40430c:	mov	x25, x0
  404310:	cbz	x0, 404330 <ferror@plt+0x3a0>
  404314:	mov	x0, x20
  404318:	bl	403e90 <getenv@plt>
  40431c:	adrp	x1, 43d000 <ferror@plt+0x39070>
  404320:	add	x1, x1, #0x100
  404324:	bl	403780 <fopen@plt>
  404328:	mov	x25, x0
  40432c:	cbz	x0, 40484c <ferror@plt+0x8bc>
  404330:	ldr	x1, [x24]
  404334:	adrp	x2, 43d000 <ferror@plt+0x39070>
  404338:	mov	x0, #0x0                   	// #0
  40433c:	add	x2, x2, #0x128
  404340:	mov	w21, #0x1                   	// #1
  404344:	bl	406a10 <ferror@plt+0x2a80>
  404348:	mov	x22, x0
  40434c:	cbz	x0, 4047ec <ferror@plt+0x85c>
  404350:	adrp	x26, 43d000 <ferror@plt+0x39070>
  404354:	add	x26, x26, #0x1b0
  404358:	stp	x27, x28, [sp, #80]
  40435c:	adrp	x27, 43c000 <ferror@plt+0x38070>
  404360:	add	x0, x27, #0x260
  404364:	str	x0, [sp, #104]
  404368:	ldr	x0, [x19, #56]
  40436c:	ldr	x20, [x22]
  404370:	cbz	x0, 404484 <ferror@plt+0x4f4>
  404374:	ldr	x0, [x20, #16]
  404378:	bl	413678 <ferror@plt+0xf6e8>
  40437c:	ldr	x0, [x19, #56]
  404380:	mov	w1, #0x4                   	// #4
  404384:	str	w1, [x20, #8]
  404388:	bl	41f7f8 <ferror@plt+0x1b868>
  40438c:	str	x0, [x20, #16]
  404390:	ldr	w1, [x19, #136]
  404394:	ldr	x0, [x20]
  404398:	cbz	w1, 404470 <ferror@plt+0x4e0>
  40439c:	bl	4062e8 <ferror@plt+0x2358>
  4043a0:	mov	x28, x0
  4043a4:	cbz	x25, 40447c <ferror@plt+0x4ec>
  4043a8:	ldr	x27, [x20]
  4043ac:	cbz	x28, 404514 <ferror@plt+0x584>
  4043b0:	ldr	w0, [x20, #8]
  4043b4:	bl	4062f0 <ferror@plt+0x2360>
  4043b8:	mov	x3, x0
  4043bc:	ldr	x4, [x20, #16]
  4043c0:	cbz	x4, 404554 <ferror@plt+0x5c4>
  4043c4:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4043c8:	mov	x2, x27
  4043cc:	mov	x0, x25
  4043d0:	add	x1, x1, #0x188
  4043d4:	bl	403f40 <fprintf@plt>
  4043d8:	ldr	w0, [x20, #8]
  4043dc:	ldr	x2, [x20, #16]
  4043e0:	ldr	x1, [x28, #16]
  4043e4:	bl	405800 <ferror@plt+0x1870>
  4043e8:	cbz	w0, 4044ac <ferror@plt+0x51c>
  4043ec:	mov	x0, x23
  4043f0:	mov	x1, x28
  4043f4:	bl	40d6c8 <ferror@plt+0x9738>
  4043f8:	mov	x23, x0
  4043fc:	ldr	x22, [x22, #8]
  404400:	cbnz	x22, 404368 <ferror@plt+0x3d8>
  404404:	mov	x0, x23
  404408:	bl	40dcd8 <ferror@plt+0x9d48>
  40440c:	mov	x23, x0
  404410:	cbz	w21, 40461c <ferror@plt+0x68c>
  404414:	cbz	x25, 404420 <ferror@plt+0x490>
  404418:	mov	x0, x25
  40441c:	bl	403740 <fclose@plt>
  404420:	mov	w1, #0x1                   	// #1
  404424:	mov	x0, x24
  404428:	bl	421c98 <ferror@plt+0x1dd08>
  40442c:	ldr	w0, [x19, #16]
  404430:	ldr	w1, [x19, #80]
  404434:	orr	w0, w0, w1
  404438:	cbnz	w0, 40458c <ferror@plt+0x5fc>
  40443c:	ldr	w0, [x19, #40]
  404440:	cbnz	w0, 4045c0 <ferror@plt+0x630>
  404444:	ldr	w21, [x19, #44]
  404448:	cbnz	w21, 40459c <ferror@plt+0x60c>
  40444c:	ldr	w0, [x19, #28]
  404450:	cbz	w0, 40462c <ferror@plt+0x69c>
  404454:	mov	x20, x23
  404458:	cbz	x20, 40462c <ferror@plt+0x69c>
  40445c:	ldr	x0, [x20]
  404460:	ldr	x0, [x0, #16]
  404464:	bl	403a90 <puts@plt>
  404468:	ldr	x20, [x20, #8]
  40446c:	b	404458 <ferror@plt+0x4c8>
  404470:	bl	4062e0 <ferror@plt+0x2350>
  404474:	mov	x28, x0
  404478:	cbnz	x25, 4043a8 <ferror@plt+0x418>
  40447c:	cbnz	x28, 4043d8 <ferror@plt+0x448>
  404480:	b	404528 <ferror@plt+0x598>
  404484:	ldr	x0, [x19, #48]
  404488:	cbz	x0, 4044ec <ferror@plt+0x55c>
  40448c:	ldr	x0, [x20, #16]
  404490:	bl	413678 <ferror@plt+0xf6e8>
  404494:	ldr	x0, [x19, #48]
  404498:	mov	w1, #0x3                   	// #3
  40449c:	str	w1, [x20, #8]
  4044a0:	bl	41f7f8 <ferror@plt+0x1b868>
  4044a4:	str	x0, [x20, #16]
  4044a8:	b	404390 <ferror@plt+0x400>
  4044ac:	ldr	w0, [x20, #8]
  4044b0:	ldr	x21, [x20]
  4044b4:	bl	4062f0 <ferror@plt+0x2360>
  4044b8:	mov	x2, x0
  4044bc:	ldp	x4, x5, [x28, #8]
  4044c0:	mov	x1, x21
  4044c4:	ldr	x3, [x20, #16]
  4044c8:	mov	x0, x26
  4044cc:	bl	4088e0 <ferror@plt+0x4950>
  4044d0:	ldr	x2, [x28, #32]
  4044d4:	cbz	x2, 404560 <ferror@plt+0x5d0>
  4044d8:	ldr	x1, [x28, #8]
  4044dc:	mov	w21, #0x0                   	// #0
  4044e0:	ldr	x0, [sp, #104]
  4044e4:	bl	4088e0 <ferror@plt+0x4950>
  4044e8:	b	4043fc <ferror@plt+0x46c>
  4044ec:	ldr	x0, [x19, #64]
  4044f0:	cbz	x0, 404390 <ferror@plt+0x400>
  4044f4:	ldr	x0, [x20, #16]
  4044f8:	bl	413678 <ferror@plt+0xf6e8>
  4044fc:	mov	w0, #0x2                   	// #2
  404500:	str	w0, [x20, #8]
  404504:	ldr	x0, [x19, #64]
  404508:	bl	41f7f8 <ferror@plt+0x1b868>
  40450c:	str	x0, [x20, #16]
  404510:	b	404390 <ferror@plt+0x400>
  404514:	adrp	x1, 43d000 <ferror@plt+0x39070>
  404518:	mov	x2, x27
  40451c:	mov	x0, x25
  404520:	add	x1, x1, #0x178
  404524:	bl	403f40 <fprintf@plt>
  404528:	ldr	x1, [x20]
  40452c:	adrp	x0, 43d000 <ferror@plt+0x39070>
  404530:	mov	w21, #0x0                   	// #0
  404534:	add	x0, x0, #0x198
  404538:	bl	4088e0 <ferror@plt+0x4950>
  40453c:	b	4043fc <ferror@plt+0x46c>
  404540:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404544:	mov	w21, #0x0                   	// #0
  404548:	add	x0, x0, #0xd30
  40454c:	bl	403a90 <puts@plt>
  404550:	b	40419c <ferror@plt+0x20c>
  404554:	adrp	x4, 43c000 <ferror@plt+0x38070>
  404558:	add	x4, x4, #0xdc8
  40455c:	b	4043c4 <ferror@plt+0x434>
  404560:	mov	w21, #0x0                   	// #0
  404564:	b	4043fc <ferror@plt+0x46c>
  404568:	bl	4063b0 <ferror@plt+0x2420>
  40456c:	b	404168 <ferror@plt+0x1d8>
  404570:	bl	406318 <ferror@plt+0x2388>
  404574:	b	40419c <ferror@plt+0x20c>
  404578:	mov	x0, x22
  40457c:	bl	403e90 <getenv@plt>
  404580:	cbnz	x0, 4041cc <ferror@plt+0x23c>
  404584:	str	wzr, [x19, #92]
  404588:	b	404118 <ferror@plt+0x188>
  40458c:	mov	w21, #0x0                   	// #0
  404590:	ldp	x25, x26, [sp, #64]
  404594:	ldp	x27, x28, [sp, #80]
  404598:	b	40419c <ferror@plt+0x20c>
  40459c:	cbz	x23, 40461c <ferror@plt+0x68c>
  4045a0:	ldr	x0, [x23]
  4045a4:	ldr	w1, [x0, #120]
  4045a8:	cbnz	w1, 40458c <ferror@plt+0x5fc>
  4045ac:	ldr	x0, [x0, #56]
  4045b0:	bl	408790 <ferror@plt+0x4800>
  4045b4:	cbnz	w0, 40458c <ferror@plt+0x5fc>
  4045b8:	ldr	x23, [x23, #8]
  4045bc:	b	40459c <ferror@plt+0x60c>
  4045c0:	adrp	x24, 423000 <ferror@plt+0x1f070>
  4045c4:	adrp	x22, 408000 <ferror@plt+0x4070>
  4045c8:	add	x24, x24, #0x3b8
  4045cc:	add	x22, x22, #0x1f0
  4045d0:	mov	x20, x23
  4045d4:	cbz	x20, 404444 <ferror@plt+0x4b4>
  4045d8:	ldr	x0, [x20]
  4045dc:	ldr	x0, [x0, #96]
  4045e0:	cbz	x0, 404608 <ferror@plt+0x678>
  4045e4:	bl	40d190 <ferror@plt+0x9200>
  4045e8:	mov	x1, x24
  4045ec:	bl	40df60 <ferror@plt+0x9fd0>
  4045f0:	mov	x1, x22
  4045f4:	mov	x2, #0x0                   	// #0
  4045f8:	mov	x21, x0
  4045fc:	bl	40df08 <ferror@plt+0x9f78>
  404600:	mov	x0, x21
  404604:	bl	40d5f8 <ferror@plt+0x9668>
  404608:	ldr	x20, [x20, #8]
  40460c:	cbz	x20, 404444 <ferror@plt+0x4b4>
  404610:	mov	w0, #0xa                   	// #10
  404614:	bl	403ea0 <putchar@plt>
  404618:	b	4045d4 <ferror@plt+0x644>
  40461c:	mov	w21, #0x1                   	// #1
  404620:	ldp	x25, x26, [sp, #64]
  404624:	ldp	x27, x28, [sp, #80]
  404628:	b	40419c <ferror@plt+0x20c>
  40462c:	ldr	w0, [x19, #76]
  404630:	cbz	w0, 404680 <ferror@plt+0x6f0>
  404634:	adrp	x22, 43d000 <ferror@plt+0x39070>
  404638:	mov	x20, x23
  40463c:	add	x22, x22, #0x1e0
  404640:	cbz	x20, 404680 <ferror@plt+0x6f0>
  404644:	ldr	x2, [x20]
  404648:	ldr	x1, [x2]
  40464c:	b	404654 <ferror@plt+0x6c4>
  404650:	add	x1, x1, #0x1
  404654:	ldrb	w0, [x1]
  404658:	cmp	w0, #0x2f
  40465c:	b.eq	404650 <ferror@plt+0x6c0>  // b.none
  404660:	cbnz	w0, 40466c <ferror@plt+0x6dc>
  404664:	ldr	x20, [x20, #8]
  404668:	b	404640 <ferror@plt+0x6b0>
  40466c:	ldr	x2, [x2, #16]
  404670:	mov	x0, x22
  404674:	bl	403e60 <printf@plt>
  404678:	ldr	x20, [x20, #8]
  40467c:	b	404640 <ferror@plt+0x6b0>
  404680:	ldr	w0, [x19, #8]
  404684:	cbz	w0, 404704 <ferror@plt+0x774>
  404688:	adrp	x27, 43d000 <ferror@plt+0x39070>
  40468c:	mov	x26, x23
  404690:	add	x27, x27, #0x188
  404694:	cbz	x26, 404704 <ferror@plt+0x774>
  404698:	ldr	x25, [x26]
  40469c:	ldr	x22, [x25, #56]
  4046a0:	cbz	x22, 4046fc <ferror@plt+0x76c>
  4046a4:	ldr	x24, [x22]
  4046a8:	ldr	x0, [x25, #104]
  4046ac:	ldr	x1, [x24]
  4046b0:	bl	40c780 <ferror@plt+0x87f0>
  4046b4:	mov	x20, x0
  4046b8:	cbz	x0, 4046ec <ferror@plt+0x75c>
  4046bc:	ldr	w0, [x0, #8]
  4046c0:	cmp	w0, #0x6
  4046c4:	b.eq	4046ec <ferror@plt+0x75c>  // b.none
  4046c8:	ldr	x24, [x24]
  4046cc:	bl	4062f0 <ferror@plt+0x2360>
  4046d0:	ldr	x3, [x20, #16]
  4046d4:	mov	x2, x0
  4046d8:	mov	x1, x24
  4046dc:	mov	x0, x27
  4046e0:	bl	403e60 <printf@plt>
  4046e4:	ldr	x22, [x22, #8]
  4046e8:	b	4046a0 <ferror@plt+0x710>
  4046ec:	ldr	x0, [x24]
  4046f0:	bl	403a90 <puts@plt>
  4046f4:	ldr	x22, [x22, #8]
  4046f8:	b	4046a0 <ferror@plt+0x710>
  4046fc:	ldr	x26, [x26, #8]
  404700:	b	404694 <ferror@plt+0x704>
  404704:	ldr	w0, [x19, #12]
  404708:	cbz	w0, 4047a0 <ferror@plt+0x810>
  40470c:	adrp	x27, 43d000 <ferror@plt+0x39070>
  404710:	mov	x26, x23
  404714:	add	x27, x27, #0x188
  404718:	cbz	x26, 4047a0 <ferror@plt+0x810>
  40471c:	ldr	x25, [x26]
  404720:	ldr	x20, [x25, #72]
  404724:	cbz	x20, 404798 <ferror@plt+0x808>
  404728:	ldr	x0, [x25, #56]
  40472c:	ldr	x22, [x20]
  404730:	mov	x1, x22
  404734:	bl	40dd78 <ferror@plt+0x9de8>
  404738:	cbz	x0, 404744 <ferror@plt+0x7b4>
  40473c:	ldr	x20, [x20, #8]
  404740:	b	404724 <ferror@plt+0x794>
  404744:	ldr	x1, [x22]
  404748:	ldr	x0, [x25, #104]
  40474c:	bl	40c780 <ferror@plt+0x87f0>
  404750:	mov	x24, x0
  404754:	cbz	x0, 404788 <ferror@plt+0x7f8>
  404758:	ldr	w0, [x0, #8]
  40475c:	cmp	w0, #0x6
  404760:	b.eq	404788 <ferror@plt+0x7f8>  // b.none
  404764:	ldr	x22, [x22]
  404768:	bl	4062f0 <ferror@plt+0x2360>
  40476c:	ldr	x3, [x24, #16]
  404770:	mov	x2, x0
  404774:	mov	x1, x22
  404778:	mov	x0, x27
  40477c:	bl	403e60 <printf@plt>
  404780:	ldr	x20, [x20, #8]
  404784:	b	404724 <ferror@plt+0x794>
  404788:	ldr	x0, [x22]
  40478c:	bl	403a90 <puts@plt>
  404790:	ldr	x20, [x20, #8]
  404794:	b	404724 <ferror@plt+0x794>
  404798:	ldr	x26, [x26, #8]
  40479c:	b	404718 <ferror@plt+0x788>
  4047a0:	ldr	x1, [x19, #32]
  4047a4:	cbz	x1, 404818 <ferror@plt+0x888>
  4047a8:	mov	x0, x23
  4047ac:	bl	405730 <ferror@plt+0x17a0>
  4047b0:	mov	x1, x0
  4047b4:	adrp	x20, 442000 <ferror@plt+0x3e070>
  4047b8:	add	x20, x20, #0x230
  4047bc:	mov	x22, x0
  4047c0:	mov	x0, x20
  4047c4:	bl	403e60 <printf@plt>
  4047c8:	mov	x0, x22
  4047cc:	bl	413678 <ferror@plt+0xf6e8>
  4047d0:	ldrb	w1, [x19, #4]
  4047d4:	cbnz	w1, 404828 <ferror@plt+0x898>
  4047d8:	mov	w0, #0xa                   	// #10
  4047dc:	bl	403ea0 <putchar@plt>
  4047e0:	ldp	x25, x26, [sp, #64]
  4047e4:	ldp	x27, x28, [sp, #80]
  4047e8:	b	40419c <ferror@plt+0x20c>
  4047ec:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4047f0:	mov	x2, #0x2f                  	// #47
  4047f4:	mov	x1, #0x1                   	// #1
  4047f8:	adrp	x0, 43d000 <ferror@plt+0x39070>
  4047fc:	ldr	x3, [x19, #2352]
  404800:	add	x0, x0, #0x148
  404804:	bl	403c80 <fwrite@plt>
  404808:	ldr	x0, [x19, #2352]
  40480c:	bl	403cb0 <fflush@plt>
  404810:	ldp	x25, x26, [sp, #64]
  404814:	b	40419c <ferror@plt+0x20c>
  404818:	ldrb	w1, [x19, #4]
  40481c:	cbz	w1, 40458c <ferror@plt+0x5fc>
  404820:	adrp	x20, 442000 <ferror@plt+0x3e070>
  404824:	add	x20, x20, #0x230
  404828:	mov	x0, x23
  40482c:	bl	405360 <ferror@plt+0x13d0>
  404830:	mov	x19, x0
  404834:	mov	x0, x20
  404838:	mov	x1, x19
  40483c:	bl	403e60 <printf@plt>
  404840:	mov	x0, x19
  404844:	bl	413678 <ferror@plt+0xf6e8>
  404848:	b	4047d8 <ferror@plt+0x848>
  40484c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404850:	mov	x0, x20
  404854:	stp	x27, x28, [sp, #80]
  404858:	ldr	x19, [x1, #2352]
  40485c:	bl	403e90 <getenv@plt>
  404860:	adrp	x1, 43d000 <ferror@plt+0x39070>
  404864:	mov	x2, x0
  404868:	add	x1, x1, #0x108
  40486c:	mov	x0, x19
  404870:	bl	403f40 <fprintf@plt>
  404874:	mov	w0, #0x1                   	// #1
  404878:	bl	403500 <exit@plt>
  40487c:	nop
  404880:	stp	x29, x30, [sp, #-144]!
  404884:	adrp	x0, 47a000 <ferror@plt+0x76070>
  404888:	add	x0, x0, #0xdf8
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	adrp	x19, 47a000 <ferror@plt+0x76070>
  404898:	add	x19, x19, #0xe18
  40489c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  4048a0:	str	x21, [sp, #32]
  4048a4:	ldp	x2, x3, [x19]
  4048a8:	stp	x2, x3, [sp, #48]
  4048ac:	ldr	w21, [x20, #2344]
  4048b0:	ldp	x2, x3, [x19, #16]
  4048b4:	stp	x2, x3, [sp, #64]
  4048b8:	ldp	x2, x3, [x19, #32]
  4048bc:	stp	x2, x3, [sp, #80]
  4048c0:	ldp	x2, x3, [x19, #48]
  4048c4:	stp	x2, x3, [sp, #96]
  4048c8:	ldp	x2, x3, [x19, #64]
  4048cc:	stp	x2, x3, [sp, #112]
  4048d0:	ldp	x2, x3, [x19, #80]
  4048d4:	stp	x2, x3, [sp, #128]
  4048d8:	bl	403e90 <getenv@plt>
  4048dc:	cbz	x0, 40495c <ferror@plt+0x9cc>
  4048e0:	add	x1, sp, #0x30
  4048e4:	mov	w2, #0x6                   	// #6
  4048e8:	bl	43a6b8 <ferror@plt+0x36728>
  4048ec:	ldp	x6, x7, [x19, #96]
  4048f0:	str	w0, [x20, #2344]
  4048f4:	ldp	x4, x5, [x19, #112]
  4048f8:	adrp	x0, 47a000 <ferror@plt+0x76070>
  4048fc:	ldp	x2, x3, [x19, #128]
  404900:	add	x0, x0, #0xe10
  404904:	stp	x6, x7, [sp, #48]
  404908:	stp	x4, x5, [sp, #64]
  40490c:	stp	x2, x3, [sp, #80]
  404910:	bl	403e90 <getenv@plt>
  404914:	mov	w1, #0x0                   	// #0
  404918:	cbz	x0, 40492c <ferror@plt+0x99c>
  40491c:	add	x1, sp, #0x30
  404920:	mov	w2, #0x3                   	// #3
  404924:	bl	43a6b8 <ferror@plt+0x36728>
  404928:	mov	w1, w0
  40492c:	add	x20, x20, #0x928
  404930:	adrp	x2, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  404934:	and	w0, w1, #0xfffffffc
  404938:	and	w1, w1, #0x1
  40493c:	str	w1, [x2, #52]
  404940:	ldr	w1, [x20, #4]
  404944:	ldr	x21, [sp, #32]
  404948:	orr	w0, w0, w1
  40494c:	str	w0, [x20, #4]
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x29, x30, [sp], #144
  404958:	ret
  40495c:	mov	w0, w21
  404960:	b	4048ec <ferror@plt+0x95c>
  404964:	mov	x29, #0x0                   	// #0
  404968:	mov	x30, #0x0                   	// #0
  40496c:	mov	x5, x0
  404970:	ldr	x1, [sp]
  404974:	add	x2, sp, #0x8
  404978:	mov	x6, sp
  40497c:	movz	x0, #0x0, lsl #48
  404980:	movk	x0, #0x0, lsl #32
  404984:	movk	x0, #0x40, lsl #16
  404988:	movk	x0, #0x3fa0
  40498c:	movz	x3, #0x0, lsl #48
  404990:	movk	x3, #0x0, lsl #32
  404994:	movk	x3, #0x43, lsl #16
  404998:	movk	x3, #0xbb58
  40499c:	movz	x4, #0x0, lsl #48
  4049a0:	movk	x4, #0x0, lsl #32
  4049a4:	movk	x4, #0x43, lsl #16
  4049a8:	movk	x4, #0xbbd8
  4049ac:	bl	403840 <__libc_start_main@plt>
  4049b0:	bl	403a40 <abort@plt>
  4049b4:	adrp	x0, 49a000 <ferror@plt+0x96070>
  4049b8:	ldr	x0, [x0, #4064]
  4049bc:	cbz	x0, 4049c4 <ferror@plt+0xa34>
  4049c0:	b	403a00 <__gmon_start__@plt>
  4049c4:	ret
  4049c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4049cc:	add	x0, x0, #0x930
  4049d0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4049d4:	add	x1, x1, #0x930
  4049d8:	cmp	x1, x0
  4049dc:	b.eq	4049f4 <ferror@plt+0xa64>  // b.none
  4049e0:	adrp	x1, 43b000 <ferror@plt+0x37070>
  4049e4:	ldr	x1, [x1, #3080]
  4049e8:	cbz	x1, 4049f4 <ferror@plt+0xa64>
  4049ec:	mov	x16, x1
  4049f0:	br	x16
  4049f4:	ret
  4049f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4049fc:	add	x0, x0, #0x930
  404a00:	adrp	x1, 49b000 <ferror@plt+0x97070>
  404a04:	add	x1, x1, #0x930
  404a08:	sub	x1, x1, x0
  404a0c:	lsr	x2, x1, #63
  404a10:	add	x1, x2, x1, asr #3
  404a14:	cmp	xzr, x1, asr #1
  404a18:	asr	x1, x1, #1
  404a1c:	b.eq	404a34 <ferror@plt+0xaa4>  // b.none
  404a20:	adrp	x2, 43b000 <ferror@plt+0x37070>
  404a24:	ldr	x2, [x2, #3088]
  404a28:	cbz	x2, 404a34 <ferror@plt+0xaa4>
  404a2c:	mov	x16, x2
  404a30:	br	x16
  404a34:	ret
  404a38:	stp	x29, x30, [sp, #-32]!
  404a3c:	mov	x29, sp
  404a40:	str	x19, [sp, #16]
  404a44:	adrp	x19, 49b000 <ferror@plt+0x97070>
  404a48:	ldrb	w0, [x19, #2376]
  404a4c:	cbnz	w0, 404a5c <ferror@plt+0xacc>
  404a50:	bl	4049c8 <ferror@plt+0xa38>
  404a54:	mov	w0, #0x1                   	// #1
  404a58:	strb	w0, [x19, #2376]
  404a5c:	ldr	x19, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #32
  404a64:	ret
  404a68:	b	4049f8 <ferror@plt+0xa68>
  404a6c:	nop
  404a70:	ldr	w2, [x0, #124]
  404a74:	mov	w3, #0xffffffff            	// #-1
  404a78:	ldr	w1, [x1, #124]
  404a7c:	cmp	w2, w1
  404a80:	cset	w0, gt
  404a84:	csel	w0, w0, w3, ge  // ge = tcont
  404a88:	ret
  404a8c:	nop
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	mov	x29, sp
  404a98:	stp	x19, x20, [sp, #16]
  404a9c:	mov	x19, x1
  404aa0:	mov	x1, x0
  404aa4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404aa8:	add	x0, x0, #0xc18
  404aac:	bl	4087e8 <ferror@plt+0x4858>
  404ab0:	cbz	x19, 404ad8 <ferror@plt+0xb48>
  404ab4:	adrp	x20, 43e000 <ferror@plt+0x3a070>
  404ab8:	add	x20, x20, #0x518
  404abc:	nop
  404ac0:	ldr	x1, [x19]
  404ac4:	mov	x0, x20
  404ac8:	ldr	x1, [x1]
  404acc:	bl	4087e8 <ferror@plt+0x4858>
  404ad0:	ldr	x19, [x19, #8]
  404ad4:	cbnz	x19, 404ac0 <ferror@plt+0xb30>
  404ad8:	ldp	x19, x20, [sp, #16]
  404adc:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404ae0:	ldp	x29, x30, [sp], #32
  404ae4:	add	x0, x0, #0xcb0
  404ae8:	b	4087e8 <ferror@plt+0x4858>
  404aec:	nop
  404af0:	stp	x29, x30, [sp, #-48]!
  404af4:	mov	w2, #0x0                   	// #0
  404af8:	mov	x29, sp
  404afc:	stp	x19, x20, [sp, #16]
  404b00:	mov	x19, x0
  404b04:	mov	x0, x1
  404b08:	adrp	x1, 440000 <ferror@plt+0x3c070>
  404b0c:	add	x1, x1, #0x228
  404b10:	str	x21, [sp, #32]
  404b14:	bl	420e88 <ferror@plt+0x1cef8>
  404b18:	mov	x21, x0
  404b1c:	ldr	x0, [x0]
  404b20:	cbz	x0, 404b44 <ferror@plt+0xbb4>
  404b24:	add	x20, x21, #0x8
  404b28:	bl	41f7f8 <ferror@plt+0x1b868>
  404b2c:	mov	x1, x0
  404b30:	mov	x0, x19
  404b34:	bl	40d668 <ferror@plt+0x96d8>
  404b38:	mov	x19, x0
  404b3c:	ldr	x0, [x20], #8
  404b40:	cbnz	x0, 404b28 <ferror@plt+0xb98>
  404b44:	mov	x0, x21
  404b48:	bl	4212a0 <ferror@plt+0x1d310>
  404b4c:	mov	x0, x19
  404b50:	ldp	x19, x20, [sp, #16]
  404b54:	ldr	x21, [sp, #32]
  404b58:	ldp	x29, x30, [sp], #48
  404b5c:	ret
  404b60:	stp	x29, x30, [sp, #-32]!
  404b64:	mov	x29, sp
  404b68:	str	x19, [sp, #16]
  404b6c:	mov	x19, x2
  404b70:	bl	4034d0 <strlen@plt>
  404b74:	ldr	w1, [x19]
  404b78:	cmp	x0, w1, sxtw
  404b7c:	csel	w1, w1, w0, cc  // cc = lo, ul, last
  404b80:	str	w1, [x19]
  404b84:	ldr	x19, [sp, #16]
  404b88:	ldp	x29, x30, [sp], #32
  404b8c:	ret
  404b90:	stp	x29, x30, [sp, #-32]!
  404b94:	mov	x29, sp
  404b98:	ldr	x0, [x1]
  404b9c:	stp	x19, x20, [sp, #16]
  404ba0:	mov	x19, x1
  404ba4:	sxtw	x20, w2
  404ba8:	bl	4034d0 <strlen@plt>
  404bac:	sub	x0, x20, x0
  404bb0:	mov	w1, #0x20                  	// #32
  404bb4:	bl	41f8d0 <ferror@plt+0x1b940>
  404bb8:	ldp	x1, x3, [x19]
  404bbc:	adrp	x5, 43b000 <ferror@plt+0x37070>
  404bc0:	ldr	x4, [x19, #24]
  404bc4:	mov	x20, x0
  404bc8:	mov	x2, x0
  404bcc:	add	x0, x5, #0xc20
  404bd0:	bl	403e60 <printf@plt>
  404bd4:	mov	x0, x20
  404bd8:	ldp	x19, x20, [sp, #16]
  404bdc:	ldp	x29, x30, [sp], #32
  404be0:	b	413678 <ferror@plt+0xf6e8>
  404be4:	nop
  404be8:	stp	x29, x30, [sp, #-64]!
  404bec:	mov	x29, sp
  404bf0:	stp	x21, x22, [sp, #32]
  404bf4:	mov	w22, w1
  404bf8:	mov	x21, x3
  404bfc:	ldr	x1, [x0]
  404c00:	mov	x3, #0x0                   	// #0
  404c04:	stp	x19, x20, [sp, #16]
  404c08:	mov	x20, x2
  404c0c:	str	x23, [sp, #48]
  404c10:	mov	x23, x0
  404c14:	mov	x0, x2
  404c18:	mov	x2, #0x0                   	// #0
  404c1c:	bl	40c900 <ferror@plt+0x8970>
  404c20:	cbnz	w0, 404c90 <ferror@plt+0xd00>
  404c24:	ldr	x2, [x23]
  404c28:	mov	x0, x20
  404c2c:	mov	x1, x2
  404c30:	bl	40caa8 <ferror@plt+0x8b18>
  404c34:	cbnz	w22, 404c88 <ferror@plt+0xcf8>
  404c38:	ldr	x0, [x23, #56]
  404c3c:	bl	40dea8 <ferror@plt+0x9f18>
  404c40:	mov	x19, x0
  404c44:	cbz	x0, 404c64 <ferror@plt+0xcd4>
  404c48:	ldr	x0, [x19]
  404c4c:	mov	x3, x21
  404c50:	mov	x2, x20
  404c54:	mov	w1, w22
  404c58:	bl	404be8 <ferror@plt+0xc58>
  404c5c:	ldr	x19, [x19, #16]
  404c60:	cbnz	x19, 404c48 <ferror@plt+0xcb8>
  404c64:	ldr	x0, [x21]
  404c68:	mov	x1, x23
  404c6c:	bl	40d6c8 <ferror@plt+0x9738>
  404c70:	ldp	x19, x20, [sp, #16]
  404c74:	ldr	x23, [sp, #48]
  404c78:	str	x0, [x21]
  404c7c:	ldp	x21, x22, [sp, #32]
  404c80:	ldp	x29, x30, [sp], #64
  404c84:	ret
  404c88:	ldr	x0, [x23, #72]
  404c8c:	b	404c3c <ferror@plt+0xcac>
  404c90:	ldr	x1, [x23]
  404c94:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	add	x0, x0, #0xc30
  404ca0:	ldp	x21, x22, [sp, #32]
  404ca4:	ldr	x23, [sp, #48]
  404ca8:	ldp	x29, x30, [sp], #64
  404cac:	b	4087e8 <ferror@plt+0x4858>
  404cb0:	stp	x29, x30, [sp, #-16]!
  404cb4:	adrp	x3, 43c000 <ferror@plt+0x38070>
  404cb8:	adrp	x1, 43b000 <ferror@plt+0x37070>
  404cbc:	mov	x29, sp
  404cc0:	add	x3, x3, #0x4e0
  404cc4:	add	x1, x1, #0xc60
  404cc8:	mov	x4, #0x0                   	// #0
  404ccc:	mov	w2, #0x484                 	// #1156
  404cd0:	mov	x0, #0x0                   	// #0
  404cd4:	bl	426b10 <ferror@plt+0x22b80>
  404cd8:	stp	x29, x30, [sp, #-112]!
  404cdc:	mov	x29, sp
  404ce0:	stp	x23, x24, [sp, #48]
  404ce4:	and	w23, w1, #0xff
  404ce8:	adrp	x1, 40d000 <ferror@plt+0x9070>
  404cec:	add	x1, x1, #0x2b0
  404cf0:	stp	x19, x20, [sp, #16]
  404cf4:	mov	x19, x0
  404cf8:	adrp	x0, 40d000 <ferror@plt+0x9070>
  404cfc:	add	x0, x0, #0x2d0
  404d00:	stp	x21, x22, [sp, #32]
  404d04:	mov	w21, w2
  404d08:	mov	w22, w3
  404d0c:	str	xzr, [sp, #104]
  404d10:	bl	40c368 <ferror@plt+0x83d8>
  404d14:	mov	x20, x0
  404d18:	mov	x0, x19
  404d1c:	bl	40dea8 <ferror@plt+0x9f18>
  404d20:	mov	x19, x0
  404d24:	cbz	x0, 404d44 <ferror@plt+0xdb4>
  404d28:	ldr	x0, [x19]
  404d2c:	add	x3, sp, #0x68
  404d30:	mov	x2, x20
  404d34:	mov	w1, w22
  404d38:	bl	404be8 <ferror@plt+0xc58>
  404d3c:	ldr	x19, [x19, #16]
  404d40:	cbnz	x19, 404d28 <ferror@plt+0xd98>
  404d44:	mov	x0, x20
  404d48:	bl	40cce8 <ferror@plt+0x8d58>
  404d4c:	ldr	x1, [sp, #104]
  404d50:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404d54:	add	x0, x0, #0xc68
  404d58:	bl	404a90 <ferror@plt+0xb00>
  404d5c:	cbnz	w21, 405088 <ferror@plt+0x10f8>
  404d60:	ldr	x22, [sp, #104]
  404d64:	cbz	x22, 4050c4 <ferror@plt+0x1134>
  404d68:	and	w24, w23, #0x7
  404d6c:	mov	x20, #0x0                   	// #0
  404d70:	mov	x19, #0x0                   	// #0
  404d74:	stp	x25, x26, [sp, #64]
  404d78:	str	x27, [sp, #80]
  404d7c:	nop
  404d80:	ldr	x0, [x22]
  404d84:	cmp	w24, #0x0
  404d88:	ldp	x21, x0, [x0, #80]
  404d8c:	csel	x21, x21, x0, ne  // ne = any
  404d90:	cbnz	x21, 404db0 <ferror@plt+0xe20>
  404d94:	b	404de0 <ferror@plt+0xe50>
  404d98:	ldr	x1, [x21]
  404d9c:	mov	x0, x19
  404da0:	bl	40d668 <ferror@plt+0x96d8>
  404da4:	ldr	x19, [x0, #8]
  404da8:	ldr	x21, [x21, #8]
  404dac:	cbz	x21, 404de0 <ferror@plt+0xe50>
  404db0:	ldr	x1, [x21]
  404db4:	ldrb	w0, [x1]
  404db8:	tst	w23, w0
  404dbc:	b.eq	404da8 <ferror@plt+0xe18>  // b.none
  404dc0:	cbz	x19, 404fdc <ferror@plt+0x104c>
  404dc4:	mov	x0, x19
  404dc8:	bl	40d668 <ferror@plt+0x96d8>
  404dcc:	cbnz	x0, 404d98 <ferror@plt+0xe08>
  404dd0:	ldr	x21, [x21, #8]
  404dd4:	mov	x19, #0x0                   	// #0
  404dd8:	cbnz	x21, 404db0 <ferror@plt+0xe20>
  404ddc:	nop
  404de0:	ldr	x22, [x22, #8]
  404de4:	cbnz	x22, 404d80 <ferror@plt+0xdf0>
  404de8:	ldr	x0, [sp, #104]
  404dec:	bl	40d5f8 <ferror@plt+0x9668>
  404df0:	cbz	x20, 4050e4 <ferror@plt+0x1154>
  404df4:	ldr	x19, [x20, #8]
  404df8:	cbz	x19, 405100 <ferror@plt+0x1170>
  404dfc:	ldr	x0, [x19, #16]
  404e00:	adrp	x22, 43b000 <ferror@plt+0x37070>
  404e04:	ldr	x21, [x19]
  404e08:	add	x22, x22, #0xc98
  404e0c:	ldr	x0, [x0]
  404e10:	ldrb	w2, [x21]
  404e14:	ldrb	w1, [x0]
  404e18:	cmp	w2, w1
  404e1c:	b.eq	404e44 <ferror@plt+0xeb4>  // b.none
  404e20:	ldr	x19, [x19, #8]
  404e24:	cbz	x19, 404e78 <ferror@plt+0xee8>
  404e28:	ldr	x0, [x19, #16]
  404e2c:	ldr	x21, [x19]
  404e30:	ldr	x0, [x0]
  404e34:	ldrb	w2, [x21]
  404e38:	ldrb	w1, [x0]
  404e3c:	cmp	w2, w1
  404e40:	b.ne	404e20 <ferror@plt+0xe90>  // b.any
  404e44:	ldr	x1, [x0, #8]
  404e48:	ldr	x0, [x21, #8]
  404e4c:	bl	4233b8 <ferror@plt+0x1f428>
  404e50:	cbnz	w0, 404e20 <ferror@plt+0xe90>
  404e54:	ldr	x1, [x21, #8]
  404e58:	mov	x0, x22
  404e5c:	bl	4087e8 <ferror@plt+0x4858>
  404e60:	ldr	x21, [x19, #16]
  404e64:	mov	x0, x20
  404e68:	mov	x1, x19
  404e6c:	bl	40da88 <ferror@plt+0x9af8>
  404e70:	mov	x20, x0
  404e74:	cbnz	x21, 405114 <ferror@plt+0x1184>
  404e78:	adrp	x0, 43b000 <ferror@plt+0x37070>
  404e7c:	add	x0, x0, #0xe10
  404e80:	bl	422308 <ferror@plt+0x1e378>
  404e84:	mov	x19, x0
  404e88:	cbz	x20, 404fa4 <ferror@plt+0x1014>
  404e8c:	adrp	x23, 49b000 <ferror@plt+0x97070>
  404e90:	mov	x24, x20
  404e94:	add	x23, x23, #0x9e8
  404e98:	mov	w27, #0xa                   	// #10
  404e9c:	mov	w26, #0x2d                  	// #45
  404ea0:	mov	w25, #0x20                  	// #32
  404ea4:	b	404f54 <ferror@plt+0xfc4>
  404ea8:	tbz	w0, #3, 404ec4 <ferror@plt+0xf34>
  404eac:	ldrb	w0, [x21]
  404eb0:	cmp	w0, #0x2d
  404eb4:	b.ne	405014 <ferror@plt+0x1084>  // b.any
  404eb8:	ldrb	w0, [x21, #1]
  404ebc:	cmp	w0, #0x49
  404ec0:	b.ne	405014 <ferror@plt+0x1084>  // b.any
  404ec4:	ldp	x0, x2, [x19, #8]
  404ec8:	add	x1, x0, #0x1
  404ecc:	cmp	x1, x2
  404ed0:	b.cs	405000 <ferror@plt+0x1070>  // b.hs, b.nlast
  404ed4:	ldr	x2, [x19]
  404ed8:	str	x1, [x19, #8]
  404edc:	strb	w26, [x2, x0]
  404ee0:	ldp	x1, x0, [x19]
  404ee4:	strb	wzr, [x1, x0]
  404ee8:	ldp	x0, x3, [x19, #8]
  404eec:	ldrb	w2, [x21, #1]
  404ef0:	add	x1, x0, #0x1
  404ef4:	cmp	x1, x3
  404ef8:	b.cs	404ff0 <ferror@plt+0x1060>  // b.hs, b.nlast
  404efc:	ldr	x3, [x19]
  404f00:	str	x1, [x19, #8]
  404f04:	strb	w2, [x3, x0]
  404f08:	ldp	x1, x0, [x19]
  404f0c:	strb	wzr, [x1, x0]
  404f10:	ldr	x1, [x23]
  404f14:	mov	x0, x19
  404f18:	bl	422130 <ferror@plt+0x1e1a0>
  404f1c:	add	x1, x21, #0x2
  404f20:	mov	x0, x19
  404f24:	bl	422130 <ferror@plt+0x1e1a0>
  404f28:	ldp	x0, x2, [x19, #8]
  404f2c:	add	x1, x0, #0x1
  404f30:	cmp	x1, x2
  404f34:	b.cs	404f8c <ferror@plt+0xffc>  // b.hs, b.nlast
  404f38:	ldr	x2, [x19]
  404f3c:	str	x1, [x19, #8]
  404f40:	strb	w25, [x2, x0]
  404f44:	ldp	x1, x0, [x19]
  404f48:	strb	wzr, [x1, x0]
  404f4c:	ldr	x24, [x24, #8]
  404f50:	cbz	x24, 404fa4 <ferror@plt+0x1014>
  404f54:	ldr	x0, [x24]
  404f58:	ldr	x1, [x23]
  404f5c:	ldr	x21, [x0, #8]
  404f60:	cbz	x1, 404f70 <ferror@plt+0xfe0>
  404f64:	ldrb	w0, [x0]
  404f68:	tst	w0, w27
  404f6c:	b.ne	404ea8 <ferror@plt+0xf18>  // b.any
  404f70:	mov	x1, x21
  404f74:	mov	x0, x19
  404f78:	bl	422130 <ferror@plt+0x1e1a0>
  404f7c:	ldp	x0, x2, [x19, #8]
  404f80:	add	x1, x0, #0x1
  404f84:	cmp	x1, x2
  404f88:	b.cc	404f38 <ferror@plt+0xfa8>  // b.lo, b.ul, b.last
  404f8c:	mov	x0, x19
  404f90:	mov	w2, #0x20                  	// #32
  404f94:	mov	x1, #0xffffffffffffffff    	// #-1
  404f98:	bl	422598 <ferror@plt+0x1e608>
  404f9c:	ldr	x24, [x24, #8]
  404fa0:	cbnz	x24, 404f54 <ferror@plt+0xfc4>
  404fa4:	ldp	x25, x26, [sp, #64]
  404fa8:	ldr	x27, [sp, #80]
  404fac:	mov	w1, #0x0                   	// #0
  404fb0:	mov	x0, x19
  404fb4:	ldr	x19, [x19]
  404fb8:	bl	421c98 <ferror@plt+0x1dd08>
  404fbc:	mov	x0, x20
  404fc0:	bl	40d5f8 <ferror@plt+0x9668>
  404fc4:	mov	x0, x19
  404fc8:	ldp	x19, x20, [sp, #16]
  404fcc:	ldp	x21, x22, [sp, #32]
  404fd0:	ldp	x23, x24, [sp, #48]
  404fd4:	ldp	x29, x30, [sp], #112
  404fd8:	ret
  404fdc:	mov	x0, #0x0                   	// #0
  404fe0:	bl	40d6c8 <ferror@plt+0x9738>
  404fe4:	mov	x19, x0
  404fe8:	mov	x20, x0
  404fec:	b	404da8 <ferror@plt+0xe18>
  404ff0:	mov	x0, x19
  404ff4:	mov	x1, #0xffffffffffffffff    	// #-1
  404ff8:	bl	422598 <ferror@plt+0x1e608>
  404ffc:	b	404f10 <ferror@plt+0xf80>
  405000:	mov	x0, x19
  405004:	mov	w2, #0x2d                  	// #45
  405008:	mov	x1, #0xffffffffffffffff    	// #-1
  40500c:	bl	422598 <ferror@plt+0x1e608>
  405010:	b	404ee8 <ferror@plt+0xf58>
  405014:	mov	x0, x21
  405018:	mov	w1, #0x20                  	// #32
  40501c:	bl	403c40 <strchr@plt>
  405020:	mov	x22, x0
  405024:	cbz	x0, 405030 <ferror@plt+0x10a0>
  405028:	ldrb	w0, [x0, #1]
  40502c:	cbnz	w0, 405058 <ferror@plt+0x10c8>
  405030:	adrp	x3, 43c000 <ferror@plt+0x38070>
  405034:	add	x3, x3, #0x4e0
  405038:	adrp	x4, 43b000 <ferror@plt+0x37070>
  40503c:	adrp	x1, 43b000 <ferror@plt+0x37070>
  405040:	add	x3, x3, #0x18
  405044:	add	x4, x4, #0xcb8
  405048:	add	x1, x1, #0xc60
  40504c:	mov	w2, #0x1ba                 	// #442
  405050:	mov	x0, #0x0                   	// #0
  405054:	bl	426b10 <ferror@plt+0x22b80>
  405058:	sub	x2, x22, x21
  40505c:	mov	x1, x21
  405060:	add	x2, x2, #0x1
  405064:	mov	x0, x19
  405068:	bl	422268 <ferror@plt+0x1e2d8>
  40506c:	ldr	x1, [x23]
  405070:	mov	x0, x19
  405074:	bl	422130 <ferror@plt+0x1e1a0>
  405078:	add	x1, x22, #0x1
  40507c:	mov	x0, x19
  405080:	bl	422130 <ferror@plt+0x1e1a0>
  405084:	b	404f28 <ferror@plt+0xf98>
  405088:	ldr	x1, [sp, #104]
  40508c:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405090:	add	x0, x0, #0xc78
  405094:	bl	404a90 <ferror@plt+0xb00>
  405098:	ldr	x0, [sp, #104]
  40509c:	adrp	x1, 404000 <ferror@plt+0x70>
  4050a0:	add	x1, x1, #0xa70
  4050a4:	bl	40df60 <ferror@plt+0x9fd0>
  4050a8:	mov	x1, x0
  4050ac:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4050b0:	add	x0, x0, #0xc88
  4050b4:	str	x1, [sp, #104]
  4050b8:	bl	404a90 <ferror@plt+0xb00>
  4050bc:	ldr	x22, [sp, #104]
  4050c0:	cbnz	x22, 404d68 <ferror@plt+0xdd8>
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	bl	40d5f8 <ferror@plt+0x9668>
  4050cc:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4050d0:	mov	x20, #0x0                   	// #0
  4050d4:	add	x0, x0, #0xe10
  4050d8:	bl	422308 <ferror@plt+0x1e378>
  4050dc:	mov	x19, x0
  4050e0:	b	404fac <ferror@plt+0x101c>
  4050e4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4050e8:	add	x0, x0, #0xe10
  4050ec:	bl	422308 <ferror@plt+0x1e378>
  4050f0:	mov	x19, x0
  4050f4:	ldp	x25, x26, [sp, #64]
  4050f8:	ldr	x27, [sp, #80]
  4050fc:	b	404fac <ferror@plt+0x101c>
  405100:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405104:	add	x0, x0, #0xe10
  405108:	bl	422308 <ferror@plt+0x1e378>
  40510c:	mov	x19, x0
  405110:	b	404e8c <ferror@plt+0xefc>
  405114:	mov	x19, x21
  405118:	b	404e20 <ferror@plt+0xe90>
  40511c:	nop
  405120:	stp	x29, x30, [sp, #-32]!
  405124:	mov	x29, sp
  405128:	stp	x19, x20, [sp, #16]
  40512c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  405130:	ldr	x20, [x19, #2384]
  405134:	bl	41f7f8 <ferror@plt+0x1b868>
  405138:	mov	x1, x0
  40513c:	mov	x0, x20
  405140:	bl	40d668 <ferror@plt+0x96d8>
  405144:	str	x0, [x19, #2384]
  405148:	ldp	x19, x20, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #32
  405150:	ret
  405154:	nop
  405158:	stp	x29, x30, [sp, #-48]!
  40515c:	mov	w2, #0xffffffff            	// #-1
  405160:	mov	x29, sp
  405164:	str	x21, [sp, #32]
  405168:	bl	420e88 <ferror@plt+0x1cef8>
  40516c:	ldr	x1, [x0]
  405170:	mov	x21, x0
  405174:	cbz	x1, 4051a4 <ferror@plt+0x1214>
  405178:	stp	x19, x20, [sp, #16]
  40517c:	adrp	x20, 43b000 <ferror@plt+0x37070>
  405180:	mov	x19, x0
  405184:	add	x20, x20, #0xce0
  405188:	mov	x0, x20
  40518c:	bl	4087e8 <ferror@plt+0x4858>
  405190:	ldr	x0, [x19]
  405194:	bl	405120 <ferror@plt+0x1190>
  405198:	ldr	x1, [x19, #8]!
  40519c:	cbnz	x1, 405188 <ferror@plt+0x11f8>
  4051a0:	ldp	x19, x20, [sp, #16]
  4051a4:	mov	x0, x21
  4051a8:	ldr	x21, [sp, #32]
  4051ac:	ldp	x29, x30, [sp], #48
  4051b0:	b	4212a0 <ferror@plt+0x1d310>
  4051b4:	nop
  4051b8:	stp	x29, x30, [sp, #-32]!
  4051bc:	mov	x29, sp
  4051c0:	str	x19, [sp, #16]
  4051c4:	mov	x19, x0
  4051c8:	bl	4034d0 <strlen@plt>
  4051cc:	cmp	w0, #0xc
  4051d0:	b.le	405200 <ferror@plt+0x1270>
  4051d4:	sxtw	x2, w0
  4051d8:	adrp	x1, 43b000 <ferror@plt+0x37070>
  4051dc:	sub	x2, x2, #0xc
  4051e0:	add	x1, x1, #0xd10
  4051e4:	add	x0, x19, x2
  4051e8:	bl	403ad0 <strcmp@plt>
  4051ec:	cmp	w0, #0x0
  4051f0:	cset	w0, eq  // eq = none
  4051f4:	ldr	x19, [sp, #16]
  4051f8:	ldp	x29, x30, [sp], #32
  4051fc:	ret
  405200:	mov	w0, #0x0                   	// #0
  405204:	ldr	x19, [sp, #16]
  405208:	ldp	x29, x30, [sp], #32
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-64]!
  405214:	mov	x29, sp
  405218:	stp	x19, x20, [sp, #16]
  40521c:	mov	w19, w0
  405220:	stp	x21, x22, [sp, #32]
  405224:	adrp	x21, 49b000 <ferror@plt+0x97070>
  405228:	add	x20, x21, #0x950
  40522c:	ldr	x0, [x20, #8]
  405230:	cbz	x0, 405244 <ferror@plt+0x12b4>
  405234:	ldp	x19, x20, [sp, #16]
  405238:	ldp	x21, x22, [sp, #32]
  40523c:	ldp	x29, x30, [sp], #64
  405240:	ret
  405244:	adrp	x22, 40d000 <ferror@plt+0x9070>
  405248:	add	x22, x22, #0x2d0
  40524c:	str	x23, [sp, #48]
  405250:	adrp	x23, 40d000 <ferror@plt+0x9070>
  405254:	add	x23, x23, #0x2b0
  405258:	mov	x0, x22
  40525c:	mov	x1, x23
  405260:	bl	40c368 <ferror@plt+0x83d8>
  405264:	str	x0, [x20, #8]
  405268:	cbnz	w19, 405324 <ferror@plt+0x1394>
  40526c:	mov	x0, #0x90                  	// #144
  405270:	bl	413598 <ferror@plt+0xf608>
  405274:	mov	x19, x0
  405278:	adrp	x21, 43b000 <ferror@plt+0x37070>
  40527c:	add	x21, x21, #0xd20
  405280:	mov	x0, x21
  405284:	bl	41f7f8 <ferror@plt+0x1b868>
  405288:	mov	x1, x0
  40528c:	str	x1, [x19]
  405290:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405294:	add	x0, x0, #0xd30
  405298:	bl	41f7f8 <ferror@plt+0x1b868>
  40529c:	mov	x1, x0
  4052a0:	str	x1, [x19, #16]
  4052a4:	mov	x0, x21
  4052a8:	bl	41f7f8 <ferror@plt+0x1b868>
  4052ac:	mov	x1, x0
  4052b0:	str	x1, [x19, #8]
  4052b4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4052b8:	add	x0, x0, #0xd38
  4052bc:	bl	41f7f8 <ferror@plt+0x1b868>
  4052c0:	mov	x1, x0
  4052c4:	str	x1, [x19, #24]
  4052c8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4052cc:	add	x0, x0, #0xd80
  4052d0:	bl	41f7f8 <ferror@plt+0x1b868>
  4052d4:	mov	x1, x0
  4052d8:	ldr	x0, [x19, #96]
  4052dc:	str	x1, [x19, #32]
  4052e0:	cbz	x0, 405348 <ferror@plt+0x13b8>
  4052e4:	adrp	x2, 49b000 <ferror@plt+0x97070>
  4052e8:	adrp	x1, 43b000 <ferror@plt+0x37070>
  4052ec:	add	x1, x1, #0xda8
  4052f0:	ldr	x2, [x2, #2528]
  4052f4:	bl	40caa0 <ferror@plt+0x8b10>
  4052f8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4052fc:	add	x0, x0, #0xdb0
  405300:	bl	4087e8 <ferror@plt+0x4858>
  405304:	mov	x2, x19
  405308:	ldr	x1, [x19]
  40530c:	ldr	x0, [x20, #8]
  405310:	ldp	x19, x20, [sp, #16]
  405314:	ldp	x21, x22, [sp, #32]
  405318:	ldr	x23, [sp, #48]
  40531c:	ldp	x29, x30, [sp], #64
  405320:	b	40caa0 <ferror@plt+0x8b10>
  405324:	ldr	x0, [x21, #2384]
  405328:	adrp	x1, 406000 <ferror@plt+0x2070>
  40532c:	ldp	x19, x20, [sp, #16]
  405330:	add	x1, x1, #0x1d0
  405334:	ldp	x21, x22, [sp, #32]
  405338:	mov	x2, #0x0                   	// #0
  40533c:	ldr	x23, [sp, #48]
  405340:	ldp	x29, x30, [sp], #64
  405344:	b	40df08 <ferror@plt+0x9f78>
  405348:	mov	x1, x23
  40534c:	mov	x0, x22
  405350:	bl	40c368 <ferror@plt+0x83d8>
  405354:	str	x0, [x19, #96]
  405358:	b	4052e4 <ferror@plt+0x1354>
  40535c:	nop
  405360:	stp	x29, x30, [sp, #-48]!
  405364:	mov	x29, sp
  405368:	stp	x19, x20, [sp, #16]
  40536c:	and	w20, w1, #0xff
  405370:	stp	x21, x22, [sp, #32]
  405374:	mov	x21, x0
  405378:	mov	x0, #0x0                   	// #0
  40537c:	bl	422308 <ferror@plt+0x1e378>
  405380:	mov	x19, x0
  405384:	tbnz	w20, #4, 4054b4 <ferror@plt+0x1524>
  405388:	tbnz	w20, #3, 4053d8 <ferror@plt+0x1448>
  40538c:	tbnz	w20, #1, 405418 <ferror@plt+0x1488>
  405390:	mov	w1, #0x5                   	// #5
  405394:	ands	w1, w20, w1
  405398:	b.ne	40546c <ferror@plt+0x14dc>  // b.any
  40539c:	ldp	x1, x0, [x19]
  4053a0:	cbz	x0, 4053b4 <ferror@plt+0x1424>
  4053a4:	sub	x0, x0, #0x1
  4053a8:	ldrb	w2, [x1, x0]
  4053ac:	cmp	w2, #0x20
  4053b0:	b.eq	4054f8 <ferror@plt+0x1568>  // b.none
  4053b4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4053b8:	add	x0, x0, #0xe80
  4053bc:	bl	4087e8 <ferror@plt+0x4858>
  4053c0:	mov	x0, x19
  4053c4:	mov	w1, #0x0                   	// #0
  4053c8:	ldp	x19, x20, [sp, #16]
  4053cc:	ldp	x21, x22, [sp, #32]
  4053d0:	ldp	x29, x30, [sp], #48
  4053d4:	b	421c98 <ferror@plt+0x1dd08>
  4053d8:	mov	w3, #0x1                   	// #1
  4053dc:	mov	w2, w3
  4053e0:	mov	w1, #0x8                   	// #8
  4053e4:	mov	x0, x21
  4053e8:	bl	404cd8 <ferror@plt+0xd48>
  4053ec:	mov	x22, x0
  4053f0:	mov	x1, x22
  4053f4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4053f8:	add	x0, x0, #0xe18
  4053fc:	bl	4087e8 <ferror@plt+0x4858>
  405400:	mov	x1, x22
  405404:	mov	x0, x19
  405408:	bl	422130 <ferror@plt+0x1e1a0>
  40540c:	mov	x0, x22
  405410:	bl	413678 <ferror@plt+0xf6e8>
  405414:	tbz	w20, #1, 405390 <ferror@plt+0x1400>
  405418:	adrp	x3, 49b000 <ferror@plt+0x97070>
  40541c:	mov	w2, #0x1                   	// #1
  405420:	mov	w1, #0x2                   	// #2
  405424:	mov	x0, x21
  405428:	ldr	w3, [x3, #1456]
  40542c:	cmp	w3, #0x0
  405430:	cset	w3, eq  // eq = none
  405434:	bl	404cd8 <ferror@plt+0xd48>
  405438:	mov	x22, x0
  40543c:	mov	x1, x22
  405440:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405444:	add	x0, x0, #0xe38
  405448:	bl	4087e8 <ferror@plt+0x4858>
  40544c:	mov	x1, x22
  405450:	mov	x0, x19
  405454:	bl	422130 <ferror@plt+0x1e1a0>
  405458:	mov	x0, x22
  40545c:	bl	413678 <ferror@plt+0xf6e8>
  405460:	mov	w1, #0x5                   	// #5
  405464:	ands	w1, w20, w1
  405468:	b.eq	40539c <ferror@plt+0x140c>  // b.none
  40546c:	adrp	x3, 49b000 <ferror@plt+0x97070>
  405470:	mov	w2, #0x0                   	// #0
  405474:	mov	x0, x21
  405478:	ldr	w3, [x3, #1456]
  40547c:	cmp	w3, #0x0
  405480:	cset	w3, eq  // eq = none
  405484:	bl	404cd8 <ferror@plt+0xd48>
  405488:	mov	x20, x0
  40548c:	mov	x1, x20
  405490:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405494:	add	x0, x0, #0xe58
  405498:	bl	4087e8 <ferror@plt+0x4858>
  40549c:	mov	x1, x20
  4054a0:	mov	x0, x19
  4054a4:	bl	422130 <ferror@plt+0x1e1a0>
  4054a8:	mov	x0, x20
  4054ac:	bl	413678 <ferror@plt+0xf6e8>
  4054b0:	b	40539c <ferror@plt+0x140c>
  4054b4:	mov	w3, #0x1                   	// #1
  4054b8:	mov	w2, #0x0                   	// #0
  4054bc:	mov	w1, #0x10                  	// #16
  4054c0:	mov	x0, x21
  4054c4:	bl	404cd8 <ferror@plt+0xd48>
  4054c8:	mov	x22, x0
  4054cc:	mov	x1, x22
  4054d0:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4054d4:	add	x0, x0, #0xdf0
  4054d8:	bl	4087e8 <ferror@plt+0x4858>
  4054dc:	mov	x1, x22
  4054e0:	mov	x0, x19
  4054e4:	bl	422130 <ferror@plt+0x1e1a0>
  4054e8:	mov	x0, x22
  4054ec:	bl	413678 <ferror@plt+0xf6e8>
  4054f0:	tbz	w20, #3, 40538c <ferror@plt+0x13fc>
  4054f4:	b	4053d8 <ferror@plt+0x1448>
  4054f8:	mov	x1, x0
  4054fc:	mov	x0, x19
  405500:	bl	421df0 <ferror@plt+0x1de60>
  405504:	ldr	x1, [x19]
  405508:	b	4053b4 <ferror@plt+0x1424>
  40550c:	nop
  405510:	stp	x29, x30, [sp, #-48]!
  405514:	mov	x29, sp
  405518:	stp	x19, x20, [sp, #16]
  40551c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  405520:	add	x20, x20, #0x950
  405524:	mov	x19, x0
  405528:	stp	x21, x22, [sp, #32]
  40552c:	mov	x21, x1
  405530:	ldr	x0, [x20, #16]
  405534:	cbz	x0, 40558c <ferror@plt+0x15fc>
  405538:	mov	x1, x19
  40553c:	bl	40c780 <ferror@plt+0x87f0>
  405540:	cbnz	x0, 4055a8 <ferror@plt+0x1618>
  405544:	ldr	x22, [x20, #16]
  405548:	mov	x0, x19
  40554c:	bl	41f7f8 <ferror@plt+0x1b868>
  405550:	mov	x20, x0
  405554:	mov	x0, x21
  405558:	bl	41f7f8 <ferror@plt+0x1b868>
  40555c:	mov	x1, x20
  405560:	mov	x2, x0
  405564:	mov	x0, x22
  405568:	bl	40caa0 <ferror@plt+0x8b10>
  40556c:	mov	x2, x21
  405570:	mov	x1, x19
  405574:	ldp	x19, x20, [sp, #16]
  405578:	adrp	x0, 43b000 <ferror@plt+0x37070>
  40557c:	ldp	x21, x22, [sp, #32]
  405580:	add	x0, x0, #0xec8
  405584:	ldp	x29, x30, [sp], #48
  405588:	b	4087e8 <ferror@plt+0x4858>
  40558c:	adrp	x1, 40d000 <ferror@plt+0x9070>
  405590:	adrp	x0, 40d000 <ferror@plt+0x9070>
  405594:	add	x1, x1, #0x2b0
  405598:	add	x0, x0, #0x2d0
  40559c:	bl	40c368 <ferror@plt+0x83d8>
  4055a0:	str	x0, [x20, #16]
  4055a4:	b	405538 <ferror@plt+0x15a8>
  4055a8:	mov	x1, x19
  4055ac:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4055b0:	add	x0, x0, #0xea0
  4055b4:	bl	4088e0 <ferror@plt+0x4950>
  4055b8:	mov	w0, #0x1                   	// #1
  4055bc:	bl	403500 <exit@plt>
  4055c0:	stp	x29, x30, [sp, #-48]!
  4055c4:	mov	x3, x1
  4055c8:	adrp	x2, 43b000 <ferror@plt+0x37070>
  4055cc:	mov	x29, sp
  4055d0:	mov	x1, x0
  4055d4:	add	x2, x2, #0xef0
  4055d8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4055dc:	mov	x4, #0x0                   	// #0
  4055e0:	add	x0, x0, #0xef8
  4055e4:	stp	x21, x22, [sp, #32]
  4055e8:	bl	41fa48 <ferror@plt+0x1bab8>
  4055ec:	mov	x22, x0
  4055f0:	ldrb	w0, [x0]
  4055f4:	cbz	w0, 405638 <ferror@plt+0x16a8>
  4055f8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4055fc:	stp	x19, x20, [sp, #16]
  405600:	mov	x19, x22
  405604:	ldr	x20, [x1, #3848]
  405608:	mov	w21, #0x5f                  	// #95
  40560c:	nop
  405610:	bl	420460 <ferror@plt+0x1c4d0>
  405614:	and	w1, w0, #0xff
  405618:	ubfiz	x0, x0, #1, #8
  40561c:	ldrh	w2, [x20, x0]
  405620:	tst	x2, #0x1
  405624:	csel	w1, w1, w21, ne  // ne = any
  405628:	strb	w1, [x19]
  40562c:	ldrb	w0, [x19, #1]!
  405630:	cbnz	w0, 405610 <ferror@plt+0x1680>
  405634:	ldp	x19, x20, [sp, #16]
  405638:	mov	x0, x22
  40563c:	ldp	x21, x22, [sp, #32]
  405640:	ldp	x29, x30, [sp], #48
  405644:	ret
  405648:	stp	x29, x30, [sp, #-64]!
  40564c:	adrp	x2, 49b000 <ferror@plt+0x97070>
  405650:	mov	x29, sp
  405654:	stp	x19, x20, [sp, #16]
  405658:	mov	x19, x0
  40565c:	mov	x20, x1
  405660:	ldr	x0, [x2, #2400]
  405664:	stp	x21, x22, [sp, #32]
  405668:	cbz	x0, 4056c4 <ferror@plt+0x1734>
  40566c:	bl	40c780 <ferror@plt+0x87f0>
  405670:	bl	41f7f8 <ferror@plt+0x1b868>
  405674:	mov	x21, x0
  405678:	ldr	x2, [x19]
  40567c:	cbz	x2, 4056ac <ferror@plt+0x171c>
  405680:	mov	x1, x20
  405684:	mov	x0, x2
  405688:	str	x23, [sp, #48]
  40568c:	bl	4055c0 <ferror@plt+0x1630>
  405690:	mov	x23, x0
  405694:	bl	409040 <ferror@plt+0x50b0>
  405698:	mov	x22, x0
  40569c:	mov	x0, x23
  4056a0:	bl	413678 <ferror@plt+0xf6e8>
  4056a4:	ldr	x23, [sp, #48]
  4056a8:	cbnz	x22, 4056e8 <ferror@plt+0x1758>
  4056ac:	cbz	x21, 40570c <ferror@plt+0x177c>
  4056b0:	mov	x0, x21
  4056b4:	ldp	x19, x20, [sp, #16]
  4056b8:	ldp	x21, x22, [sp, #32]
  4056bc:	ldp	x29, x30, [sp], #64
  4056c0:	ret
  4056c4:	ldr	x0, [x19]
  4056c8:	cbz	x0, 40570c <ferror@plt+0x177c>
  4056cc:	bl	4055c0 <ferror@plt+0x1630>
  4056d0:	mov	x21, x0
  4056d4:	bl	409040 <ferror@plt+0x50b0>
  4056d8:	mov	x22, x0
  4056dc:	mov	x0, x21
  4056e0:	bl	413678 <ferror@plt+0xf6e8>
  4056e4:	cbz	x22, 40570c <ferror@plt+0x177c>
  4056e8:	mov	x1, x20
  4056ec:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4056f0:	add	x0, x0, #0xf08
  4056f4:	bl	4087e8 <ferror@plt+0x4858>
  4056f8:	mov	x0, x22
  4056fc:	ldp	x19, x20, [sp, #16]
  405700:	ldp	x21, x22, [sp, #32]
  405704:	ldp	x29, x30, [sp], #64
  405708:	b	41f7f8 <ferror@plt+0x1b868>
  40570c:	ldr	x21, [x19, #96]
  405710:	cbz	x21, 4056b0 <ferror@plt+0x1720>
  405714:	mov	x1, x20
  405718:	mov	x0, x21
  40571c:	bl	40c780 <ferror@plt+0x87f0>
  405720:	ldp	x19, x20, [sp, #16]
  405724:	ldp	x21, x22, [sp, #32]
  405728:	ldp	x29, x30, [sp], #64
  40572c:	b	41f7f8 <ferror@plt+0x1b868>
  405730:	stp	x29, x30, [sp, #-80]!
  405734:	mov	x29, sp
  405738:	stp	x19, x20, [sp, #16]
  40573c:	mov	x20, x0
  405740:	mov	x0, #0x0                   	// #0
  405744:	stp	x21, x22, [sp, #32]
  405748:	mov	x22, x1
  40574c:	bl	422308 <ferror@plt+0x1e378>
  405750:	mov	x21, x0
  405754:	cbz	x20, 4057cc <ferror@plt+0x183c>
  405758:	str	x23, [sp, #48]
  40575c:	mov	w23, #0x20                  	// #32
  405760:	b	405780 <ferror@plt+0x17f0>
  405764:	mov	x1, x19
  405768:	mov	x0, x21
  40576c:	bl	422130 <ferror@plt+0x1e1a0>
  405770:	mov	x0, x19
  405774:	bl	413678 <ferror@plt+0xf6e8>
  405778:	ldr	x20, [x20, #8]
  40577c:	cbz	x20, 4057c8 <ferror@plt+0x1838>
  405780:	ldr	x0, [x20]
  405784:	mov	x1, x22
  405788:	bl	407e68 <ferror@plt+0x3ed8>
  40578c:	str	x0, [sp, #72]
  405790:	mov	x19, x0
  405794:	cbz	x0, 405778 <ferror@plt+0x17e8>
  405798:	ldr	x0, [x21, #8]
  40579c:	cbz	x0, 405764 <ferror@plt+0x17d4>
  4057a0:	ldr	x2, [x21, #16]
  4057a4:	add	x1, x0, #0x1
  4057a8:	cmp	x1, x2
  4057ac:	b.cs	4057e4 <ferror@plt+0x1854>  // b.hs, b.nlast
  4057b0:	ldr	x2, [x21]
  4057b4:	str	x1, [x21, #8]
  4057b8:	strb	w23, [x2, x0]
  4057bc:	ldp	x1, x0, [x21]
  4057c0:	strb	wzr, [x1, x0]
  4057c4:	b	405764 <ferror@plt+0x17d4>
  4057c8:	ldr	x23, [sp, #48]
  4057cc:	mov	x0, x21
  4057d0:	ldp	x19, x20, [sp, #16]
  4057d4:	mov	w1, #0x0                   	// #0
  4057d8:	ldp	x21, x22, [sp, #32]
  4057dc:	ldp	x29, x30, [sp], #80
  4057e0:	b	421c98 <ferror@plt+0x1dd08>
  4057e4:	mov	x0, x21
  4057e8:	mov	w2, #0x20                  	// #32
  4057ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4057f0:	bl	422598 <ferror@plt+0x1e608>
  4057f4:	b	405764 <ferror@plt+0x17d4>
  4057f8:	b	407f18 <ferror@plt+0x3f88>
  4057fc:	nop
  405800:	stp	x29, x30, [sp, #-16]!
  405804:	mov	x4, x1
  405808:	cmp	w0, #0x3
  40580c:	mov	x29, sp
  405810:	mov	x1, x2
  405814:	b.eq	405894 <ferror@plt+0x1904>  // b.none
  405818:	mov	w3, w0
  40581c:	b.hi	405860 <ferror@plt+0x18d0>  // b.pmore
  405820:	cmp	w0, #0x1
  405824:	b.eq	4058ac <ferror@plt+0x191c>  // b.none
  405828:	cmp	w0, #0x2
  40582c:	b.ne	405848 <ferror@plt+0x18b8>  // b.any
  405830:	mov	x0, x4
  405834:	bl	407f18 <ferror@plt+0x3f88>
  405838:	cmp	w0, #0x0
  40583c:	cset	w0, le
  405840:	ldp	x29, x30, [sp], #16
  405844:	ret
  405848:	cbnz	w0, 4058dc <ferror@plt+0x194c>
  40584c:	mov	x0, x4
  405850:	bl	407f18 <ferror@plt+0x3f88>
  405854:	ldp	x29, x30, [sp], #16
  405858:	lsr	w0, w0, #31
  40585c:	ret
  405860:	cmp	w0, #0x5
  405864:	b.eq	4058c4 <ferror@plt+0x1934>  // b.none
  405868:	cmp	w0, #0x6
  40586c:	mov	w0, #0x1                   	// #1
  405870:	b.eq	405840 <ferror@plt+0x18b0>  // b.none
  405874:	cmp	w3, #0x4
  405878:	b.ne	4058dc <ferror@plt+0x194c>  // b.any
  40587c:	mov	x0, x4
  405880:	bl	407f18 <ferror@plt+0x3f88>
  405884:	cmp	w0, #0x0
  405888:	cset	w0, eq  // eq = none
  40588c:	ldp	x29, x30, [sp], #16
  405890:	ret
  405894:	mov	x0, x4
  405898:	bl	407f18 <ferror@plt+0x3f88>
  40589c:	mvn	w0, w0
  4058a0:	ldp	x29, x30, [sp], #16
  4058a4:	lsr	w0, w0, #31
  4058a8:	ret
  4058ac:	mov	x0, x4
  4058b0:	bl	407f18 <ferror@plt+0x3f88>
  4058b4:	cmp	w0, #0x0
  4058b8:	cset	w0, gt
  4058bc:	ldp	x29, x30, [sp], #16
  4058c0:	ret
  4058c4:	mov	x0, x4
  4058c8:	bl	407f18 <ferror@plt+0x3f88>
  4058cc:	cmp	w0, #0x0
  4058d0:	cset	w0, ne  // ne = any
  4058d4:	ldp	x29, x30, [sp], #16
  4058d8:	ret
  4058dc:	adrp	x3, 43c000 <ferror@plt+0x38070>
  4058e0:	add	x3, x3, #0x4e0
  4058e4:	adrp	x1, 43b000 <ferror@plt+0x37070>
  4058e8:	add	x3, x3, #0x30
  4058ec:	add	x1, x1, #0xc60
  4058f0:	mov	x4, #0x0                   	// #0
  4058f4:	mov	w2, #0x45b                 	// #1115
  4058f8:	mov	x0, #0x0                   	// #0
  4058fc:	bl	426b10 <ferror@plt+0x22b80>
  405900:	stp	x29, x30, [sp, #-112]!
  405904:	mov	x29, sp
  405908:	stp	x19, x20, [sp, #16]
  40590c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  405910:	stp	x25, x26, [sp, #64]
  405914:	add	x25, x20, #0x950
  405918:	stp	x21, x22, [sp, #32]
  40591c:	mov	x22, x0
  405920:	stp	x23, x24, [sp, #48]
  405924:	mov	w23, w1
  405928:	mov	x1, x0
  40592c:	ldr	x0, [x25, #8]
  405930:	bl	40c780 <ferror@plt+0x87f0>
  405934:	mov	x19, x0
  405938:	cbz	x0, 405958 <ferror@plt+0x19c8>
  40593c:	mov	x0, x19
  405940:	ldp	x19, x20, [sp, #16]
  405944:	ldp	x21, x22, [sp, #32]
  405948:	ldp	x23, x24, [sp, #48]
  40594c:	ldp	x25, x26, [sp, #64]
  405950:	ldp	x29, x30, [sp], #112
  405954:	ret
  405958:	mov	x1, x22
  40595c:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405960:	add	x0, x0, #0xf60
  405964:	bl	4087e8 <ferror@plt+0x4858>
  405968:	mov	x0, x22
  40596c:	bl	4034d0 <strlen@plt>
  405970:	cmp	w0, #0x3
  405974:	b.le	4059ec <ferror@plt+0x1a5c>
  405978:	add	x0, x22, w0, sxtw
  40597c:	ldurb	w1, [x0, #-3]
  405980:	cmp	w1, #0x2e
  405984:	b.ne	4059ec <ferror@plt+0x1a5c>  // b.any
  405988:	ldurb	w1, [x0, #-2]
  40598c:	cmp	w1, #0x70
  405990:	b.ne	4059ec <ferror@plt+0x1a5c>  // b.any
  405994:	ldurb	w0, [x0, #-1]
  405998:	cmp	w0, #0x63
  40599c:	b.ne	4059ec <ferror@plt+0x1a5c>  // b.any
  4059a0:	mov	x1, x22
  4059a4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4059a8:	add	x0, x0, #0xf80
  4059ac:	bl	4087e8 <ferror@plt+0x4858>
  4059b0:	mov	x0, x22
  4059b4:	bl	41f7f8 <ferror@plt+0x1b868>
  4059b8:	mov	x20, x0
  4059bc:	mov	x0, x22
  4059c0:	bl	41f7f8 <ferror@plt+0x1b868>
  4059c4:	cbz	x20, 406030 <ferror@plt+0x20a0>
  4059c8:	cbz	x0, 406164 <ferror@plt+0x21d4>
  4059cc:	mov	x0, x22
  4059d0:	bl	40b2f0 <ferror@plt+0x7360>
  4059d4:	mov	x21, x0
  4059d8:	bl	4034d0 <strlen@plt>
  4059dc:	add	x0, x21, x0
  4059e0:	mov	w24, #0x0                   	// #0
  4059e4:	sturb	wzr, [x0, #-3]
  4059e8:	b	405a54 <ferror@plt+0x1ac4>
  4059ec:	ldr	w0, [x25, #24]
  4059f0:	cbz	w0, 405b84 <ferror@plt+0x1bf4>
  4059f4:	ldr	x21, [x20, #2384]
  4059f8:	cbz	x21, 406030 <ferror@plt+0x20a0>
  4059fc:	adrp	x26, 43b000 <ferror@plt+0x37070>
  405a00:	mov	w24, #0x0                   	// #0
  405a04:	add	x26, x26, #0xff0
  405a08:	b	405a1c <ferror@plt+0x1a8c>
  405a0c:	mov	x0, x20
  405a10:	bl	413678 <ferror@plt+0xf6e8>
  405a14:	ldr	x21, [x21, #8]
  405a18:	cbz	x21, 406030 <ferror@plt+0x20a0>
  405a1c:	ldr	x1, [x21]
  405a20:	mov	x3, x22
  405a24:	mov	w2, #0x2f                  	// #47
  405a28:	mov	x0, x26
  405a2c:	add	w24, w24, #0x1
  405a30:	bl	41f9b8 <ferror@plt+0x1ba28>
  405a34:	mov	x20, x0
  405a38:	mov	w1, #0x1                   	// #1
  405a3c:	bl	409e58 <ferror@plt+0x5ec8>
  405a40:	cbz	w0, 405a0c <ferror@plt+0x1a7c>
  405a44:	cbz	x20, 406030 <ferror@plt+0x20a0>
  405a48:	mov	x0, x22
  405a4c:	bl	41f7f8 <ferror@plt+0x1b868>
  405a50:	mov	x21, x0
  405a54:	mov	x1, x22
  405a58:	mov	x2, x20
  405a5c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405a60:	add	x0, x0, #0xa0
  405a64:	bl	4087e8 <ferror@plt+0x4858>
  405a68:	adrp	x0, 49b000 <ferror@plt+0x97070>
  405a6c:	add	x22, x0, #0x5b0
  405a70:	ldr	w2, [x25, #28]
  405a74:	mov	x1, x20
  405a78:	ldr	w3, [x0, #1456]
  405a7c:	mov	x0, x21
  405a80:	ldr	w4, [x22, #40]
  405a84:	bl	406fd8 <ferror@plt+0x3048>
  405a88:	mov	x19, x0
  405a8c:	mov	x0, x21
  405a90:	bl	413678 <ferror@plt+0xf6e8>
  405a94:	cbz	x19, 40611c <ferror@plt+0x218c>
  405a98:	adrp	x1, 43c000 <ferror@plt+0x38070>
  405a9c:	mov	x0, x20
  405aa0:	add	x1, x1, #0xc0
  405aa4:	stp	x27, x28, [sp, #80]
  405aa8:	bl	403dd0 <strstr@plt>
  405aac:	cbz	x0, 405ab8 <ferror@plt+0x1b28>
  405ab0:	mov	w0, #0x1                   	// #1
  405ab4:	str	w0, [x19, #120]
  405ab8:	mov	x0, x20
  405abc:	bl	413678 <ferror@plt+0xf6e8>
  405ac0:	ldr	x1, [x19]
  405ac4:	str	w24, [x19, #124]
  405ac8:	mov	w2, w24
  405acc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405ad0:	add	x0, x0, #0x3f0
  405ad4:	bl	4087e8 <ferror@plt+0x4858>
  405ad8:	ldr	x1, [x19]
  405adc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405ae0:	add	x0, x0, #0x410
  405ae4:	bl	4087e8 <ferror@plt+0x4858>
  405ae8:	ldr	x1, [x19]
  405aec:	mov	x2, x19
  405af0:	ldr	x0, [x25, #8]
  405af4:	adrp	x25, 43c000 <ferror@plt+0x38070>
  405af8:	add	x25, x25, #0xd0
  405afc:	bl	40caa0 <ferror@plt+0x8b10>
  405b00:	ldr	x24, [x19, #48]
  405b04:	cbz	x24, 405bd8 <ferror@plt+0x1c48>
  405b08:	adrp	x27, 40d000 <ferror@plt+0x9070>
  405b0c:	adrp	x26, 40d000 <ferror@plt+0x9070>
  405b10:	add	x27, x27, #0x2b0
  405b14:	add	x26, x26, #0x2d0
  405b18:	b	405b40 <ferror@plt+0x1bb0>
  405b1c:	ldr	x1, [x20]
  405b20:	mov	x2, x20
  405b24:	bl	40caa0 <ferror@plt+0x8b10>
  405b28:	ldr	x0, [x19, #56]
  405b2c:	mov	x1, x21
  405b30:	bl	40d6c8 <ferror@plt+0x9738>
  405b34:	ldr	x24, [x24, #8]
  405b38:	str	x0, [x19, #56]
  405b3c:	cbz	x24, 405bd8 <ferror@plt+0x1c48>
  405b40:	ldr	x20, [x24]
  405b44:	mov	x0, x25
  405b48:	ldr	x1, [x19]
  405b4c:	ldr	x2, [x20]
  405b50:	bl	4087e8 <ferror@plt+0x4858>
  405b54:	ldr	x0, [x20]
  405b58:	mov	w1, w23
  405b5c:	bl	405900 <ferror@plt+0x1970>
  405b60:	mov	x21, x0
  405b64:	cbz	x0, 406144 <ferror@plt+0x21b4>
  405b68:	ldr	x0, [x19, #104]
  405b6c:	cbnz	x0, 405b1c <ferror@plt+0x1b8c>
  405b70:	mov	x1, x27
  405b74:	mov	x0, x26
  405b78:	bl	40c368 <ferror@plt+0x83d8>
  405b7c:	str	x0, [x19, #104]
  405b80:	b	405b1c <ferror@plt+0x1b8c>
  405b84:	mov	x0, x22
  405b88:	bl	4051b8 <ferror@plt+0x1228>
  405b8c:	cbnz	w0, 4059f4 <ferror@plt+0x1a64>
  405b90:	mov	x2, #0x0                   	// #0
  405b94:	mov	x0, x22
  405b98:	adrp	x1, 43b000 <ferror@plt+0x37070>
  405b9c:	add	x1, x1, #0xd10
  405ba0:	bl	41fa48 <ferror@plt+0x1bab8>
  405ba4:	mov	x24, x0
  405ba8:	mov	w1, #0x0                   	// #0
  405bac:	bl	405900 <ferror@plt+0x1970>
  405bb0:	mov	x21, x0
  405bb4:	mov	x0, x24
  405bb8:	bl	413678 <ferror@plt+0xf6e8>
  405bbc:	cbz	x21, 4059f4 <ferror@plt+0x1a64>
  405bc0:	mov	x1, x22
  405bc4:	mov	x19, x21
  405bc8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  405bcc:	add	x0, x0, #0xfc0
  405bd0:	bl	4087e8 <ferror@plt+0x4858>
  405bd4:	b	40593c <ferror@plt+0x19ac>
  405bd8:	ldr	x24, [x19, #64]
  405bdc:	adrp	x25, 43c000 <ferror@plt+0x38070>
  405be0:	add	x25, x25, #0x128
  405be4:	cbz	x24, 405c64 <ferror@plt+0x1cd4>
  405be8:	adrp	x27, 40d000 <ferror@plt+0x9070>
  405bec:	adrp	x26, 40d000 <ferror@plt+0x9070>
  405bf0:	add	x27, x27, #0x2b0
  405bf4:	add	x26, x26, #0x2d0
  405bf8:	b	405c20 <ferror@plt+0x1c90>
  405bfc:	ldr	x1, [x20]
  405c00:	mov	x2, x20
  405c04:	bl	40caa0 <ferror@plt+0x8b10>
  405c08:	ldr	x0, [x19, #72]
  405c0c:	mov	x1, x21
  405c10:	bl	40d6c8 <ferror@plt+0x9738>
  405c14:	ldr	x24, [x24, #8]
  405c18:	str	x0, [x19, #72]
  405c1c:	cbz	x24, 405c64 <ferror@plt+0x1cd4>
  405c20:	ldr	x20, [x24]
  405c24:	mov	x0, x25
  405c28:	ldr	x1, [x19]
  405c2c:	ldr	x2, [x20]
  405c30:	bl	4087e8 <ferror@plt+0x4858>
  405c34:	ldr	x0, [x20]
  405c38:	mov	w1, w23
  405c3c:	bl	405900 <ferror@plt+0x1970>
  405c40:	mov	x21, x0
  405c44:	cbz	x0, 406144 <ferror@plt+0x21b4>
  405c48:	ldr	x0, [x19, #104]
  405c4c:	cbnz	x0, 405bfc <ferror@plt+0x1c6c>
  405c50:	mov	x1, x27
  405c54:	mov	x0, x26
  405c58:	bl	40c368 <ferror@plt+0x83d8>
  405c5c:	str	x0, [x19, #104]
  405c60:	b	405bfc <ferror@plt+0x1c6c>
  405c64:	ldr	x0, [x19, #56]
  405c68:	bl	40dcc8 <ferror@plt+0x9d38>
  405c6c:	ldr	x1, [x19, #72]
  405c70:	bl	40d8f0 <ferror@plt+0x9960>
  405c74:	mov	x1, x0
  405c78:	ldr	x0, [x19, #56]
  405c7c:	str	x1, [x19, #72]
  405c80:	bl	40dcd8 <ferror@plt+0x9d48>
  405c84:	mov	x1, x0
  405c88:	ldr	x0, [x19, #72]
  405c8c:	str	x1, [x19, #56]
  405c90:	bl	40dcd8 <ferror@plt+0x9d48>
  405c94:	str	x0, [x19, #72]
  405c98:	ldr	x1, [x19]
  405c9c:	str	xzr, [sp, #104]
  405ca0:	mov	x20, x0
  405ca4:	cbz	x1, 4061a8 <ferror@plt+0x2218>
  405ca8:	ldr	x0, [x19, #8]
  405cac:	cbz	x0, 406194 <ferror@plt+0x2204>
  405cb0:	ldr	x0, [x19, #16]
  405cb4:	cbz	x0, 406180 <ferror@plt+0x21f0>
  405cb8:	ldr	x0, [x19, #24]
  405cbc:	cbz	x0, 40616c <ferror@plt+0x21dc>
  405cc0:	cbz	x20, 405d00 <ferror@plt+0x1d70>
  405cc4:	nop
  405cc8:	ldr	x0, [x19, #104]
  405ccc:	cbz	x0, 405cf8 <ferror@plt+0x1d68>
  405cd0:	ldr	x23, [x20]
  405cd4:	ldr	x1, [x23]
  405cd8:	bl	40c780 <ferror@plt+0x87f0>
  405cdc:	mov	x21, x0
  405ce0:	cbz	x0, 405cf8 <ferror@plt+0x1d68>
  405ce4:	ldr	w0, [x0, #8]
  405ce8:	ldr	x2, [x21, #16]
  405cec:	ldr	x1, [x23, #16]
  405cf0:	bl	405800 <ferror@plt+0x1870>
  405cf4:	cbz	w0, 40604c <ferror@plt+0x20bc>
  405cf8:	ldr	x20, [x20, #8]
  405cfc:	cbnz	x20, 405cc8 <ferror@plt+0x1d38>
  405d00:	adrp	x1, 40d000 <ferror@plt+0x9070>
  405d04:	adrp	x0, 40d000 <ferror@plt+0x9070>
  405d08:	add	x1, x1, #0x2b0
  405d0c:	add	x0, x0, #0x2d0
  405d10:	bl	40c368 <ferror@plt+0x83d8>
  405d14:	mov	x2, x0
  405d18:	add	x3, sp, #0x68
  405d1c:	mov	w1, #0x1                   	// #1
  405d20:	mov	x20, x0
  405d24:	mov	x0, x19
  405d28:	bl	404be8 <ferror@plt+0xc58>
  405d2c:	mov	x0, x20
  405d30:	bl	40cce8 <ferror@plt+0x8d58>
  405d34:	ldr	x23, [sp, #104]
  405d38:	ldr	x24, [x19, #112]
  405d3c:	cbz	x23, 405de4 <ferror@plt+0x1e54>
  405d40:	mov	x20, x24
  405d44:	ldr	x25, [x23]
  405d48:	cbnz	x24, 405d58 <ferror@plt+0x1dc8>
  405d4c:	b	405dd8 <ferror@plt+0x1e48>
  405d50:	ldr	x20, [x20, #8]
  405d54:	cbz	x20, 405dd8 <ferror@plt+0x1e48>
  405d58:	ldr	x21, [x20]
  405d5c:	ldr	x1, [x25]
  405d60:	ldr	x0, [x21]
  405d64:	bl	403ad0 <strcmp@plt>
  405d68:	cbnz	w0, 405d50 <ferror@plt+0x1dc0>
  405d6c:	ldr	w0, [x21, #8]
  405d70:	ldr	x2, [x21, #16]
  405d74:	ldr	x1, [x25, #16]
  405d78:	bl	405800 <ferror@plt+0x1870>
  405d7c:	cbz	w0, 405d50 <ferror@plt+0x1dc0>
  405d80:	ldr	w4, [x21, #8]
  405d84:	ldr	x3, [x21]
  405d88:	cmp	w4, #0x6
  405d8c:	ldr	x2, [x25]
  405d90:	ldr	x1, [x25, #16]
  405d94:	b.hi	406160 <ferror@plt+0x21d0>  // b.pmore
  405d98:	ldp	x5, x8, [x21, #16]
  405d9c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405da0:	add	x0, x0, #0x4e0
  405da4:	adrp	x7, 43b000 <ferror@plt+0x37070>
  405da8:	add	x0, x0, #0x40
  405dac:	ldr	x6, [x8]
  405db0:	cmp	x5, #0x0
  405db4:	ldr	x4, [x0, w4, uxtw #3]
  405db8:	add	x0, x7, #0xf38
  405dbc:	ldr	x7, [x8, #16]
  405dc0:	csel	x5, x0, x5, eq  // eq = none
  405dc4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405dc8:	add	x0, x0, #0x288
  405dcc:	bl	4088e0 <ferror@plt+0x4950>
  405dd0:	mov	w0, #0x1                   	// #1
  405dd4:	bl	403500 <exit@plt>
  405dd8:	ldr	x23, [x23, #8]
  405ddc:	cbnz	x23, 405d40 <ferror@plt+0x1db0>
  405de0:	ldr	x23, [sp, #104]
  405de4:	mov	x0, x23
  405de8:	bl	40d5f8 <ferror@plt+0x9668>
  405dec:	add	x22, x22, #0x8
  405df0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405df4:	add	x0, x0, #0x2d0
  405df8:	bl	409040 <ferror@plt+0x50b0>
  405dfc:	cmp	x0, #0x0
  405e00:	adrp	x2, 43b000 <ferror@plt+0x37070>
  405e04:	add	x2, x2, #0xf40
  405e08:	mov	x1, x0
  405e0c:	mov	x0, #0x0                   	// #0
  405e10:	csel	x1, x2, x1, eq  // eq = none
  405e14:	bl	404af0 <ferror@plt+0xb60>
  405e18:	mov	x26, x0
  405e1c:	ldr	x0, [x22]
  405e20:	cbz	x0, 405e48 <ferror@plt+0x1eb8>
  405e24:	nop
  405e28:	bl	409040 <ferror@plt+0x50b0>
  405e2c:	mov	x1, x0
  405e30:	cbz	x0, 405e40 <ferror@plt+0x1eb0>
  405e34:	mov	x0, x26
  405e38:	bl	404af0 <ferror@plt+0xb60>
  405e3c:	mov	x26, x0
  405e40:	ldr	x0, [x22, #8]!
  405e44:	cbnz	x0, 405e28 <ferror@plt+0x1e98>
  405e48:	ldr	x24, [x19, #88]
  405e4c:	mov	w25, #0x0                   	// #0
  405e50:	cbz	x24, 405f1c <ferror@plt+0x1f8c>
  405e54:	adrp	x28, 43c000 <ferror@plt+0x38070>
  405e58:	adrp	x27, 43c000 <ferror@plt+0x38070>
  405e5c:	add	x28, x28, #0x310
  405e60:	add	x27, x27, #0x330
  405e64:	nop
  405e68:	ldr	x22, [x24]
  405e6c:	ldrb	w0, [x22]
  405e70:	tbz	w0, #3, 405ef8 <ferror@plt+0x1f68>
  405e74:	ldr	x21, [x22, #8]
  405e78:	ldrb	w0, [x21]
  405e7c:	cmp	w0, #0x2d
  405e80:	b.ne	4060a4 <ferror@plt+0x2114>  // b.any
  405e84:	ldrb	w0, [x21, #1]
  405e88:	mov	x23, #0x2                   	// #2
  405e8c:	cmp	w0, #0x49
  405e90:	b.ne	4060a4 <ferror@plt+0x2114>  // b.any
  405e94:	cbz	x26, 405ef8 <ferror@plt+0x1f68>
  405e98:	mov	x20, x26
  405e9c:	b	405eac <ferror@plt+0x1f1c>
  405ea0:	ldr	x20, [x20, #8]
  405ea4:	cbz	x20, 405ef8 <ferror@plt+0x1f68>
  405ea8:	ldr	x21, [x22, #8]
  405eac:	add	x1, x21, x23
  405eb0:	ldr	x0, [x20]
  405eb4:	bl	403ad0 <strcmp@plt>
  405eb8:	cbnz	w0, 405ea0 <ferror@plt+0x1f10>
  405ebc:	ldr	x1, [x19]
  405ec0:	mov	x2, x21
  405ec4:	mov	x0, x28
  405ec8:	bl	4087e8 <ferror@plt+0x4858>
  405ecc:	mov	x0, x27
  405ed0:	bl	409040 <ferror@plt+0x50b0>
  405ed4:	cbnz	x0, 405ea0 <ferror@plt+0x1f10>
  405ed8:	ldr	x2, [x19]
  405edc:	add	w25, w25, #0x1
  405ee0:	ldr	x1, [x22, #8]
  405ee4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405ee8:	add	x0, x0, #0x350
  405eec:	bl	4087e8 <ferror@plt+0x4858>
  405ef0:	str	xzr, [x24]
  405ef4:	nop
  405ef8:	ldr	x24, [x24, #8]
  405efc:	cbnz	x24, 405e68 <ferror@plt+0x1ed8>
  405f00:	cbz	w25, 405f1c <ferror@plt+0x1f8c>
  405f04:	ldr	x0, [x19, #88]
  405f08:	mov	x1, #0x0                   	// #0
  405f0c:	bl	40d928 <ferror@plt+0x9998>
  405f10:	str	x0, [x19, #88]
  405f14:	subs	w25, w25, #0x1
  405f18:	b.ne	405f08 <ferror@plt+0x1f78>  // b.any
  405f1c:	adrp	x1, 413000 <ferror@plt+0xf070>
  405f20:	add	x1, x1, #0x678
  405f24:	mov	x2, #0x0                   	// #0
  405f28:	mov	x0, x26
  405f2c:	bl	40df08 <ferror@plt+0x9f78>
  405f30:	mov	x0, x26
  405f34:	bl	40d5f8 <ferror@plt+0x9668>
  405f38:	adrp	x0, 43c000 <ferror@plt+0x38070>
  405f3c:	add	x0, x0, #0x2f0
  405f40:	bl	409040 <ferror@plt+0x50b0>
  405f44:	cmp	x0, #0x0
  405f48:	adrp	x2, 43b000 <ferror@plt+0x37070>
  405f4c:	add	x2, x2, #0xf50
  405f50:	mov	x1, x0
  405f54:	mov	x0, #0x0                   	// #0
  405f58:	csel	x1, x2, x1, eq  // eq = none
  405f5c:	bl	404af0 <ferror@plt+0xb60>
  405f60:	mov	x28, x0
  405f64:	ldr	x24, [x19, #80]
  405f68:	cbz	x24, 406138 <ferror@plt+0x21a8>
  405f6c:	adrp	x27, 43c000 <ferror@plt+0x38070>
  405f70:	adrp	x26, 43c000 <ferror@plt+0x38070>
  405f74:	add	x27, x27, #0x370
  405f78:	add	x26, x26, #0x390
  405f7c:	mov	w25, #0x0                   	// #0
  405f80:	b	405f8c <ferror@plt+0x1ffc>
  405f84:	ldr	x24, [x24, #8]
  405f88:	cbz	x24, 4060f0 <ferror@plt+0x2160>
  405f8c:	ldr	x23, [x24]
  405f90:	ldrb	w0, [x23]
  405f94:	tbz	w0, #1, 405f84 <ferror@plt+0x1ff4>
  405f98:	cbz	x28, 405f84 <ferror@plt+0x1ff4>
  405f9c:	mov	x21, x28
  405fa0:	b	405ff0 <ferror@plt+0x2060>
  405fa4:	ldrb	w0, [x20, #1]
  405fa8:	cmp	w0, #0x4c
  405fac:	b.ne	406004 <ferror@plt+0x2074>  // b.any
  405fb0:	ldrb	w0, [x20, #2]
  405fb4:	cmp	w0, #0x20
  405fb8:	b.ne	406004 <ferror@plt+0x2074>  // b.any
  405fbc:	mov	x1, x22
  405fc0:	add	x0, x20, #0x3
  405fc4:	bl	403ad0 <strcmp@plt>
  405fc8:	cbnz	w0, 406004 <ferror@plt+0x2074>
  405fcc:	ldr	x1, [x19]
  405fd0:	mov	x2, x22
  405fd4:	mov	x0, x27
  405fd8:	bl	4087e8 <ferror@plt+0x4858>
  405fdc:	mov	x0, x26
  405fe0:	bl	409040 <ferror@plt+0x50b0>
  405fe4:	cbz	x0, 4060d0 <ferror@plt+0x2140>
  405fe8:	ldr	x21, [x21, #8]
  405fec:	cbz	x21, 405f84 <ferror@plt+0x1ff4>
  405ff0:	ldr	x20, [x23, #8]
  405ff4:	ldr	x22, [x21]
  405ff8:	ldrb	w0, [x20]
  405ffc:	cmp	w0, #0x2d
  406000:	b.eq	405fa4 <ferror@plt+0x2014>  // b.none
  406004:	ldrb	w0, [x20]
  406008:	cmp	w0, #0x2d
  40600c:	b.ne	405fe8 <ferror@plt+0x2058>  // b.any
  406010:	ldrb	w0, [x20, #1]
  406014:	cmp	w0, #0x4c
  406018:	b.ne	405fe8 <ferror@plt+0x2058>  // b.any
  40601c:	add	x0, x20, #0x2
  406020:	mov	x1, x22
  406024:	bl	403ad0 <strcmp@plt>
  406028:	cbnz	w0, 405fe8 <ferror@plt+0x2058>
  40602c:	b	405fcc <ferror@plt+0x203c>
  406030:	cbz	w23, 40593c <ferror@plt+0x19ac>
  406034:	mov	x2, x22
  406038:	mov	x1, x22
  40603c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406040:	add	x0, x0, #0x0
  406044:	bl	4088e0 <ferror@plt+0x4950>
  406048:	b	40593c <ferror@plt+0x19ac>
  40604c:	ldr	w3, [x21, #8]
  406050:	ldr	x1, [x19]
  406054:	cmp	w3, #0x6
  406058:	ldr	x5, [x23]
  40605c:	b.hi	406160 <ferror@plt+0x21d0>  // b.pmore
  406060:	adrp	x2, 43c000 <ferror@plt+0x38070>
  406064:	add	x2, x2, #0x4e0
  406068:	add	x2, x2, #0x40
  40606c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406070:	ldr	x4, [x21, #16]
  406074:	add	x0, x0, #0x220
  406078:	ldr	x3, [x2, w3, uxtw #3]
  40607c:	mov	x2, x5
  406080:	ldr	x6, [x23, #16]
  406084:	bl	4088e0 <ferror@plt+0x4950>
  406088:	ldr	x2, [x23, #32]
  40608c:	cbz	x2, 405dd0 <ferror@plt+0x1e40>
  406090:	ldr	x1, [x23, #8]
  406094:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406098:	add	x0, x0, #0x260
  40609c:	bl	4088e0 <ferror@plt+0x4950>
  4060a0:	b	405dd0 <ferror@plt+0x1e40>
  4060a4:	ldrb	w0, [x21]
  4060a8:	cmp	w0, #0x2d
  4060ac:	b.ne	405ef8 <ferror@plt+0x1f68>  // b.any
  4060b0:	ldrb	w0, [x21, #1]
  4060b4:	cmp	w0, #0x49
  4060b8:	b.ne	405ef8 <ferror@plt+0x1f68>  // b.any
  4060bc:	ldrb	w0, [x21, #2]
  4060c0:	cmp	w0, #0x20
  4060c4:	b.ne	405ef8 <ferror@plt+0x1f68>  // b.any
  4060c8:	mov	x23, #0x3                   	// #3
  4060cc:	b	405e94 <ferror@plt+0x1f04>
  4060d0:	ldr	x2, [x19]
  4060d4:	str	xzr, [x24]
  4060d8:	add	w25, w25, #0x1
  4060dc:	mov	x1, x22
  4060e0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4060e4:	add	x0, x0, #0x3b0
  4060e8:	bl	4087e8 <ferror@plt+0x4858>
  4060ec:	b	405f84 <ferror@plt+0x1ff4>
  4060f0:	mov	x0, x28
  4060f4:	bl	40d5f8 <ferror@plt+0x9668>
  4060f8:	cbz	w25, 406114 <ferror@plt+0x2184>
  4060fc:	ldr	x0, [x19, #80]
  406100:	mov	x1, #0x0                   	// #0
  406104:	bl	40d928 <ferror@plt+0x9998>
  406108:	str	x0, [x19, #80]
  40610c:	subs	w25, w25, #0x1
  406110:	b.ne	406100 <ferror@plt+0x2170>  // b.any
  406114:	ldp	x27, x28, [sp, #80]
  406118:	b	40593c <ferror@plt+0x19ac>
  40611c:	mov	x0, x20
  406120:	bl	413678 <ferror@plt+0xf6e8>
  406124:	mov	x1, x20
  406128:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40612c:	add	x0, x0, #0x3d8
  406130:	bl	4087e8 <ferror@plt+0x4858>
  406134:	b	40593c <ferror@plt+0x19ac>
  406138:	bl	40d5f8 <ferror@plt+0x9668>
  40613c:	ldp	x27, x28, [sp, #80]
  406140:	b	40593c <ferror@plt+0x19ac>
  406144:	ldr	x2, [x19]
  406148:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40614c:	ldr	x1, [x20]
  406150:	add	x0, x0, #0xf8
  406154:	bl	4088e0 <ferror@plt+0x4950>
  406158:	mov	w0, #0x1                   	// #1
  40615c:	bl	403500 <exit@plt>
  406160:	bl	404cb0 <ferror@plt+0xd20>
  406164:	mov	w24, #0x0                   	// #0
  406168:	b	405a48 <ferror@plt+0x1ab8>
  40616c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406170:	add	x0, x0, #0x1f8
  406174:	bl	4088e0 <ferror@plt+0x4950>
  406178:	mov	w0, #0x1                   	// #1
  40617c:	bl	403500 <exit@plt>
  406180:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406184:	add	x0, x0, #0x1d0
  406188:	bl	4088e0 <ferror@plt+0x4950>
  40618c:	mov	w0, #0x1                   	// #1
  406190:	bl	403500 <exit@plt>
  406194:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406198:	add	x0, x0, #0x1a8
  40619c:	bl	4088e0 <ferror@plt+0x4950>
  4061a0:	mov	w0, #0x1                   	// #1
  4061a4:	bl	403500 <exit@plt>
  4061a8:	adrp	x3, 49b000 <ferror@plt+0x97070>
  4061ac:	mov	x2, #0x49                  	// #73
  4061b0:	mov	x1, #0x1                   	// #1
  4061b4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4061b8:	ldr	x3, [x3, #2352]
  4061bc:	add	x0, x0, #0x158
  4061c0:	bl	403c80 <fwrite@plt>
  4061c4:	mov	w0, #0x1                   	// #1
  4061c8:	bl	403500 <exit@plt>
  4061cc:	nop
  4061d0:	stp	x29, x30, [sp, #-48]!
  4061d4:	mov	x29, sp
  4061d8:	stp	x19, x20, [sp, #16]
  4061dc:	mov	x20, x0
  4061e0:	str	x21, [sp, #32]
  4061e4:	bl	4034d0 <strlen@plt>
  4061e8:	mov	x21, x0
  4061ec:	mov	x0, x20
  4061f0:	bl	41f7f8 <ferror@plt+0x1b868>
  4061f4:	mov	x19, x0
  4061f8:	cmp	w21, #0x1
  4061fc:	b.le	406210 <ferror@plt+0x2280>
  406200:	add	x0, x20, w21, sxtw
  406204:	ldurb	w0, [x0, #-1]
  406208:	cmp	w0, #0x2f
  40620c:	b.eq	406288 <ferror@plt+0x22f8>  // b.none
  406210:	mov	x2, #0x0                   	// #0
  406214:	mov	w1, #0x0                   	// #0
  406218:	mov	x0, x19
  40621c:	bl	408a30 <ferror@plt+0x4aa0>
  406220:	mov	x21, x0
  406224:	mov	x0, x19
  406228:	bl	413678 <ferror@plt+0xf6e8>
  40622c:	cbz	x21, 4062b0 <ferror@plt+0x2320>
  406230:	mov	x1, x20
  406234:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406238:	add	x0, x0, #0x470
  40623c:	bl	4087e8 <ferror@plt+0x4858>
  406240:	b	40625c <ferror@plt+0x22cc>
  406244:	bl	40ae90 <ferror@plt+0x6f00>
  406248:	mov	x19, x0
  40624c:	mov	w1, #0x0                   	// #0
  406250:	bl	405900 <ferror@plt+0x1970>
  406254:	mov	x0, x19
  406258:	bl	413678 <ferror@plt+0xf6e8>
  40625c:	mov	x0, x21
  406260:	bl	408b40 <ferror@plt+0x4bb0>
  406264:	mov	x2, #0x0                   	// #0
  406268:	mov	x1, x0
  40626c:	mov	x0, x20
  406270:	cbnz	x1, 406244 <ferror@plt+0x22b4>
  406274:	mov	x0, x21
  406278:	ldp	x19, x20, [sp, #16]
  40627c:	ldr	x21, [sp, #32]
  406280:	ldp	x29, x30, [sp], #48
  406284:	b	408c10 <ferror@plt+0x4c80>
  406288:	sub	w21, w21, #0x1
  40628c:	mov	x2, #0x0                   	// #0
  406290:	mov	w1, #0x0                   	// #0
  406294:	mov	x0, x19
  406298:	strb	wzr, [x19, w21, sxtw]
  40629c:	bl	408a30 <ferror@plt+0x4aa0>
  4062a0:	mov	x21, x0
  4062a4:	mov	x0, x19
  4062a8:	bl	413678 <ferror@plt+0xf6e8>
  4062ac:	cbnz	x21, 406230 <ferror@plt+0x22a0>
  4062b0:	bl	403e80 <__errno_location@plt>
  4062b4:	ldr	w0, [x0]
  4062b8:	bl	41fdf0 <ferror@plt+0x1be60>
  4062bc:	mov	x2, x0
  4062c0:	mov	x1, x20
  4062c4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4062c8:	ldp	x19, x20, [sp, #16]
  4062cc:	add	x0, x0, #0x438
  4062d0:	ldr	x21, [sp, #32]
  4062d4:	ldp	x29, x30, [sp], #48
  4062d8:	b	4087e8 <ferror@plt+0x4858>
  4062dc:	nop
  4062e0:	mov	w1, #0x1                   	// #1
  4062e4:	b	405900 <ferror@plt+0x1970>
  4062e8:	mov	w1, #0x0                   	// #0
  4062ec:	b	405900 <ferror@plt+0x1970>
  4062f0:	cmp	w0, #0x6
  4062f4:	b.hi	40630c <ferror@plt+0x237c>  // b.pmore
  4062f8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4062fc:	add	x1, x1, #0x4e0
  406300:	add	x1, x1, #0x40
  406304:	ldr	x0, [x1, w0, uxtw #3]
  406308:	ret
  40630c:	stp	x29, x30, [sp, #-16]!
  406310:	mov	x29, sp
  406314:	bl	404cb0 <ferror@plt+0xd20>
  406318:	stp	x29, x30, [sp, #-48]!
  40631c:	mov	w4, #0x1                   	// #1
  406320:	adrp	x3, 49b000 <ferror@plt+0x97070>
  406324:	mov	x29, sp
  406328:	str	x19, [sp, #16]
  40632c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  406330:	add	x19, x19, #0x950
  406334:	add	x2, sp, #0x2c
  406338:	str	w4, [x3, #1496]
  40633c:	adrp	x1, 404000 <ferror@plt+0x70>
  406340:	add	x1, x1, #0xb60
  406344:	str	wzr, [sp, #44]
  406348:	ldr	x0, [x19, #8]
  40634c:	str	w4, [x19, #28]
  406350:	bl	40ced0 <ferror@plt+0x8f40>
  406354:	ldr	w2, [sp, #44]
  406358:	adrp	x1, 404000 <ferror@plt+0x70>
  40635c:	ldr	x0, [x19, #8]
  406360:	add	w2, w2, #0x1
  406364:	add	x1, x1, #0xb90
  406368:	sxtw	x2, w2
  40636c:	bl	40ced0 <ferror@plt+0x8f40>
  406370:	ldr	x19, [sp, #16]
  406374:	ldp	x29, x30, [sp], #48
  406378:	ret
  40637c:	nop
  406380:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406384:	str	wzr, [x0, #1456]
  406388:	ret
  40638c:	nop
  406390:	adrp	x0, 49b000 <ferror@plt+0x97070>
  406394:	mov	w1, #0x1                   	// #1
  406398:	str	w1, [x0, #1456]
  40639c:	ret
  4063a0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4063a4:	str	wzr, [x0, #2412]
  4063a8:	ret
  4063ac:	nop
  4063b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4063b4:	mov	w1, #0x1                   	// #1
  4063b8:	str	w1, [x0, #2412]
  4063bc:	ret
  4063c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4063c4:	str	wzr, [x0, #1496]
  4063c8:	ret
  4063cc:	nop
  4063d0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4063d4:	mov	w1, #0x1                   	// #1
  4063d8:	str	w1, [x0, #1496]
  4063dc:	ret
  4063e0:	stp	x29, x30, [sp, #-32]!
  4063e4:	mov	x29, sp
  4063e8:	cbz	x0, 406488 <ferror@plt+0x24f8>
  4063ec:	stp	x19, x20, [sp, #16]
  4063f0:	mov	x20, x0
  4063f4:	ldrb	w19, [x0]
  4063f8:	cbz	w19, 40641c <ferror@plt+0x248c>
  4063fc:	bl	403b00 <__ctype_b_loc@plt>
  406400:	ldr	x1, [x0]
  406404:	b	406410 <ferror@plt+0x2480>
  406408:	ldrb	w19, [x20, #1]!
  40640c:	cbz	w19, 40641c <ferror@plt+0x248c>
  406410:	ubfiz	x19, x19, #1, #8
  406414:	ldrh	w0, [x1, x19]
  406418:	tbnz	w0, #13, 406408 <ferror@plt+0x2478>
  40641c:	mov	x0, x20
  406420:	bl	4034d0 <strlen@plt>
  406424:	mov	x19, x0
  406428:	sxtw	x1, w0
  40642c:	cmp	w0, #0x0
  406430:	b.le	406464 <ferror@plt+0x24d4>
  406434:	bl	403b00 <__ctype_b_loc@plt>
  406438:	sxtw	x1, w19
  40643c:	sub	x3, x20, #0x1
  406440:	ldr	x2, [x0]
  406444:	b	406454 <ferror@plt+0x24c4>
  406448:	sub	x1, x1, #0x1
  40644c:	cmp	w1, #0x0
  406450:	b.le	406474 <ferror@plt+0x24e4>
  406454:	ldrb	w0, [x3, x1]
  406458:	sub	w4, w1, #0x1
  40645c:	ldrh	w0, [x2, x0, lsl #1]
  406460:	tbnz	w0, #13, 406448 <ferror@plt+0x24b8>
  406464:	mov	x0, x20
  406468:	ldp	x19, x20, [sp, #16]
  40646c:	ldp	x29, x30, [sp], #32
  406470:	b	41f888 <ferror@plt+0x1b8f8>
  406474:	mov	x0, x20
  406478:	sxtw	x1, w4
  40647c:	ldp	x19, x20, [sp, #16]
  406480:	ldp	x29, x30, [sp], #32
  406484:	b	41f888 <ferror@plt+0x1b8f8>
  406488:	adrp	x2, 43c000 <ferror@plt+0x38070>
  40648c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  406490:	add	x2, x2, #0x558
  406494:	add	x1, x1, #0xb78
  406498:	bl	414da8 <ferror@plt+0x10e18>
  40649c:	mov	x0, #0x0                   	// #0
  4064a0:	ldp	x29, x30, [sp], #32
  4064a4:	ret
  4064a8:	stp	x29, x30, [sp, #-64]!
  4064ac:	mov	x29, sp
  4064b0:	stp	x19, x20, [sp, #16]
  4064b4:	mov	x20, x0
  4064b8:	stp	x21, x22, [sp, #32]
  4064bc:	bl	4034d0 <strlen@plt>
  4064c0:	add	x21, x0, #0xa
  4064c4:	mov	x0, x21
  4064c8:	bl	413538 <ferror@plt+0xf5a8>
  4064cc:	ldrb	w2, [x20]
  4064d0:	cbz	w2, 4065b8 <ferror@plt+0x2628>
  4064d4:	mov	x19, #0x0                   	// #0
  4064d8:	mov	w22, #0x2a                  	// #42
  4064dc:	str	x23, [sp, #48]
  4064e0:	mov	w23, #0x5c                  	// #92
  4064e4:	b	406510 <ferror@plt+0x2580>
  4064e8:	add	x2, x19, #0x1
  4064ec:	strb	w23, [x0, x19]
  4064f0:	add	x3, x2, #0x3
  4064f4:	add	x19, x2, #0x1
  4064f8:	ldrb	w1, [x20]
  4064fc:	cmp	x3, x21
  406500:	strb	w1, [x0, x2]
  406504:	b.cs	406588 <ferror@plt+0x25f8>  // b.hs, b.nlast
  406508:	ldrb	w2, [x20, #1]!
  40650c:	cbz	w2, 40659c <ferror@plt+0x260c>
  406510:	sub	w4, w2, #0x24
  406514:	sub	w3, w2, #0x25
  406518:	and	w4, w4, #0xff
  40651c:	and	w3, w3, #0xff
  406520:	cmp	w4, #0x5a
  406524:	ccmp	w3, #0x2, #0x0, ls  // ls = plast
  406528:	ccmp	w2, w22, #0x4, hi  // hi = pmore
  40652c:	b.eq	4064e8 <ferror@plt+0x2558>  // b.none
  406530:	sub	w1, w2, #0x3b
  406534:	sub	w3, w2, #0x3e
  406538:	and	w1, w1, #0xff
  40653c:	and	w3, w3, #0xff
  406540:	cmp	w1, #0x1
  406544:	b.ls	4064e8 <ferror@plt+0x2558>  // b.plast
  406548:	and	w1, w2, #0xffffffdf
  40654c:	cmp	w3, #0x1
  406550:	sub	w1, w1, #0x5b
  406554:	b.ls	4064e8 <ferror@plt+0x2558>  // b.plast
  406558:	cmp	w2, #0x60
  40655c:	and	w1, w1, #0xff
  406560:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  406564:	mov	x2, x19
  406568:	b.ls	4064e8 <ferror@plt+0x2558>  // b.plast
  40656c:	ldrb	w1, [x20]
  406570:	add	x3, x2, #0x3
  406574:	strb	w1, [x0, x2]
  406578:	add	x19, x2, #0x1
  40657c:	cmp	x3, x21
  406580:	b.cc	406508 <ferror@plt+0x2578>  // b.lo, b.ul, b.last
  406584:	nop
  406588:	lsl	x21, x21, #1
  40658c:	mov	x1, x21
  406590:	bl	413600 <ferror@plt+0xf670>
  406594:	ldrb	w2, [x20, #1]!
  406598:	cbnz	w2, 406510 <ferror@plt+0x2580>
  40659c:	add	x19, x0, x19
  4065a0:	ldr	x23, [sp, #48]
  4065a4:	strb	wzr, [x19]
  4065a8:	ldp	x19, x20, [sp, #16]
  4065ac:	ldp	x21, x22, [sp, #32]
  4065b0:	ldp	x29, x30, [sp], #64
  4065b4:	ret
  4065b8:	mov	x19, x0
  4065bc:	strb	wzr, [x19]
  4065c0:	ldp	x19, x20, [sp, #16]
  4065c4:	ldp	x21, x22, [sp, #32]
  4065c8:	ldp	x29, x30, [sp], #64
  4065cc:	ret
  4065d0:	cmp	w1, #0x0
  4065d4:	b.le	406838 <ferror@plt+0x28a8>
  4065d8:	stp	x29, x30, [sp, #-112]!
  4065dc:	mov	x29, sp
  4065e0:	stp	x23, x24, [sp, #48]
  4065e4:	mov	w23, w1
  4065e8:	stp	x25, x26, [sp, #64]
  4065ec:	mov	x26, x2
  4065f0:	mov	x25, x0
  4065f4:	stp	x27, x28, [sp, #80]
  4065f8:	adrp	x27, 43c000 <ferror@plt+0x38070>
  4065fc:	add	x27, x27, #0x580
  406600:	adrp	x28, 441000 <ferror@plt+0x3d070>
  406604:	add	x0, x28, #0x6f8
  406608:	stp	x19, x20, [sp, #16]
  40660c:	mov	w19, #0x0                   	// #0
  406610:	stp	x21, x22, [sp, #32]
  406614:	str	x0, [sp, #104]
  406618:	mov	x0, #0x10                  	// #16
  40661c:	bl	413538 <ferror@plt+0xf5a8>
  406620:	mov	x20, x0
  406624:	sbfiz	x24, x19, #3, #32
  406628:	ldr	x0, [x26, w19, sxtw #3]
  40662c:	bl	4063e0 <ferror@plt+0x2450>
  406630:	mov	x21, x0
  406634:	bl	4064a8 <ferror@plt+0x2518>
  406638:	mov	x28, x0
  40663c:	mov	x0, x21
  406640:	bl	413678 <ferror@plt+0xf6e8>
  406644:	ldrb	w21, [x28]
  406648:	cmp	w21, #0x2d
  40664c:	b.eq	406750 <ferror@plt+0x27c0>  // b.none
  406650:	mov	x1, x28
  406654:	mov	x0, x27
  406658:	add	w22, w19, #0x1
  40665c:	bl	403ad0 <strcmp@plt>
  406660:	cbz	w0, 406678 <ferror@plt+0x26e8>
  406664:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406668:	mov	x1, x28
  40666c:	add	x0, x0, #0x590
  406670:	bl	403ad0 <strcmp@plt>
  406674:	cbnz	w0, 406680 <ferror@plt+0x26f0>
  406678:	cmp	w23, w22
  40667c:	b.gt	4066dc <ferror@plt+0x274c>
  406680:	cbz	w21, 406740 <ferror@plt+0x27b0>
  406684:	mov	w1, #0x4                   	// #4
  406688:	strb	w1, [x20]
  40668c:	mov	x0, x28
  406690:	mov	w19, w22
  406694:	bl	41f7f8 <ferror@plt+0x1b868>
  406698:	mov	x2, x0
  40669c:	ldr	x0, [x25]
  4066a0:	str	x2, [x20, #8]
  4066a4:	mov	x1, x20
  4066a8:	bl	40d6c8 <ferror@plt+0x9738>
  4066ac:	str	x0, [x25]
  4066b0:	mov	x0, x28
  4066b4:	bl	413678 <ferror@plt+0xf6e8>
  4066b8:	cmp	w23, w19
  4066bc:	b.gt	406618 <ferror@plt+0x2688>
  4066c0:	ldp	x19, x20, [sp, #16]
  4066c4:	ldp	x21, x22, [sp, #32]
  4066c8:	ldp	x23, x24, [sp, #48]
  4066cc:	ldp	x25, x26, [sp, #64]
  4066d0:	ldp	x27, x28, [sp, #80]
  4066d4:	ldp	x29, x30, [sp], #112
  4066d8:	ret
  4066dc:	add	x24, x26, x24
  4066e0:	add	w19, w19, #0x2
  4066e4:	ldr	x0, [x24, #8]
  4066e8:	bl	4063e0 <ferror@plt+0x2450>
  4066ec:	mov	x22, x0
  4066f0:	bl	4064a8 <ferror@plt+0x2518>
  4066f4:	mov	x21, x0
  4066f8:	ldr	x1, [sp, #104]
  4066fc:	mov	w5, #0x4                   	// #4
  406700:	strb	w5, [x20]
  406704:	mov	x3, #0x0                   	// #0
  406708:	mov	x2, x0
  40670c:	mov	x0, x28
  406710:	bl	41fa48 <ferror@plt+0x1bab8>
  406714:	mov	x2, x0
  406718:	ldr	x0, [x25]
  40671c:	str	x2, [x20, #8]
  406720:	mov	x1, x20
  406724:	bl	40d6c8 <ferror@plt+0x9738>
  406728:	str	x0, [x25]
  40672c:	mov	x0, x21
  406730:	bl	413678 <ferror@plt+0xf6e8>
  406734:	mov	x0, x22
  406738:	bl	413678 <ferror@plt+0xf6e8>
  40673c:	b	4066b0 <ferror@plt+0x2720>
  406740:	mov	w19, w22
  406744:	mov	x0, x20
  406748:	bl	413678 <ferror@plt+0xf6e8>
  40674c:	b	4066b0 <ferror@plt+0x2720>
  406750:	ldrb	w0, [x28, #1]
  406754:	cmp	w0, #0x6c
  406758:	b.eq	4067cc <ferror@plt+0x283c>  // b.none
  40675c:	cmp	w0, #0x4c
  406760:	b.ne	406650 <ferror@plt+0x26c0>  // b.any
  406764:	ldrb	w21, [x28, #2]
  406768:	add	x22, x28, #0x2
  40676c:	cbz	w21, 406790 <ferror@plt+0x2800>
  406770:	bl	403b00 <__ctype_b_loc@plt>
  406774:	ldr	x1, [x0]
  406778:	b	406784 <ferror@plt+0x27f4>
  40677c:	ldrb	w21, [x22, #1]!
  406780:	cbz	w21, 406790 <ferror@plt+0x2800>
  406784:	ubfiz	x21, x21, #1, #8
  406788:	ldrh	w0, [x1, x21]
  40678c:	tbnz	w0, #13, 40677c <ferror@plt+0x27ec>
  406790:	mov	w3, #0x2                   	// #2
  406794:	strb	w3, [x20]
  406798:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40679c:	mov	x1, x22
  4067a0:	add	x0, x0, #0x578
  4067a4:	mov	x2, #0x0                   	// #0
  4067a8:	bl	41fa48 <ferror@plt+0x1bab8>
  4067ac:	mov	x2, x0
  4067b0:	str	x2, [x20, #8]
  4067b4:	ldr	x0, [x25]
  4067b8:	mov	x1, x20
  4067bc:	add	w19, w19, #0x1
  4067c0:	bl	40d6c8 <ferror@plt+0x9738>
  4067c4:	str	x0, [x25]
  4067c8:	b	4066b0 <ferror@plt+0x2720>
  4067cc:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4067d0:	mov	x0, x28
  4067d4:	add	x1, x1, #0x568
  4067d8:	mov	x2, #0x5                   	// #5
  4067dc:	bl	403830 <strncmp@plt>
  4067e0:	cbz	w0, 406650 <ferror@plt+0x26c0>
  4067e4:	ldrb	w21, [x28, #2]
  4067e8:	add	x22, x28, #0x2
  4067ec:	cbz	w21, 406810 <ferror@plt+0x2880>
  4067f0:	bl	403b00 <__ctype_b_loc@plt>
  4067f4:	ldr	x1, [x0]
  4067f8:	b	406804 <ferror@plt+0x2874>
  4067fc:	ldrb	w21, [x22, #1]!
  406800:	cbz	w21, 406810 <ferror@plt+0x2880>
  406804:	ubfiz	x21, x21, #1, #8
  406808:	ldrh	w0, [x1, x21]
  40680c:	tbnz	w0, #13, 4067fc <ferror@plt+0x286c>
  406810:	mov	w5, #0x1                   	// #1
  406814:	strb	w5, [x20]
  406818:	mov	x1, x22
  40681c:	adrp	x2, 43b000 <ferror@plt+0x37070>
  406820:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406824:	add	x2, x2, #0xe10
  406828:	mov	x3, #0x0                   	// #0
  40682c:	add	x0, x0, #0x570
  406830:	bl	41fa48 <ferror@plt+0x1bab8>
  406834:	b	4067ac <ferror@plt+0x281c>
  406838:	ret
  40683c:	nop
  406840:	stp	x29, x30, [sp, #-96]!
  406844:	mov	x29, sp
  406848:	stp	x19, x20, [sp, #16]
  40684c:	stp	x21, x22, [sp, #32]
  406850:	mov	x22, x0
  406854:	mov	x0, x1
  406858:	stp	x23, x24, [sp, #48]
  40685c:	mov	x23, x2
  406860:	bl	4063e0 <ferror@plt+0x2450>
  406864:	mov	x21, x0
  406868:	adrp	x0, 43b000 <ferror@plt+0x37070>
  40686c:	add	x0, x0, #0xe10
  406870:	bl	422308 <ferror@plt+0x1e378>
  406874:	mov	x20, x0
  406878:	ldrb	w2, [x21]
  40687c:	cbz	w2, 4068e0 <ferror@plt+0x2950>
  406880:	adrp	x24, 49b000 <ferror@plt+0x97070>
  406884:	mov	x19, x21
  406888:	add	x24, x24, #0x5e0
  40688c:	stp	x25, x26, [sp, #64]
  406890:	adrp	x25, 43c000 <ferror@plt+0x38070>
  406894:	add	x25, x25, #0x5a0
  406898:	str	x27, [sp, #80]
  40689c:	nop
  4068a0:	cmp	w2, #0x24
  4068a4:	b.eq	406910 <ferror@plt+0x2980>  // b.none
  4068a8:	ldp	x1, x3, [x20, #8]
  4068ac:	add	x0, x1, #0x1
  4068b0:	cmp	x0, x3
  4068b4:	b.cs	406994 <ferror@plt+0x2a04>  // b.hs, b.nlast
  4068b8:	ldr	x3, [x20]
  4068bc:	str	x0, [x20, #8]
  4068c0:	strb	w2, [x3, x1]
  4068c4:	ldp	x1, x0, [x20]
  4068c8:	strb	wzr, [x1, x0]
  4068cc:	add	x19, x19, #0x1
  4068d0:	ldrb	w2, [x19]
  4068d4:	cbnz	w2, 4068a0 <ferror@plt+0x2910>
  4068d8:	ldp	x25, x26, [sp, #64]
  4068dc:	ldr	x27, [sp, #80]
  4068e0:	mov	x0, x21
  4068e4:	bl	413678 <ferror@plt+0xf6e8>
  4068e8:	ldr	x19, [x20]
  4068ec:	mov	x0, x20
  4068f0:	mov	w1, #0x0                   	// #0
  4068f4:	bl	421c98 <ferror@plt+0x1dd08>
  4068f8:	mov	x0, x19
  4068fc:	ldp	x19, x20, [sp, #16]
  406900:	ldp	x21, x22, [sp, #32]
  406904:	ldp	x23, x24, [sp, #48]
  406908:	ldp	x29, x30, [sp], #96
  40690c:	ret
  406910:	ldrb	w1, [x19, #1]
  406914:	cmp	w1, #0x24
  406918:	b.eq	4069a4 <ferror@plt+0x2a14>  // b.none
  40691c:	cmp	w1, #0x7b
  406920:	b.ne	4068a8 <ferror@plt+0x2918>  // b.any
  406924:	mov	x0, x19
  406928:	ldrb	w2, [x0], #2
  40692c:	cmp	w2, #0x7d
  406930:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406934:	b.ne	406940 <ferror@plt+0x29b0>  // b.any
  406938:	b	406a04 <ferror@plt+0x2a74>
  40693c:	ldrb	w1, [x19, #1]
  406940:	cmp	w1, #0x7d
  406944:	add	x19, x19, #0x1
  406948:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40694c:	b.ne	40693c <ferror@plt+0x29ac>  // b.any
  406950:	sub	x1, x19, x0
  406954:	bl	41f888 <ferror@plt+0x1b8f8>
  406958:	mov	x27, x0
  40695c:	mov	x1, x27
  406960:	mov	x0, x22
  406964:	add	x19, x19, #0x1
  406968:	bl	405648 <ferror@plt+0x16b8>
  40696c:	mov	x26, x0
  406970:	cbz	x0, 4069d0 <ferror@plt+0x2a40>
  406974:	mov	x0, x27
  406978:	bl	413678 <ferror@plt+0xf6e8>
  40697c:	mov	x1, x26
  406980:	mov	x0, x20
  406984:	bl	422130 <ferror@plt+0x1e1a0>
  406988:	mov	x0, x26
  40698c:	bl	413678 <ferror@plt+0xf6e8>
  406990:	b	4068d0 <ferror@plt+0x2940>
  406994:	mov	x0, x20
  406998:	mov	x1, #0xffffffffffffffff    	// #-1
  40699c:	bl	422598 <ferror@plt+0x1e608>
  4069a0:	b	4068cc <ferror@plt+0x293c>
  4069a4:	ldp	x0, x3, [x20, #8]
  4069a8:	add	x1, x0, #0x1
  4069ac:	cmp	x1, x3
  4069b0:	b.cs	4069f0 <ferror@plt+0x2a60>  // b.hs, b.nlast
  4069b4:	ldr	x3, [x20]
  4069b8:	str	x1, [x20, #8]
  4069bc:	add	x19, x19, #0x2
  4069c0:	strb	w2, [x3, x0]
  4069c4:	ldp	x1, x0, [x20]
  4069c8:	strb	wzr, [x1, x0]
  4069cc:	b	4068d0 <ferror@plt+0x2940>
  4069d0:	mov	x0, x25
  4069d4:	mov	x2, x23
  4069d8:	mov	x1, x27
  4069dc:	bl	4088e0 <ferror@plt+0x4950>
  4069e0:	ldr	w0, [x24]
  4069e4:	cbz	w0, 406974 <ferror@plt+0x29e4>
  4069e8:	mov	w0, #0x1                   	// #1
  4069ec:	bl	403500 <exit@plt>
  4069f0:	mov	x0, x20
  4069f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4069f8:	add	x19, x19, #0x2
  4069fc:	bl	422598 <ferror@plt+0x1e608>
  406a00:	b	4068d0 <ferror@plt+0x2940>
  406a04:	mov	x1, #0xfffffffffffffffe    	// #-2
  406a08:	b	406954 <ferror@plt+0x29c4>
  406a0c:	nop
  406a10:	stp	x29, x30, [sp, #-112]!
  406a14:	mov	x29, sp
  406a18:	stp	x19, x20, [sp, #16]
  406a1c:	mov	x20, x1
  406a20:	stp	x21, x22, [sp, #32]
  406a24:	mov	x22, x1
  406a28:	mov	x21, #0x0                   	// #0
  406a2c:	stp	x23, x24, [sp, #48]
  406a30:	mov	x23, x0
  406a34:	mov	x24, x2
  406a38:	stp	x25, x26, [sp, #64]
  406a3c:	ldrb	w25, [x1]
  406a40:	cbz	w25, 406aac <ferror@plt+0x2b1c>
  406a44:	ldrb	w26, [x20, #1]!
  406a48:	cmp	w25, #0x2c
  406a4c:	b.eq	406e3c <ferror@plt+0x2eac>  // b.none
  406a50:	cbz	w26, 406a88 <ferror@plt+0x2af8>
  406a54:	bl	403b00 <__ctype_b_loc@plt>
  406a58:	ldr	x2, [x0]
  406a5c:	ldrh	w0, [x2, w25, uxtw #1]
  406a60:	tbnz	w0, #13, 406fa0 <ferror@plt+0x3010>
  406a64:	ubfiz	x0, x26, #1, #8
  406a68:	mov	x19, x20
  406a6c:	add	x20, x20, #0x1
  406a70:	ldrh	w0, [x2, x0]
  406a74:	tbnz	w0, #13, 406d2c <ferror@plt+0x2d9c>
  406a78:	cmp	w26, #0x2c
  406a7c:	b.eq	406e08 <ferror@plt+0x2e78>  // b.none
  406a80:	ldrb	w26, [x20]
  406a84:	cbnz	w26, 406a64 <ferror@plt+0x2ad4>
  406a88:	cmp	x20, x22
  406a8c:	b.eq	406aac <ferror@plt+0x2b1c>  // b.none
  406a90:	sub	x1, x20, x22
  406a94:	mov	x0, x22
  406a98:	bl	41f888 <ferror@plt+0x1b8f8>
  406a9c:	mov	x1, x0
  406aa0:	mov	x0, x21
  406aa4:	bl	40d6c8 <ferror@plt+0x9738>
  406aa8:	mov	x21, x0
  406aac:	mov	x0, x21
  406ab0:	bl	40dcd8 <ferror@plt+0x9d48>
  406ab4:	mov	x26, x0
  406ab8:	cbz	x0, 406f98 <ferror@plt+0x3008>
  406abc:	adrp	x25, 49b000 <ferror@plt+0x97070>
  406ac0:	mov	x22, x26
  406ac4:	add	x25, x25, #0x5e0
  406ac8:	mov	x21, #0x0                   	// #0
  406acc:	stp	x27, x28, [sp, #80]
  406ad0:	adrp	x27, 43c000 <ferror@plt+0x38070>
  406ad4:	add	x0, x27, #0x660
  406ad8:	str	x0, [sp, #104]
  406adc:	nop
  406ae0:	mov	x0, #0x20                  	// #32
  406ae4:	ldr	x28, [x22]
  406ae8:	bl	413598 <ferror@plt+0xf608>
  406aec:	mov	x20, x0
  406af0:	mov	w2, #0x6                   	// #6
  406af4:	mov	x0, x21
  406af8:	mov	x1, x20
  406afc:	str	w2, [x20, #8]
  406b00:	str	x23, [x20, #24]
  406b04:	bl	40d6c8 <ferror@plt+0x9738>
  406b08:	ldrb	w19, [x28]
  406b0c:	mov	x21, x0
  406b10:	cbz	w19, 406b3c <ferror@plt+0x2bac>
  406b14:	nop
  406b18:	cmp	w19, #0x2c
  406b1c:	b.eq	406b34 <ferror@plt+0x2ba4>  // b.none
  406b20:	bl	403b00 <__ctype_b_loc@plt>
  406b24:	ubfiz	x19, x19, #1, #8
  406b28:	ldr	x2, [x0]
  406b2c:	ldrh	w1, [x2, x19]
  406b30:	tbz	w1, #13, 406b98 <ferror@plt+0x2c08>
  406b34:	ldrb	w19, [x28, #1]!
  406b38:	cbnz	w19, 406b18 <ferror@plt+0x2b88>
  406b3c:	mov	x1, x24
  406b40:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406b44:	add	x0, x0, #0x5d0
  406b48:	bl	4088e0 <ferror@plt+0x4950>
  406b4c:	ldr	w0, [x25]
  406b50:	cbnz	w0, 406f3c <ferror@plt+0x2fac>
  406b54:	ldr	x22, [x22, #8]
  406b58:	cbnz	x22, 406ae0 <ferror@plt+0x2b50>
  406b5c:	ldp	x27, x28, [sp, #80]
  406b60:	adrp	x1, 413000 <ferror@plt+0xf070>
  406b64:	add	x1, x1, #0x678
  406b68:	mov	x2, #0x0                   	// #0
  406b6c:	mov	x0, x26
  406b70:	bl	40df08 <ferror@plt+0x9f78>
  406b74:	mov	x0, x26
  406b78:	bl	40d5f8 <ferror@plt+0x9668>
  406b7c:	mov	x0, x21
  406b80:	ldp	x19, x20, [sp, #16]
  406b84:	ldp	x21, x22, [sp, #32]
  406b88:	ldp	x23, x24, [sp, #48]
  406b8c:	ldp	x25, x26, [sp, #64]
  406b90:	ldp	x29, x30, [sp], #112
  406b94:	b	40dcd8 <ferror@plt+0x9d48>
  406b98:	ldrb	w1, [x28]
  406b9c:	cbz	w1, 406b3c <ferror@plt+0x2bac>
  406ba0:	mov	x19, x28
  406ba4:	b	406bb0 <ferror@plt+0x2c20>
  406ba8:	ldrb	w1, [x19, #1]!
  406bac:	cbz	w1, 406bf4 <ferror@plt+0x2c64>
  406bb0:	ubfiz	x1, x1, #1, #8
  406bb4:	ldrh	w1, [x2, x1]
  406bb8:	tbz	w1, #13, 406ba8 <ferror@plt+0x2c18>
  406bbc:	ldrb	w2, [x19]
  406bc0:	cbz	w2, 406bf4 <ferror@plt+0x2c64>
  406bc4:	nop
  406bc8:	cmp	w2, #0x2c
  406bcc:	b.eq	406be0 <ferror@plt+0x2c50>  // b.none
  406bd0:	ldr	x1, [x0]
  406bd4:	ubfiz	x2, x2, #1, #8
  406bd8:	ldrh	w1, [x1, x2]
  406bdc:	tbz	w1, #13, 406bec <ferror@plt+0x2c5c>
  406be0:	strb	wzr, [x19]
  406be4:	ldrb	w2, [x19, #1]!
  406be8:	cbnz	w2, 406bc8 <ferror@plt+0x2c38>
  406bec:	ldrb	w0, [x28]
  406bf0:	cbz	w0, 406b3c <ferror@plt+0x2bac>
  406bf4:	mov	x0, x28
  406bf8:	bl	41f7f8 <ferror@plt+0x1b868>
  406bfc:	str	x0, [x20]
  406c00:	ldrb	w27, [x19]
  406c04:	cbz	w27, 406f8c <ferror@plt+0x2ffc>
  406c08:	bl	403b00 <__ctype_b_loc@plt>
  406c0c:	mov	x28, x19
  406c10:	ldr	x2, [x0]
  406c14:	b	406c20 <ferror@plt+0x2c90>
  406c18:	ldrb	w27, [x28, #1]!
  406c1c:	cbz	w27, 406c5c <ferror@plt+0x2ccc>
  406c20:	ubfiz	x1, x27, #1, #8
  406c24:	ldrh	w1, [x2, x1]
  406c28:	tbz	w1, #13, 406c18 <ferror@plt+0x2c88>
  406c2c:	ldrb	w1, [x28]
  406c30:	cbnz	w1, 406c48 <ferror@plt+0x2cb8>
  406c34:	b	406c5c <ferror@plt+0x2ccc>
  406c38:	strb	wzr, [x28]
  406c3c:	ldrb	w1, [x28, #1]!
  406c40:	cbz	w1, 406e7c <ferror@plt+0x2eec>
  406c44:	ldr	x2, [x0]
  406c48:	ubfiz	x1, x1, #1, #8
  406c4c:	ldrh	w1, [x2, x1]
  406c50:	tbnz	w1, #13, 406c38 <ferror@plt+0x2ca8>
  406c54:	ldrb	w0, [x19]
  406c58:	cbz	w0, 406c78 <ferror@plt+0x2ce8>
  406c5c:	ldrb	w0, [x19]
  406c60:	cmp	w0, #0x3d
  406c64:	b.ne	406e48 <ferror@plt+0x2eb8>  // b.any
  406c68:	ldrb	w1, [x19, #1]
  406c6c:	cbnz	w1, 406e48 <ferror@plt+0x2eb8>
  406c70:	mov	w0, #0x4                   	// #4
  406c74:	str	w0, [x20, #8]
  406c78:	ldrb	w19, [x28]
  406c7c:	cmp	w19, #0x2c
  406c80:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  406c84:	b.eq	406e88 <ferror@plt+0x2ef8>  // b.none
  406c88:	bl	403b00 <__ctype_b_loc@plt>
  406c8c:	mov	x27, x28
  406c90:	ldr	x2, [x0]
  406c94:	nop
  406c98:	ubfiz	x19, x19, #1, #8
  406c9c:	ldrh	w0, [x2, x19]
  406ca0:	tbnz	w0, #13, 406eb8 <ferror@plt+0x2f28>
  406ca4:	ldrb	w19, [x27, #1]!
  406ca8:	cmp	w19, #0x2c
  406cac:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  406cb0:	b.ne	406c98 <ferror@plt+0x2d08>  // b.any
  406cb4:	cbz	w19, 406ce0 <ferror@plt+0x2d50>
  406cb8:	cmp	w19, #0x2c
  406cbc:	b.eq	406cd4 <ferror@plt+0x2d44>  // b.none
  406cc0:	bl	403b00 <__ctype_b_loc@plt>
  406cc4:	ubfiz	x19, x19, #1, #8
  406cc8:	ldr	x0, [x0]
  406ccc:	ldrh	w0, [x0, x19]
  406cd0:	tbz	w0, #13, 406ce0 <ferror@plt+0x2d50>
  406cd4:	strb	wzr, [x27]
  406cd8:	ldrb	w19, [x27, #1]!
  406cdc:	cbnz	w19, 406cb8 <ferror@plt+0x2d28>
  406ce0:	ldr	w1, [x20, #8]
  406ce4:	ldrb	w0, [x28]
  406ce8:	cmp	w1, #0x6
  406cec:	b.eq	406e74 <ferror@plt+0x2ee4>  // b.none
  406cf0:	cbz	w0, 406f44 <ferror@plt+0x2fb4>
  406cf4:	mov	x0, x28
  406cf8:	bl	41f7f8 <ferror@plt+0x1b868>
  406cfc:	str	x0, [x20, #16]
  406d00:	ldr	x0, [x20]
  406d04:	cbnz	x0, 406b54 <ferror@plt+0x2bc4>
  406d08:	adrp	x3, 43c000 <ferror@plt+0x38070>
  406d0c:	add	x3, x3, #0xb78
  406d10:	adrp	x4, 43c000 <ferror@plt+0x38070>
  406d14:	adrp	x1, 43c000 <ferror@plt+0x38070>
  406d18:	add	x3, x3, #0x28
  406d1c:	add	x4, x4, #0x6b0
  406d20:	add	x1, x1, #0x5c8
  406d24:	mov	w2, #0x20b                 	// #523
  406d28:	bl	426b10 <ferror@plt+0x22b80>
  406d2c:	ldrb	w0, [x19]
  406d30:	mov	x1, x19
  406d34:	cbnz	w0, 406d44 <ferror@plt+0x2db4>
  406d38:	b	406e08 <ferror@plt+0x2e78>
  406d3c:	ldrb	w0, [x1, #1]!
  406d40:	cbz	w0, 406e08 <ferror@plt+0x2e78>
  406d44:	ubfiz	x3, x0, #1, #8
  406d48:	ldrh	w3, [x2, x3]
  406d4c:	tbnz	w3, #13, 406d3c <ferror@plt+0x2dac>
  406d50:	cmp	w0, #0x2c
  406d54:	b.eq	406e08 <ferror@plt+0x2e78>  // b.none
  406d58:	sub	w1, w0, #0x3c
  406d5c:	cmp	w0, #0x21
  406d60:	and	w0, w1, #0xff
  406d64:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  406d68:	b.hi	406e08 <ferror@plt+0x2e78>  // b.pmore
  406d6c:	ldrb	w0, [x19, #1]
  406d70:	cbz	w0, 406a88 <ferror@plt+0x2af8>
  406d74:	ubfiz	x1, x0, #1, #8
  406d78:	ldrh	w1, [x2, x1]
  406d7c:	tbnz	w1, #13, 406f78 <ferror@plt+0x2fe8>
  406d80:	sub	w1, w0, #0x3c
  406d84:	cmp	w0, #0x21
  406d88:	and	w0, w1, #0xff
  406d8c:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  406d90:	b.hi	406fb0 <ferror@plt+0x3020>  // b.pmore
  406d94:	ldrb	w1, [x20, #1]
  406d98:	add	x19, x20, #0x1
  406d9c:	cbz	w1, 406f84 <ferror@plt+0x2ff4>
  406da0:	sub	w0, w1, #0x3c
  406da4:	and	w0, w0, #0xff
  406da8:	cmp	w0, #0x2
  406dac:	cset	w0, hi  // hi = pmore
  406db0:	cmp	w1, #0x21
  406db4:	csel	w0, w0, wzr, ne  // ne = any
  406db8:	ldrb	w1, [x19, #1]!
  406dbc:	cbz	w0, 406d9c <ferror@plt+0x2e0c>
  406dc0:	cbz	w1, 406f84 <ferror@plt+0x2ff4>
  406dc4:	ubfiz	x0, x1, #1, #8
  406dc8:	ldrb	w1, [x19, #1]!
  406dcc:	ldrh	w0, [x2, x0]
  406dd0:	tbnz	w0, #13, 406dc0 <ferror@plt+0x2e30>
  406dd4:	cbz	w1, 406f84 <ferror@plt+0x2ff4>
  406dd8:	cmp	w1, #0x2c
  406ddc:	add	x20, x19, #0x1
  406de0:	b.eq	406e08 <ferror@plt+0x2e78>  // b.none
  406de4:	ubfiz	x1, x1, #1, #8
  406de8:	ldrh	w0, [x2, x1]
  406dec:	tbnz	w0, #13, 406e08 <ferror@plt+0x2e78>
  406df0:	ldrb	w1, [x20]
  406df4:	cbz	w1, 406a88 <ferror@plt+0x2af8>
  406df8:	mov	x19, x20
  406dfc:	cmp	w1, #0x2c
  406e00:	add	x20, x19, #0x1
  406e04:	b.ne	406de4 <ferror@plt+0x2e54>  // b.any
  406e08:	sub	x1, x19, x22
  406e0c:	mov	x0, x22
  406e10:	bl	41f888 <ferror@plt+0x1b8f8>
  406e14:	mov	x1, x0
  406e18:	mov	x0, x21
  406e1c:	bl	40d6c8 <ferror@plt+0x9738>
  406e20:	ldrb	w25, [x19, #1]
  406e24:	mov	x21, x0
  406e28:	cbz	w25, 406f70 <ferror@plt+0x2fe0>
  406e2c:	mov	x22, x19
  406e30:	ldrb	w26, [x20, #1]!
  406e34:	cmp	w25, #0x2c
  406e38:	b.ne	406a50 <ferror@plt+0x2ac0>  // b.any
  406e3c:	cbz	w26, 406a88 <ferror@plt+0x2af8>
  406e40:	mov	w25, w26
  406e44:	b	406a44 <ferror@plt+0x2ab4>
  406e48:	ldrb	w1, [x19]
  406e4c:	cmp	w1, #0x3e
  406e50:	b.ne	406e90 <ferror@plt+0x2f00>  // b.any
  406e54:	ldrb	w2, [x19, #1]
  406e58:	cmp	w2, #0x3d
  406e5c:	b.ne	406e90 <ferror@plt+0x2f00>  // b.any
  406e60:	ldrb	w2, [x19, #2]
  406e64:	cbnz	w2, 406e90 <ferror@plt+0x2f00>
  406e68:	mov	w0, #0x3                   	// #3
  406e6c:	str	w0, [x20, #8]
  406e70:	b	406c78 <ferror@plt+0x2ce8>
  406e74:	cbz	w0, 406d00 <ferror@plt+0x2d70>
  406e78:	b	406cf4 <ferror@plt+0x2d64>
  406e7c:	ldrb	w0, [x19]
  406e80:	cbnz	w0, 406c5c <ferror@plt+0x2ccc>
  406e84:	ldrb	w19, [x28]
  406e88:	mov	x27, x28
  406e8c:	b	406cb4 <ferror@plt+0x2d24>
  406e90:	cmp	w1, #0x3c
  406e94:	b.ne	406ec0 <ferror@plt+0x2f30>  // b.any
  406e98:	ldrb	w2, [x19, #1]
  406e9c:	cmp	w2, #0x3d
  406ea0:	b.ne	406ec0 <ferror@plt+0x2f30>  // b.any
  406ea4:	ldrb	w2, [x19, #2]
  406ea8:	cbnz	w2, 406ec0 <ferror@plt+0x2f30>
  406eac:	mov	w0, #0x2                   	// #2
  406eb0:	str	w0, [x20, #8]
  406eb4:	b	406c78 <ferror@plt+0x2ce8>
  406eb8:	ldrb	w19, [x27]
  406ebc:	b	406cb4 <ferror@plt+0x2d24>
  406ec0:	cmp	w0, #0x3e
  406ec4:	b.ne	406edc <ferror@plt+0x2f4c>  // b.any
  406ec8:	ldrb	w2, [x19, #1]
  406ecc:	cbnz	w2, 406edc <ferror@plt+0x2f4c>
  406ed0:	mov	w0, #0x1                   	// #1
  406ed4:	str	w0, [x20, #8]
  406ed8:	b	406c78 <ferror@plt+0x2ce8>
  406edc:	cmp	w0, #0x3c
  406ee0:	b.ne	406ef4 <ferror@plt+0x2f64>  // b.any
  406ee4:	ldrb	w0, [x19, #1]
  406ee8:	cbnz	w0, 406ef4 <ferror@plt+0x2f64>
  406eec:	str	wzr, [x20, #8]
  406ef0:	b	406c78 <ferror@plt+0x2ce8>
  406ef4:	cmp	w1, #0x21
  406ef8:	b.ne	406f1c <ferror@plt+0x2f8c>  // b.any
  406efc:	ldrb	w0, [x19, #1]
  406f00:	cmp	w0, #0x3d
  406f04:	b.ne	406f1c <ferror@plt+0x2f8c>  // b.any
  406f08:	ldrb	w0, [x19, #2]
  406f0c:	cbnz	w0, 406f1c <ferror@plt+0x2f8c>
  406f10:	mov	w0, #0x5                   	// #5
  406f14:	str	w0, [x20, #8]
  406f18:	b	406c78 <ferror@plt+0x2ce8>
  406f1c:	ldr	x2, [x20]
  406f20:	mov	x1, x19
  406f24:	mov	x3, x24
  406f28:	adrp	x0, 43c000 <ferror@plt+0x38070>
  406f2c:	add	x0, x0, #0x610
  406f30:	bl	4088e0 <ferror@plt+0x4950>
  406f34:	ldr	w0, [x25]
  406f38:	cbz	w0, 406b54 <ferror@plt+0x2bc4>
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	bl	403500 <exit@plt>
  406f44:	ldr	x1, [x20]
  406f48:	mov	x2, x24
  406f4c:	ldr	x0, [sp, #104]
  406f50:	bl	4088e0 <ferror@plt+0x4950>
  406f54:	ldr	w0, [x25]
  406f58:	cbnz	w0, 406f3c <ferror@plt+0x2fac>
  406f5c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  406f60:	add	x0, x0, #0x2a0
  406f64:	bl	41f7f8 <ferror@plt+0x1b868>
  406f68:	str	x0, [x20, #16]
  406f6c:	b	406b54 <ferror@plt+0x2bc4>
  406f70:	mov	x22, x19
  406f74:	b	406a88 <ferror@plt+0x2af8>
  406f78:	ldrb	w0, [x20, #1]!
  406f7c:	cbnz	w0, 406d74 <ferror@plt+0x2de4>
  406f80:	b	406a88 <ferror@plt+0x2af8>
  406f84:	mov	x20, x19
  406f88:	b	406a88 <ferror@plt+0x2af8>
  406f8c:	mov	x28, x19
  406f90:	ldrb	w19, [x28]
  406f94:	b	406e88 <ferror@plt+0x2ef8>
  406f98:	mov	x21, #0x0                   	// #0
  406f9c:	b	406b60 <ferror@plt+0x2bd0>
  406fa0:	mov	x19, x22
  406fa4:	mov	w25, w26
  406fa8:	mov	x22, x19
  406fac:	b	406e30 <ferror@plt+0x2ea0>
  406fb0:	adrp	x3, 43c000 <ferror@plt+0x38070>
  406fb4:	add	x3, x3, #0xb78
  406fb8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  406fbc:	add	x3, x3, #0x10
  406fc0:	add	x1, x1, #0x5c8
  406fc4:	mov	x4, #0x0                   	// #0
  406fc8:	mov	w2, #0x160                 	// #352
  406fcc:	mov	x0, #0x0                   	// #0
  406fd0:	stp	x27, x28, [sp, #80]
  406fd4:	bl	426b10 <ferror@plt+0x22b80>
  406fd8:	stp	x29, x30, [sp, #-224]!
  406fdc:	mov	x29, sp
  406fe0:	stp	x19, x20, [sp, #16]
  406fe4:	mov	x20, x0
  406fe8:	mov	x0, x1
  406fec:	stp	x21, x22, [sp, #32]
  406ff0:	stp	x23, x24, [sp, #48]
  406ff4:	mov	x24, x1
  406ff8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  406ffc:	add	x1, x1, #0x868
  407000:	stp	w4, w2, [sp, #104]
  407004:	str	w3, [sp, #136]
  407008:	bl	403780 <fopen@plt>
  40700c:	cbz	x0, 407854 <ferror@plt+0x38c4>
  407010:	mov	x1, x24
  407014:	mov	x19, x0
  407018:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40701c:	add	x0, x0, #0x6e8
  407020:	stp	x25, x26, [sp, #64]
  407024:	stp	x27, x28, [sp, #80]
  407028:	bl	4087e8 <ferror@plt+0x4858>
  40702c:	mov	x0, #0x90                  	// #144
  407030:	bl	413598 <ferror@plt+0xf608>
  407034:	mov	x22, x0
  407038:	mov	x0, x20
  40703c:	bl	41f7f8 <ferror@plt+0x1b868>
  407040:	str	x0, [x22]
  407044:	cbz	x24, 407728 <ferror@plt+0x3798>
  407048:	mov	x0, x24
  40704c:	bl	40b3f0 <ferror@plt+0x7460>
  407050:	str	x0, [x22, #40]
  407054:	ldr	x0, [x22, #96]
  407058:	cbz	x0, 40774c <ferror@plt+0x37bc>
  40705c:	ldr	x2, [x22, #40]
  407060:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407064:	add	x1, x1, #0x738
  407068:	mov	w25, #0x0                   	// #0
  40706c:	mov	w26, #0x1                   	// #1
  407070:	bl	40caa0 <ferror@plt+0x8b10>
  407074:	adrp	x0, 43b000 <ferror@plt+0x37070>
  407078:	add	x0, x0, #0xe10
  40707c:	bl	422308 <ferror@plt+0x1e378>
  407080:	mov	x28, x0
  407084:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407088:	add	x0, x1, #0x9d8
  40708c:	str	x0, [sp, #112]
  407090:	mov	w20, #0x0                   	// #0
  407094:	mov	w21, #0x0                   	// #0
  407098:	mov	w27, #0x0                   	// #0
  40709c:	mov	w23, #0x5c                  	// #92
  4070a0:	mov	x0, x28
  4070a4:	mov	x1, #0x0                   	// #0
  4070a8:	bl	421df0 <ferror@plt+0x1de60>
  4070ac:	nop
  4070b0:	mov	x0, x19
  4070b4:	bl	403980 <getc@plt>
  4070b8:	mov	w3, w0
  4070bc:	cmn	w0, #0x1
  4070c0:	b.eq	407148 <ferror@plt+0x31b8>  // b.none
  4070c4:	add	w20, w20, #0x1
  4070c8:	cbz	w27, 40731c <ferror@plt+0x338c>
  4070cc:	cmp	w0, #0xd
  4070d0:	b.eq	4073f4 <ferror@plt+0x3464>  // b.none
  4070d4:	cmp	w0, #0x23
  4070d8:	b.eq	407368 <ferror@plt+0x33d8>  // b.none
  4070dc:	cmp	w0, #0xa
  4070e0:	b.eq	4073dc <ferror@plt+0x344c>  // b.none
  4070e4:	ldp	x0, x2, [x28, #8]
  4070e8:	add	x1, x0, #0x1
  4070ec:	cmp	x1, x2
  4070f0:	b.cs	407418 <ferror@plt+0x3488>  // b.hs, b.nlast
  4070f4:	ldr	x2, [x28]
  4070f8:	str	x1, [x28, #8]
  4070fc:	strb	w23, [x2, x0]
  407100:	ldp	x1, x0, [x28]
  407104:	strb	wzr, [x1, x0]
  407108:	ldp	x1, x0, [x28, #8]
  40710c:	and	w2, w3, #0xff
  407110:	add	x5, x1, #0x1
  407114:	cmp	x5, x0
  407118:	b.cs	4073c8 <ferror@plt+0x3438>  // b.hs, b.nlast
  40711c:	ldr	x0, [x28]
  407120:	str	x5, [x28, #8]
  407124:	mov	w27, #0x0                   	// #0
  407128:	strb	w2, [x0, x1]
  40712c:	ldp	x1, x0, [x28]
  407130:	strb	wzr, [x1, x0]
  407134:	mov	x0, x19
  407138:	bl	403980 <getc@plt>
  40713c:	mov	w3, w0
  407140:	cmn	w0, #0x1
  407144:	b.ne	4070c4 <ferror@plt+0x3134>  // b.any
  407148:	cbnz	w27, 40729c <ferror@plt+0x330c>
  40714c:	cbz	w20, 4072c8 <ferror@plt+0x3338>
  407150:	ldr	x20, [x28]
  407154:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407158:	add	x0, x0, #0x748
  40715c:	mov	x1, x20
  407160:	bl	4087e8 <ferror@plt+0x4858>
  407164:	mov	x0, x20
  407168:	bl	4063e0 <ferror@plt+0x2450>
  40716c:	ldrb	w1, [x0]
  407170:	mov	x27, x0
  407174:	mov	x25, x0
  407178:	mov	w2, #0x2e                  	// #46
  40717c:	cbz	w1, 407284 <ferror@plt+0x32f4>
  407180:	and	w0, w1, #0xffffffdf
  407184:	sub	w0, w0, #0x41
  407188:	and	w0, w0, #0xff
  40718c:	cmp	w0, #0x19
  407190:	b.ls	4071ac <ferror@plt+0x321c>  // b.plast
  407194:	sub	w0, w1, #0x30
  407198:	cmp	w1, #0x5f
  40719c:	and	w0, w0, #0xff
  4071a0:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  4071a4:	ccmp	w1, w2, #0x4, hi  // hi = pmore
  4071a8:	b.ne	4071b4 <ferror@plt+0x3224>  // b.any
  4071ac:	ldrb	w1, [x25, #1]!
  4071b0:	b	407180 <ferror@plt+0x31f0>
  4071b4:	sub	x1, x25, x27
  4071b8:	mov	x0, x27
  4071bc:	bl	41f888 <ferror@plt+0x1b8f8>
  4071c0:	ldrb	w23, [x25]
  4071c4:	mov	x20, x0
  4071c8:	cbz	w23, 407278 <ferror@plt+0x32e8>
  4071cc:	bl	403b00 <__ctype_b_loc@plt>
  4071d0:	mov	x21, x0
  4071d4:	ldr	x1, [x0]
  4071d8:	b	4071e4 <ferror@plt+0x3254>
  4071dc:	ldrb	w23, [x25, #1]!
  4071e0:	cbz	w23, 407278 <ferror@plt+0x32e8>
  4071e4:	ubfiz	x0, x23, #1, #8
  4071e8:	ldrh	w0, [x1, x0]
  4071ec:	tbnz	w0, #13, 4071dc <ferror@plt+0x324c>
  4071f0:	cmp	w23, #0x3a
  4071f4:	b.ne	407434 <ferror@plt+0x34a4>  // b.any
  4071f8:	ldrb	w0, [x25, #1]
  4071fc:	add	x25, x25, #0x1
  407200:	cbnz	w0, 407210 <ferror@plt+0x3280>
  407204:	b	40721c <ferror@plt+0x328c>
  407208:	ldrb	w0, [x25, #1]!
  40720c:	cbz	w0, 40721c <ferror@plt+0x328c>
  407210:	ubfiz	x0, x0, #1, #8
  407214:	ldrh	w0, [x1, x0]
  407218:	tbnz	w0, #13, 407208 <ferror@plt+0x3278>
  40721c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407220:	mov	x0, x20
  407224:	add	x1, x1, #0x758
  407228:	bl	403ad0 <strcmp@plt>
  40722c:	cbz	w0, 4075a8 <ferror@plt+0x3618>
  407230:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407234:	mov	x0, x20
  407238:	add	x1, x1, #0x788
  40723c:	bl	403ad0 <strcmp@plt>
  407240:	cbz	w0, 407698 <ferror@plt+0x3708>
  407244:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407248:	mov	x0, x20
  40724c:	add	x1, x1, #0x7c0
  407250:	bl	403ad0 <strcmp@plt>
  407254:	cbz	w0, 4076e0 <ferror@plt+0x3750>
  407258:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40725c:	mov	x0, x20
  407260:	add	x1, x1, #0x7f0
  407264:	bl	403ad0 <strcmp@plt>
  407268:	cbnz	w0, 4075dc <ferror@plt+0x364c>
  40726c:	ldr	w0, [sp, #104]
  407270:	cbz	w0, 4077bc <ferror@plt+0x382c>
  407274:	nop
  407278:	mov	x0, x27
  40727c:	bl	413678 <ferror@plt+0xf6e8>
  407280:	mov	x0, x20
  407284:	bl	413678 <ferror@plt+0xf6e8>
  407288:	mov	w25, #0x1                   	// #1
  40728c:	mov	x0, x28
  407290:	mov	x1, #0x0                   	// #0
  407294:	bl	421df0 <ferror@plt+0x1de60>
  407298:	b	407090 <ferror@plt+0x3100>
  40729c:	ldp	x0, x2, [x28, #8]
  4072a0:	add	x1, x0, #0x1
  4072a4:	cmp	x1, x2
  4072a8:	b.cs	407714 <ferror@plt+0x3784>  // b.hs, b.nlast
  4072ac:	ldr	x2, [x28]
  4072b0:	str	x1, [x28, #8]
  4072b4:	mov	w1, #0x5c                  	// #92
  4072b8:	strb	w1, [x2, x0]
  4072bc:	ldp	x1, x0, [x28]
  4072c0:	strb	wzr, [x1, x0]
  4072c4:	cbnz	w20, 407150 <ferror@plt+0x31c0>
  4072c8:	cbz	w25, 4076cc <ferror@plt+0x373c>
  4072cc:	mov	w1, #0x1                   	// #1
  4072d0:	mov	x0, x28
  4072d4:	bl	421c98 <ferror@plt+0x1dd08>
  4072d8:	mov	x0, x19
  4072dc:	bl	403740 <fclose@plt>
  4072e0:	ldr	x0, [x22, #88]
  4072e4:	bl	40dcd8 <ferror@plt+0x9d48>
  4072e8:	mov	x1, x0
  4072ec:	ldr	x0, [x22, #80]
  4072f0:	str	x1, [x22, #88]
  4072f4:	bl	40dcd8 <ferror@plt+0x9d48>
  4072f8:	ldp	x25, x26, [sp, #64]
  4072fc:	ldp	x27, x28, [sp, #80]
  407300:	str	x0, [x22, #80]
  407304:	mov	x0, x22
  407308:	ldp	x19, x20, [sp, #16]
  40730c:	ldp	x21, x22, [sp, #32]
  407310:	ldp	x23, x24, [sp, #48]
  407314:	ldp	x29, x30, [sp], #224
  407318:	ret
  40731c:	cmp	w0, #0x23
  407320:	b.eq	4073a0 <ferror@plt+0x3410>  // b.none
  407324:	cmp	w0, #0x5c
  407328:	b.eq	407394 <ferror@plt+0x3404>  // b.none
  40732c:	cmp	w0, #0xa
  407330:	b.eq	4073a8 <ferror@plt+0x3418>  // b.none
  407334:	cbnz	w21, 4070b0 <ferror@plt+0x3120>
  407338:	and	w2, w0, #0xff
  40733c:	ldp	x0, x3, [x28, #8]
  407340:	add	x1, x0, #0x1
  407344:	cmp	x1, x3
  407348:	b.cs	4073c8 <ferror@plt+0x3438>  // b.hs, b.nlast
  40734c:	ldr	x3, [x28]
  407350:	str	x1, [x28, #8]
  407354:	mov	w27, w21
  407358:	strb	w2, [x3, x0]
  40735c:	ldp	x1, x0, [x28]
  407360:	strb	wzr, [x1, x0]
  407364:	b	4070b0 <ferror@plt+0x3120>
  407368:	ldp	x0, x2, [x28, #8]
  40736c:	add	x1, x0, #0x1
  407370:	cmp	x1, x2
  407374:	b.cs	4073c4 <ferror@plt+0x3434>  // b.hs, b.nlast
  407378:	ldr	x2, [x28]
  40737c:	str	x1, [x28, #8]
  407380:	mov	w27, #0x0                   	// #0
  407384:	strb	w3, [x2, x0]
  407388:	ldp	x1, x0, [x28]
  40738c:	strb	wzr, [x1, x0]
  407390:	b	4070b0 <ferror@plt+0x3120>
  407394:	cmp	w21, #0x0
  407398:	csel	w27, wzr, w26, ne  // ne = any
  40739c:	b	4070b0 <ferror@plt+0x3120>
  4073a0:	mov	w21, #0x1                   	// #1
  4073a4:	b	4070b0 <ferror@plt+0x3120>
  4073a8:	mov	x0, x19
  4073ac:	bl	403980 <getc@plt>
  4073b0:	cmp	w0, #0xd
  4073b4:	b.eq	407150 <ferror@plt+0x31c0>  // b.none
  4073b8:	mov	x1, x19
  4073bc:	bl	403ba0 <ungetc@plt>
  4073c0:	b	407150 <ferror@plt+0x31c0>
  4073c4:	mov	w2, w3
  4073c8:	mov	x0, x28
  4073cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4073d0:	mov	w27, #0x0                   	// #0
  4073d4:	bl	422598 <ferror@plt+0x1e608>
  4073d8:	b	4070b0 <ferror@plt+0x3120>
  4073dc:	mov	x0, x19
  4073e0:	bl	403980 <getc@plt>
  4073e4:	cmp	w0, #0xd
  4073e8:	b.ne	407408 <ferror@plt+0x3478>  // b.any
  4073ec:	mov	w27, #0x0                   	// #0
  4073f0:	b	4070b0 <ferror@plt+0x3120>
  4073f4:	mov	x0, x19
  4073f8:	bl	403980 <getc@plt>
  4073fc:	cmp	w0, #0xa
  407400:	b.eq	4073ec <ferror@plt+0x345c>  // b.none
  407404:	nop
  407408:	mov	x1, x19
  40740c:	mov	w27, #0x0                   	// #0
  407410:	bl	403ba0 <ungetc@plt>
  407414:	b	4070b0 <ferror@plt+0x3120>
  407418:	mov	x0, x28
  40741c:	mov	w2, #0x5c                  	// #92
  407420:	mov	x1, #0xffffffffffffffff    	// #-1
  407424:	str	w3, [sp, #96]
  407428:	bl	422598 <ferror@plt+0x1e608>
  40742c:	ldr	w3, [sp, #96]
  407430:	b	407108 <ferror@plt+0x3178>
  407434:	cmp	w23, #0x3d
  407438:	b.ne	407278 <ferror@plt+0x32e8>  // b.any
  40743c:	ldrb	w0, [x25, #1]
  407440:	add	x23, x25, #0x1
  407444:	cbnz	w0, 407454 <ferror@plt+0x34c4>
  407448:	b	407460 <ferror@plt+0x34d0>
  40744c:	ldrb	w0, [x23, #1]!
  407450:	cbz	w0, 407460 <ferror@plt+0x34d0>
  407454:	ubfiz	x0, x0, #1, #8
  407458:	ldrh	w0, [x1, x0]
  40745c:	tbnz	w0, #13, 40744c <ferror@plt+0x34bc>
  407460:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407464:	ldr	w0, [x0, #2416]
  407468:	cbz	w0, 407540 <ferror@plt+0x35b0>
  40746c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  407470:	mov	x0, x20
  407474:	ldr	x3, [x1, #1512]
  407478:	str	x3, [sp, #96]
  40747c:	mov	x1, x3
  407480:	bl	403ad0 <strcmp@plt>
  407484:	ldr	x3, [sp, #96]
  407488:	cbz	w0, 407518 <ferror@plt+0x3588>
  40748c:	ldr	x25, [x22, #136]
  407490:	str	x3, [sp, #96]
  407494:	ldr	x21, [x22, #96]
  407498:	cbz	x25, 4074d8 <ferror@plt+0x3548>
  40749c:	ldrb	w0, [x25]
  4074a0:	cbz	w0, 4074d8 <ferror@plt+0x3548>
  4074a4:	mov	x0, x25
  4074a8:	bl	4034d0 <strlen@plt>
  4074ac:	mov	x1, x25
  4074b0:	mov	x25, x0
  4074b4:	mov	x2, x25
  4074b8:	mov	x0, x23
  4074bc:	bl	403830 <strncmp@plt>
  4074c0:	cbnz	w0, 4074d8 <ferror@plt+0x3548>
  4074c4:	ldrb	w0, [x23, x25]
  4074c8:	ldr	x3, [sp, #96]
  4074cc:	cmp	w0, #0x2f
  4074d0:	b.eq	407918 <ferror@plt+0x3988>  // b.none
  4074d4:	nop
  4074d8:	mov	x0, x21
  4074dc:	mov	x1, x20
  4074e0:	bl	40c780 <ferror@plt+0x87f0>
  4074e4:	cbz	x0, 407554 <ferror@plt+0x35c4>
  4074e8:	mov	x2, x24
  4074ec:	mov	x1, x20
  4074f0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4074f4:	add	x0, x0, #0xac0
  4074f8:	bl	4088e0 <ferror@plt+0x4950>
  4074fc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407500:	ldr	w0, [x0, #1504]
  407504:	cbnz	w0, 407810 <ferror@plt+0x3880>
  407508:	mov	x0, x27
  40750c:	bl	413678 <ferror@plt+0xf6e8>
  407510:	mov	x0, x20
  407514:	b	407284 <ferror@plt+0x32f4>
  407518:	ldr	x0, [x22, #40]
  40751c:	bl	40b2f0 <ferror@plt+0x7360>
  407520:	mov	x25, x0
  407524:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407528:	add	x1, x1, #0xa78
  40752c:	bl	420510 <ferror@plt+0x1c580>
  407530:	mov	w21, w0
  407534:	mov	x0, x25
  407538:	bl	413678 <ferror@plt+0xf6e8>
  40753c:	cbz	w21, 40787c <ferror@plt+0x38ec>
  407540:	ldr	x21, [x22, #96]
  407544:	mov	x1, x20
  407548:	mov	x0, x21
  40754c:	bl	40c780 <ferror@plt+0x87f0>
  407550:	cbnz	x0, 4074e8 <ferror@plt+0x3558>
  407554:	mov	x0, x20
  407558:	bl	41f7f8 <ferror@plt+0x1b868>
  40755c:	mov	x1, x23
  407560:	mov	x21, x0
  407564:	mov	x2, x24
  407568:	mov	x0, x22
  40756c:	bl	406840 <ferror@plt+0x28b0>
  407570:	mov	x23, x0
  407574:	mov	x1, x21
  407578:	mov	x2, x23
  40757c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407580:	add	x0, x0, #0xaf0
  407584:	bl	4087e8 <ferror@plt+0x4858>
  407588:	ldr	x0, [x22, #96]
  40758c:	mov	x2, x23
  407590:	mov	x1, x21
  407594:	bl	40caa0 <ferror@plt+0x8b10>
  407598:	mov	x0, x27
  40759c:	bl	413678 <ferror@plt+0xf6e8>
  4075a0:	mov	x0, x20
  4075a4:	b	407284 <ferror@plt+0x32f4>
  4075a8:	ldr	x0, [x22, #8]
  4075ac:	cbz	x0, 407768 <ferror@plt+0x37d8>
  4075b0:	mov	x1, x24
  4075b4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4075b8:	add	x0, x0, #0x760
  4075bc:	bl	4088e0 <ferror@plt+0x4950>
  4075c0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4075c4:	ldr	w0, [x0, #1504]
  4075c8:	cbnz	w0, 407810 <ferror@plt+0x3880>
  4075cc:	mov	x0, x27
  4075d0:	bl	413678 <ferror@plt+0xf6e8>
  4075d4:	mov	x0, x20
  4075d8:	b	407284 <ferror@plt+0x32f4>
  4075dc:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4075e0:	mov	x0, x20
  4075e4:	add	x1, x1, #0x838
  4075e8:	bl	403ad0 <strcmp@plt>
  4075ec:	cbz	w0, 40778c <ferror@plt+0x37fc>
  4075f0:	mov	x0, x20
  4075f4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4075f8:	add	x1, x1, #0x870
  4075fc:	bl	403ad0 <strcmp@plt>
  407600:	ldr	w1, [sp, #136]
  407604:	orr	w0, w1, w0
  407608:	cbz	w0, 407bf0 <ferror@plt+0x3c60>
  40760c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407610:	mov	x0, x20
  407614:	add	x1, x1, #0x8f0
  407618:	bl	403ad0 <strcmp@plt>
  40761c:	cbz	w0, 407b14 <ferror@plt+0x3b84>
  407620:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407624:	mov	x0, x20
  407628:	add	x1, x1, #0x958
  40762c:	bl	403ad0 <strcmp@plt>
  407630:	cbz	w0, 4077e4 <ferror@plt+0x3854>
  407634:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407638:	mov	x0, x20
  40763c:	add	x1, x1, #0x960
  407640:	bl	403ad0 <strcmp@plt>
  407644:	cbz	w0, 4077e4 <ferror@plt+0x3854>
  407648:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40764c:	mov	x0, x20
  407650:	add	x1, x1, #0x9f8
  407654:	bl	403ad0 <strcmp@plt>
  407658:	cbz	w0, 407d10 <ferror@plt+0x3d80>
  40765c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407660:	mov	x0, x20
  407664:	add	x1, x1, #0xa30
  407668:	bl	403ad0 <strcmp@plt>
  40766c:	cbnz	w0, 407cf8 <ferror@plt+0x3d68>
  407670:	ldr	x0, [x22, #32]
  407674:	cbz	x0, 407dc4 <ferror@plt+0x3e34>
  407678:	mov	x1, x24
  40767c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407680:	add	x0, x0, #0xa38
  407684:	bl	4088e0 <ferror@plt+0x4950>
  407688:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40768c:	ldr	w0, [x0, #1504]
  407690:	cbz	w0, 407278 <ferror@plt+0x32e8>
  407694:	b	407810 <ferror@plt+0x3880>
  407698:	ldr	x0, [x22, #24]
  40769c:	cbz	x0, 407818 <ferror@plt+0x3888>
  4076a0:	mov	x1, x24
  4076a4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4076a8:	add	x0, x0, #0x798
  4076ac:	bl	4088e0 <ferror@plt+0x4950>
  4076b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4076b4:	ldr	w0, [x0, #1504]
  4076b8:	cbnz	w0, 407810 <ferror@plt+0x3880>
  4076bc:	mov	x0, x27
  4076c0:	bl	413678 <ferror@plt+0xf6e8>
  4076c4:	mov	x0, x20
  4076c8:	b	407284 <ferror@plt+0x32f4>
  4076cc:	mov	x1, x24
  4076d0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4076d4:	add	x0, x0, #0xb20
  4076d8:	bl	4088e0 <ferror@plt+0x4950>
  4076dc:	b	4072cc <ferror@plt+0x333c>
  4076e0:	ldr	x0, [x22, #16]
  4076e4:	cbz	x0, 40783c <ferror@plt+0x38ac>
  4076e8:	mov	x1, x24
  4076ec:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4076f0:	add	x0, x0, #0x7c8
  4076f4:	bl	4088e0 <ferror@plt+0x4950>
  4076f8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4076fc:	ldr	w0, [x0, #1504]
  407700:	cbnz	w0, 407810 <ferror@plt+0x3880>
  407704:	mov	x0, x27
  407708:	bl	413678 <ferror@plt+0xf6e8>
  40770c:	mov	x0, x20
  407710:	b	407284 <ferror@plt+0x32f4>
  407714:	mov	x0, x28
  407718:	mov	w2, #0x5c                  	// #92
  40771c:	mov	x1, #0xffffffffffffffff    	// #-1
  407720:	bl	422598 <ferror@plt+0x1e608>
  407724:	b	40714c <ferror@plt+0x31bc>
  407728:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40772c:	add	x0, x0, #0x708
  407730:	bl	4087e8 <ferror@plt+0x4858>
  407734:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407738:	add	x0, x0, #0x730
  40773c:	bl	41f7f8 <ferror@plt+0x1b868>
  407740:	str	x0, [x22, #40]
  407744:	ldr	x0, [x22, #96]
  407748:	cbnz	x0, 40705c <ferror@plt+0x30cc>
  40774c:	adrp	x1, 40d000 <ferror@plt+0x9070>
  407750:	adrp	x0, 40d000 <ferror@plt+0x9070>
  407754:	add	x1, x1, #0x2b0
  407758:	add	x0, x0, #0x2d0
  40775c:	bl	40c368 <ferror@plt+0x83d8>
  407760:	str	x0, [x22, #96]
  407764:	b	40705c <ferror@plt+0x30cc>
  407768:	mov	x1, x25
  40776c:	mov	x2, x24
  407770:	mov	x0, x22
  407774:	bl	406840 <ferror@plt+0x28b0>
  407778:	str	x0, [x22, #8]
  40777c:	mov	x0, x27
  407780:	bl	413678 <ferror@plt+0xf6e8>
  407784:	mov	x0, x20
  407788:	b	407284 <ferror@plt+0x32f4>
  40778c:	ldr	w0, [sp, #108]
  407790:	cbnz	w0, 407278 <ferror@plt+0x32e8>
  407794:	ldr	x0, [x22, #56]
  407798:	cbz	x0, 407c24 <ferror@plt+0x3c94>
  40779c:	mov	x1, x24
  4077a0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4077a4:	add	x0, x0, #0x848
  4077a8:	bl	4088e0 <ferror@plt+0x4950>
  4077ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4077b0:	ldr	w0, [x0, #1504]
  4077b4:	cbz	w0, 407278 <ferror@plt+0x32e8>
  4077b8:	b	407810 <ferror@plt+0x3880>
  4077bc:	ldr	x0, [x22, #72]
  4077c0:	cbz	x0, 407bbc <ferror@plt+0x3c2c>
  4077c4:	mov	x1, x24
  4077c8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4077cc:	add	x0, x0, #0x808
  4077d0:	bl	4088e0 <ferror@plt+0x4950>
  4077d4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4077d8:	ldr	w0, [x0, #1504]
  4077dc:	cbz	w0, 407278 <ferror@plt+0x32e8>
  4077e0:	b	407810 <ferror@plt+0x3880>
  4077e4:	ldr	x0, [x22, #88]
  4077e8:	str	wzr, [sp, #172]
  4077ec:	stp	xzr, xzr, [sp, #208]
  4077f0:	cbz	x0, 407958 <ferror@plt+0x39c8>
  4077f4:	mov	x1, x24
  4077f8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4077fc:	add	x0, x0, #0x968
  407800:	bl	4088e0 <ferror@plt+0x4950>
  407804:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407808:	ldr	w0, [x0, #1504]
  40780c:	cbz	w0, 407278 <ferror@plt+0x32e8>
  407810:	mov	w0, #0x1                   	// #1
  407814:	bl	403500 <exit@plt>
  407818:	mov	x1, x25
  40781c:	mov	x2, x24
  407820:	mov	x0, x22
  407824:	bl	406840 <ferror@plt+0x28b0>
  407828:	str	x0, [x22, #24]
  40782c:	mov	x0, x27
  407830:	bl	413678 <ferror@plt+0xf6e8>
  407834:	mov	x0, x20
  407838:	b	407284 <ferror@plt+0x32f4>
  40783c:	mov	x1, x25
  407840:	mov	x2, x24
  407844:	mov	x0, x22
  407848:	bl	406840 <ferror@plt+0x28b0>
  40784c:	str	x0, [x22, #16]
  407850:	b	407278 <ferror@plt+0x32e8>
  407854:	bl	403e80 <__errno_location@plt>
  407858:	ldr	w0, [x0]
  40785c:	mov	x22, #0x0                   	// #0
  407860:	bl	4039a0 <strerror@plt>
  407864:	mov	x2, x0
  407868:	mov	x1, x24
  40786c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407870:	add	x0, x0, #0x6c8
  407874:	bl	4088e0 <ferror@plt+0x4950>
  407878:	b	407304 <ferror@plt+0x3374>
  40787c:	mov	x0, x23
  407880:	bl	41f7f8 <ferror@plt+0x1b868>
  407884:	str	x0, [x22, #136]
  407888:	ldr	x0, [x22, #40]
  40788c:	bl	40b3f0 <ferror@plt+0x7460>
  407890:	mov	x23, x0
  407894:	bl	40b3f0 <ferror@plt+0x7460>
  407898:	mov	x21, x0
  40789c:	mov	x0, x23
  4078a0:	bl	413678 <ferror@plt+0xf6e8>
  4078a4:	mov	x2, x21
  4078a8:	mov	w0, #0x2f                  	// #47
  4078ac:	ldrb	w1, [x21]
  4078b0:	cbz	w1, 4078cc <ferror@plt+0x393c>
  4078b4:	nop
  4078b8:	cmp	w1, #0x5c
  4078bc:	b.ne	4078c4 <ferror@plt+0x3934>  // b.any
  4078c0:	strb	w0, [x2]
  4078c4:	ldrb	w1, [x2, #1]!
  4078c8:	cbnz	w1, 4078b8 <ferror@plt+0x3928>
  4078cc:	mov	x0, x21
  4078d0:	bl	4064a8 <ferror@plt+0x2518>
  4078d4:	mov	x2, x0
  4078d8:	mov	x0, x21
  4078dc:	mov	x21, x2
  4078e0:	bl	413678 <ferror@plt+0xf6e8>
  4078e4:	mov	x0, x20
  4078e8:	bl	41f7f8 <ferror@plt+0x1b868>
  4078ec:	mov	x2, x21
  4078f0:	mov	x23, x0
  4078f4:	mov	x1, x20
  4078f8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4078fc:	add	x0, x0, #0xa88
  407900:	bl	4087e8 <ferror@plt+0x4858>
  407904:	ldr	x0, [x22, #96]
  407908:	mov	x2, x21
  40790c:	mov	x1, x23
  407910:	bl	40caa0 <ferror@plt+0x8b10>
  407914:	b	407278 <ferror@plt+0x32e8>
  407918:	mov	x1, x3
  40791c:	mov	x0, x21
  407920:	bl	40c780 <ferror@plt+0x87f0>
  407924:	mov	x21, x0
  407928:	ldr	x0, [x22, #136]
  40792c:	bl	4034d0 <strlen@plt>
  407930:	add	x1, x23, x0
  407934:	mov	x2, #0x0                   	// #0
  407938:	mov	x0, x21
  40793c:	bl	41fa48 <ferror@plt+0x1bab8>
  407940:	mov	x23, x0
  407944:	mov	x0, x27
  407948:	mov	x27, x23
  40794c:	bl	413678 <ferror@plt+0xf6e8>
  407950:	ldr	x21, [x22, #96]
  407954:	b	4074d8 <ferror@plt+0x3548>
  407958:	mov	x1, x25
  40795c:	mov	x2, x24
  407960:	mov	x0, x22
  407964:	bl	406840 <ferror@plt+0x28b0>
  407968:	str	x0, [sp, #144]
  40796c:	cbz	x0, 40797c <ferror@plt+0x39ec>
  407970:	ldr	x1, [sp, #144]
  407974:	ldrb	w1, [x1]
  407978:	cbnz	w1, 407d80 <ferror@plt+0x3df0>
  40797c:	ldr	w0, [sp, #172]
  407980:	adrp	x1, 441000 <ferror@plt+0x3d070>
  407984:	add	x1, x1, #0x6f8
  407988:	str	x1, [sp, #152]
  40798c:	cmp	w0, #0x0
  407990:	mov	w23, #0x0                   	// #0
  407994:	b.le	407a78 <ferror@plt+0x3ae8>
  407998:	mov	x0, #0x10                  	// #16
  40799c:	bl	413538 <ferror@plt+0xf5a8>
  4079a0:	sbfiz	x1, x23, #3, #32
  4079a4:	str	x1, [sp, #128]
  4079a8:	ldr	x1, [sp, #208]
  4079ac:	str	x0, [sp, #96]
  4079b0:	ldr	x0, [x1, w23, sxtw #3]
  4079b4:	bl	4063e0 <ferror@plt+0x2450>
  4079b8:	str	x0, [sp, #120]
  4079bc:	bl	4064a8 <ferror@plt+0x2518>
  4079c0:	mov	x25, x0
  4079c4:	ldr	x1, [sp, #120]
  4079c8:	mov	x0, x1
  4079cc:	bl	413678 <ferror@plt+0xf6e8>
  4079d0:	ldrb	w2, [x25]
  4079d4:	cmp	w2, #0x2d
  4079d8:	b.eq	407b48 <ferror@plt+0x3bb8>  // b.none
  4079dc:	ldr	x0, [sp, #112]
  4079e0:	mov	x1, x25
  4079e4:	str	w2, [sp, #120]
  4079e8:	bl	403ad0 <strcmp@plt>
  4079ec:	ldr	w2, [sp, #120]
  4079f0:	add	w3, w23, #0x1
  4079f4:	cbz	w0, 407a1c <ferror@plt+0x3a8c>
  4079f8:	mov	x1, x25
  4079fc:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407a00:	add	x0, x0, #0x9e8
  407a04:	str	w2, [sp, #120]
  407a08:	str	w3, [sp, #140]
  407a0c:	bl	403ad0 <strcmp@plt>
  407a10:	ldr	w2, [sp, #120]
  407a14:	ldr	w3, [sp, #140]
  407a18:	cbnz	w0, 407a28 <ferror@plt+0x3a98>
  407a1c:	ldr	w0, [sp, #172]
  407a20:	cmp	w0, w3
  407a24:	b.gt	407a8c <ferror@plt+0x3afc>
  407a28:	cbz	w2, 407b04 <ferror@plt+0x3b74>
  407a2c:	ldr	x2, [sp, #96]
  407a30:	mov	w1, #0x10                  	// #16
  407a34:	mov	x0, x25
  407a38:	str	w3, [sp, #120]
  407a3c:	strb	w1, [x2]
  407a40:	bl	41f7f8 <ferror@plt+0x1b868>
  407a44:	mov	x2, x0
  407a48:	ldr	x1, [sp, #96]
  407a4c:	ldr	w3, [sp, #120]
  407a50:	ldr	x0, [x22, #88]
  407a54:	str	x2, [x1, #8]
  407a58:	mov	w23, w3
  407a5c:	bl	40d6c8 <ferror@plt+0x9738>
  407a60:	str	x0, [x22, #88]
  407a64:	mov	x0, x25
  407a68:	bl	413678 <ferror@plt+0xf6e8>
  407a6c:	ldr	w0, [sp, #172]
  407a70:	cmp	w0, w23
  407a74:	b.gt	407998 <ferror@plt+0x3a08>
  407a78:	ldr	x0, [sp, #208]
  407a7c:	bl	4212a0 <ferror@plt+0x1d310>
  407a80:	ldr	x0, [sp, #144]
  407a84:	bl	413678 <ferror@plt+0xf6e8>
  407a88:	b	407278 <ferror@plt+0x32e8>
  407a8c:	ldr	x1, [sp, #128]
  407a90:	add	w23, w23, #0x2
  407a94:	ldr	x0, [sp, #208]
  407a98:	add	x0, x0, x1
  407a9c:	ldr	x0, [x0, #8]
  407aa0:	bl	4063e0 <ferror@plt+0x2450>
  407aa4:	str	x0, [sp, #128]
  407aa8:	bl	4064a8 <ferror@plt+0x2518>
  407aac:	mov	x2, x0
  407ab0:	ldr	x0, [sp, #96]
  407ab4:	mov	w8, #0x8                   	// #8
  407ab8:	ldr	x1, [sp, #152]
  407abc:	mov	x3, #0x0                   	// #0
  407ac0:	strb	w8, [x0]
  407ac4:	mov	x0, x25
  407ac8:	str	x2, [sp, #120]
  407acc:	bl	41fa48 <ferror@plt+0x1bab8>
  407ad0:	mov	x3, x0
  407ad4:	ldr	x1, [sp, #96]
  407ad8:	ldr	x0, [x22, #88]
  407adc:	str	x3, [x1, #8]
  407ae0:	bl	40d6c8 <ferror@plt+0x9738>
  407ae4:	str	x0, [x22, #88]
  407ae8:	ldr	x2, [sp, #120]
  407aec:	mov	x0, x2
  407af0:	bl	413678 <ferror@plt+0xf6e8>
  407af4:	ldr	x7, [sp, #128]
  407af8:	mov	x0, x7
  407afc:	bl	413678 <ferror@plt+0xf6e8>
  407b00:	b	407a64 <ferror@plt+0x3ad4>
  407b04:	ldr	x0, [sp, #96]
  407b08:	mov	w23, w3
  407b0c:	bl	413678 <ferror@plt+0xf6e8>
  407b10:	b	407a64 <ferror@plt+0x3ad4>
  407b14:	ldr	w0, [x22, #128]
  407b18:	str	wzr, [sp, #168]
  407b1c:	stp	xzr, xzr, [sp, #192]
  407b20:	cmp	w0, #0x0
  407b24:	b.le	407c58 <ferror@plt+0x3cc8>
  407b28:	mov	x1, x24
  407b2c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407b30:	add	x0, x0, #0x8f8
  407b34:	bl	4088e0 <ferror@plt+0x4950>
  407b38:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407b3c:	ldr	w0, [x0, #1504]
  407b40:	cbz	w0, 407278 <ferror@plt+0x32e8>
  407b44:	b	407810 <ferror@plt+0x3880>
  407b48:	ldrb	w0, [x25, #1]
  407b4c:	cmp	w0, #0x49
  407b50:	b.ne	4079dc <ferror@plt+0x3a4c>  // b.any
  407b54:	ldrb	w0, [x25, #2]
  407b58:	add	x1, x25, #0x2
  407b5c:	cbz	w0, 407b7c <ferror@plt+0x3bec>
  407b60:	ldr	x2, [x21]
  407b64:	b	407b70 <ferror@plt+0x3be0>
  407b68:	ldrb	w0, [x1, #1]!
  407b6c:	cbz	w0, 407b7c <ferror@plt+0x3bec>
  407b70:	ubfiz	x0, x0, #1, #8
  407b74:	ldrh	w0, [x2, x0]
  407b78:	tbnz	w0, #13, 407b68 <ferror@plt+0x3bd8>
  407b7c:	ldr	x3, [sp, #96]
  407b80:	mov	w2, #0x8                   	// #8
  407b84:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407b88:	add	x0, x0, #0x9d0
  407b8c:	add	w23, w23, #0x1
  407b90:	strb	w2, [x3]
  407b94:	mov	x2, #0x0                   	// #0
  407b98:	bl	41fa48 <ferror@plt+0x1bab8>
  407b9c:	mov	x2, x0
  407ba0:	ldr	x3, [sp, #96]
  407ba4:	ldr	x0, [x22, #88]
  407ba8:	mov	x1, x3
  407bac:	str	x2, [x3, #8]
  407bb0:	bl	40d6c8 <ferror@plt+0x9738>
  407bb4:	str	x0, [x22, #88]
  407bb8:	b	407a64 <ferror@plt+0x3ad4>
  407bbc:	mov	x1, x25
  407bc0:	mov	x2, x24
  407bc4:	mov	x0, x22
  407bc8:	bl	406840 <ferror@plt+0x28b0>
  407bcc:	mov	x21, x0
  407bd0:	mov	x2, x24
  407bd4:	mov	x1, x21
  407bd8:	mov	x0, x22
  407bdc:	bl	406a10 <ferror@plt+0x2a80>
  407be0:	str	x0, [x22, #64]
  407be4:	mov	x0, x21
  407be8:	bl	413678 <ferror@plt+0xf6e8>
  407bec:	b	407278 <ferror@plt+0x32e8>
  407bf0:	ldr	w0, [x22, #132]
  407bf4:	str	wzr, [sp, #164]
  407bf8:	stp	xzr, xzr, [sp, #176]
  407bfc:	cmp	w0, #0x0
  407c00:	b.le	407ca8 <ferror@plt+0x3d18>
  407c04:	mov	x1, x24
  407c08:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407c0c:	add	x0, x0, #0x880
  407c10:	bl	4088e0 <ferror@plt+0x4950>
  407c14:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407c18:	ldr	w0, [x0, #1504]
  407c1c:	cbz	w0, 407278 <ferror@plt+0x32e8>
  407c20:	b	407810 <ferror@plt+0x3880>
  407c24:	mov	x1, x25
  407c28:	mov	x2, x24
  407c2c:	mov	x0, x22
  407c30:	bl	406840 <ferror@plt+0x28b0>
  407c34:	mov	x21, x0
  407c38:	mov	x2, x24
  407c3c:	mov	x1, x21
  407c40:	mov	x0, x22
  407c44:	bl	406a10 <ferror@plt+0x2a80>
  407c48:	str	x0, [x22, #48]
  407c4c:	mov	x0, x21
  407c50:	bl	413678 <ferror@plt+0xf6e8>
  407c54:	b	407278 <ferror@plt+0x32e8>
  407c58:	mov	x1, x25
  407c5c:	mov	x2, x24
  407c60:	mov	x0, x22
  407c64:	bl	406840 <ferror@plt+0x28b0>
  407c68:	mov	x21, x0
  407c6c:	cbz	x0, 407c78 <ferror@plt+0x3ce8>
  407c70:	ldrb	w0, [x0]
  407c74:	cbnz	w0, 407d38 <ferror@plt+0x3da8>
  407c78:	ldr	w1, [sp, #168]
  407c7c:	add	x0, x22, #0x50
  407c80:	ldr	x2, [sp, #192]
  407c84:	bl	4065d0 <ferror@plt+0x2640>
  407c88:	mov	x0, x21
  407c8c:	bl	413678 <ferror@plt+0xf6e8>
  407c90:	ldr	x0, [sp, #192]
  407c94:	bl	4212a0 <ferror@plt+0x1d310>
  407c98:	ldr	w0, [x22, #128]
  407c9c:	add	w0, w0, #0x1
  407ca0:	str	w0, [x22, #128]
  407ca4:	b	407278 <ferror@plt+0x32e8>
  407ca8:	mov	x1, x25
  407cac:	mov	x2, x24
  407cb0:	mov	x0, x22
  407cb4:	bl	406840 <ferror@plt+0x28b0>
  407cb8:	mov	x21, x0
  407cbc:	cbz	x0, 407cc8 <ferror@plt+0x3d38>
  407cc0:	ldrb	w1, [x0]
  407cc4:	cbnz	w1, 407e08 <ferror@plt+0x3e78>
  407cc8:	ldr	w1, [sp, #164]
  407ccc:	add	x0, x22, #0x50
  407cd0:	ldr	x2, [sp, #176]
  407cd4:	bl	4065d0 <ferror@plt+0x2640>
  407cd8:	ldr	x0, [sp, #176]
  407cdc:	bl	4212a0 <ferror@plt+0x1d310>
  407ce0:	mov	x0, x21
  407ce4:	bl	413678 <ferror@plt+0xf6e8>
  407ce8:	ldr	w0, [x22, #132]
  407cec:	add	w0, w0, #0x1
  407cf0:	str	w0, [x22, #132]
  407cf4:	b	407278 <ferror@plt+0x32e8>
  407cf8:	mov	x2, x24
  407cfc:	mov	x1, x20
  407d00:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407d04:	add	x0, x0, #0xa58
  407d08:	bl	4087e8 <ferror@plt+0x4858>
  407d0c:	b	407278 <ferror@plt+0x32e8>
  407d10:	ldr	x0, [x22, #112]
  407d14:	cbz	x0, 407ddc <ferror@plt+0x3e4c>
  407d18:	mov	x1, x24
  407d1c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407d20:	add	x0, x0, #0xa08
  407d24:	bl	4088e0 <ferror@plt+0x4950>
  407d28:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407d2c:	ldr	w0, [x0, #1504]
  407d30:	cbz	w0, 407278 <ferror@plt+0x32e8>
  407d34:	b	407810 <ferror@plt+0x3880>
  407d38:	add	x3, sp, #0xc8
  407d3c:	add	x2, sp, #0xc0
  407d40:	add	x1, sp, #0xa8
  407d44:	mov	x0, x21
  407d48:	bl	41cb38 <ferror@plt+0x18ba8>
  407d4c:	cbnz	w0, 407c78 <ferror@plt+0x3ce8>
  407d50:	ldr	x0, [sp, #200]
  407d54:	cbz	x0, 407e44 <ferror@plt+0x3eb4>
  407d58:	ldr	x1, [x0, #8]
  407d5c:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407d60:	add	x0, x0, #0x920
  407d64:	bl	4088e0 <ferror@plt+0x4950>
  407d68:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407d6c:	ldr	w0, [x0, #1504]
  407d70:	cbnz	w0, 407810 <ferror@plt+0x3880>
  407d74:	mov	x0, x21
  407d78:	bl	413678 <ferror@plt+0xf6e8>
  407d7c:	b	407278 <ferror@plt+0x32e8>
  407d80:	add	x3, sp, #0xd8
  407d84:	add	x2, sp, #0xd0
  407d88:	add	x1, sp, #0xac
  407d8c:	bl	41cb38 <ferror@plt+0x18ba8>
  407d90:	cbnz	w0, 40797c <ferror@plt+0x39ec>
  407d94:	ldr	x0, [sp, #216]
  407d98:	cbz	x0, 407e50 <ferror@plt+0x3ec0>
  407d9c:	ldr	x1, [x0, #8]
  407da0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407da4:	add	x0, x0, #0x990
  407da8:	bl	4088e0 <ferror@plt+0x4950>
  407dac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407db0:	ldr	w0, [x0, #1504]
  407db4:	cbnz	w0, 407810 <ferror@plt+0x3880>
  407db8:	ldr	x0, [sp, #144]
  407dbc:	bl	413678 <ferror@plt+0xf6e8>
  407dc0:	b	407278 <ferror@plt+0x32e8>
  407dc4:	mov	x1, x25
  407dc8:	mov	x2, x24
  407dcc:	mov	x0, x22
  407dd0:	bl	406840 <ferror@plt+0x28b0>
  407dd4:	str	x0, [x22, #32]
  407dd8:	b	407278 <ferror@plt+0x32e8>
  407ddc:	mov	x1, x25
  407de0:	mov	x2, x24
  407de4:	mov	x0, x22
  407de8:	bl	406840 <ferror@plt+0x28b0>
  407dec:	mov	x21, x0
  407df0:	mov	x2, x24
  407df4:	mov	x0, x22
  407df8:	mov	x1, x21
  407dfc:	bl	406a10 <ferror@plt+0x2a80>
  407e00:	str	x0, [x22, #112]
  407e04:	b	407d74 <ferror@plt+0x3de4>
  407e08:	add	x3, sp, #0xb8
  407e0c:	add	x2, sp, #0xb0
  407e10:	add	x1, sp, #0xa4
  407e14:	bl	41cb38 <ferror@plt+0x18ba8>
  407e18:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  407e1c:	ldr	x0, [sp, #184]
  407e20:	cbz	x0, 407e5c <ferror@plt+0x3ecc>
  407e24:	ldr	x1, [x0, #8]
  407e28:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407e2c:	add	x0, x0, #0x8b0
  407e30:	bl	4088e0 <ferror@plt+0x4950>
  407e34:	adrp	x0, 49b000 <ferror@plt+0x97070>
  407e38:	ldr	w0, [x0, #1504]
  407e3c:	cbz	w0, 407d74 <ferror@plt+0x3de4>
  407e40:	b	407810 <ferror@plt+0x3880>
  407e44:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407e48:	add	x1, x1, #0x6c0
  407e4c:	b	407d5c <ferror@plt+0x3dcc>
  407e50:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407e54:	add	x1, x1, #0x6c0
  407e58:	b	407da0 <ferror@plt+0x3e10>
  407e5c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  407e60:	add	x1, x1, #0x6c0
  407e64:	b	407e28 <ferror@plt+0x3e98>
  407e68:	stp	x29, x30, [sp, #-48]!
  407e6c:	mov	x29, sp
  407e70:	stp	x19, x20, [sp, #16]
  407e74:	mov	x20, x1
  407e78:	str	xzr, [sp, #40]
  407e7c:	bl	405648 <ferror@plt+0x16b8>
  407e80:	mov	x19, x0
  407e84:	cbz	x0, 407e9c <ferror@plt+0x3f0c>
  407e88:	ldrb	w1, [x0]
  407e8c:	mov	w2, #0x27                  	// #39
  407e90:	cmp	w1, #0x22
  407e94:	ccmp	w1, w2, #0x4, ne  // ne = any
  407e98:	b.eq	407eac <ferror@plt+0x3f1c>  // b.none
  407e9c:	mov	x0, x19
  407ea0:	ldp	x19, x20, [sp, #16]
  407ea4:	ldp	x29, x30, [sp], #48
  407ea8:	ret
  407eac:	add	x1, sp, #0x28
  407eb0:	bl	41c798 <ferror@plt+0x18808>
  407eb4:	mov	x1, x0
  407eb8:	cbz	x0, 407ed8 <ferror@plt+0x3f48>
  407ebc:	mov	x0, x19
  407ec0:	mov	x19, x1
  407ec4:	bl	413678 <ferror@plt+0xf6e8>
  407ec8:	mov	x0, x19
  407ecc:	ldp	x19, x20, [sp, #16]
  407ed0:	ldp	x29, x30, [sp], #48
  407ed4:	ret
  407ed8:	ldr	x0, [sp, #40]
  407edc:	cbz	x0, 407f0c <ferror@plt+0x3f7c>
  407ee0:	ldr	x2, [x0, #8]
  407ee4:	mov	x1, x20
  407ee8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  407eec:	add	x0, x0, #0xb48
  407ef0:	bl	4087e8 <ferror@plt+0x4858>
  407ef4:	add	x0, sp, #0x28
  407ef8:	bl	409868 <ferror@plt+0x58d8>
  407efc:	mov	x0, x19
  407f00:	ldp	x19, x20, [sp, #16]
  407f04:	ldp	x29, x30, [sp], #48
  407f08:	ret
  407f0c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  407f10:	add	x2, x2, #0x6c0
  407f14:	b	407ee4 <ferror@plt+0x3f54>
  407f18:	stp	x29, x30, [sp, #-80]!
  407f1c:	mov	x29, sp
  407f20:	stp	x19, x20, [sp, #16]
  407f24:	mov	x19, x1
  407f28:	stp	x21, x22, [sp, #32]
  407f2c:	mov	x21, x0
  407f30:	stp	x23, x24, [sp, #48]
  407f34:	str	x25, [sp, #64]
  407f38:	bl	403ad0 <strcmp@plt>
  407f3c:	cbnz	w0, 407f5c <ferror@plt+0x3fcc>
  407f40:	mov	sp, x29
  407f44:	ldp	x19, x20, [sp, #16]
  407f48:	ldp	x21, x22, [sp, #32]
  407f4c:	ldp	x23, x24, [sp, #48]
  407f50:	ldr	x25, [sp, #64]
  407f54:	ldp	x29, x30, [sp], #80
  407f58:	ret
  407f5c:	mov	x0, x21
  407f60:	bl	4034d0 <strlen@plt>
  407f64:	mov	x1, x0
  407f68:	mov	x0, x19
  407f6c:	add	x2, x1, #0x10
  407f70:	add	x22, x1, #0x1
  407f74:	and	x1, x2, #0xfffffffffffffff0
  407f78:	sub	sp, sp, x1
  407f7c:	mov	x20, sp
  407f80:	bl	4034d0 <strlen@plt>
  407f84:	add	x3, x0, #0x10
  407f88:	and	x3, x3, #0xfffffffffffffff0
  407f8c:	mov	x1, x21
  407f90:	sub	sp, sp, x3
  407f94:	add	x21, x0, #0x1
  407f98:	mov	x2, x22
  407f9c:	mov	x23, sp
  407fa0:	mov	x0, x20
  407fa4:	bl	403460 <memcpy@plt>
  407fa8:	mov	x2, x21
  407fac:	mov	x1, x19
  407fb0:	mov	x0, x23
  407fb4:	bl	403460 <memcpy@plt>
  407fb8:	ldrb	w21, [x20]
  407fbc:	ldrb	w19, [x23]
  407fc0:	cbz	w21, 4080a8 <ferror@plt+0x4118>
  407fc4:	nop
  407fc8:	cbz	w19, 408194 <ferror@plt+0x4204>
  407fcc:	bl	403b00 <__ctype_b_loc@plt>
  407fd0:	ldr	x2, [x0]
  407fd4:	b	407fe0 <ferror@plt+0x4050>
  407fd8:	ldrb	w21, [x20, #1]!
  407fdc:	cbz	w21, 408118 <ferror@plt+0x4188>
  407fe0:	ubfiz	x0, x21, #1, #8
  407fe4:	ldrh	w0, [x2, x0]
  407fe8:	tbz	w0, #3, 407fd8 <ferror@plt+0x4048>
  407fec:	ldrb	w0, [x20]
  407ff0:	mov	x24, x20
  407ff4:	mov	x22, x23
  407ff8:	b	408004 <ferror@plt+0x4074>
  407ffc:	ldrb	w19, [x22, #1]!
  408000:	cbz	w19, 4081b4 <ferror@plt+0x4224>
  408004:	ubfiz	x19, x19, #1, #8
  408008:	ldrh	w3, [x2, x19]
  40800c:	tbz	w3, #3, 407ffc <ferror@plt+0x406c>
  408010:	cbz	w21, 4081b4 <ferror@plt+0x4224>
  408014:	ubfiz	x21, x21, #1, #8
  408018:	ldrh	w3, [x2, x21]
  40801c:	tbz	w3, #11, 4080cc <ferror@plt+0x413c>
  408020:	cbz	w0, 40803c <ferror@plt+0x40ac>
  408024:	nop
  408028:	ubfiz	x0, x0, #1, #8
  40802c:	ldrh	w0, [x2, x0]
  408030:	tbz	w0, #11, 408184 <ferror@plt+0x41f4>
  408034:	ldrb	w0, [x20, #1]!
  408038:	cbnz	w0, 408028 <ferror@plt+0x4098>
  40803c:	mov	w21, #0x0                   	// #0
  408040:	ldrb	w19, [x22]
  408044:	cbz	w19, 4081c0 <ferror@plt+0x4230>
  408048:	mov	x23, x22
  40804c:	b	408058 <ferror@plt+0x40c8>
  408050:	ldrb	w19, [x23, #1]!
  408054:	cbz	w19, 408068 <ferror@plt+0x40d8>
  408058:	ubfiz	x19, x19, #1, #8
  40805c:	ldrh	w0, [x2, x19]
  408060:	tbnz	w0, #11, 408050 <ferror@plt+0x40c0>
  408064:	ldrb	w19, [x23]
  408068:	mov	w0, #0x1                   	// #1
  40806c:	strb	wzr, [x20]
  408070:	cmp	x20, x24
  408074:	strb	wzr, [x23]
  408078:	b.eq	408174 <ferror@plt+0x41e4>  // b.none
  40807c:	cmp	x23, x22
  408080:	b.eq	4081e0 <ferror@plt+0x4250>  // b.none
  408084:	cbnz	w0, 408124 <ferror@plt+0x4194>
  408088:	mov	x1, x22
  40808c:	mov	x0, x24
  408090:	bl	403ad0 <strcmp@plt>
  408094:	cmp	w0, #0x0
  408098:	cbnz	w0, 40818c <ferror@plt+0x41fc>
  40809c:	strb	w21, [x20]
  4080a0:	strb	w19, [x23]
  4080a4:	cbnz	w21, 407fc8 <ferror@plt+0x4038>
  4080a8:	mov	sp, x29
  4080ac:	cmp	w19, #0x0
  4080b0:	csetm	w0, ne  // ne = any
  4080b4:	ldp	x19, x20, [sp, #16]
  4080b8:	ldp	x21, x22, [sp, #32]
  4080bc:	ldp	x23, x24, [sp, #48]
  4080c0:	ldr	x25, [sp, #64]
  4080c4:	ldp	x29, x30, [sp], #80
  4080c8:	ret
  4080cc:	cbz	w0, 4080e4 <ferror@plt+0x4154>
  4080d0:	ubfiz	x0, x0, #1, #8
  4080d4:	ldrh	w0, [x2, x0]
  4080d8:	tbz	w0, #10, 40817c <ferror@plt+0x41ec>
  4080dc:	ldrb	w0, [x20, #1]!
  4080e0:	cbnz	w0, 4080d0 <ferror@plt+0x4140>
  4080e4:	mov	w21, #0x0                   	// #0
  4080e8:	ldrb	w19, [x22]
  4080ec:	cbz	w19, 4081d0 <ferror@plt+0x4240>
  4080f0:	mov	x23, x22
  4080f4:	b	408100 <ferror@plt+0x4170>
  4080f8:	ldrb	w19, [x23, #1]!
  4080fc:	cbz	w19, 408110 <ferror@plt+0x4180>
  408100:	ubfiz	x19, x19, #1, #8
  408104:	ldrh	w0, [x2, x19]
  408108:	tbnz	w0, #10, 4080f8 <ferror@plt+0x4168>
  40810c:	ldrb	w19, [x23]
  408110:	mov	w0, #0x0                   	// #0
  408114:	b	40806c <ferror@plt+0x40dc>
  408118:	mov	x24, x20
  40811c:	mov	w0, #0x0                   	// #0
  408120:	b	407ff4 <ferror@plt+0x4064>
  408124:	ldrb	w0, [x24]
  408128:	cmp	w0, #0x30
  40812c:	b.ne	40813c <ferror@plt+0x41ac>  // b.any
  408130:	ldrb	w0, [x24, #1]!
  408134:	cmp	w0, #0x30
  408138:	b.eq	408130 <ferror@plt+0x41a0>  // b.none
  40813c:	ldrb	w0, [x22]
  408140:	cmp	w0, #0x30
  408144:	b.ne	408154 <ferror@plt+0x41c4>  // b.any
  408148:	ldrb	w0, [x22, #1]!
  40814c:	cmp	w0, #0x30
  408150:	b.eq	408148 <ferror@plt+0x41b8>  // b.none
  408154:	mov	x0, x24
  408158:	bl	4034d0 <strlen@plt>
  40815c:	mov	x25, x0
  408160:	mov	x0, x22
  408164:	bl	4034d0 <strlen@plt>
  408168:	cmp	x25, x0
  40816c:	b.hi	408194 <ferror@plt+0x4204>  // b.pmore
  408170:	b.cs	408088 <ferror@plt+0x40f8>  // b.hs, b.nlast
  408174:	mov	w0, #0xffffffff            	// #-1
  408178:	b	407f40 <ferror@plt+0x3fb0>
  40817c:	ldrb	w21, [x20]
  408180:	b	4080e8 <ferror@plt+0x4158>
  408184:	ldrb	w21, [x20]
  408188:	b	408040 <ferror@plt+0x40b0>
  40818c:	mov	w0, #0xffffffff            	// #-1
  408190:	b.le	407f40 <ferror@plt+0x3fb0>
  408194:	mov	sp, x29
  408198:	mov	w0, #0x1                   	// #1
  40819c:	ldp	x19, x20, [sp, #16]
  4081a0:	ldp	x21, x22, [sp, #32]
  4081a4:	ldp	x23, x24, [sp, #48]
  4081a8:	ldr	x25, [sp, #64]
  4081ac:	ldp	x29, x30, [sp], #80
  4081b0:	ret
  4081b4:	cbnz	w0, 408194 <ferror@plt+0x4204>
  4081b8:	ldrb	w19, [x22]
  4081bc:	b	4080a8 <ferror@plt+0x4118>
  4081c0:	cmp	x20, x24
  4081c4:	mov	w0, #0xffffffff            	// #-1
  4081c8:	b.eq	407f40 <ferror@plt+0x3fb0>  // b.none
  4081cc:	b	408194 <ferror@plt+0x4204>
  4081d0:	cmp	x24, x20
  4081d4:	mov	w0, #0xffffffff            	// #-1
  4081d8:	b.eq	407f40 <ferror@plt+0x3fb0>  // b.none
  4081dc:	b	408174 <ferror@plt+0x41e4>
  4081e0:	cbnz	w0, 408194 <ferror@plt+0x4204>
  4081e4:	mov	w0, #0xffffffff            	// #-1
  4081e8:	b	407f40 <ferror@plt+0x3fb0>
  4081ec:	nop
  4081f0:	mov	x1, x0
  4081f4:	adrp	x2, 43c000 <ferror@plt+0x38070>
  4081f8:	add	x0, x2, #0xb68
  4081fc:	b	4150f0 <ferror@plt+0x11160>
  408200:	stp	x29, x30, [sp, #-32]!
  408204:	mov	x0, x1
  408208:	mov	x29, sp
  40820c:	stp	x19, x20, [sp, #16]
  408210:	bl	41f7f8 <ferror@plt+0x1b868>
  408214:	ldrb	w19, [x0]
  408218:	cbz	w19, 4082b8 <ferror@plt+0x4328>
  40821c:	mov	x20, x0
  408220:	bl	403b00 <__ctype_b_loc@plt>
  408224:	mov	x3, x20
  408228:	ldr	x2, [x0]
  40822c:	b	408238 <ferror@plt+0x42a8>
  408230:	ldrb	w19, [x3, #1]!
  408234:	cbz	w19, 4082b8 <ferror@plt+0x4328>
  408238:	ubfiz	x19, x19, #1, #8
  40823c:	ldrh	w1, [x2, x19]
  408240:	tbnz	w1, #13, 408230 <ferror@plt+0x42a0>
  408244:	ldrb	w2, [x3]
  408248:	mov	x1, x3
  40824c:	cmp	w2, #0x3d
  408250:	and	w0, w2, #0xffffffdf
  408254:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408258:	b.eq	408274 <ferror@plt+0x42e4>  // b.none
  40825c:	nop
  408260:	ldrb	w2, [x1, #1]!
  408264:	cmp	w2, #0x3d
  408268:	and	w4, w2, #0xffffffdf
  40826c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  408270:	b.ne	408260 <ferror@plt+0x42d0>  // b.any
  408274:	mov	w4, #0x20                  	// #32
  408278:	cbnz	w2, 40828c <ferror@plt+0x42fc>
  40827c:	b	4082b8 <ferror@plt+0x4328>
  408280:	strb	wzr, [x1]
  408284:	ldrb	w2, [x1, #1]!
  408288:	cbz	w2, 4082b8 <ferror@plt+0x4328>
  40828c:	cmp	w2, #0x3d
  408290:	ccmp	w2, w4, #0x4, ne  // ne = any
  408294:	b.eq	408280 <ferror@plt+0x42f0>  // b.none
  408298:	mov	x0, x3
  40829c:	bl	405510 <ferror@plt+0x1580>
  4082a0:	mov	x0, x20
  4082a4:	bl	413678 <ferror@plt+0xf6e8>
  4082a8:	mov	w0, #0x1                   	// #1
  4082ac:	ldp	x19, x20, [sp, #16]
  4082b0:	ldp	x29, x30, [sp], #32
  4082b4:	ret
  4082b8:	adrp	x3, 49b000 <ferror@plt+0x97070>
  4082bc:	mov	x2, #0x42                  	// #66
  4082c0:	mov	x1, #0x1                   	// #1
  4082c4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4082c8:	ldr	x3, [x3, #2352]
  4082cc:	add	x0, x0, #0xbb8
  4082d0:	bl	403c80 <fwrite@plt>
  4082d4:	mov	w0, #0x1                   	// #1
  4082d8:	bl	403500 <exit@plt>
  4082dc:	nop
  4082e0:	stp	x29, x30, [sp, #-64]!
  4082e4:	mov	x29, sp
  4082e8:	stp	x21, x22, [sp, #32]
  4082ec:	adrp	x22, 49b000 <ferror@plt+0x97070>
  4082f0:	add	x21, x22, #0x978
  4082f4:	str	x23, [sp, #48]
  4082f8:	mov	x23, x1
  4082fc:	ldr	w1, [x22, #2424]
  408300:	stp	x19, x20, [sp, #16]
  408304:	mov	x20, x0
  408308:	cbz	w1, 4083f0 <ferror@plt+0x4460>
  40830c:	ldrb	w1, [x21, #4]
  408310:	mov	w19, #0x1                   	// #1
  408314:	cbz	w1, 4083c0 <ferror@plt+0x4430>
  408318:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40831c:	add	x1, x1, #0xc00
  408320:	bl	403ad0 <strcmp@plt>
  408324:	mov	w19, w0
  408328:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  40832c:	mov	x0, x20
  408330:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408334:	add	x1, x1, #0xc08
  408338:	bl	403ad0 <strcmp@plt>
  40833c:	mov	w19, w0
  408340:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  408344:	mov	x0, x20
  408348:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40834c:	add	x1, x1, #0xc18
  408350:	bl	403ad0 <strcmp@plt>
  408354:	mov	w19, w0
  408358:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  40835c:	mov	x0, x20
  408360:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408364:	add	x1, x1, #0xc30
  408368:	bl	403ad0 <strcmp@plt>
  40836c:	mov	w19, w0
  408370:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  408374:	mov	x0, x20
  408378:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40837c:	add	x1, x1, #0xc40
  408380:	bl	403ad0 <strcmp@plt>
  408384:	mov	w19, w0
  408388:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  40838c:	mov	x0, x20
  408390:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408394:	add	x1, x1, #0xc50
  408398:	bl	403ad0 <strcmp@plt>
  40839c:	mov	w19, w0
  4083a0:	cbz	w0, 4083c0 <ferror@plt+0x4430>
  4083a4:	mov	x0, x20
  4083a8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4083ac:	add	x1, x1, #0xc60
  4083b0:	bl	403ad0 <strcmp@plt>
  4083b4:	cmp	w0, #0x0
  4083b8:	cset	w19, ne  // ne = any
  4083bc:	nop
  4083c0:	ldr	w0, [x21, #8]
  4083c4:	cbz	w0, 408450 <ferror@plt+0x44c0>
  4083c8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4083cc:	mov	x0, x20
  4083d0:	add	x1, x1, #0xc78
  4083d4:	bl	403ad0 <strcmp@plt>
  4083d8:	cbnz	w0, 408450 <ferror@plt+0x44c0>
  4083dc:	ldr	w0, [x21, #16]
  4083e0:	cbz	w0, 4083f0 <ferror@plt+0x4460>
  4083e4:	ldr	w19, [x21, #20]
  4083e8:	cbz	w19, 40847c <ferror@plt+0x44ec>
  4083ec:	nop
  4083f0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4083f4:	mov	x0, x20
  4083f8:	add	x1, x1, #0xd18
  4083fc:	bl	403ad0 <strcmp@plt>
  408400:	cbz	w0, 408444 <ferror@plt+0x44b4>
  408404:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408408:	mov	x0, x20
  40840c:	add	x1, x1, #0xd28
  408410:	bl	403ad0 <strcmp@plt>
  408414:	cbnz	w0, 4084e0 <ferror@plt+0x4550>
  408418:	mov	w0, #0x1                   	// #1
  40841c:	str	w0, [x21, #28]
  408420:	mov	w0, #0x1                   	// #1
  408424:	mov	w19, w0
  408428:	str	w0, [x22, #2424]
  40842c:	mov	w0, w19
  408430:	ldp	x19, x20, [sp, #16]
  408434:	ldp	x21, x22, [sp, #32]
  408438:	ldr	x23, [sp, #48]
  40843c:	ldp	x29, x30, [sp], #64
  408440:	ret
  408444:	mov	w0, #0x1                   	// #1
  408448:	str	w0, [x21, #24]
  40844c:	b	408420 <ferror@plt+0x4490>
  408450:	ldr	w0, [x21, #12]
  408454:	cbz	w0, 40846c <ferror@plt+0x44dc>
  408458:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40845c:	mov	x0, x20
  408460:	add	x1, x1, #0xc98
  408464:	bl	403ad0 <strcmp@plt>
  408468:	cbz	w0, 4083dc <ferror@plt+0x444c>
  40846c:	ldr	w0, [x21, #16]
  408470:	cbz	w0, 4084b8 <ferror@plt+0x4528>
  408474:	ldr	w0, [x21, #20]
  408478:	cbnz	w0, 4084b8 <ferror@plt+0x4528>
  40847c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408480:	mov	x0, x20
  408484:	add	x1, x1, #0xcb0
  408488:	bl	403ad0 <strcmp@plt>
  40848c:	cbz	w0, 4083f0 <ferror@plt+0x4460>
  408490:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408494:	mov	x0, x20
  408498:	add	x1, x1, #0xcc8
  40849c:	bl	403ad0 <strcmp@plt>
  4084a0:	cbz	w0, 4083f0 <ferror@plt+0x4460>
  4084a4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4084a8:	mov	x0, x20
  4084ac:	add	x1, x1, #0xcd8
  4084b0:	bl	403ad0 <strcmp@plt>
  4084b4:	cbz	w0, 4083f0 <ferror@plt+0x4460>
  4084b8:	cbz	w19, 4083f0 <ferror@plt+0x4460>
  4084bc:	adrp	x21, 49b000 <ferror@plt+0x97070>
  4084c0:	mov	x2, x20
  4084c4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4084c8:	add	x1, x1, #0xce8
  4084cc:	ldr	x0, [x21, #2352]
  4084d0:	bl	403f40 <fprintf@plt>
  4084d4:	ldr	x0, [x21, #2352]
  4084d8:	bl	403cb0 <fflush@plt>
  4084dc:	b	40842c <ferror@plt+0x449c>
  4084e0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4084e4:	mov	x0, x20
  4084e8:	add	x1, x1, #0xc00
  4084ec:	bl	403ad0 <strcmp@plt>
  4084f0:	cbz	w0, 408518 <ferror@plt+0x4588>
  4084f4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4084f8:	mov	x0, x20
  4084fc:	add	x1, x1, #0xc08
  408500:	bl	403ad0 <strcmp@plt>
  408504:	cbnz	w0, 408528 <ferror@plt+0x4598>
  408508:	ldrb	w0, [x21, #4]
  40850c:	orr	w0, w0, #0x1
  408510:	strb	w0, [x21, #4]
  408514:	b	408420 <ferror@plt+0x4490>
  408518:	ldrb	w0, [x21, #4]
  40851c:	orr	w0, w0, #0x7
  408520:	strb	w0, [x21, #4]
  408524:	b	408420 <ferror@plt+0x4490>
  408528:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40852c:	mov	x0, x20
  408530:	add	x1, x1, #0xc18
  408534:	bl	403ad0 <strcmp@plt>
  408538:	cbz	w0, 408560 <ferror@plt+0x45d0>
  40853c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408540:	mov	x0, x20
  408544:	add	x1, x1, #0xc30
  408548:	bl	403ad0 <strcmp@plt>
  40854c:	cbnz	w0, 408570 <ferror@plt+0x45e0>
  408550:	ldrb	w0, [x21, #4]
  408554:	orr	w0, w0, #0x2
  408558:	strb	w0, [x21, #4]
  40855c:	b	408420 <ferror@plt+0x4490>
  408560:	ldrb	w0, [x21, #4]
  408564:	orr	w0, w0, #0x4
  408568:	strb	w0, [x21, #4]
  40856c:	b	408420 <ferror@plt+0x4490>
  408570:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408574:	mov	x0, x20
  408578:	add	x1, x1, #0xc40
  40857c:	bl	403ad0 <strcmp@plt>
  408580:	cbnz	w0, 408594 <ferror@plt+0x4604>
  408584:	ldrb	w0, [x21, #4]
  408588:	orr	w0, w0, #0x18
  40858c:	strb	w0, [x21, #4]
  408590:	b	408420 <ferror@plt+0x4490>
  408594:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408598:	mov	x0, x20
  40859c:	add	x1, x1, #0xc50
  4085a0:	bl	403ad0 <strcmp@plt>
  4085a4:	cbnz	w0, 4085b8 <ferror@plt+0x4628>
  4085a8:	ldrb	w0, [x21, #4]
  4085ac:	orr	w0, w0, #0x8
  4085b0:	strb	w0, [x21, #4]
  4085b4:	b	408420 <ferror@plt+0x4490>
  4085b8:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4085bc:	mov	x0, x20
  4085c0:	add	x1, x1, #0xc60
  4085c4:	bl	403ad0 <strcmp@plt>
  4085c8:	cbnz	w0, 4085dc <ferror@plt+0x464c>
  4085cc:	ldrb	w0, [x21, #4]
  4085d0:	orr	w0, w0, #0x10
  4085d4:	strb	w0, [x21, #4]
  4085d8:	b	408420 <ferror@plt+0x4490>
  4085dc:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4085e0:	mov	x0, x20
  4085e4:	add	x1, x1, #0xd38
  4085e8:	bl	403ad0 <strcmp@plt>
  4085ec:	cbz	w0, 408610 <ferror@plt+0x4680>
  4085f0:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4085f4:	mov	x0, x20
  4085f8:	add	x1, x1, #0xd48
  4085fc:	bl	403ad0 <strcmp@plt>
  408600:	cbnz	w0, 408620 <ferror@plt+0x4690>
  408604:	mov	w0, #0x1                   	// #1
  408608:	str	w0, [x21, #16]
  40860c:	b	408420 <ferror@plt+0x4490>
  408610:	mov	x0, x23
  408614:	bl	41f7f8 <ferror@plt+0x1b868>
  408618:	str	x0, [x21, #32]
  40861c:	b	408420 <ferror@plt+0x4490>
  408620:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408624:	mov	x0, x20
  408628:	add	x1, x1, #0xd58
  40862c:	bl	403ad0 <strcmp@plt>
  408630:	cbnz	w0, 408640 <ferror@plt+0x46b0>
  408634:	mov	w0, #0x1                   	// #1
  408638:	str	w0, [x21, #40]
  40863c:	b	408420 <ferror@plt+0x4490>
  408640:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408644:	mov	x0, x20
  408648:	add	x1, x1, #0xd70
  40864c:	bl	403ad0 <strcmp@plt>
  408650:	cbnz	w0, 408660 <ferror@plt+0x46d0>
  408654:	mov	w0, #0x1                   	// #1
  408658:	str	w0, [x21, #44]
  40865c:	b	408420 <ferror@plt+0x4490>
  408660:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408664:	mov	x0, x20
  408668:	add	x1, x1, #0xcb0
  40866c:	bl	403ad0 <strcmp@plt>
  408670:	cbz	w0, 4086bc <ferror@plt+0x472c>
  408674:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408678:	mov	x0, x20
  40867c:	add	x1, x1, #0xcc8
  408680:	bl	403ad0 <strcmp@plt>
  408684:	cbz	w0, 40870c <ferror@plt+0x477c>
  408688:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40868c:	mov	x0, x20
  408690:	add	x1, x1, #0xcd8
  408694:	bl	403ad0 <strcmp@plt>
  408698:	cbz	w0, 4086f4 <ferror@plt+0x4764>
  40869c:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4086a0:	mov	x0, x20
  4086a4:	add	x1, x1, #0xd80
  4086a8:	bl	403ad0 <strcmp@plt>
  4086ac:	cbnz	w0, 4086d4 <ferror@plt+0x4744>
  4086b0:	mov	w0, #0x1                   	// #1
  4086b4:	str	w0, [x21, #72]
  4086b8:	b	408420 <ferror@plt+0x4490>
  4086bc:	mov	x0, x23
  4086c0:	bl	41f7f8 <ferror@plt+0x1b868>
  4086c4:	mov	w1, #0x1                   	// #1
  4086c8:	stp	w1, w1, [x21, #16]
  4086cc:	str	x0, [x21, #48]
  4086d0:	b	408420 <ferror@plt+0x4490>
  4086d4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4086d8:	mov	x0, x20
  4086dc:	add	x1, x1, #0xd90
  4086e0:	bl	403ad0 <strcmp@plt>
  4086e4:	cbnz	w0, 408724 <ferror@plt+0x4794>
  4086e8:	mov	w0, #0x1                   	// #1
  4086ec:	str	w0, [x21, #76]
  4086f0:	b	408420 <ferror@plt+0x4490>
  4086f4:	mov	x0, x23
  4086f8:	bl	41f7f8 <ferror@plt+0x1b868>
  4086fc:	mov	w1, #0x1                   	// #1
  408700:	stp	w1, w1, [x21, #16]
  408704:	str	x0, [x21, #64]
  408708:	b	408420 <ferror@plt+0x4490>
  40870c:	mov	x0, x23
  408710:	bl	41f7f8 <ferror@plt+0x1b868>
  408714:	mov	w1, #0x1                   	// #1
  408718:	stp	w1, w1, [x21, #16]
  40871c:	str	x0, [x21, #56]
  408720:	b	408420 <ferror@plt+0x4490>
  408724:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408728:	mov	x0, x20
  40872c:	add	x1, x1, #0xc98
  408730:	bl	403ad0 <strcmp@plt>
  408734:	cbnz	w0, 408744 <ferror@plt+0x47b4>
  408738:	mov	w0, #0x1                   	// #1
  40873c:	str	w0, [x21, #8]
  408740:	b	408420 <ferror@plt+0x4490>
  408744:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408748:	mov	x0, x20
  40874c:	add	x1, x1, #0xc78
  408750:	bl	403ad0 <strcmp@plt>
  408754:	cbnz	w0, 408764 <ferror@plt+0x47d4>
  408758:	mov	w0, #0x1                   	// #1
  40875c:	str	w0, [x21, #12]
  408760:	b	408420 <ferror@plt+0x4490>
  408764:	adrp	x1, 43c000 <ferror@plt+0x38070>
  408768:	mov	x0, x20
  40876c:	add	x1, x1, #0xda8
  408770:	bl	403ad0 <strcmp@plt>
  408774:	cbnz	w0, 408784 <ferror@plt+0x47f4>
  408778:	mov	w0, #0x1                   	// #1
  40877c:	str	w0, [x21, #80]
  408780:	b	408420 <ferror@plt+0x4490>
  408784:	mov	w19, #0x0                   	// #0
  408788:	b	40842c <ferror@plt+0x449c>
  40878c:	nop
  408790:	cbz	x0, 4087e0 <ferror@plt+0x4850>
  408794:	stp	x29, x30, [sp, #-32]!
  408798:	mov	x29, sp
  40879c:	str	x19, [sp, #16]
  4087a0:	mov	x19, x0
  4087a4:	ldr	x0, [x19]
  4087a8:	ldr	w1, [x0, #120]
  4087ac:	cbnz	w1, 4087d0 <ferror@plt+0x4840>
  4087b0:	ldr	x0, [x0, #56]
  4087b4:	bl	408790 <ferror@plt+0x4800>
  4087b8:	cbnz	w0, 4087d0 <ferror@plt+0x4840>
  4087bc:	ldr	x19, [x19, #8]
  4087c0:	cbnz	x19, 4087a4 <ferror@plt+0x4814>
  4087c4:	ldr	x19, [sp, #16]
  4087c8:	ldp	x29, x30, [sp], #32
  4087cc:	ret
  4087d0:	mov	w0, #0x1                   	// #1
  4087d4:	ldr	x19, [sp, #16]
  4087d8:	ldp	x29, x30, [sp], #32
  4087dc:	ret
  4087e0:	mov	w0, #0x0                   	// #0
  4087e4:	ret
  4087e8:	stp	x29, x30, [sp, #-288]!
  4087ec:	mov	x29, sp
  4087f0:	str	q0, [sp, #96]
  4087f4:	str	q1, [sp, #112]
  4087f8:	str	q2, [sp, #128]
  4087fc:	str	q3, [sp, #144]
  408800:	str	q4, [sp, #160]
  408804:	str	q5, [sp, #176]
  408808:	str	q6, [sp, #192]
  40880c:	str	q7, [sp, #208]
  408810:	stp	x1, x2, [sp, #232]
  408814:	stp	x3, x4, [sp, #248]
  408818:	stp	x5, x6, [sp, #264]
  40881c:	str	x7, [sp, #280]
  408820:	cbz	x0, 4088b4 <ferror@plt+0x4924>
  408824:	stp	x19, x20, [sp, #16]
  408828:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40882c:	add	x19, x19, #0x978
  408830:	ldr	w1, [x19, #84]
  408834:	cbnz	w1, 408844 <ferror@plt+0x48b4>
  408838:	ldp	x19, x20, [sp, #16]
  40883c:	ldp	x29, x30, [sp], #288
  408840:	ret
  408844:	add	x1, sp, #0x120
  408848:	stp	x1, x1, [sp, #64]
  40884c:	add	x4, sp, #0xe0
  408850:	mov	w3, #0xffffffc8            	// #-56
  408854:	mov	w2, #0xffffff80            	// #-128
  408858:	str	x4, [sp, #80]
  40885c:	add	x1, sp, #0x20
  408860:	stp	w3, w2, [sp, #88]
  408864:	ldp	x2, x3, [sp, #64]
  408868:	stp	x2, x3, [sp, #32]
  40886c:	ldp	x2, x3, [sp, #80]
  408870:	stp	x2, x3, [sp, #48]
  408874:	bl	41f978 <ferror@plt+0x1b9e8>
  408878:	ldr	w1, [x19, #88]
  40887c:	mov	x19, x0
  408880:	cbz	w1, 4088d0 <ferror@plt+0x4940>
  408884:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408888:	ldr	x20, [x0, #2360]
  40888c:	mov	x1, x20
  408890:	mov	x0, x19
  408894:	bl	4034f0 <fputs@plt>
  408898:	mov	x0, x20
  40889c:	bl	403cb0 <fflush@plt>
  4088a0:	mov	x0, x19
  4088a4:	bl	413678 <ferror@plt+0xf6e8>
  4088a8:	ldp	x19, x20, [sp, #16]
  4088ac:	ldp	x29, x30, [sp], #288
  4088b0:	ret
  4088b4:	adrp	x2, 43c000 <ferror@plt+0x38070>
  4088b8:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4088bc:	add	x2, x2, #0xdb8
  4088c0:	add	x1, x1, #0xaa8
  4088c4:	bl	414da8 <ferror@plt+0x10e18>
  4088c8:	ldp	x29, x30, [sp], #288
  4088cc:	ret
  4088d0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4088d4:	ldr	x20, [x0, #2352]
  4088d8:	b	40888c <ferror@plt+0x48fc>
  4088dc:	nop
  4088e0:	stp	x29, x30, [sp, #-288]!
  4088e4:	mov	x29, sp
  4088e8:	str	q0, [sp, #96]
  4088ec:	str	q1, [sp, #112]
  4088f0:	str	q2, [sp, #128]
  4088f4:	str	q3, [sp, #144]
  4088f8:	str	q4, [sp, #160]
  4088fc:	str	q5, [sp, #176]
  408900:	str	q6, [sp, #192]
  408904:	str	q7, [sp, #208]
  408908:	stp	x1, x2, [sp, #232]
  40890c:	stp	x3, x4, [sp, #248]
  408910:	stp	x5, x6, [sp, #264]
  408914:	str	x7, [sp, #280]
  408918:	cbz	x0, 4089ac <ferror@plt+0x4a1c>
  40891c:	stp	x19, x20, [sp, #16]
  408920:	adrp	x19, 49b000 <ferror@plt+0x97070>
  408924:	add	x19, x19, #0x978
  408928:	ldr	w1, [x19, #92]
  40892c:	cbnz	w1, 40893c <ferror@plt+0x49ac>
  408930:	ldp	x19, x20, [sp, #16]
  408934:	ldp	x29, x30, [sp], #288
  408938:	ret
  40893c:	add	x1, sp, #0x120
  408940:	stp	x1, x1, [sp, #64]
  408944:	add	x4, sp, #0xe0
  408948:	mov	w3, #0xffffffc8            	// #-56
  40894c:	mov	w2, #0xffffff80            	// #-128
  408950:	str	x4, [sp, #80]
  408954:	add	x1, sp, #0x20
  408958:	stp	w3, w2, [sp, #88]
  40895c:	ldp	x2, x3, [sp, #64]
  408960:	stp	x2, x3, [sp, #32]
  408964:	ldp	x2, x3, [sp, #80]
  408968:	stp	x2, x3, [sp, #48]
  40896c:	bl	41f978 <ferror@plt+0x1b9e8>
  408970:	ldr	w1, [x19, #88]
  408974:	mov	x19, x0
  408978:	cbz	w1, 4089cc <ferror@plt+0x4a3c>
  40897c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  408980:	ldr	x20, [x0, #2360]
  408984:	mov	x1, x20
  408988:	mov	x0, x19
  40898c:	bl	4034f0 <fputs@plt>
  408990:	mov	x0, x20
  408994:	bl	403cb0 <fflush@plt>
  408998:	mov	x0, x19
  40899c:	bl	413678 <ferror@plt+0xf6e8>
  4089a0:	ldp	x19, x20, [sp, #16]
  4089a4:	ldp	x29, x30, [sp], #288
  4089a8:	ret
  4089ac:	adrp	x1, 43d000 <ferror@plt+0x39070>
  4089b0:	add	x1, x1, #0xaa8
  4089b4:	add	x1, x1, #0x10
  4089b8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  4089bc:	add	x2, x2, #0xdb8
  4089c0:	bl	414da8 <ferror@plt+0x10e18>
  4089c4:	ldp	x29, x30, [sp], #288
  4089c8:	ret
  4089cc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4089d0:	ldr	x20, [x0, #2352]
  4089d4:	b	408984 <ferror@plt+0x49f4>
  4089d8:	stp	x29, x30, [sp, #-32]!
  4089dc:	mov	x29, sp
  4089e0:	cbz	x0, 408a04 <ferror@plt+0x4a74>
  4089e4:	bl	403610 <opendir@plt>
  4089e8:	str	x0, [sp, #24]
  4089ec:	cbz	x0, 4089fc <ferror@plt+0x4a6c>
  4089f0:	add	x0, sp, #0x18
  4089f4:	mov	w1, #0x8                   	// #8
  4089f8:	bl	41f840 <ferror@plt+0x1b8b0>
  4089fc:	ldp	x29, x30, [sp], #32
  408a00:	ret
  408a04:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408a08:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408a0c:	add	x2, x2, #0xf8
  408a10:	add	x1, x1, #0x160
  408a14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408a18:	add	x0, x0, #0x108
  408a1c:	bl	414da8 <ferror@plt+0x10e18>
  408a20:	mov	x0, #0x0                   	// #0
  408a24:	ldp	x29, x30, [sp], #32
  408a28:	ret
  408a2c:	nop
  408a30:	stp	x29, x30, [sp, #-64]!
  408a34:	mov	x29, sp
  408a38:	stp	x19, x20, [sp, #16]
  408a3c:	mov	x20, x0
  408a40:	stp	x21, x22, [sp, #32]
  408a44:	mov	x21, x2
  408a48:	bl	4089d8 <ferror@plt+0x4a48>
  408a4c:	mov	x19, x0
  408a50:	cbz	x0, 408a68 <ferror@plt+0x4ad8>
  408a54:	mov	x0, x19
  408a58:	ldp	x19, x20, [sp, #16]
  408a5c:	ldp	x21, x22, [sp, #32]
  408a60:	ldp	x29, x30, [sp], #64
  408a64:	ret
  408a68:	str	x23, [sp, #48]
  408a6c:	bl	403e80 <__errno_location@plt>
  408a70:	mov	x5, x0
  408a74:	mov	x4, #0x0                   	// #0
  408a78:	mov	x3, #0x0                   	// #0
  408a7c:	mov	x1, #0xffffffffffffffff    	// #-1
  408a80:	mov	x2, #0x0                   	// #0
  408a84:	mov	x0, x20
  408a88:	ldr	w22, [x5]
  408a8c:	bl	4364a8 <ferror@plt+0x32518>
  408a90:	mov	x20, x0
  408a94:	bl	409f68 <ferror@plt+0x5fd8>
  408a98:	mov	w23, w0
  408a9c:	mov	w0, w22
  408aa0:	bl	40a478 <ferror@plt+0x64e8>
  408aa4:	mov	w2, w0
  408aa8:	mov	w0, w22
  408aac:	mov	w22, w2
  408ab0:	bl	41fdf0 <ferror@plt+0x1be60>
  408ab4:	mov	x5, x0
  408ab8:	mov	w1, w23
  408abc:	mov	w2, w22
  408ac0:	mov	x4, x20
  408ac4:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  408ac8:	add	x3, x3, #0x110
  408acc:	mov	x0, x21
  408ad0:	bl	4096e8 <ferror@plt+0x5758>
  408ad4:	mov	x0, x20
  408ad8:	bl	413678 <ferror@plt+0xf6e8>
  408adc:	ldr	x23, [sp, #48]
  408ae0:	b	408a54 <ferror@plt+0x4ac4>
  408ae4:	nop
  408ae8:	stp	x29, x30, [sp, #-32]!
  408aec:	mov	x29, sp
  408af0:	cbz	x0, 408b14 <ferror@plt+0x4b84>
  408af4:	str	x19, [sp, #16]
  408af8:	mov	x19, x0
  408afc:	mov	x0, #0x8                   	// #8
  408b00:	bl	413538 <ferror@plt+0xf5a8>
  408b04:	str	x19, [x0]
  408b08:	ldr	x19, [sp, #16]
  408b0c:	ldp	x29, x30, [sp], #32
  408b10:	ret
  408b14:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408b18:	add	x1, x1, #0x160
  408b1c:	add	x1, x1, #0x18
  408b20:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408b24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408b28:	add	x2, x2, #0x138
  408b2c:	add	x0, x0, #0x108
  408b30:	bl	414da8 <ferror@plt+0x10e18>
  408b34:	mov	x0, #0x0                   	// #0
  408b38:	ldp	x29, x30, [sp], #32
  408b3c:	ret
  408b40:	stp	x29, x30, [sp, #-32]!
  408b44:	mov	x29, sp
  408b48:	cbz	x0, 408bb0 <ferror@plt+0x4c20>
  408b4c:	stp	x19, x20, [sp, #16]
  408b50:	mov	x19, x0
  408b54:	mov	w20, #0x2e2e                	// #11822
  408b58:	ldr	x0, [x0]
  408b5c:	bl	403950 <readdir@plt>
  408b60:	cbz	x0, 408ba0 <ferror@plt+0x4c10>
  408b64:	nop
  408b68:	ldurh	w1, [x0, #19]
  408b6c:	add	x0, x0, #0x13
  408b70:	cmp	w1, #0x2e
  408b74:	b.eq	408b94 <ferror@plt+0x4c04>  // b.none
  408b78:	cmp	w1, w20
  408b7c:	b.eq	408b8c <ferror@plt+0x4bfc>  // b.none
  408b80:	ldp	x19, x20, [sp, #16]
  408b84:	ldp	x29, x30, [sp], #32
  408b88:	ret
  408b8c:	ldrb	w1, [x0, #2]
  408b90:	cbnz	w1, 408b80 <ferror@plt+0x4bf0>
  408b94:	ldr	x0, [x19]
  408b98:	bl	403950 <readdir@plt>
  408b9c:	cbnz	x0, 408b68 <ferror@plt+0x4bd8>
  408ba0:	mov	x0, #0x0                   	// #0
  408ba4:	ldp	x19, x20, [sp, #16]
  408ba8:	ldp	x29, x30, [sp], #32
  408bac:	ret
  408bb0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408bb4:	add	x1, x1, #0x160
  408bb8:	add	x1, x1, #0x30
  408bbc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408bc0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408bc4:	add	x2, x2, #0x148
  408bc8:	add	x0, x0, #0x108
  408bcc:	bl	414da8 <ferror@plt+0x10e18>
  408bd0:	mov	x0, #0x0                   	// #0
  408bd4:	ldp	x29, x30, [sp], #32
  408bd8:	ret
  408bdc:	nop
  408be0:	cbz	x0, 408bec <ferror@plt+0x4c5c>
  408be4:	ldr	x0, [x0]
  408be8:	b	403b20 <rewinddir@plt>
  408bec:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408bf0:	add	x1, x1, #0x160
  408bf4:	add	x1, x1, #0x40
  408bf8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408bfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408c00:	add	x2, x2, #0x148
  408c04:	add	x0, x0, #0x108
  408c08:	b	414da8 <ferror@plt+0x10e18>
  408c0c:	nop
  408c10:	cbz	x0, 408c3c <ferror@plt+0x4cac>
  408c14:	stp	x29, x30, [sp, #-32]!
  408c18:	mov	x29, sp
  408c1c:	str	x19, [sp, #16]
  408c20:	mov	x19, x0
  408c24:	ldr	x0, [x0]
  408c28:	bl	403990 <closedir@plt>
  408c2c:	mov	x0, x19
  408c30:	ldr	x19, [sp, #16]
  408c34:	ldp	x29, x30, [sp], #32
  408c38:	b	413678 <ferror@plt+0xf6e8>
  408c3c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408c40:	add	x1, x1, #0x160
  408c44:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408c48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408c4c:	add	x1, x1, #0x50
  408c50:	add	x2, x2, #0x148
  408c54:	add	x0, x0, #0x108
  408c58:	b	414da8 <ferror@plt+0x10e18>
  408c5c:	nop
  408c60:	stp	x29, x30, [sp, #-64]!
  408c64:	mov	x29, sp
  408c68:	stp	x23, x24, [sp, #48]
  408c6c:	cbz	x0, 408cfc <ferror@plt+0x4d6c>
  408c70:	stp	x21, x22, [sp, #32]
  408c74:	mov	x22, x0
  408c78:	mov	x23, x1
  408c7c:	mov	x0, x1
  408c80:	stp	x19, x20, [sp, #16]
  408c84:	bl	4034d0 <strlen@plt>
  408c88:	ldr	x20, [x22]
  408c8c:	cbz	x20, 408cc8 <ferror@plt+0x4d38>
  408c90:	sxtw	x21, w0
  408c94:	mov	x19, #0x0                   	// #0
  408c98:	mov	w24, w19
  408c9c:	mov	x2, x21
  408ca0:	mov	x1, x23
  408ca4:	mov	x0, x20
  408ca8:	add	x19, x19, #0x1
  408cac:	bl	403830 <strncmp@plt>
  408cb0:	cbnz	w0, 408cc0 <ferror@plt+0x4d30>
  408cb4:	ldrb	w0, [x20, x21]
  408cb8:	cmp	w0, #0x3d
  408cbc:	b.eq	408ce4 <ferror@plt+0x4d54>  // b.none
  408cc0:	ldr	x20, [x22, x19, lsl #3]
  408cc4:	cbnz	x20, 408c98 <ferror@plt+0x4d08>
  408cc8:	ldp	x19, x20, [sp, #16]
  408ccc:	mov	w24, #0xffffffff            	// #-1
  408cd0:	ldp	x21, x22, [sp, #32]
  408cd4:	mov	w0, w24
  408cd8:	ldp	x23, x24, [sp, #48]
  408cdc:	ldp	x29, x30, [sp], #64
  408ce0:	ret
  408ce4:	mov	w0, w24
  408ce8:	ldp	x19, x20, [sp, #16]
  408cec:	ldp	x21, x22, [sp, #32]
  408cf0:	ldp	x23, x24, [sp, #48]
  408cf4:	ldp	x29, x30, [sp], #64
  408cf8:	ret
  408cfc:	mov	w24, #0xffffffff            	// #-1
  408d00:	b	408cd4 <ferror@plt+0x4d44>
  408d04:	nop
  408d08:	stp	x29, x30, [sp, #-48]!
  408d0c:	mov	x29, sp
  408d10:	cbz	x1, 408d58 <ferror@plt+0x4dc8>
  408d14:	stp	x19, x20, [sp, #16]
  408d18:	mov	x19, x1
  408d1c:	str	x21, [sp, #32]
  408d20:	mov	x21, x0
  408d24:	bl	408c60 <ferror@plt+0x4cd0>
  408d28:	mov	w20, w0
  408d2c:	cmn	w0, #0x1
  408d30:	b.eq	408d80 <ferror@plt+0x4df0>  // b.none
  408d34:	mov	x0, x19
  408d38:	bl	4034d0 <strlen@plt>
  408d3c:	ldr	x1, [x21, w20, sxtw #3]
  408d40:	add	x0, x0, #0x1
  408d44:	ldp	x19, x20, [sp, #16]
  408d48:	add	x0, x1, x0
  408d4c:	ldr	x21, [sp, #32]
  408d50:	ldp	x29, x30, [sp], #48
  408d54:	ret
  408d58:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408d5c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408d60:	add	x2, x2, #0x1c0
  408d64:	add	x1, x1, #0x200
  408d68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408d6c:	add	x0, x0, #0x108
  408d70:	bl	414da8 <ferror@plt+0x10e18>
  408d74:	mov	x0, #0x0                   	// #0
  408d78:	ldp	x29, x30, [sp], #48
  408d7c:	ret
  408d80:	mov	x0, #0x0                   	// #0
  408d84:	ldp	x19, x20, [sp, #16]
  408d88:	ldr	x21, [sp, #32]
  408d8c:	ldp	x29, x30, [sp], #48
  408d90:	ret
  408d94:	nop
  408d98:	stp	x29, x30, [sp, #-64]!
  408d9c:	mov	x29, sp
  408da0:	stp	x19, x20, [sp, #16]
  408da4:	cbz	x1, 408e04 <ferror@plt+0x4e74>
  408da8:	mov	x20, x1
  408dac:	mov	x19, x0
  408db0:	mov	w1, #0x3d                  	// #61
  408db4:	mov	x0, x20
  408db8:	stp	x21, x22, [sp, #32]
  408dbc:	mov	x22, x2
  408dc0:	mov	w21, w3
  408dc4:	bl	403c40 <strchr@plt>
  408dc8:	cbz	x0, 408e38 <ferror@plt+0x4ea8>
  408dcc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408dd0:	add	x1, x1, #0x200
  408dd4:	add	x1, x1, #0x18
  408dd8:	mov	x19, #0x0                   	// #0
  408ddc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408de0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408de4:	add	x2, x2, #0x1d8
  408de8:	add	x0, x0, #0x108
  408dec:	bl	414da8 <ferror@plt+0x10e18>
  408df0:	mov	x0, x19
  408df4:	ldp	x19, x20, [sp, #16]
  408df8:	ldp	x21, x22, [sp, #32]
  408dfc:	ldp	x29, x30, [sp], #64
  408e00:	ret
  408e04:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408e08:	add	x1, x1, #0x200
  408e0c:	add	x1, x1, #0x18
  408e10:	mov	x19, #0x0                   	// #0
  408e14:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408e18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408e1c:	add	x2, x2, #0x1c0
  408e20:	add	x0, x0, #0x108
  408e24:	bl	414da8 <ferror@plt+0x10e18>
  408e28:	mov	x0, x19
  408e2c:	ldp	x19, x20, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #64
  408e34:	ret
  408e38:	mov	x1, x20
  408e3c:	mov	x0, x19
  408e40:	str	x23, [sp, #48]
  408e44:	bl	408c60 <ferror@plt+0x4cd0>
  408e48:	cmn	w0, #0x1
  408e4c:	b.eq	408e6c <ferror@plt+0x4edc>  // b.none
  408e50:	cbnz	w21, 408edc <ferror@plt+0x4f4c>
  408e54:	mov	x0, x19
  408e58:	ldp	x19, x20, [sp, #16]
  408e5c:	ldp	x21, x22, [sp, #32]
  408e60:	ldr	x23, [sp, #48]
  408e64:	ldp	x29, x30, [sp], #64
  408e68:	ret
  408e6c:	cbz	x19, 408ecc <ferror@plt+0x4f3c>
  408e70:	mov	x0, x19
  408e74:	bl	421b80 <ferror@plt+0x1dbf0>
  408e78:	add	w1, w0, #0x2
  408e7c:	sbfiz	x21, x0, #3, #32
  408e80:	add	x23, x21, #0x8
  408e84:	sxtw	x1, w1
  408e88:	mov	x0, x19
  408e8c:	mov	x2, #0x8                   	// #8
  408e90:	bl	4137f8 <ferror@plt+0xf868>
  408e94:	mov	x19, x0
  408e98:	mov	x2, x22
  408e9c:	mov	x1, x20
  408ea0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408ea4:	add	x0, x0, #0x1f8
  408ea8:	bl	41f9b8 <ferror@plt+0x1ba28>
  408eac:	str	x0, [x19, x21]
  408eb0:	str	xzr, [x19, x23]
  408eb4:	mov	x0, x19
  408eb8:	ldp	x19, x20, [sp, #16]
  408ebc:	ldp	x21, x22, [sp, #32]
  408ec0:	ldr	x23, [sp, #48]
  408ec4:	ldp	x29, x30, [sp], #64
  408ec8:	ret
  408ecc:	mov	x1, #0x2                   	// #2
  408ed0:	mov	x23, #0x8                   	// #8
  408ed4:	mov	x21, #0x0                   	// #0
  408ed8:	b	408e88 <ferror@plt+0x4ef8>
  408edc:	sxtw	x21, w0
  408ee0:	ldr	x0, [x19, x21, lsl #3]
  408ee4:	bl	413678 <ferror@plt+0xf6e8>
  408ee8:	mov	x2, x22
  408eec:	mov	x1, x20
  408ef0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408ef4:	add	x0, x0, #0x1f8
  408ef8:	bl	41f9b8 <ferror@plt+0x1ba28>
  408efc:	str	x0, [x19, x21, lsl #3]
  408f00:	mov	x0, x19
  408f04:	ldp	x19, x20, [sp, #16]
  408f08:	ldp	x21, x22, [sp, #32]
  408f0c:	ldr	x23, [sp, #48]
  408f10:	ldp	x29, x30, [sp], #64
  408f14:	ret
  408f18:	stp	x29, x30, [sp, #-64]!
  408f1c:	mov	x29, sp
  408f20:	cbz	x1, 408f78 <ferror@plt+0x4fe8>
  408f24:	stp	x21, x22, [sp, #32]
  408f28:	mov	x21, x1
  408f2c:	mov	w1, #0x3d                  	// #61
  408f30:	stp	x19, x20, [sp, #16]
  408f34:	mov	x19, x0
  408f38:	mov	x0, x21
  408f3c:	bl	403c40 <strchr@plt>
  408f40:	cbz	x0, 408fa4 <ferror@plt+0x5014>
  408f44:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408f48:	add	x1, x1, #0x200
  408f4c:	add	x1, x1, #0x30
  408f50:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408f54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408f58:	add	x2, x2, #0x1d8
  408f5c:	add	x0, x0, #0x108
  408f60:	bl	414da8 <ferror@plt+0x10e18>
  408f64:	mov	x0, #0x0                   	// #0
  408f68:	ldp	x19, x20, [sp, #16]
  408f6c:	ldp	x21, x22, [sp, #32]
  408f70:	ldp	x29, x30, [sp], #64
  408f74:	ret
  408f78:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  408f7c:	add	x1, x1, #0x200
  408f80:	add	x1, x1, #0x30
  408f84:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  408f88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  408f8c:	add	x2, x2, #0x1c0
  408f90:	add	x0, x0, #0x108
  408f94:	bl	414da8 <ferror@plt+0x10e18>
  408f98:	mov	x0, #0x0                   	// #0
  408f9c:	ldp	x29, x30, [sp], #64
  408fa0:	ret
  408fa4:	stp	x23, x24, [sp, #48]
  408fa8:	cbz	x19, 40901c <ferror@plt+0x508c>
  408fac:	mov	x0, x21
  408fb0:	bl	4034d0 <strlen@plt>
  408fb4:	ldr	x20, [x19]
  408fb8:	cbz	x20, 409034 <ferror@plt+0x50a4>
  408fbc:	sxtw	x22, w0
  408fc0:	mov	x24, x19
  408fc4:	mov	x23, x19
  408fc8:	mov	x2, x22
  408fcc:	mov	x1, x21
  408fd0:	mov	x0, x20
  408fd4:	bl	403830 <strncmp@plt>
  408fd8:	cbnz	w0, 408fe8 <ferror@plt+0x5058>
  408fdc:	ldrb	w0, [x20, x22]
  408fe0:	cmp	w0, #0x3d
  408fe4:	b.eq	409010 <ferror@plt+0x5080>  // b.none
  408fe8:	str	x20, [x23], #8
  408fec:	ldr	x20, [x24, #8]!
  408ff0:	cbnz	x20, 408fc8 <ferror@plt+0x5038>
  408ff4:	mov	x0, x19
  408ff8:	ldp	x19, x20, [sp, #16]
  408ffc:	ldp	x21, x22, [sp, #32]
  409000:	str	xzr, [x23]
  409004:	ldp	x23, x24, [sp, #48]
  409008:	ldp	x29, x30, [sp], #64
  40900c:	ret
  409010:	mov	x0, x20
  409014:	bl	413678 <ferror@plt+0xf6e8>
  409018:	b	408fec <ferror@plt+0x505c>
  40901c:	mov	x0, #0x0                   	// #0
  409020:	ldp	x19, x20, [sp, #16]
  409024:	ldp	x21, x22, [sp, #32]
  409028:	ldp	x23, x24, [sp, #48]
  40902c:	ldp	x29, x30, [sp], #64
  409030:	ret
  409034:	mov	x23, x19
  409038:	b	408ff4 <ferror@plt+0x5064>
  40903c:	nop
  409040:	cbz	x0, 409048 <ferror@plt+0x50b8>
  409044:	b	403e90 <getenv@plt>
  409048:	stp	x29, x30, [sp, #-16]!
  40904c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409050:	add	x1, x1, #0x200
  409054:	mov	x29, sp
  409058:	add	x1, x1, #0x48
  40905c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409060:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409064:	add	x2, x2, #0x1c0
  409068:	add	x0, x0, #0x108
  40906c:	bl	414da8 <ferror@plt+0x10e18>
  409070:	mov	x0, #0x0                   	// #0
  409074:	ldp	x29, x30, [sp], #16
  409078:	ret
  40907c:	nop
  409080:	stp	x29, x30, [sp, #-48]!
  409084:	mov	x29, sp
  409088:	cbz	x0, 409108 <ferror@plt+0x5178>
  40908c:	stp	x19, x20, [sp, #16]
  409090:	mov	x20, x1
  409094:	mov	x19, x0
  409098:	mov	w1, #0x3d                  	// #61
  40909c:	str	x21, [sp, #32]
  4090a0:	mov	w21, w2
  4090a4:	bl	403c40 <strchr@plt>
  4090a8:	cbz	x0, 4090e0 <ferror@plt+0x5150>
  4090ac:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4090b0:	add	x1, x1, #0x200
  4090b4:	add	x1, x1, #0x58
  4090b8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4090bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4090c0:	add	x2, x2, #0x1d8
  4090c4:	add	x0, x0, #0x108
  4090c8:	bl	414da8 <ferror@plt+0x10e18>
  4090cc:	mov	w0, #0x0                   	// #0
  4090d0:	ldp	x19, x20, [sp, #16]
  4090d4:	ldr	x21, [sp, #32]
  4090d8:	ldp	x29, x30, [sp], #48
  4090dc:	ret
  4090e0:	mov	w2, w21
  4090e4:	mov	x1, x20
  4090e8:	mov	x0, x19
  4090ec:	bl	4035b0 <setenv@plt>
  4090f0:	cmp	w0, #0x0
  4090f4:	cset	w0, eq  // eq = none
  4090f8:	ldp	x19, x20, [sp, #16]
  4090fc:	ldr	x21, [sp, #32]
  409100:	ldp	x29, x30, [sp], #48
  409104:	ret
  409108:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40910c:	add	x1, x1, #0x200
  409110:	add	x1, x1, #0x58
  409114:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409118:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40911c:	add	x2, x2, #0x1c0
  409120:	add	x0, x0, #0x108
  409124:	bl	414da8 <ferror@plt+0x10e18>
  409128:	mov	w0, #0x0                   	// #0
  40912c:	ldp	x29, x30, [sp], #48
  409130:	ret
  409134:	nop
  409138:	cbz	x0, 409190 <ferror@plt+0x5200>
  40913c:	stp	x29, x30, [sp, #-32]!
  409140:	mov	w1, #0x3d                  	// #61
  409144:	mov	x29, sp
  409148:	str	x19, [sp, #16]
  40914c:	mov	x19, x0
  409150:	bl	403c40 <strchr@plt>
  409154:	cbz	x0, 409180 <ferror@plt+0x51f0>
  409158:	ldr	x19, [sp, #16]
  40915c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409160:	ldp	x29, x30, [sp], #32
  409164:	add	x1, x1, #0x200
  409168:	add	x1, x1, #0x68
  40916c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409170:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409174:	add	x2, x2, #0x1d8
  409178:	add	x0, x0, #0x108
  40917c:	b	414da8 <ferror@plt+0x10e18>
  409180:	mov	x0, x19
  409184:	ldr	x19, [sp, #16]
  409188:	ldp	x29, x30, [sp], #32
  40918c:	b	403d10 <unsetenv@plt>
  409190:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409194:	add	x1, x1, #0x200
  409198:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40919c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4091a0:	add	x1, x1, #0x68
  4091a4:	add	x2, x2, #0x1c0
  4091a8:	add	x0, x0, #0x108
  4091ac:	b	414da8 <ferror@plt+0x10e18>
  4091b0:	stp	x29, x30, [sp, #-80]!
  4091b4:	mov	x29, sp
  4091b8:	stp	x25, x26, [sp, #64]
  4091bc:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4091c0:	ldr	x0, [x25, #2368]
  4091c4:	stp	x21, x22, [sp, #32]
  4091c8:	stp	x23, x24, [sp, #48]
  4091cc:	bl	421b80 <ferror@plt+0x1dbf0>
  4091d0:	mov	w23, w0
  4091d4:	add	w0, w0, #0x1
  4091d8:	mov	x1, #0x8                   	// #8
  4091dc:	sxtw	x0, w0
  4091e0:	bl	4137b0 <ferror@plt+0xf820>
  4091e4:	cmp	w23, #0x0
  4091e8:	mov	x22, x0
  4091ec:	b.le	409280 <ferror@plt+0x52f0>
  4091f0:	sub	w23, w23, #0x1
  4091f4:	add	x25, x25, #0x940
  4091f8:	add	x23, x23, #0x1
  4091fc:	mov	w26, #0x0                   	// #0
  409200:	stp	x19, x20, [sp, #16]
  409204:	mov	x19, #0x0                   	// #0
  409208:	lsl	x23, x23, #3
  40920c:	nop
  409210:	ldr	x0, [x25]
  409214:	mov	w1, #0x3d                  	// #61
  409218:	sbfiz	x21, x26, #3, #32
  40921c:	sxtw	x24, w26
  409220:	ldr	x20, [x0, x19]
  409224:	add	x19, x19, #0x8
  409228:	mov	x0, x20
  40922c:	bl	403c40 <strchr@plt>
  409230:	mov	x2, x0
  409234:	add	x3, x22, x21
  409238:	mov	x0, x20
  40923c:	sub	x1, x2, x20
  409240:	cbz	x2, 409258 <ferror@plt+0x52c8>
  409244:	bl	41f888 <ferror@plt+0x1b8f8>
  409248:	add	x21, x21, #0x8
  40924c:	add	w26, w26, #0x1
  409250:	add	x3, x22, x21
  409254:	str	x0, [x22, x24, lsl #3]
  409258:	cmp	x23, x19
  40925c:	b.ne	409210 <ferror@plt+0x5280>  // b.any
  409260:	mov	x0, x22
  409264:	ldp	x19, x20, [sp, #16]
  409268:	ldp	x21, x22, [sp, #32]
  40926c:	ldp	x23, x24, [sp, #48]
  409270:	ldp	x25, x26, [sp, #64]
  409274:	str	xzr, [x3]
  409278:	ldp	x29, x30, [sp], #80
  40927c:	ret
  409280:	mov	x3, x0
  409284:	mov	x0, x22
  409288:	ldp	x21, x22, [sp, #32]
  40928c:	ldp	x23, x24, [sp, #48]
  409290:	ldp	x25, x26, [sp, #64]
  409294:	str	xzr, [x3]
  409298:	ldp	x29, x30, [sp], #80
  40929c:	ret
  4092a0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4092a4:	ldr	x0, [x0, #2368]
  4092a8:	b	4212e0 <ferror@plt+0x1d350>
  4092ac:	nop
  4092b0:	stp	x29, x30, [sp, #-80]!
  4092b4:	mov	x29, sp
  4092b8:	ldp	x4, x5, [x2]
  4092bc:	stp	x4, x5, [sp, #48]
  4092c0:	ldp	x2, x3, [x2, #16]
  4092c4:	stp	x19, x20, [sp, #16]
  4092c8:	mov	x19, x0
  4092cc:	mov	x0, x1
  4092d0:	add	x1, sp, #0x30
  4092d4:	str	x21, [sp, #32]
  4092d8:	stp	x2, x3, [sp, #64]
  4092dc:	bl	41f978 <ferror@plt+0x1b9e8>
  4092e0:	ldr	x21, [x19]
  4092e4:	mov	x20, x0
  4092e8:	mov	x2, #0x0                   	// #0
  4092ec:	mov	x1, x21
  4092f0:	bl	41fa48 <ferror@plt+0x1bab8>
  4092f4:	str	x0, [x19]
  4092f8:	mov	x0, x21
  4092fc:	bl	413678 <ferror@plt+0xf6e8>
  409300:	mov	x0, x20
  409304:	ldp	x19, x20, [sp, #16]
  409308:	ldr	x21, [sp, #32]
  40930c:	ldp	x29, x30, [sp], #80
  409310:	b	413678 <ferror@plt+0xf6e8>
  409314:	nop
  409318:	stp	x29, x30, [sp, #-96]!
  40931c:	mov	x29, sp
  409320:	stp	x19, x20, [sp, #16]
  409324:	mov	w20, w0
  409328:	stp	x21, x22, [sp, #32]
  40932c:	mov	x22, x2
  409330:	mov	x21, x3
  409334:	str	x23, [sp, #48]
  409338:	mov	w23, w1
  40933c:	cbnz	w0, 409368 <ferror@plt+0x53d8>
  409340:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  409344:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  409348:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40934c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409350:	add	x4, x4, #0x278
  409354:	add	x3, x3, #0x3c0
  409358:	add	x1, x1, #0x288
  40935c:	add	x0, x0, #0x108
  409360:	mov	w2, #0x186                 	// #390
  409364:	bl	414dc0 <ferror@plt+0x10e30>
  409368:	cbz	x22, 4093b8 <ferror@plt+0x5428>
  40936c:	mov	x0, #0x10                  	// #16
  409370:	bl	41df20 <ferror@plt+0x19f90>
  409374:	ldp	x2, x3, [x21]
  409378:	stp	x2, x3, [sp, #64]
  40937c:	mov	x19, x0
  409380:	ldp	x2, x3, [x21, #16]
  409384:	add	x1, sp, #0x40
  409388:	mov	x0, x22
  40938c:	stp	w20, w23, [x19]
  409390:	stp	x2, x3, [sp, #80]
  409394:	bl	41f978 <ferror@plt+0x1b9e8>
  409398:	mov	x1, x0
  40939c:	str	x1, [x19, #8]
  4093a0:	mov	x0, x19
  4093a4:	ldp	x19, x20, [sp, #16]
  4093a8:	ldp	x21, x22, [sp, #32]
  4093ac:	ldr	x23, [sp, #48]
  4093b0:	ldp	x29, x30, [sp], #96
  4093b4:	ret
  4093b8:	adrp	x4, 43c000 <ferror@plt+0x38070>
  4093bc:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  4093c0:	add	x4, x4, #0xdb8
  4093c4:	add	x3, x3, #0x3c0
  4093c8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4093cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4093d0:	add	x1, x1, #0x288
  4093d4:	add	x0, x0, #0x108
  4093d8:	mov	w2, #0x187                 	// #391
  4093dc:	bl	414dc0 <ferror@plt+0x10e30>
  4093e0:	b	40936c <ferror@plt+0x53dc>
  4093e4:	nop
  4093e8:	stp	x29, x30, [sp, #-256]!
  4093ec:	mov	x29, sp
  4093f0:	str	q0, [sp, #80]
  4093f4:	str	q1, [sp, #96]
  4093f8:	str	q2, [sp, #112]
  4093fc:	str	q3, [sp, #128]
  409400:	str	q4, [sp, #144]
  409404:	str	q5, [sp, #160]
  409408:	str	q6, [sp, #176]
  40940c:	str	q7, [sp, #192]
  409410:	stp	x3, x4, [sp, #216]
  409414:	stp	x5, x6, [sp, #232]
  409418:	str	x7, [sp, #248]
  40941c:	cbz	x2, 40948c <ferror@plt+0x54fc>
  409420:	cbz	w0, 409460 <ferror@plt+0x54d0>
  409424:	add	x3, sp, #0x100
  409428:	stp	x3, x3, [sp, #48]
  40942c:	add	x6, sp, #0xd0
  409430:	mov	w5, #0xffffffd8            	// #-40
  409434:	mov	w4, #0xffffff80            	// #-128
  409438:	str	x6, [sp, #64]
  40943c:	add	x3, sp, #0x10
  409440:	stp	w5, w4, [sp, #72]
  409444:	ldp	x4, x5, [sp, #48]
  409448:	stp	x4, x5, [sp, #16]
  40944c:	ldp	x4, x5, [sp, #64]
  409450:	stp	x4, x5, [sp, #32]
  409454:	bl	409318 <ferror@plt+0x5388>
  409458:	ldp	x29, x30, [sp], #256
  40945c:	ret
  409460:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409464:	add	x1, x1, #0x3c0
  409468:	add	x1, x1, #0x18
  40946c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409470:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409474:	add	x2, x2, #0x278
  409478:	add	x0, x0, #0x108
  40947c:	bl	414da8 <ferror@plt+0x10e18>
  409480:	mov	x0, #0x0                   	// #0
  409484:	ldp	x29, x30, [sp], #256
  409488:	ret
  40948c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409490:	add	x1, x1, #0x3c0
  409494:	add	x1, x1, #0x18
  409498:	adrp	x2, 43c000 <ferror@plt+0x38070>
  40949c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4094a0:	add	x2, x2, #0xdb8
  4094a4:	add	x0, x0, #0x108
  4094a8:	bl	414da8 <ferror@plt+0x10e18>
  4094ac:	mov	x0, #0x0                   	// #0
  4094b0:	ldp	x29, x30, [sp], #256
  4094b4:	ret
  4094b8:	stp	x29, x30, [sp, #-48]!
  4094bc:	mov	x29, sp
  4094c0:	stp	x19, x20, [sp, #16]
  4094c4:	cbz	x2, 409544 <ferror@plt+0x55b4>
  4094c8:	stp	x21, x22, [sp, #32]
  4094cc:	mov	w21, w0
  4094d0:	cbz	w0, 40950c <ferror@plt+0x557c>
  4094d4:	mov	w22, w1
  4094d8:	mov	x20, x2
  4094dc:	mov	x0, #0x10                  	// #16
  4094e0:	bl	41df20 <ferror@plt+0x19f90>
  4094e4:	mov	x19, x0
  4094e8:	mov	x0, x20
  4094ec:	stp	w21, w22, [x19]
  4094f0:	bl	41f7f8 <ferror@plt+0x1b868>
  4094f4:	ldp	x21, x22, [sp, #32]
  4094f8:	str	x0, [x19, #8]
  4094fc:	mov	x0, x19
  409500:	ldp	x19, x20, [sp, #16]
  409504:	ldp	x29, x30, [sp], #48
  409508:	ret
  40950c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409510:	add	x1, x1, #0x3c0
  409514:	add	x1, x1, #0x28
  409518:	mov	x19, #0x0                   	// #0
  40951c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409520:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409524:	add	x2, x2, #0x278
  409528:	add	x0, x0, #0x108
  40952c:	bl	414da8 <ferror@plt+0x10e18>
  409530:	mov	x0, x19
  409534:	ldp	x19, x20, [sp, #16]
  409538:	ldp	x21, x22, [sp, #32]
  40953c:	ldp	x29, x30, [sp], #48
  409540:	ret
  409544:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409548:	add	x1, x1, #0x3c0
  40954c:	add	x1, x1, #0x28
  409550:	mov	x19, #0x0                   	// #0
  409554:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409558:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40955c:	add	x2, x2, #0x298
  409560:	add	x0, x0, #0x108
  409564:	bl	414da8 <ferror@plt+0x10e18>
  409568:	mov	x0, x19
  40956c:	ldp	x19, x20, [sp, #16]
  409570:	ldp	x29, x30, [sp], #48
  409574:	ret
  409578:	cbz	x0, 4095a8 <ferror@plt+0x5618>
  40957c:	stp	x29, x30, [sp, #-32]!
  409580:	mov	x29, sp
  409584:	str	x19, [sp, #16]
  409588:	mov	x19, x0
  40958c:	ldr	x0, [x0, #8]
  409590:	bl	413678 <ferror@plt+0xf6e8>
  409594:	mov	x1, x19
  409598:	mov	x0, #0x10                  	// #16
  40959c:	ldr	x19, [sp, #16]
  4095a0:	ldp	x29, x30, [sp], #32
  4095a4:	b	41e510 <ferror@plt+0x1a580>
  4095a8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4095ac:	add	x1, x1, #0x3c0
  4095b0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4095b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4095b8:	add	x1, x1, #0x40
  4095bc:	add	x2, x2, #0x2a8
  4095c0:	add	x0, x0, #0x108
  4095c4:	b	414da8 <ferror@plt+0x10e18>
  4095c8:	stp	x29, x30, [sp, #-32]!
  4095cc:	mov	x29, sp
  4095d0:	stp	x19, x20, [sp, #16]
  4095d4:	cbz	x0, 409680 <ferror@plt+0x56f0>
  4095d8:	mov	x19, x0
  4095dc:	ldr	w0, [x0]
  4095e0:	cbz	w0, 40961c <ferror@plt+0x568c>
  4095e4:	ldr	x0, [x19, #8]
  4095e8:	cbz	x0, 409650 <ferror@plt+0x56c0>
  4095ec:	mov	x0, #0x10                  	// #16
  4095f0:	bl	41df20 <ferror@plt+0x19f90>
  4095f4:	ldp	x2, x3, [x19]
  4095f8:	mov	x20, x0
  4095fc:	stp	x2, x3, [x0]
  409600:	ldr	x0, [x19, #8]
  409604:	bl	41f7f8 <ferror@plt+0x1b868>
  409608:	str	x0, [x20, #8]
  40960c:	mov	x0, x20
  409610:	ldp	x19, x20, [sp, #16]
  409614:	ldp	x29, x30, [sp], #32
  409618:	ret
  40961c:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  409620:	add	x3, x3, #0x3c0
  409624:	add	x3, x3, #0x60
  409628:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  40962c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409630:	add	x4, x4, #0x2b8
  409634:	add	x1, x1, #0x288
  409638:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40963c:	mov	w2, #0x1f0                 	// #496
  409640:	add	x0, x0, #0x108
  409644:	bl	414dc0 <ferror@plt+0x10e30>
  409648:	ldr	x0, [x19, #8]
  40964c:	cbnz	x0, 4095ec <ferror@plt+0x565c>
  409650:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  409654:	add	x3, x3, #0x3c0
  409658:	add	x3, x3, #0x60
  40965c:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  409660:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409664:	add	x4, x4, #0x2d0
  409668:	add	x1, x1, #0x288
  40966c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409670:	mov	w2, #0x1f1                 	// #497
  409674:	add	x0, x0, #0x108
  409678:	bl	414dc0 <ferror@plt+0x10e30>
  40967c:	b	4095ec <ferror@plt+0x565c>
  409680:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409684:	add	x1, x1, #0x3c0
  409688:	add	x1, x1, #0x50
  40968c:	mov	x20, #0x0                   	// #0
  409690:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409694:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409698:	add	x2, x2, #0x2a8
  40969c:	add	x0, x0, #0x108
  4096a0:	bl	414da8 <ferror@plt+0x10e18>
  4096a4:	mov	x0, x20
  4096a8:	ldp	x19, x20, [sp, #16]
  4096ac:	ldp	x29, x30, [sp], #32
  4096b0:	ret
  4096b4:	nop
  4096b8:	mov	x3, x0
  4096bc:	mov	w0, #0x0                   	// #0
  4096c0:	cbz	x3, 4096d4 <ferror@plt+0x5744>
  4096c4:	ldr	w4, [x3]
  4096c8:	mov	w0, #0x0                   	// #0
  4096cc:	cmp	w4, w1
  4096d0:	b.eq	4096d8 <ferror@plt+0x5748>  // b.none
  4096d4:	ret
  4096d8:	ldr	w0, [x3, #4]
  4096dc:	cmp	w0, w2
  4096e0:	cset	w0, eq  // eq = none
  4096e4:	ret
  4096e8:	stp	x29, x30, [sp, #-256]!
  4096ec:	mov	x29, sp
  4096f0:	str	x19, [sp, #16]
  4096f4:	mov	x19, x0
  4096f8:	str	q0, [sp, #96]
  4096fc:	str	q1, [sp, #112]
  409700:	str	q2, [sp, #128]
  409704:	str	q3, [sp, #144]
  409708:	str	q4, [sp, #160]
  40970c:	str	q5, [sp, #176]
  409710:	str	q6, [sp, #192]
  409714:	str	q7, [sp, #208]
  409718:	stp	x4, x5, [sp, #224]
  40971c:	stp	x6, x7, [sp, #240]
  409720:	cbz	x0, 409788 <ferror@plt+0x57f8>
  409724:	add	x6, sp, #0x100
  409728:	stp	x6, x6, [sp, #64]
  40972c:	mov	w0, w1
  409730:	add	x5, sp, #0xe0
  409734:	mov	w1, w2
  409738:	mov	w4, #0xffffffe0            	// #-32
  40973c:	mov	x2, x3
  409740:	mov	w3, #0xffffff80            	// #-128
  409744:	str	x5, [sp, #80]
  409748:	stp	w4, w3, [sp, #88]
  40974c:	add	x3, sp, #0x20
  409750:	ldp	x4, x5, [sp, #64]
  409754:	stp	x4, x5, [sp, #32]
  409758:	ldp	x4, x5, [sp, #80]
  40975c:	stp	x4, x5, [sp, #48]
  409760:	bl	409318 <ferror@plt+0x5388>
  409764:	ldr	x1, [x19]
  409768:	cbz	x1, 409794 <ferror@plt+0x5804>
  40976c:	ldr	x3, [x0, #8]
  409770:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409774:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409778:	add	x2, x2, #0x2e8
  40977c:	add	x0, x0, #0x108
  409780:	mov	w1, #0x10                  	// #16
  409784:	bl	414ae8 <ferror@plt+0x10b58>
  409788:	ldr	x19, [sp, #16]
  40978c:	ldp	x29, x30, [sp], #256
  409790:	ret
  409794:	str	x0, [x19]
  409798:	ldr	x19, [sp, #16]
  40979c:	ldp	x29, x30, [sp], #256
  4097a0:	ret
  4097a4:	nop
  4097a8:	stp	x29, x30, [sp, #-32]!
  4097ac:	mov	x29, sp
  4097b0:	str	x19, [sp, #16]
  4097b4:	mov	x19, x0
  4097b8:	cbz	x0, 4097fc <ferror@plt+0x586c>
  4097bc:	mov	w0, w1
  4097c0:	mov	w1, w2
  4097c4:	mov	x2, x3
  4097c8:	bl	4094b8 <ferror@plt+0x5528>
  4097cc:	ldr	x1, [x19]
  4097d0:	cbz	x1, 4097f8 <ferror@plt+0x5868>
  4097d4:	ldr	x19, [sp, #16]
  4097d8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4097dc:	ldp	x29, x30, [sp], #32
  4097e0:	add	x2, x2, #0x2e8
  4097e4:	ldr	x3, [x0, #8]
  4097e8:	mov	w1, #0x10                  	// #16
  4097ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4097f0:	add	x0, x0, #0x108
  4097f4:	b	414ae8 <ferror@plt+0x10b58>
  4097f8:	str	x0, [x19]
  4097fc:	ldr	x19, [sp, #16]
  409800:	ldp	x29, x30, [sp], #32
  409804:	ret
  409808:	cbz	x1, 40983c <ferror@plt+0x58ac>
  40980c:	cbz	x0, 40985c <ferror@plt+0x58cc>
  409810:	ldr	x2, [x0]
  409814:	cbz	x2, 409834 <ferror@plt+0x58a4>
  409818:	ldr	x3, [x1, #8]
  40981c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409820:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409824:	add	x2, x2, #0x2e8
  409828:	add	x0, x0, #0x108
  40982c:	mov	w1, #0x10                  	// #16
  409830:	b	414ae8 <ferror@plt+0x10b58>
  409834:	str	x1, [x0]
  409838:	ret
  40983c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409840:	add	x1, x1, #0x3c0
  409844:	add	x1, x1, #0x70
  409848:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40984c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409850:	add	x2, x2, #0x3b0
  409854:	add	x0, x0, #0x108
  409858:	b	414da8 <ferror@plt+0x10e18>
  40985c:	mov	x0, x1
  409860:	b	409578 <ferror@plt+0x55e8>
  409864:	nop
  409868:	cbz	x0, 409898 <ferror@plt+0x5908>
  40986c:	stp	x29, x30, [sp, #-32]!
  409870:	mov	x29, sp
  409874:	str	x19, [sp, #16]
  409878:	mov	x19, x0
  40987c:	ldr	x0, [x0]
  409880:	cbz	x0, 40988c <ferror@plt+0x58fc>
  409884:	bl	409578 <ferror@plt+0x55e8>
  409888:	str	xzr, [x19]
  40988c:	ldr	x19, [sp, #16]
  409890:	ldp	x29, x30, [sp], #32
  409894:	ret
  409898:	ret
  40989c:	nop
  4098a0:	stp	x29, x30, [sp, #-256]!
  4098a4:	mov	x29, sp
  4098a8:	str	q0, [sp, #80]
  4098ac:	str	q1, [sp, #96]
  4098b0:	str	q2, [sp, #112]
  4098b4:	str	q3, [sp, #128]
  4098b8:	str	q4, [sp, #144]
  4098bc:	str	q5, [sp, #160]
  4098c0:	str	q6, [sp, #176]
  4098c4:	str	q7, [sp, #192]
  4098c8:	stp	x2, x3, [sp, #208]
  4098cc:	stp	x4, x5, [sp, #224]
  4098d0:	stp	x6, x7, [sp, #240]
  4098d4:	cbz	x0, 409918 <ferror@plt+0x5988>
  4098d8:	ldr	x0, [x0]
  4098dc:	cbz	x0, 409918 <ferror@plt+0x5988>
  4098e0:	add	x5, sp, #0x100
  4098e4:	stp	x5, x5, [sp, #48]
  4098e8:	add	x2, sp, #0xd0
  4098ec:	mov	w4, #0xffffffd0            	// #-48
  4098f0:	mov	w3, #0xffffff80            	// #-128
  4098f4:	str	x2, [sp, #64]
  4098f8:	add	x0, x0, #0x8
  4098fc:	stp	w4, w3, [sp, #72]
  409900:	add	x2, sp, #0x10
  409904:	ldp	x4, x5, [sp, #48]
  409908:	stp	x4, x5, [sp, #16]
  40990c:	ldp	x4, x5, [sp, #64]
  409910:	stp	x4, x5, [sp, #32]
  409914:	bl	4092b0 <ferror@plt+0x5320>
  409918:	ldp	x29, x30, [sp], #256
  40991c:	ret
  409920:	stp	x29, x30, [sp, #-272]!
  409924:	mov	x29, sp
  409928:	stp	x19, x20, [sp, #16]
  40992c:	mov	x19, x0
  409930:	mov	x20, x2
  409934:	str	q0, [sp, #96]
  409938:	str	q1, [sp, #112]
  40993c:	str	q2, [sp, #128]
  409940:	str	q3, [sp, #144]
  409944:	str	q4, [sp, #160]
  409948:	str	q5, [sp, #176]
  40994c:	str	q6, [sp, #192]
  409950:	str	q7, [sp, #208]
  409954:	stp	x3, x4, [sp, #232]
  409958:	stp	x5, x6, [sp, #248]
  40995c:	str	x7, [sp, #264]
  409960:	bl	409808 <ferror@plt+0x5878>
  409964:	cbz	x19, 4099ac <ferror@plt+0x5a1c>
  409968:	ldr	x0, [x19]
  40996c:	cbz	x0, 4099ac <ferror@plt+0x5a1c>
  409970:	add	x1, sp, #0x110
  409974:	stp	x1, x1, [sp, #64]
  409978:	add	x4, sp, #0xe0
  40997c:	mov	w2, #0xffffffd8            	// #-40
  409980:	mov	w3, #0xffffff80            	// #-128
  409984:	str	x4, [sp, #80]
  409988:	add	x0, x0, #0x8
  40998c:	stp	w2, w3, [sp, #88]
  409990:	mov	x1, x20
  409994:	ldp	x4, x5, [sp, #64]
  409998:	stp	x4, x5, [sp, #32]
  40999c:	add	x2, sp, #0x20
  4099a0:	ldp	x4, x5, [sp, #80]
  4099a4:	stp	x4, x5, [sp, #48]
  4099a8:	bl	4092b0 <ferror@plt+0x5320>
  4099ac:	ldp	x19, x20, [sp, #16]
  4099b0:	ldp	x29, x30, [sp], #272
  4099b4:	ret
  4099b8:	mov	w1, w2
  4099bc:	b	403f20 <mkdir@plt>
  4099c0:	b	4037b0 <open@plt>
  4099c4:	nop
  4099c8:	stp	x29, x30, [sp, #-112]!
  4099cc:	mov	x29, sp
  4099d0:	cbz	x0, 409b6c <ferror@plt+0x5bdc>
  4099d4:	stp	x23, x24, [sp, #48]
  4099d8:	adrp	x23, 43e000 <ferror@plt+0x3a070>
  4099dc:	add	x23, x23, #0x448
  4099e0:	stp	x19, x20, [sp, #16]
  4099e4:	mov	x20, x1
  4099e8:	mov	x19, x0
  4099ec:	mov	x1, x23
  4099f0:	stp	x21, x22, [sp, #32]
  4099f4:	mov	w21, w2
  4099f8:	mov	w22, w3
  4099fc:	stp	x27, x28, [sp, #80]
  409a00:	bl	421790 <ferror@plt+0x1d800>
  409a04:	mov	x27, x0
  409a08:	cbz	x0, 409b94 <ferror@plt+0x5c04>
  409a0c:	mov	x1, x23
  409a10:	mov	x2, #0x6                   	// #6
  409a14:	bl	403830 <strncmp@plt>
  409a18:	cbnz	w0, 409b94 <ferror@plt+0x5c04>
  409a1c:	add	x0, sp, #0x60
  409a20:	stp	x25, x26, [sp, #64]
  409a24:	bl	410a88 <ferror@plt+0xcaf8>
  409a28:	ldp	x2, x0, [sp, #96]
  409a2c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  409a30:	mov	x28, #0x8e39                	// #36409
  409a34:	adrp	x25, 43e000 <ferror@plt+0x3a070>
  409a38:	ldr	w26, [x1, #2568]
  409a3c:	movk	x28, #0x38e3, lsl #16
  409a40:	add	x25, x25, #0x818
  409a44:	movk	x28, #0xe38e, lsl #32
  409a48:	add	x25, x25, #0x10
  409a4c:	movk	x28, #0xe38, lsl #48
  409a50:	eor	x0, x0, x2
  409a54:	add	w2, w26, #0x1
  409a58:	add	x26, x0, w26, sxtw
  409a5c:	mov	x23, #0x1e61                	// #7777
  409a60:	add	x24, x26, #0xbd, lsl #12
  409a64:	str	w2, [x1, #2568]
  409a68:	add	x24, x24, #0xde4
  409a6c:	b	409a88 <ferror@plt+0x5af8>
  409a70:	bl	403e80 <__errno_location@plt>
  409a74:	ldr	w0, [x0]
  409a78:	cmp	w0, #0x11
  409a7c:	b.ne	409b64 <ferror@plt+0x5bd4>  // b.any
  409a80:	cmp	x26, x24
  409a84:	b.eq	409b64 <ferror@plt+0x5bd4>  // b.none
  409a88:	smulh	x5, x26, x28
  409a8c:	mov	w2, w22
  409a90:	mov	w1, w21
  409a94:	mov	x0, x19
  409a98:	asr	x5, x5, #1
  409a9c:	sub	x5, x5, x26, asr #63
  409aa0:	add	x3, x5, x5, lsl #3
  409aa4:	smulh	x4, x5, x28
  409aa8:	sub	x3, x26, x3, lsl #2
  409aac:	add	x26, x26, x23
  409ab0:	asr	x4, x4, #1
  409ab4:	sub	x4, x4, x5, asr #63
  409ab8:	ldrb	w3, [x25, x3]
  409abc:	strb	w3, [x27]
  409ac0:	add	x6, x4, x4, lsl #3
  409ac4:	smulh	x3, x4, x28
  409ac8:	sub	x5, x5, x6, lsl #2
  409acc:	asr	x3, x3, #1
  409ad0:	sub	x3, x3, x4, asr #63
  409ad4:	ldrb	w5, [x25, x5]
  409ad8:	strb	w5, [x27, #1]
  409adc:	add	x6, x3, x3, lsl #3
  409ae0:	smulh	x5, x3, x28
  409ae4:	sub	x4, x4, x6, lsl #2
  409ae8:	asr	x5, x5, #1
  409aec:	sub	x5, x5, x3, asr #63
  409af0:	ldrb	w4, [x25, x4]
  409af4:	strb	w4, [x27, #2]
  409af8:	add	x6, x5, x5, lsl #3
  409afc:	smulh	x4, x5, x28
  409b00:	sub	x6, x3, x6, lsl #2
  409b04:	asr	x4, x4, #1
  409b08:	sub	x3, x4, x5, asr #63
  409b0c:	ldrb	w4, [x25, x6]
  409b10:	strb	w4, [x27, #3]
  409b14:	add	x6, x3, x3, lsl #3
  409b18:	smulh	x4, x3, x28
  409b1c:	sub	x5, x5, x6, lsl #2
  409b20:	asr	x4, x4, #1
  409b24:	sub	x4, x4, x3, asr #63
  409b28:	ldrb	w5, [x25, x5]
  409b2c:	strb	w5, [x27, #4]
  409b30:	add	x4, x4, x4, lsl #3
  409b34:	sub	x4, x3, x4, lsl #2
  409b38:	ldrb	w3, [x25, x4]
  409b3c:	strb	w3, [x27, #5]
  409b40:	blr	x20
  409b44:	tbnz	w0, #31, 409a70 <ferror@plt+0x5ae0>
  409b48:	ldp	x19, x20, [sp, #16]
  409b4c:	ldp	x21, x22, [sp, #32]
  409b50:	ldp	x23, x24, [sp, #48]
  409b54:	ldp	x25, x26, [sp, #64]
  409b58:	ldp	x27, x28, [sp, #80]
  409b5c:	ldp	x29, x30, [sp], #112
  409b60:	ret
  409b64:	mov	w0, #0xffffffff            	// #-1
  409b68:	b	409b48 <ferror@plt+0x5bb8>
  409b6c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  409b70:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  409b74:	add	x2, x2, #0x450
  409b78:	add	x1, x1, #0x818
  409b7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409b80:	add	x0, x0, #0x108
  409b84:	bl	414da8 <ferror@plt+0x10e18>
  409b88:	mov	w0, #0xffffffff            	// #-1
  409b8c:	ldp	x29, x30, [sp], #112
  409b90:	ret
  409b94:	bl	403e80 <__errno_location@plt>
  409b98:	mov	x1, x0
  409b9c:	mov	w2, #0x16                  	// #22
  409ba0:	mov	w0, #0xffffffff            	// #-1
  409ba4:	ldp	x19, x20, [sp, #16]
  409ba8:	ldp	x21, x22, [sp, #32]
  409bac:	ldp	x23, x24, [sp, #48]
  409bb0:	ldp	x27, x28, [sp, #80]
  409bb4:	str	w2, [x1]
  409bb8:	b	409b5c <ferror@plt+0x5bcc>
  409bbc:	nop
  409bc0:	stp	x29, x30, [sp, #-144]!
  409bc4:	mov	x29, sp
  409bc8:	stp	x19, x20, [sp, #16]
  409bcc:	mov	x19, x1
  409bd0:	mov	x20, x0
  409bd4:	stp	x23, x24, [sp, #48]
  409bd8:	mov	w24, #0x0                   	// #0
  409bdc:	stp	x25, x26, [sp, #64]
  409be0:	mov	x25, x3
  409be4:	str	x2, [sp, #120]
  409be8:	bl	4034d0 <strlen@plt>
  409bec:	str	w0, [sp, #136]
  409bf0:	mov	x0, #0x0                   	// #0
  409bf4:	bl	422308 <ferror@plt+0x1e378>
  409bf8:	str	x0, [sp, #112]
  409bfc:	cbz	x25, 409c08 <ferror@plt+0x5c78>
  409c00:	ldr	x19, [x25]
  409c04:	mov	w24, #0x1                   	// #1
  409c08:	cbz	x19, 409e00 <ferror@plt+0x5e70>
  409c0c:	mov	w0, #0x1                   	// #1
  409c10:	stp	x21, x22, [sp, #32]
  409c14:	mov	x21, #0x0                   	// #0
  409c18:	stp	x27, x28, [sp, #80]
  409c1c:	ldrsw	x28, [sp, #136]
  409c20:	str	w0, [sp, #108]
  409c24:	str	xzr, [sp, #128]
  409c28:	str	wzr, [sp, #140]
  409c2c:	cbz	x25, 409c84 <ferror@plt+0x5cf4>
  409c30:	ldr	x22, [x25, w24, sxtw #3]
  409c34:	add	w24, w24, #0x1
  409c38:	ldrb	w0, [x19]
  409c3c:	cbz	w0, 409c78 <ferror@plt+0x5ce8>
  409c40:	ldr	w0, [sp, #136]
  409c44:	cbnz	w0, 409cb8 <ferror@plt+0x5d28>
  409c48:	mov	x0, x19
  409c4c:	bl	4034d0 <strlen@plt>
  409c50:	add	x27, x19, x0
  409c54:	cmp	x27, x19
  409c58:	b.eq	409c78 <ferror@plt+0x5ce8>  // b.none
  409c5c:	ldr	w0, [sp, #108]
  409c60:	cbz	w0, 409ca8 <ferror@plt+0x5d18>
  409c64:	ldr	x0, [sp, #112]
  409c68:	sub	x2, x27, x19
  409c6c:	mov	x1, x19
  409c70:	str	wzr, [sp, #108]
  409c74:	bl	422268 <ferror@plt+0x1e2d8>
  409c78:	cbz	x22, 409da8 <ferror@plt+0x5e18>
  409c7c:	mov	x19, x22
  409c80:	cbnz	x25, 409c30 <ferror@plt+0x5ca0>
  409c84:	ldr	x2, [sp, #120]
  409c88:	ldr	w1, [x2, #24]
  409c8c:	ldr	x0, [x2]
  409c90:	tbnz	w1, #31, 409d80 <ferror@plt+0x5df0>
  409c94:	add	x1, x0, #0xf
  409c98:	and	x1, x1, #0xfffffffffffffff8
  409c9c:	str	x1, [x2]
  409ca0:	ldr	x22, [x0]
  409ca4:	b	409c38 <ferror@plt+0x5ca8>
  409ca8:	ldr	x0, [sp, #112]
  409cac:	mov	x1, x20
  409cb0:	bl	422130 <ferror@plt+0x1e1a0>
  409cb4:	b	409c64 <ferror@plt+0x5cd4>
  409cb8:	mov	x21, x19
  409cbc:	nop
  409cc0:	mov	x0, x21
  409cc4:	mov	x2, x28
  409cc8:	mov	x1, x20
  409ccc:	mov	x23, x21
  409cd0:	bl	403830 <strncmp@plt>
  409cd4:	add	x21, x21, x28
  409cd8:	cbz	w0, 409cc0 <ferror@plt+0x5d30>
  409cdc:	mov	x0, x23
  409ce0:	bl	4034d0 <strlen@plt>
  409ce4:	add	x27, x23, x0
  409ce8:	b	409d04 <ferror@plt+0x5d74>
  409cec:	mov	x2, x28
  409cf0:	mov	x1, x20
  409cf4:	mov	x0, x26
  409cf8:	bl	403830 <strncmp@plt>
  409cfc:	cbnz	w0, 409d10 <ferror@plt+0x5d80>
  409d00:	mov	x27, x26
  409d04:	sub	x26, x27, x28
  409d08:	cmp	x21, x27
  409d0c:	b.ls	409cec <ferror@plt+0x5d5c>  // b.plast
  409d10:	add	x0, x19, x28
  409d14:	mov	x21, x27
  409d18:	str	x0, [sp, #96]
  409d1c:	b	409d38 <ferror@plt+0x5da8>
  409d20:	mov	x2, x28
  409d24:	mov	x1, x20
  409d28:	mov	x0, x26
  409d2c:	bl	403830 <strncmp@plt>
  409d30:	cbnz	w0, 409d48 <ferror@plt+0x5db8>
  409d34:	mov	x21, x26
  409d38:	ldr	x0, [sp, #96]
  409d3c:	sub	x26, x21, x28
  409d40:	cmp	x21, x0
  409d44:	b.cs	409d20 <ferror@plt+0x5d90>  // b.hs, b.nlast
  409d48:	ldr	w0, [sp, #140]
  409d4c:	cbnz	w0, 409ddc <ferror@plt+0x5e4c>
  409d50:	ldr	x0, [sp, #128]
  409d54:	cmp	x21, x23
  409d58:	sub	x2, x23, x19
  409d5c:	mov	x1, x19
  409d60:	csel	x0, x0, x19, hi  // hi = pmore
  409d64:	str	x0, [sp, #128]
  409d68:	ldr	x0, [sp, #112]
  409d6c:	mov	x19, x23
  409d70:	bl	422268 <ferror@plt+0x1e2d8>
  409d74:	mov	w0, #0x1                   	// #1
  409d78:	str	w0, [sp, #140]
  409d7c:	b	409c54 <ferror@plt+0x5cc4>
  409d80:	ldr	x3, [sp, #120]
  409d84:	add	w2, w1, #0x8
  409d88:	cmp	w2, #0x0
  409d8c:	str	w2, [x3, #24]
  409d90:	b.le	409e1c <ferror@plt+0x5e8c>
  409d94:	add	x1, x0, #0xf
  409d98:	and	x1, x1, #0xfffffffffffffff8
  409d9c:	str	x1, [x3]
  409da0:	ldr	x22, [x0]
  409da4:	b	409c38 <ferror@plt+0x5ca8>
  409da8:	ldr	x19, [sp, #128]
  409dac:	cbz	x19, 409de8 <ferror@plt+0x5e58>
  409db0:	ldr	x0, [sp, #112]
  409db4:	mov	w1, #0x1                   	// #1
  409db8:	bl	421c98 <ferror@plt+0x1dd08>
  409dbc:	mov	x0, x19
  409dc0:	ldp	x19, x20, [sp, #16]
  409dc4:	ldp	x21, x22, [sp, #32]
  409dc8:	ldp	x23, x24, [sp, #48]
  409dcc:	ldp	x25, x26, [sp, #64]
  409dd0:	ldp	x27, x28, [sp, #80]
  409dd4:	ldp	x29, x30, [sp], #144
  409dd8:	b	41f7f8 <ferror@plt+0x1b868>
  409ddc:	mov	x19, x23
  409de0:	str	xzr, [sp, #128]
  409de4:	b	409c54 <ferror@plt+0x5cc4>
  409de8:	cbz	x21, 409e30 <ferror@plt+0x5ea0>
  409dec:	ldr	x0, [sp, #112]
  409df0:	mov	x1, x21
  409df4:	bl	422130 <ferror@plt+0x1e1a0>
  409df8:	ldp	x21, x22, [sp, #32]
  409dfc:	ldp	x27, x28, [sp, #80]
  409e00:	mov	w1, #0x0                   	// #0
  409e04:	ldp	x19, x20, [sp, #16]
  409e08:	ldp	x23, x24, [sp, #48]
  409e0c:	ldp	x25, x26, [sp, #64]
  409e10:	ldr	x0, [sp, #112]
  409e14:	ldp	x29, x30, [sp], #144
  409e18:	b	421c98 <ferror@plt+0x1dd08>
  409e1c:	ldr	x0, [sp, #120]
  409e20:	ldr	x0, [x0, #8]
  409e24:	add	x0, x0, w1, sxtw
  409e28:	ldr	x22, [x0]
  409e2c:	b	409c38 <ferror@plt+0x5ca8>
  409e30:	ldp	x19, x20, [sp, #16]
  409e34:	mov	w1, #0x0                   	// #0
  409e38:	ldp	x21, x22, [sp, #32]
  409e3c:	ldp	x23, x24, [sp, #48]
  409e40:	ldp	x25, x26, [sp, #64]
  409e44:	ldp	x27, x28, [sp, #80]
  409e48:	ldr	x0, [sp, #112]
  409e4c:	ldp	x29, x30, [sp], #144
  409e50:	b	421c98 <ferror@plt+0x1dd08>
  409e54:	nop
  409e58:	stp	x29, x30, [sp, #-160]!
  409e5c:	mov	x29, sp
  409e60:	stp	x19, x20, [sp, #16]
  409e64:	mov	w19, w1
  409e68:	mov	x20, x0
  409e6c:	tbnz	w19, #4, 409e98 <ferror@plt+0x5f08>
  409e70:	tbnz	w19, #3, 409eb4 <ferror@plt+0x5f24>
  409e74:	and	w19, w19, #0xfffffff7
  409e78:	tbnz	w19, #1, 409ed0 <ferror@plt+0x5f40>
  409e7c:	mov	w1, #0xd                   	// #13
  409e80:	mov	w0, #0x0                   	// #0
  409e84:	tst	w19, w1
  409e88:	b.ne	409f08 <ferror@plt+0x5f78>  // b.any
  409e8c:	ldp	x19, x20, [sp, #16]
  409e90:	ldp	x29, x30, [sp], #160
  409e94:	ret
  409e98:	mov	w1, #0x0                   	// #0
  409e9c:	bl	403a70 <access@plt>
  409ea0:	cbnz	w0, 409e70 <ferror@plt+0x5ee0>
  409ea4:	mov	w0, #0x1                   	// #1
  409ea8:	ldp	x19, x20, [sp, #16]
  409eac:	ldp	x29, x30, [sp], #160
  409eb0:	ret
  409eb4:	mov	x0, x20
  409eb8:	mov	w1, #0x1                   	// #1
  409ebc:	bl	403a70 <access@plt>
  409ec0:	cbnz	w0, 409e74 <ferror@plt+0x5ee4>
  409ec4:	bl	4035f0 <getuid@plt>
  409ec8:	cbnz	w0, 409ea4 <ferror@plt+0x5f14>
  409ecc:	tbz	w19, #1, 409e7c <ferror@plt+0x5eec>
  409ed0:	add	x2, sp, #0x20
  409ed4:	mov	x1, x20
  409ed8:	mov	w0, #0x0                   	// #0
  409edc:	bl	403d40 <__lxstat@plt>
  409ee0:	cbnz	w0, 409e7c <ferror@plt+0x5eec>
  409ee4:	ldr	w0, [sp, #48]
  409ee8:	and	w0, w0, #0xf000
  409eec:	cmp	w0, #0xa, lsl #12
  409ef0:	b.eq	409ea4 <ferror@plt+0x5f14>  // b.none
  409ef4:	mov	w1, #0xd                   	// #13
  409ef8:	mov	w0, #0x0                   	// #0
  409efc:	tst	w19, w1
  409f00:	b.eq	409e8c <ferror@plt+0x5efc>  // b.none
  409f04:	nop
  409f08:	mov	x1, x20
  409f0c:	add	x2, sp, #0x20
  409f10:	bl	403eb0 <__xstat@plt>
  409f14:	cbnz	w0, 409f54 <ferror@plt+0x5fc4>
  409f18:	tbz	w19, #0, 409f2c <ferror@plt+0x5f9c>
  409f1c:	ldr	w0, [sp, #48]
  409f20:	and	w0, w0, #0xf000
  409f24:	cmp	w0, #0x8, lsl #12
  409f28:	b.eq	409ea4 <ferror@plt+0x5f14>  // b.none
  409f2c:	tbz	w19, #2, 409f40 <ferror@plt+0x5fb0>
  409f30:	ldr	w0, [sp, #48]
  409f34:	and	w0, w0, #0xf000
  409f38:	cmp	w0, #0x4, lsl #12
  409f3c:	b.eq	409ea4 <ferror@plt+0x5f14>  // b.none
  409f40:	tbz	w19, #3, 409f54 <ferror@plt+0x5fc4>
  409f44:	ldr	w1, [sp, #48]
  409f48:	mov	w0, #0x49                  	// #73
  409f4c:	tst	w1, w0
  409f50:	b.ne	409ea4 <ferror@plt+0x5f14>  // b.any
  409f54:	mov	w0, #0x0                   	// #0
  409f58:	ldp	x19, x20, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #160
  409f60:	ret
  409f64:	nop
  409f68:	stp	x29, x30, [sp, #-32]!
  409f6c:	mov	x29, sp
  409f70:	str	x19, [sp, #16]
  409f74:	adrp	x19, 49b000 <ferror@plt+0x97070>
  409f78:	add	x19, x19, #0xa08
  409f7c:	ldr	w0, [x19, #4]
  409f80:	cbnz	w0, 409f94 <ferror@plt+0x6004>
  409f84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  409f88:	add	x0, x0, #0x460
  409f8c:	bl	41a418 <ferror@plt+0x16488>
  409f90:	str	w0, [x19, #4]
  409f94:	ldr	x19, [sp, #16]
  409f98:	ldp	x29, x30, [sp], #32
  409f9c:	ret
  409fa0:	mov	x12, #0x1090                	// #4240
  409fa4:	sub	sp, sp, x12
  409fa8:	stp	x29, x30, [sp]
  409fac:	mov	x29, sp
  409fb0:	stp	x19, x20, [sp, #16]
  409fb4:	stp	x21, x22, [sp, #32]
  409fb8:	stp	x23, x24, [sp, #48]
  409fbc:	stp	x25, x26, [sp, #64]
  409fc0:	stp	x27, x28, [sp, #80]
  409fc4:	stp	x0, x4, [sp, #104]
  409fc8:	stp	x2, x3, [sp, #128]
  409fcc:	cbz	x1, 40a108 <ferror@plt+0x6178>
  409fd0:	mov	x21, x1
  409fd4:	mov	x27, #0x0                   	// #0
  409fd8:	mov	x23, #0x0                   	// #0
  409fdc:	mov	x26, #0x0                   	// #0
  409fe0:	mov	x24, #0x1000                	// #4096
  409fe4:	mov	x0, x21
  409fe8:	bl	403a80 <feof@plt>
  409fec:	mov	w22, w0
  409ff0:	cbnz	w0, 40a134 <ferror@plt+0x61a4>
  409ff4:	mov	x3, x21
  409ff8:	mov	x2, #0x1000                	// #4096
  409ffc:	mov	x1, #0x1                   	// #1
  40a000:	add	x0, sp, #0x90
  40a004:	bl	403b60 <fread@plt>
  40a008:	mov	x20, x0
  40a00c:	bl	403e80 <__errno_location@plt>
  40a010:	ldr	w0, [x0]
  40a014:	adds	x25, x23, x20
  40a018:	str	w0, [sp, #124]
  40a01c:	cset	x28, cs  // cs = hs, nlast
  40a020:	add	x19, x25, #0x1
  40a024:	b	40a03c <ferror@plt+0x60ac>
  40a028:	mov	x1, x27
  40a02c:	mov	x0, x26
  40a030:	bl	413728 <ferror@plt+0xf798>
  40a034:	cbz	x0, 40a068 <ferror@plt+0x60d8>
  40a038:	mov	x26, x0
  40a03c:	cmp	x27, x19
  40a040:	b.cs	40a0e0 <ferror@plt+0x6150>  // b.hs, b.nlast
  40a044:	lsl	x27, x27, #1
  40a048:	cbnz	x26, 40a028 <ferror@plt+0x6098>
  40a04c:	add	x27, x20, #0x1
  40a050:	mov	x0, x26
  40a054:	cmp	x27, #0x1, lsl #12
  40a058:	csel	x27, x27, x24, ls  // ls = plast
  40a05c:	mov	x1, x27
  40a060:	bl	413728 <ferror@plt+0xf798>
  40a064:	cbnz	x0, 40a038 <ferror@plt+0x60a8>
  40a068:	bl	409f68 <ferror@plt+0x5fd8>
  40a06c:	mov	w19, w0
  40a070:	mov	x3, x27
  40a074:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a078:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a07c:	add	x2, x2, #0x498
  40a080:	add	x1, x1, #0x4c8
  40a084:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a088:	add	x0, x0, #0x4f8
  40a08c:	bl	40b7f0 <ferror@plt+0x7860>
  40a090:	mov	x3, x0
  40a094:	mov	x4, x27
  40a098:	ldp	x5, x0, [sp, #104]
  40a09c:	mov	w1, w19
  40a0a0:	mov	w2, #0xd                   	// #13
  40a0a4:	bl	4096e8 <ferror@plt+0x5758>
  40a0a8:	mov	x0, x26
  40a0ac:	bl	413678 <ferror@plt+0xf6e8>
  40a0b0:	mov	x0, x21
  40a0b4:	bl	403740 <fclose@plt>
  40a0b8:	mov	w0, w22
  40a0bc:	mov	x12, #0x1090                	// #4240
  40a0c0:	ldp	x29, x30, [sp]
  40a0c4:	ldp	x19, x20, [sp, #16]
  40a0c8:	ldp	x21, x22, [sp, #32]
  40a0cc:	ldp	x23, x24, [sp, #48]
  40a0d0:	ldp	x25, x26, [sp, #64]
  40a0d4:	ldp	x27, x28, [sp, #80]
  40a0d8:	add	sp, sp, x12
  40a0dc:	ret
  40a0e0:	mov	x0, x21
  40a0e4:	bl	403f90 <ferror@plt>
  40a0e8:	cbnz	w0, 40a184 <ferror@plt+0x61f4>
  40a0ec:	mov	x2, x20
  40a0f0:	add	x0, x26, x23
  40a0f4:	add	x1, sp, #0x90
  40a0f8:	bl	403460 <memcpy@plt>
  40a0fc:	cbnz	x28, 40a164 <ferror@plt+0x61d4>
  40a100:	mov	x23, x25
  40a104:	b	409fe4 <ferror@plt+0x6054>
  40a108:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a10c:	add	x3, x3, #0x818
  40a110:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  40a114:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a118:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a11c:	add	x3, x3, #0x38
  40a120:	add	x4, x4, #0x478
  40a124:	add	x1, x1, #0x488
  40a128:	add	x0, x0, #0x108
  40a12c:	mov	w2, #0x288                 	// #648
  40a130:	bl	426b10 <ferror@plt+0x22b80>
  40a134:	mov	x0, x21
  40a138:	bl	403740 <fclose@plt>
  40a13c:	add	x0, x26, x23
  40a140:	cbz	x27, 40a1d8 <ferror@plt+0x6248>
  40a144:	strb	wzr, [x0]
  40a148:	ldr	x0, [sp, #136]
  40a14c:	cbz	x0, 40a154 <ferror@plt+0x61c4>
  40a150:	str	x23, [x0]
  40a154:	ldr	x0, [sp, #128]
  40a158:	mov	w22, #0x1                   	// #1
  40a15c:	str	x26, [x0]
  40a160:	b	40a0b8 <ferror@plt+0x6128>
  40a164:	bl	409f68 <ferror@plt+0x5fd8>
  40a168:	mov	w1, w0
  40a16c:	ldp	x4, x0, [sp, #104]
  40a170:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a174:	mov	w2, #0x18                  	// #24
  40a178:	add	x3, x3, #0x520
  40a17c:	bl	4096e8 <ferror@plt+0x5758>
  40a180:	b	40a0a8 <ferror@plt+0x6118>
  40a184:	bl	409f68 <ferror@plt+0x5fd8>
  40a188:	mov	w20, #0x18                  	// #24
  40a18c:	ldr	w1, [sp, #124]
  40a190:	mov	w19, w0
  40a194:	sub	w1, w1, #0x1
  40a198:	cmp	w1, #0x27
  40a19c:	b.hi	40a1b0 <ferror@plt+0x6220>  // b.pmore
  40a1a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a1a4:	add	x0, x0, #0x818
  40a1a8:	add	x0, x0, #0x50
  40a1ac:	ldrb	w20, [x0, w1, uxtw]
  40a1b0:	ldr	w0, [sp, #124]
  40a1b4:	bl	41fdf0 <ferror@plt+0x1be60>
  40a1b8:	mov	x5, x0
  40a1bc:	ldp	x4, x0, [sp, #104]
  40a1c0:	mov	w2, w20
  40a1c4:	mov	w1, w19
  40a1c8:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a1cc:	add	x3, x3, #0x500
  40a1d0:	bl	4096e8 <ferror@plt+0x5758>
  40a1d4:	b	40a0a8 <ferror@plt+0x6118>
  40a1d8:	mov	x0, #0x1                   	// #1
  40a1dc:	mov	x23, #0x0                   	// #0
  40a1e0:	bl	413538 <ferror@plt+0xf5a8>
  40a1e4:	mov	x26, x0
  40a1e8:	b	40a144 <ferror@plt+0x61b4>
  40a1ec:	nop
  40a1f0:	stp	x29, x30, [sp, #-48]!
  40a1f4:	mov	x29, sp
  40a1f8:	stp	x19, x20, [sp, #16]
  40a1fc:	mov	x20, x2
  40a200:	mov	x19, x1
  40a204:	stp	x21, x22, [sp, #32]
  40a208:	mov	x22, x0
  40a20c:	bl	403e80 <__errno_location@plt>
  40a210:	mov	x1, x0
  40a214:	mov	x0, x19
  40a218:	ldr	w19, [x1]
  40a21c:	bl	436b80 <ferror@plt+0x32bf0>
  40a220:	mov	x21, x0
  40a224:	mov	w0, w19
  40a228:	bl	41fdf0 <ferror@plt+0x1be60>
  40a22c:	mov	x1, x21
  40a230:	mov	x2, x0
  40a234:	mov	x0, x20
  40a238:	bl	41f9b8 <ferror@plt+0x1ba28>
  40a23c:	mov	x20, x0
  40a240:	mov	x0, x21
  40a244:	bl	413678 <ferror@plt+0xf6e8>
  40a248:	sub	w19, w19, #0x1
  40a24c:	bl	409f68 <ferror@plt+0x5fd8>
  40a250:	mov	w1, w0
  40a254:	cmp	w19, #0x27
  40a258:	mov	w2, #0x18                  	// #24
  40a25c:	b.hi	40a270 <ferror@plt+0x62e0>  // b.pmore
  40a260:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a264:	add	x0, x0, #0x818
  40a268:	add	x0, x0, #0x50
  40a26c:	ldrb	w2, [x0, w19, uxtw]
  40a270:	mov	x0, x22
  40a274:	mov	x3, x20
  40a278:	bl	4097a8 <ferror@plt+0x5818>
  40a27c:	mov	x0, x20
  40a280:	ldp	x19, x20, [sp, #16]
  40a284:	ldp	x21, x22, [sp, #32]
  40a288:	ldp	x29, x30, [sp], #48
  40a28c:	b	413678 <ferror@plt+0xf6e8>
  40a290:	stp	x29, x30, [sp, #-96]!
  40a294:	mov	x29, sp
  40a298:	stp	x19, x20, [sp, #16]
  40a29c:	stp	x21, x22, [sp, #32]
  40a2a0:	mov	x21, x2
  40a2a4:	mov	w22, w3
  40a2a8:	stp	x23, x24, [sp, #48]
  40a2ac:	mov	x23, x1
  40a2b0:	mov	x24, x5
  40a2b4:	str	x25, [sp, #64]
  40a2b8:	mov	w25, w4
  40a2bc:	cbz	x0, 40a364 <ferror@plt+0x63d4>
  40a2c0:	mov	x19, x0
  40a2c4:	mov	w1, #0x2f                  	// #47
  40a2c8:	bl	403c40 <strchr@plt>
  40a2cc:	mov	x20, x0
  40a2d0:	cbnz	x0, 40a370 <ferror@plt+0x63e0>
  40a2d4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a2d8:	mov	x0, x19
  40a2dc:	add	x1, x1, #0x448
  40a2e0:	bl	403dd0 <strstr@plt>
  40a2e4:	cbz	x0, 40a3bc <ferror@plt+0x642c>
  40a2e8:	bl	42d8f8 <ferror@plt+0x29968>
  40a2ec:	mov	x20, x0
  40a2f0:	bl	4034d0 <strlen@plt>
  40a2f4:	add	x3, x20, x0
  40a2f8:	adrp	x4, 43c000 <ferror@plt+0x38070>
  40a2fc:	add	x4, x4, #0xe98
  40a300:	adrp	x1, 43b000 <ferror@plt+0x37070>
  40a304:	add	x1, x1, #0xe10
  40a308:	ldurb	w5, [x3, #-1]
  40a30c:	mov	x2, x19
  40a310:	mov	x0, x20
  40a314:	mov	x3, #0x0                   	// #0
  40a318:	cmp	w5, #0x2f
  40a31c:	csel	x1, x1, x4, eq  // eq = none
  40a320:	bl	41fa48 <ferror@plt+0x1bab8>
  40a324:	mov	x20, x0
  40a328:	mov	w3, w25
  40a32c:	mov	w2, w22
  40a330:	mov	x1, x21
  40a334:	bl	4099c8 <ferror@plt+0x5a38>
  40a338:	mov	w19, w0
  40a33c:	cmn	w0, #0x1
  40a340:	b.eq	40a3f8 <ferror@plt+0x6468>  // b.none
  40a344:	str	x20, [x23]
  40a348:	mov	w0, w19
  40a34c:	ldp	x19, x20, [sp, #16]
  40a350:	ldp	x21, x22, [sp, #32]
  40a354:	ldp	x23, x24, [sp, #48]
  40a358:	ldr	x25, [sp, #64]
  40a35c:	ldp	x29, x30, [sp], #96
  40a360:	ret
  40a364:	adrp	x19, 43e000 <ferror@plt+0x3a070>
  40a368:	add	x19, x19, #0x538
  40a36c:	b	40a2d4 <ferror@plt+0x6344>
  40a370:	mov	x0, x19
  40a374:	bl	436b80 <ferror@plt+0x32bf0>
  40a378:	ldrb	w1, [x20]
  40a37c:	mov	x20, x0
  40a380:	strb	w1, [sp, #88]
  40a384:	mov	w19, #0xffffffff            	// #-1
  40a388:	strb	wzr, [sp, #89]
  40a38c:	bl	409f68 <ferror@plt+0x5fd8>
  40a390:	mov	w1, w0
  40a394:	mov	x4, x20
  40a398:	add	x5, sp, #0x58
  40a39c:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a3a0:	add	x3, x3, #0x540
  40a3a4:	mov	w2, #0x18                  	// #24
  40a3a8:	mov	x0, x24
  40a3ac:	bl	4096e8 <ferror@plt+0x5758>
  40a3b0:	mov	x0, x20
  40a3b4:	bl	413678 <ferror@plt+0xf6e8>
  40a3b8:	b	40a348 <ferror@plt+0x63b8>
  40a3bc:	mov	x0, x19
  40a3c0:	bl	436b80 <ferror@plt+0x32bf0>
  40a3c4:	mov	x20, x0
  40a3c8:	bl	409f68 <ferror@plt+0x5fd8>
  40a3cc:	mov	x4, x20
  40a3d0:	mov	w1, w0
  40a3d4:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a3d8:	add	x3, x3, #0x578
  40a3dc:	mov	w2, #0x18                  	// #24
  40a3e0:	mov	x0, x24
  40a3e4:	bl	4096e8 <ferror@plt+0x5758>
  40a3e8:	mov	w19, #0xffffffff            	// #-1
  40a3ec:	mov	x0, x20
  40a3f0:	bl	413678 <ferror@plt+0xf6e8>
  40a3f4:	b	40a348 <ferror@plt+0x63b8>
  40a3f8:	bl	403e80 <__errno_location@plt>
  40a3fc:	mov	x1, x0
  40a400:	mov	x0, x20
  40a404:	mov	w25, #0x18                  	// #24
  40a408:	ldr	w23, [x1]
  40a40c:	bl	436b80 <ferror@plt+0x32bf0>
  40a410:	mov	x21, x0
  40a414:	bl	409f68 <ferror@plt+0x5fd8>
  40a418:	sub	w1, w23, #0x1
  40a41c:	mov	w22, w0
  40a420:	cmp	w1, #0x27
  40a424:	b.hi	40a438 <ferror@plt+0x64a8>  // b.pmore
  40a428:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a42c:	add	x0, x0, #0x818
  40a430:	add	x0, x0, #0x50
  40a434:	ldrb	w25, [x0, w1, uxtw]
  40a438:	mov	w0, w23
  40a43c:	bl	41fdf0 <ferror@plt+0x1be60>
  40a440:	mov	w2, w25
  40a444:	mov	x5, x0
  40a448:	mov	w1, w22
  40a44c:	mov	x4, x21
  40a450:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a454:	add	x3, x3, #0x5a0
  40a458:	mov	x0, x24
  40a45c:	bl	4096e8 <ferror@plt+0x5758>
  40a460:	mov	x0, x21
  40a464:	bl	413678 <ferror@plt+0xf6e8>
  40a468:	mov	x0, x20
  40a46c:	bl	413678 <ferror@plt+0xf6e8>
  40a470:	b	40a348 <ferror@plt+0x63b8>
  40a474:	nop
  40a478:	sub	w0, w0, #0x1
  40a47c:	cmp	w0, #0x27
  40a480:	b.hi	40a498 <ferror@plt+0x6508>  // b.pmore
  40a484:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a488:	add	x1, x1, #0x818
  40a48c:	add	x1, x1, #0x50
  40a490:	ldrb	w0, [x1, w0, uxtw]
  40a494:	ret
  40a498:	mov	w0, #0x18                  	// #24
  40a49c:	ret
  40a4a0:	stp	x29, x30, [sp, #-224]!
  40a4a4:	mov	x29, sp
  40a4a8:	stp	x19, x20, [sp, #16]
  40a4ac:	cbz	x0, 40a580 <ferror@plt+0x65f0>
  40a4b0:	mov	x20, x1
  40a4b4:	cbz	x1, 40a5b4 <ferror@plt+0x6624>
  40a4b8:	stp	x21, x22, [sp, #32]
  40a4bc:	mov	x19, x0
  40a4c0:	mov	x21, x2
  40a4c4:	stp	x23, x24, [sp, #48]
  40a4c8:	mov	x23, x3
  40a4cc:	str	xzr, [x1]
  40a4d0:	cbz	x2, 40a4d8 <ferror@plt+0x6548>
  40a4d4:	str	xzr, [x2]
  40a4d8:	mov	x0, x19
  40a4dc:	bl	436b80 <ferror@plt+0x32bf0>
  40a4e0:	mov	w1, #0x0                   	// #0
  40a4e4:	mov	x22, x0
  40a4e8:	mov	x0, x19
  40a4ec:	bl	4037b0 <open@plt>
  40a4f0:	mov	w19, w0
  40a4f4:	tbnz	w0, #31, 40a5e8 <ferror@plt+0x6658>
  40a4f8:	mov	w1, w0
  40a4fc:	add	x2, sp, #0x60
  40a500:	mov	w0, #0x0                   	// #0
  40a504:	bl	403dc0 <__fxstat@plt>
  40a508:	tbnz	w0, #31, 40a6c8 <ferror@plt+0x6738>
  40a50c:	stp	x27, x28, [sp, #80]
  40a510:	ldr	x27, [sp, #144]
  40a514:	cmp	x27, #0x0
  40a518:	b.le	40a52c <ferror@plt+0x659c>
  40a51c:	ldr	w0, [sp, #112]
  40a520:	and	w0, w0, #0xf000
  40a524:	cmp	w0, #0x8, lsl #12
  40a528:	b.eq	40a72c <ferror@plt+0x679c>  // b.none
  40a52c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  40a530:	add	x1, x1, #0x868
  40a534:	mov	w0, w19
  40a538:	bl	403890 <fdopen@plt>
  40a53c:	mov	x1, x0
  40a540:	cbz	x0, 40a668 <ferror@plt+0x66d8>
  40a544:	mov	x2, x20
  40a548:	mov	x4, x23
  40a54c:	mov	x3, x21
  40a550:	mov	x0, x22
  40a554:	bl	409fa0 <ferror@plt+0x6010>
  40a558:	mov	w20, w0
  40a55c:	mov	x0, x22
  40a560:	bl	413678 <ferror@plt+0xf6e8>
  40a564:	ldp	x21, x22, [sp, #32]
  40a568:	ldp	x23, x24, [sp, #48]
  40a56c:	ldp	x27, x28, [sp, #80]
  40a570:	mov	w0, w20
  40a574:	ldp	x19, x20, [sp, #16]
  40a578:	ldp	x29, x30, [sp], #224
  40a57c:	ret
  40a580:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a584:	add	x1, x1, #0x818
  40a588:	add	x1, x1, #0x78
  40a58c:	mov	w20, #0x0                   	// #0
  40a590:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a594:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a598:	add	x2, x2, #0x5c0
  40a59c:	add	x0, x0, #0x108
  40a5a0:	bl	414da8 <ferror@plt+0x10e18>
  40a5a4:	mov	w0, w20
  40a5a8:	ldp	x19, x20, [sp, #16]
  40a5ac:	ldp	x29, x30, [sp], #224
  40a5b0:	ret
  40a5b4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a5b8:	add	x1, x1, #0x818
  40a5bc:	add	x1, x1, #0x78
  40a5c0:	mov	w20, #0x0                   	// #0
  40a5c4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a5c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a5cc:	add	x2, x2, #0x5d8
  40a5d0:	add	x0, x0, #0x108
  40a5d4:	bl	414da8 <ferror@plt+0x10e18>
  40a5d8:	mov	w0, w20
  40a5dc:	ldp	x19, x20, [sp, #16]
  40a5e0:	ldp	x29, x30, [sp], #224
  40a5e4:	ret
  40a5e8:	bl	403e80 <__errno_location@plt>
  40a5ec:	ldr	w20, [x0]
  40a5f0:	bl	409f68 <ferror@plt+0x5fd8>
  40a5f4:	mov	w21, #0x18                  	// #24
  40a5f8:	sub	w1, w20, #0x1
  40a5fc:	mov	w19, w0
  40a600:	cmp	w1, #0x27
  40a604:	b.ls	40a654 <ferror@plt+0x66c4>  // b.plast
  40a608:	mov	w0, w20
  40a60c:	bl	41fdf0 <ferror@plt+0x1be60>
  40a610:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a614:	mov	w2, w21
  40a618:	mov	x5, x0
  40a61c:	mov	w1, w19
  40a620:	mov	x4, x22
  40a624:	add	x3, x3, #0x5f0
  40a628:	mov	x0, x23
  40a62c:	bl	4096e8 <ferror@plt+0x5758>
  40a630:	mov	x0, x22
  40a634:	mov	w20, #0x0                   	// #0
  40a638:	bl	413678 <ferror@plt+0xf6e8>
  40a63c:	mov	w0, w20
  40a640:	ldp	x19, x20, [sp, #16]
  40a644:	ldp	x21, x22, [sp, #32]
  40a648:	ldp	x23, x24, [sp, #48]
  40a64c:	ldp	x29, x30, [sp], #224
  40a650:	ret
  40a654:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a658:	add	x0, x0, #0x818
  40a65c:	add	x0, x0, #0x50
  40a660:	ldrb	w21, [x0, w1, uxtw]
  40a664:	b	40a608 <ferror@plt+0x6678>
  40a668:	bl	403e80 <__errno_location@plt>
  40a66c:	ldr	w20, [x0]
  40a670:	bl	409f68 <ferror@plt+0x5fd8>
  40a674:	mov	w21, #0x18                  	// #24
  40a678:	sub	w1, w20, #0x1
  40a67c:	mov	w19, w0
  40a680:	cmp	w1, #0x27
  40a684:	b.hi	40a698 <ferror@plt+0x6708>  // b.pmore
  40a688:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a68c:	add	x0, x0, #0x818
  40a690:	add	x0, x0, #0x50
  40a694:	ldrb	w21, [x0, w1, uxtw]
  40a698:	mov	w0, w20
  40a69c:	bl	41fdf0 <ferror@plt+0x1be60>
  40a6a0:	mov	w2, w21
  40a6a4:	mov	x5, x0
  40a6a8:	mov	w1, w19
  40a6ac:	mov	x4, x22
  40a6b0:	mov	x0, x23
  40a6b4:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a6b8:	mov	w20, #0x0                   	// #0
  40a6bc:	add	x3, x3, #0x678
  40a6c0:	bl	4096e8 <ferror@plt+0x5758>
  40a6c4:	b	40a55c <ferror@plt+0x65cc>
  40a6c8:	bl	403e80 <__errno_location@plt>
  40a6cc:	mov	x1, x0
  40a6d0:	mov	w0, w19
  40a6d4:	mov	w21, #0x18                  	// #24
  40a6d8:	ldr	w20, [x1]
  40a6dc:	bl	4039c0 <close@plt>
  40a6e0:	bl	409f68 <ferror@plt+0x5fd8>
  40a6e4:	mov	w19, w0
  40a6e8:	sub	w1, w20, #0x1
  40a6ec:	cmp	w1, #0x27
  40a6f0:	b.ls	40a718 <ferror@plt+0x6788>  // b.plast
  40a6f4:	mov	w0, w20
  40a6f8:	bl	41fdf0 <ferror@plt+0x1be60>
  40a6fc:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a700:	mov	w2, w21
  40a704:	mov	x5, x0
  40a708:	mov	w1, w19
  40a70c:	mov	x4, x22
  40a710:	add	x3, x3, #0x610
  40a714:	b	40a628 <ferror@plt+0x6698>
  40a718:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a71c:	add	x0, x0, #0x818
  40a720:	add	x0, x0, #0x50
  40a724:	ldrb	w21, [x0, w1, uxtw]
  40a728:	b	40a6f4 <ferror@plt+0x6764>
  40a72c:	add	x24, x27, #0x1
  40a730:	stp	x25, x26, [sp, #64]
  40a734:	mov	x0, x24
  40a738:	bl	4136c8 <ferror@plt+0xf738>
  40a73c:	mov	x26, x0
  40a740:	cbz	x0, 40a82c <ferror@plt+0x689c>
  40a744:	mov	x25, x0
  40a748:	mov	x24, #0x0                   	// #0
  40a74c:	b	40a764 <ferror@plt+0x67d4>
  40a750:	b.eq	40a80c <ferror@plt+0x687c>  // b.none
  40a754:	add	x24, x24, x0
  40a758:	add	x25, x26, x24
  40a75c:	cmp	x27, x24
  40a760:	b.ls	40a80c <ferror@plt+0x687c>  // b.plast
  40a764:	sub	x2, x27, x24
  40a768:	mov	x1, x25
  40a76c:	mov	w0, w19
  40a770:	bl	403d50 <read@plt>
  40a774:	cmp	x0, #0x0
  40a778:	b.ge	40a750 <ferror@plt+0x67c0>  // b.tcont
  40a77c:	bl	403e80 <__errno_location@plt>
  40a780:	ldr	w28, [x0]
  40a784:	cmp	w28, #0x4
  40a788:	b.eq	40a75c <ferror@plt+0x67cc>  // b.none
  40a78c:	mov	x0, x26
  40a790:	bl	413678 <ferror@plt+0xf6e8>
  40a794:	mov	w21, #0x18                  	// #24
  40a798:	bl	409f68 <ferror@plt+0x5fd8>
  40a79c:	mov	w20, w0
  40a7a0:	sub	w1, w28, #0x1
  40a7a4:	cmp	w1, #0x27
  40a7a8:	b.hi	40a7bc <ferror@plt+0x682c>  // b.pmore
  40a7ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a7b0:	add	x0, x0, #0x818
  40a7b4:	add	x0, x0, #0x50
  40a7b8:	ldrb	w21, [x0, w1, uxtw]
  40a7bc:	mov	w0, w28
  40a7c0:	bl	41fdf0 <ferror@plt+0x1be60>
  40a7c4:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40a7c8:	mov	x5, x0
  40a7cc:	mov	w2, w21
  40a7d0:	mov	w1, w20
  40a7d4:	mov	x0, x23
  40a7d8:	mov	x4, x22
  40a7dc:	add	x3, x3, #0x650
  40a7e0:	bl	4096e8 <ferror@plt+0x5758>
  40a7e4:	mov	w0, w19
  40a7e8:	mov	w20, #0x0                   	// #0
  40a7ec:	bl	4039c0 <close@plt>
  40a7f0:	mov	x0, x22
  40a7f4:	bl	413678 <ferror@plt+0xf6e8>
  40a7f8:	ldp	x21, x22, [sp, #32]
  40a7fc:	ldp	x23, x24, [sp, #48]
  40a800:	ldp	x25, x26, [sp, #64]
  40a804:	ldp	x27, x28, [sp, #80]
  40a808:	b	40a570 <ferror@plt+0x65e0>
  40a80c:	strb	wzr, [x25]
  40a810:	cbz	x21, 40a818 <ferror@plt+0x6888>
  40a814:	str	x24, [x21]
  40a818:	str	x26, [x20]
  40a81c:	mov	w0, w19
  40a820:	mov	w20, #0x1                   	// #1
  40a824:	bl	4039c0 <close@plt>
  40a828:	b	40a7f0 <ferror@plt+0x6860>
  40a82c:	bl	409f68 <ferror@plt+0x5fd8>
  40a830:	mov	w20, w0
  40a834:	mov	x3, x24
  40a838:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a83c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a840:	add	x2, x2, #0x498
  40a844:	add	x1, x1, #0x4c8
  40a848:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a84c:	add	x0, x0, #0x4f8
  40a850:	bl	40b7f0 <ferror@plt+0x7860>
  40a854:	mov	x5, x22
  40a858:	mov	x3, x0
  40a85c:	mov	x4, x24
  40a860:	mov	w1, w20
  40a864:	mov	x0, x23
  40a868:	mov	w2, #0xd                   	// #13
  40a86c:	bl	4096e8 <ferror@plt+0x5758>
  40a870:	b	40a7e4 <ferror@plt+0x6854>
  40a874:	nop
  40a878:	stp	x29, x30, [sp, #-224]!
  40a87c:	mov	x29, sp
  40a880:	stp	x19, x20, [sp, #16]
  40a884:	str	xzr, [sp, #88]
  40a888:	cbz	x0, 40abc4 <ferror@plt+0x6c34>
  40a88c:	stp	x21, x22, [sp, #32]
  40a890:	mov	x20, x1
  40a894:	mov	x21, x0
  40a898:	mov	x19, x2
  40a89c:	mov	x22, x3
  40a8a0:	cbz	x3, 40a8e4 <ferror@plt+0x6954>
  40a8a4:	ldr	x0, [x3]
  40a8a8:	cbz	x0, 40a8e4 <ferror@plt+0x6954>
  40a8ac:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40a8b0:	add	x1, x1, #0x818
  40a8b4:	add	x1, x1, #0x90
  40a8b8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40a8bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a8c0:	add	x2, x2, #0x6a8
  40a8c4:	add	x0, x0, #0x108
  40a8c8:	bl	414da8 <ferror@plt+0x10e18>
  40a8cc:	ldp	x21, x22, [sp, #32]
  40a8d0:	mov	w19, #0x0                   	// #0
  40a8d4:	mov	w0, w19
  40a8d8:	ldp	x19, x20, [sp, #16]
  40a8dc:	ldp	x29, x30, [sp], #224
  40a8e0:	ret
  40a8e4:	cmp	x20, #0x0
  40a8e8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a8ec:	b.ne	40aa64 <ferror@plt+0x6ad4>  // b.any
  40a8f0:	cmn	x19, #0x1
  40a8f4:	b.lt	40aa9c <ferror@plt+0x6b0c>  // b.tstop
  40a8f8:	stp	x23, x24, [sp, #48]
  40a8fc:	stp	x25, x26, [sp, #64]
  40a900:	b.eq	40ab2c <ferror@plt+0x6b9c>  // b.none
  40a904:	mov	x1, x21
  40a908:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40a90c:	add	x0, x0, #0x6f8
  40a910:	bl	41f9b8 <ferror@plt+0x1ba28>
  40a914:	mov	x25, x0
  40a918:	bl	403e80 <__errno_location@plt>
  40a91c:	mov	x24, x0
  40a920:	adrp	x1, 409000 <ferror@plt+0x5070>
  40a924:	mov	x0, x25
  40a928:	add	x1, x1, #0x9c0
  40a92c:	mov	w3, #0x1b6                 	// #438
  40a930:	str	wzr, [x24]
  40a934:	mov	w2, #0xc2                  	// #194
  40a938:	bl	4099c8 <ferror@plt+0x5a38>
  40a93c:	mov	w23, w0
  40a940:	cmn	w0, #0x1
  40a944:	b.eq	40ac38 <ferror@plt+0x6ca8>  // b.none
  40a948:	cbnz	x19, 40aad4 <ferror@plt+0x6b44>
  40a94c:	mov	w0, w23
  40a950:	add	x1, sp, #0x60
  40a954:	bl	403870 <fstatfs@plt>
  40a958:	cbnz	w0, 40a970 <ferror@plt+0x69e0>
  40a95c:	ldr	x1, [sp, #96]
  40a960:	mov	x0, #0x683e                	// #26686
  40a964:	movk	x0, #0x9123, lsl #16
  40a968:	cmp	x1, x0
  40a96c:	b.eq	40a98c <ferror@plt+0x69fc>  // b.none
  40a970:	str	wzr, [x24]
  40a974:	add	x2, sp, #0x60
  40a978:	mov	x1, x21
  40a97c:	mov	w0, #0x0                   	// #0
  40a980:	bl	403d40 <__lxstat@plt>
  40a984:	mov	w19, w0
  40a988:	cbz	w0, 40abec <ferror@plt+0x6c5c>
  40a98c:	str	wzr, [x24]
  40a990:	mov	w0, w23
  40a994:	mov	x1, x22
  40a998:	bl	41f6d8 <ferror@plt+0x1b748>
  40a99c:	mov	w19, w0
  40a9a0:	mov	x0, x25
  40a9a4:	cbz	w19, 40ac60 <ferror@plt+0x6cd0>
  40a9a8:	bl	41f7f8 <ferror@plt+0x1b868>
  40a9ac:	mov	x26, x0
  40a9b0:	mov	x0, x25
  40a9b4:	bl	413678 <ferror@plt+0xf6e8>
  40a9b8:	cbz	x26, 40ac74 <ferror@plt+0x6ce4>
  40a9bc:	str	wzr, [x24]
  40a9c0:	mov	x1, x21
  40a9c4:	mov	x0, x26
  40a9c8:	mov	w19, #0x1                   	// #1
  40a9cc:	bl	403c70 <rename@plt>
  40a9d0:	cmn	w0, #0x1
  40a9d4:	b.ne	40aba0 <ferror@plt+0x6c10>  // b.any
  40a9d8:	ldr	w20, [x24]
  40a9dc:	mov	x0, x26
  40a9e0:	bl	436b80 <ferror@plt+0x32bf0>
  40a9e4:	mov	x23, x0
  40a9e8:	mov	x0, x21
  40a9ec:	bl	436b80 <ferror@plt+0x32bf0>
  40a9f0:	mov	x21, x0
  40a9f4:	bl	409f68 <ferror@plt+0x5fd8>
  40a9f8:	sub	w1, w20, #0x1
  40a9fc:	mov	w19, w0
  40aa00:	cmp	w1, #0x27
  40aa04:	mov	w24, #0x18                  	// #24
  40aa08:	b.ls	40ac24 <ferror@plt+0x6c94>  // b.plast
  40aa0c:	mov	w0, w20
  40aa10:	bl	41fdf0 <ferror@plt+0x1be60>
  40aa14:	mov	w1, w19
  40aa18:	mov	x6, x0
  40aa1c:	mov	w2, w24
  40aa20:	mov	x5, x21
  40aa24:	mov	x4, x23
  40aa28:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40aa2c:	add	x3, x3, #0x778
  40aa30:	add	x0, sp, #0x58
  40aa34:	bl	4096e8 <ferror@plt+0x5758>
  40aa38:	mov	w19, #0x0                   	// #0
  40aa3c:	mov	x0, x23
  40aa40:	bl	413678 <ferror@plt+0xf6e8>
  40aa44:	mov	x0, x21
  40aa48:	bl	413678 <ferror@plt+0xf6e8>
  40aa4c:	mov	x0, x26
  40aa50:	bl	41f6a8 <ferror@plt+0x1b718>
  40aa54:	ldr	x1, [sp, #88]
  40aa58:	mov	x0, x22
  40aa5c:	bl	409808 <ferror@plt+0x5878>
  40aa60:	b	40aba0 <ferror@plt+0x6c10>
  40aa64:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40aa68:	add	x1, x1, #0x818
  40aa6c:	add	x1, x1, #0x90
  40aa70:	mov	w19, #0x0                   	// #0
  40aa74:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40aa78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40aa7c:	add	x2, x2, #0x6c8
  40aa80:	add	x0, x0, #0x108
  40aa84:	bl	414da8 <ferror@plt+0x10e18>
  40aa88:	mov	w0, w19
  40aa8c:	ldp	x19, x20, [sp, #16]
  40aa90:	ldp	x21, x22, [sp, #32]
  40aa94:	ldp	x29, x30, [sp], #224
  40aa98:	ret
  40aa9c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40aaa0:	add	x1, x1, #0x818
  40aaa4:	add	x1, x1, #0x90
  40aaa8:	mov	w19, #0x0                   	// #0
  40aaac:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40aab0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40aab4:	add	x2, x2, #0x6e8
  40aab8:	add	x0, x0, #0x108
  40aabc:	bl	414da8 <ferror@plt+0x10e18>
  40aac0:	mov	w0, w19
  40aac4:	ldp	x19, x20, [sp, #16]
  40aac8:	ldp	x21, x22, [sp, #32]
  40aacc:	ldp	x29, x30, [sp], #224
  40aad0:	ret
  40aad4:	mov	x3, x19
  40aad8:	mov	x2, #0x0                   	// #0
  40aadc:	mov	w1, #0x0                   	// #0
  40aae0:	bl	403e30 <fallocate@plt>
  40aae4:	mov	x2, x19
  40aae8:	mov	x1, x20
  40aaec:	mov	w0, w23
  40aaf0:	bl	403a20 <write@plt>
  40aaf4:	tbnz	x0, #63, 40ab60 <ferror@plt+0x6bd0>
  40aaf8:	cmp	x0, x19
  40aafc:	b.le	40ab3c <ferror@plt+0x6bac>
  40ab00:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40ab04:	add	x3, x3, #0x818
  40ab08:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  40ab0c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ab10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ab14:	add	x3, x3, #0xa8
  40ab18:	add	x4, x4, #0x738
  40ab1c:	add	x1, x1, #0x488
  40ab20:	add	x0, x0, #0x108
  40ab24:	mov	w2, #0x44c                 	// #1100
  40ab28:	bl	426b10 <ferror@plt+0x22b80>
  40ab2c:	mov	x0, x20
  40ab30:	bl	4034d0 <strlen@plt>
  40ab34:	mov	x19, x0
  40ab38:	b	40a904 <ferror@plt+0x6974>
  40ab3c:	sub	x19, x19, x0
  40ab40:	add	x20, x20, x0
  40ab44:	cmp	x19, #0x0
  40ab48:	b.le	40a94c <ferror@plt+0x69bc>
  40ab4c:	mov	x2, x19
  40ab50:	mov	x1, x20
  40ab54:	mov	w0, w23
  40ab58:	bl	403a20 <write@plt>
  40ab5c:	tbz	x0, #63, 40aaf8 <ferror@plt+0x6b68>
  40ab60:	ldr	w0, [x24]
  40ab64:	cmp	w0, #0x4
  40ab68:	b.eq	40aae4 <ferror@plt+0x6b54>  // b.none
  40ab6c:	mov	x0, x22
  40ab70:	mov	x1, x25
  40ab74:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ab78:	add	x2, x2, #0x708
  40ab7c:	bl	40a1f0 <ferror@plt+0x6260>
  40ab80:	mov	x26, #0x0                   	// #0
  40ab84:	mov	w0, w23
  40ab88:	mov	w19, #0x0                   	// #0
  40ab8c:	bl	4039c0 <close@plt>
  40ab90:	mov	x0, x25
  40ab94:	bl	41f6a8 <ferror@plt+0x1b718>
  40ab98:	mov	x0, x25
  40ab9c:	bl	413678 <ferror@plt+0xf6e8>
  40aba0:	mov	x0, x26
  40aba4:	bl	413678 <ferror@plt+0xf6e8>
  40aba8:	mov	w0, w19
  40abac:	ldp	x19, x20, [sp, #16]
  40abb0:	ldp	x21, x22, [sp, #32]
  40abb4:	ldp	x23, x24, [sp, #48]
  40abb8:	ldp	x25, x26, [sp, #64]
  40abbc:	ldp	x29, x30, [sp], #224
  40abc0:	ret
  40abc4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40abc8:	add	x1, x1, #0x818
  40abcc:	add	x1, x1, #0x90
  40abd0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40abd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40abd8:	add	x2, x2, #0x5c0
  40abdc:	add	x0, x0, #0x108
  40abe0:	mov	w19, #0x0                   	// #0
  40abe4:	bl	414da8 <ferror@plt+0x10e18>
  40abe8:	b	40a8d4 <ferror@plt+0x6944>
  40abec:	ldr	x0, [sp, #144]
  40abf0:	cmp	x0, #0x0
  40abf4:	b.le	40a98c <ferror@plt+0x69fc>
  40abf8:	mov	w0, w23
  40abfc:	bl	403750 <fsync@plt>
  40ac00:	cbz	w0, 40a98c <ferror@plt+0x69fc>
  40ac04:	mov	x0, x22
  40ac08:	mov	x1, x25
  40ac0c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ac10:	add	x2, x2, #0x748
  40ac14:	bl	40a1f0 <ferror@plt+0x6260>
  40ac18:	mov	x26, #0x0                   	// #0
  40ac1c:	mov	w0, w23
  40ac20:	b	40ab8c <ferror@plt+0x6bfc>
  40ac24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ac28:	add	x0, x0, #0x818
  40ac2c:	add	x0, x0, #0x50
  40ac30:	ldrb	w24, [x0, w1, uxtw]
  40ac34:	b	40aa0c <ferror@plt+0x6a7c>
  40ac38:	mov	x1, x25
  40ac3c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ac40:	add	x2, x2, #0x5a0
  40ac44:	mov	x0, x22
  40ac48:	bl	40a1f0 <ferror@plt+0x6260>
  40ac4c:	mov	x26, #0x0                   	// #0
  40ac50:	mov	x0, x25
  40ac54:	mov	w19, #0x0                   	// #0
  40ac58:	bl	413678 <ferror@plt+0xf6e8>
  40ac5c:	b	40aba0 <ferror@plt+0x6c10>
  40ac60:	bl	41f6a8 <ferror@plt+0x1b718>
  40ac64:	mov	x26, #0x0                   	// #0
  40ac68:	mov	x0, x25
  40ac6c:	bl	413678 <ferror@plt+0xf6e8>
  40ac70:	b	40aba0 <ferror@plt+0x6c10>
  40ac74:	mov	w19, #0x0                   	// #0
  40ac78:	b	40aba0 <ferror@plt+0x6c10>
  40ac7c:	nop
  40ac80:	stp	x29, x30, [sp, #-32]!
  40ac84:	mov	w3, w1
  40ac88:	mov	w2, #0x0                   	// #0
  40ac8c:	mov	x29, sp
  40ac90:	adrp	x1, 409000 <ferror@plt+0x5070>
  40ac94:	add	x1, x1, #0x9b8
  40ac98:	str	x19, [sp, #16]
  40ac9c:	mov	x19, x0
  40aca0:	bl	4099c8 <ferror@plt+0x5a38>
  40aca4:	cmn	w0, #0x1
  40aca8:	csel	x0, x19, xzr, ne  // ne = any
  40acac:	ldr	x19, [sp, #16]
  40acb0:	ldp	x29, x30, [sp], #32
  40acb4:	ret
  40acb8:	stp	x29, x30, [sp, #-32]!
  40acbc:	mov	w3, #0x1c0                 	// #448
  40acc0:	mov	w2, #0x0                   	// #0
  40acc4:	mov	x29, sp
  40acc8:	adrp	x1, 409000 <ferror@plt+0x5070>
  40accc:	add	x1, x1, #0x9b8
  40acd0:	str	x19, [sp, #16]
  40acd4:	mov	x19, x0
  40acd8:	bl	4099c8 <ferror@plt+0x5a38>
  40acdc:	cmn	w0, #0x1
  40ace0:	csel	x0, x19, xzr, ne  // ne = any
  40ace4:	ldr	x19, [sp, #16]
  40ace8:	ldp	x29, x30, [sp], #32
  40acec:	ret
  40acf0:	mov	w3, w2
  40acf4:	orr	w2, w1, #0xc0
  40acf8:	adrp	x1, 409000 <ferror@plt+0x5070>
  40acfc:	add	x1, x1, #0x9c0
  40ad00:	b	4099c8 <ferror@plt+0x5a38>
  40ad04:	nop
  40ad08:	adrp	x1, 409000 <ferror@plt+0x5070>
  40ad0c:	mov	w3, #0x180                 	// #384
  40ad10:	add	x1, x1, #0x9c0
  40ad14:	mov	w2, #0xc2                  	// #194
  40ad18:	b	4099c8 <ferror@plt+0x5a38>
  40ad1c:	nop
  40ad20:	stp	x29, x30, [sp, #-48]!
  40ad24:	mov	x5, x2
  40ad28:	mov	w4, #0x180                 	// #384
  40ad2c:	mov	x29, sp
  40ad30:	adrp	x2, 409000 <ferror@plt+0x5070>
  40ad34:	mov	w3, #0xc2                  	// #194
  40ad38:	add	x2, x2, #0x9c0
  40ad3c:	stp	x19, x20, [sp, #16]
  40ad40:	mov	x20, x1
  40ad44:	add	x1, sp, #0x28
  40ad48:	bl	40a290 <ferror@plt+0x6300>
  40ad4c:	mov	w19, w0
  40ad50:	cmn	w0, #0x1
  40ad54:	b.eq	40ad64 <ferror@plt+0x6dd4>  // b.none
  40ad58:	ldr	x0, [sp, #40]
  40ad5c:	cbz	x20, 40ad74 <ferror@plt+0x6de4>
  40ad60:	str	x0, [x20]
  40ad64:	mov	w0, w19
  40ad68:	ldp	x19, x20, [sp, #16]
  40ad6c:	ldp	x29, x30, [sp], #48
  40ad70:	ret
  40ad74:	bl	413678 <ferror@plt+0xf6e8>
  40ad78:	mov	w0, w19
  40ad7c:	ldp	x19, x20, [sp, #16]
  40ad80:	ldp	x29, x30, [sp], #48
  40ad84:	ret
  40ad88:	stp	x29, x30, [sp, #-32]!
  40ad8c:	mov	x5, x1
  40ad90:	mov	w4, #0x1c0                 	// #448
  40ad94:	mov	x29, sp
  40ad98:	add	x1, sp, #0x18
  40ad9c:	mov	w3, #0x0                   	// #0
  40ada0:	adrp	x2, 409000 <ferror@plt+0x5070>
  40ada4:	add	x2, x2, #0x9b8
  40ada8:	bl	40a290 <ferror@plt+0x6300>
  40adac:	cmn	w0, #0x1
  40adb0:	ldr	x1, [sp, #24]
  40adb4:	ldp	x29, x30, [sp], #32
  40adb8:	csel	x0, x1, xzr, ne  // ne = any
  40adbc:	ret
  40adc0:	mov	x3, x1
  40adc4:	cbz	x1, 40add4 <ferror@plt+0x6e44>
  40adc8:	mov	x2, #0x0                   	// #0
  40adcc:	mov	x1, #0x0                   	// #0
  40add0:	b	409bc0 <ferror@plt+0x5c30>
  40add4:	mov	x0, #0x0                   	// #0
  40add8:	ret
  40addc:	nop
  40ade0:	stp	x29, x30, [sp, #-224]!
  40ade4:	mov	x29, sp
  40ade8:	str	q0, [sp, #48]
  40adec:	str	q1, [sp, #64]
  40adf0:	str	q2, [sp, #80]
  40adf4:	str	q3, [sp, #96]
  40adf8:	str	q4, [sp, #112]
  40adfc:	str	q5, [sp, #128]
  40ae00:	str	q6, [sp, #144]
  40ae04:	str	q7, [sp, #160]
  40ae08:	stp	x2, x3, [sp, #176]
  40ae0c:	stp	x4, x5, [sp, #192]
  40ae10:	stp	x6, x7, [sp, #208]
  40ae14:	cbz	x0, 40ae48 <ferror@plt+0x6eb8>
  40ae18:	add	x6, sp, #0xb0
  40ae1c:	add	x7, sp, #0xe0
  40ae20:	mov	w5, #0xffffffd0            	// #-48
  40ae24:	mov	w4, #0xffffff80            	// #-128
  40ae28:	add	x2, sp, #0x10
  40ae2c:	mov	x3, #0x0                   	// #0
  40ae30:	stp	x7, x7, [sp, #16]
  40ae34:	str	x6, [sp, #32]
  40ae38:	stp	w5, w4, [sp, #40]
  40ae3c:	bl	409bc0 <ferror@plt+0x5c30>
  40ae40:	ldp	x29, x30, [sp], #224
  40ae44:	ret
  40ae48:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ae4c:	add	x1, x1, #0x818
  40ae50:	add	x1, x1, #0xc0
  40ae54:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ae58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ae5c:	add	x2, x2, #0x7b8
  40ae60:	add	x0, x0, #0x108
  40ae64:	bl	414da8 <ferror@plt+0x10e18>
  40ae68:	mov	x0, #0x0                   	// #0
  40ae6c:	ldp	x29, x30, [sp], #224
  40ae70:	ret
  40ae74:	nop
  40ae78:	adrp	x1, 43c000 <ferror@plt+0x38070>
  40ae7c:	mov	x3, x0
  40ae80:	mov	x2, #0x0                   	// #0
  40ae84:	add	x0, x1, #0xe98
  40ae88:	mov	x1, #0x0                   	// #0
  40ae8c:	b	409bc0 <ferror@plt+0x5c30>
  40ae90:	stp	x29, x30, [sp, #-240]!
  40ae94:	mov	x11, x0
  40ae98:	mov	w9, #0xffffffc8            	// #-56
  40ae9c:	mov	x29, sp
  40aea0:	add	x10, sp, #0xb0
  40aea4:	stp	x3, x4, [sp, #200]
  40aea8:	add	x4, sp, #0xf0
  40aeac:	mov	w8, #0xffffff80            	// #-128
  40aeb0:	mov	x3, #0x0                   	// #0
  40aeb4:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40aeb8:	add	x0, x0, #0xe98
  40aebc:	stp	x4, x4, [sp, #16]
  40aec0:	str	x10, [sp, #32]
  40aec4:	stp	w9, w8, [sp, #40]
  40aec8:	str	q0, [sp, #48]
  40aecc:	str	q1, [sp, #64]
  40aed0:	str	q2, [sp, #80]
  40aed4:	str	q3, [sp, #96]
  40aed8:	str	q4, [sp, #112]
  40aedc:	str	q5, [sp, #128]
  40aee0:	str	q6, [sp, #144]
  40aee4:	str	q7, [sp, #160]
  40aee8:	stp	x1, x2, [sp, #184]
  40aeec:	add	x2, sp, #0x10
  40aef0:	mov	x1, x11
  40aef4:	stp	x5, x6, [sp, #216]
  40aef8:	str	x7, [sp, #232]
  40aefc:	bl	409bc0 <ferror@plt+0x5c30>
  40af00:	ldp	x29, x30, [sp], #240
  40af04:	ret
  40af08:	stp	x29, x30, [sp, #-64]!
  40af0c:	mov	x29, sp
  40af10:	stp	x19, x20, [sp, #16]
  40af14:	mov	w20, #0x100                 	// #256
  40af18:	stp	x21, x22, [sp, #32]
  40af1c:	mov	x22, x0
  40af20:	mov	x21, #0x100                 	// #256
  40af24:	mov	x0, #0x100                 	// #256
  40af28:	str	x23, [sp, #48]
  40af2c:	mov	x23, x1
  40af30:	bl	413538 <ferror@plt+0xf5a8>
  40af34:	mov	x19, x0
  40af38:	b	40af58 <ferror@plt+0x6fc8>
  40af3c:	lsl	w21, w20, #1
  40af40:	cmp	w20, w2
  40af44:	mov	x20, x21
  40af48:	b.hi	40b00c <ferror@plt+0x707c>  // b.pmore
  40af4c:	mov	x1, x21
  40af50:	bl	413600 <ferror@plt+0xf670>
  40af54:	mov	x19, x0
  40af58:	mov	x2, x21
  40af5c:	mov	x1, x19
  40af60:	mov	x0, x22
  40af64:	bl	4035c0 <readlink@plt>
  40af68:	mov	x2, x0
  40af6c:	mov	x0, x19
  40af70:	tbz	w2, #31, 40af3c <ferror@plt+0x6fac>
  40af74:	bl	403e80 <__errno_location@plt>
  40af78:	mov	x1, x0
  40af7c:	mov	x0, x22
  40af80:	mov	w22, #0x18                  	// #24
  40af84:	ldr	w21, [x1]
  40af88:	bl	436b80 <ferror@plt+0x32bf0>
  40af8c:	mov	x20, x0
  40af90:	mov	x0, x19
  40af94:	bl	413678 <ferror@plt+0xf6e8>
  40af98:	bl	409f68 <ferror@plt+0x5fd8>
  40af9c:	mov	w19, w0
  40afa0:	sub	w1, w21, #0x1
  40afa4:	cmp	w1, #0x27
  40afa8:	b.ls	40aff8 <ferror@plt+0x7068>  // b.plast
  40afac:	mov	w0, w21
  40afb0:	bl	41fdf0 <ferror@plt+0x1be60>
  40afb4:	mov	w2, w22
  40afb8:	mov	x5, x0
  40afbc:	mov	w1, w19
  40afc0:	mov	x4, x20
  40afc4:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40afc8:	add	x3, x3, #0x7d0
  40afcc:	mov	x0, x23
  40afd0:	bl	4096e8 <ferror@plt+0x5758>
  40afd4:	mov	x0, x20
  40afd8:	mov	x19, #0x0                   	// #0
  40afdc:	bl	413678 <ferror@plt+0xf6e8>
  40afe0:	mov	x0, x19
  40afe4:	ldp	x19, x20, [sp, #16]
  40afe8:	ldp	x21, x22, [sp, #32]
  40afec:	ldr	x23, [sp, #48]
  40aff0:	ldp	x29, x30, [sp], #64
  40aff4:	ret
  40aff8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40affc:	add	x0, x0, #0x818
  40b000:	add	x0, x0, #0x50
  40b004:	ldrb	w22, [x0, w1, uxtw]
  40b008:	b	40afac <ferror@plt+0x701c>
  40b00c:	strb	wzr, [x19, w2, sxtw]
  40b010:	mov	x0, x19
  40b014:	ldp	x19, x20, [sp, #16]
  40b018:	ldp	x21, x22, [sp, #32]
  40b01c:	ldr	x23, [sp, #48]
  40b020:	ldp	x29, x30, [sp], #64
  40b024:	ret
  40b028:	cbz	x0, 40b03c <ferror@plt+0x70ac>
  40b02c:	ldrb	w0, [x0]
  40b030:	cmp	w0, #0x2f
  40b034:	cset	w0, eq  // eq = none
  40b038:	ret
  40b03c:	stp	x29, x30, [sp, #-16]!
  40b040:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b044:	add	x1, x1, #0x818
  40b048:	mov	x29, sp
  40b04c:	add	x1, x1, #0xd0
  40b050:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b054:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b058:	add	x2, x2, #0x800
  40b05c:	add	x0, x0, #0x108
  40b060:	bl	414da8 <ferror@plt+0x10e18>
  40b064:	mov	w0, #0x0                   	// #0
  40b068:	ldp	x29, x30, [sp], #16
  40b06c:	ret
  40b070:	cbz	x0, 40b098 <ferror@plt+0x7108>
  40b074:	ldrb	w1, [x0]
  40b078:	cmp	w1, #0x2f
  40b07c:	b.eq	40b088 <ferror@plt+0x70f8>  // b.none
  40b080:	mov	x0, #0x0                   	// #0
  40b084:	ret
  40b088:	ldrb	w1, [x0, #1]!
  40b08c:	cmp	w1, #0x2f
  40b090:	b.eq	40b088 <ferror@plt+0x70f8>  // b.none
  40b094:	ret
  40b098:	stp	x29, x30, [sp, #-16]!
  40b09c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b0a0:	add	x1, x1, #0x818
  40b0a4:	mov	x29, sp
  40b0a8:	add	x1, x1, #0xe8
  40b0ac:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b0b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b0b4:	add	x2, x2, #0x800
  40b0b8:	add	x0, x0, #0x108
  40b0bc:	bl	414da8 <ferror@plt+0x10e18>
  40b0c0:	mov	x0, #0x0                   	// #0
  40b0c4:	ldp	x29, x30, [sp], #16
  40b0c8:	ret
  40b0cc:	nop
  40b0d0:	stp	x29, x30, [sp, #-80]!
  40b0d4:	mov	x29, sp
  40b0d8:	stp	x21, x22, [sp, #32]
  40b0dc:	cbz	x0, 40b274 <ferror@plt+0x72e4>
  40b0e0:	mov	w22, w1
  40b0e4:	ldrb	w1, [x0]
  40b0e8:	cbz	w1, 40b274 <ferror@plt+0x72e4>
  40b0ec:	stp	x19, x20, [sp, #16]
  40b0f0:	stp	x23, x24, [sp, #48]
  40b0f4:	str	x25, [sp, #64]
  40b0f8:	bl	41f7f8 <ferror@plt+0x1b868>
  40b0fc:	mov	x20, x0
  40b100:	cbz	x0, 40b248 <ferror@plt+0x72b8>
  40b104:	ldrb	w2, [x0]
  40b108:	mov	x3, x0
  40b10c:	cmp	w2, #0x2f
  40b110:	b.eq	40b238 <ferror@plt+0x72a8>  // b.none
  40b114:	mov	w23, #0x2f                  	// #47
  40b118:	cmp	w2, #0x2f
  40b11c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40b120:	b.ne	40b1c4 <ferror@plt+0x7234>  // b.any
  40b124:	mov	x19, #0x0                   	// #0
  40b128:	cbz	w2, 40b134 <ferror@plt+0x71a4>
  40b12c:	mov	x19, x3
  40b130:	strb	wzr, [x3]
  40b134:	mov	x0, x20
  40b138:	mov	w1, #0x10                  	// #16
  40b13c:	bl	409e58 <ferror@plt+0x5ec8>
  40b140:	cbnz	w0, 40b1d0 <ferror@plt+0x7240>
  40b144:	mov	w1, w22
  40b148:	mov	x0, x20
  40b14c:	bl	403f20 <mkdir@plt>
  40b150:	mov	w21, w0
  40b154:	cmn	w0, #0x1
  40b158:	b.eq	40b188 <ferror@plt+0x71f8>  // b.none
  40b15c:	cbnz	x19, 40b214 <ferror@plt+0x7284>
  40b160:	mov	x0, x20
  40b164:	bl	413678 <ferror@plt+0xf6e8>
  40b168:	ldp	x19, x20, [sp, #16]
  40b16c:	mov	w21, #0x0                   	// #0
  40b170:	ldp	x23, x24, [sp, #48]
  40b174:	ldr	x25, [sp, #64]
  40b178:	mov	w0, w21
  40b17c:	ldp	x21, x22, [sp, #32]
  40b180:	ldp	x29, x30, [sp], #80
  40b184:	ret
  40b188:	bl	403e80 <__errno_location@plt>
  40b18c:	ldr	w25, [x0]
  40b190:	mov	x24, x0
  40b194:	cmp	w25, #0x11
  40b198:	b.eq	40b15c <ferror@plt+0x71cc>  // b.none
  40b19c:	mov	x0, x20
  40b1a0:	bl	413678 <ferror@plt+0xf6e8>
  40b1a4:	ldp	x19, x20, [sp, #16]
  40b1a8:	str	w25, [x24]
  40b1ac:	mov	w0, w21
  40b1b0:	ldp	x21, x22, [sp, #32]
  40b1b4:	ldp	x23, x24, [sp, #48]
  40b1b8:	ldr	x25, [sp, #64]
  40b1bc:	ldp	x29, x30, [sp], #80
  40b1c0:	ret
  40b1c4:	ldrb	w2, [x3, #1]
  40b1c8:	add	x3, x3, #0x1
  40b1cc:	b	40b118 <ferror@plt+0x7188>
  40b1d0:	mov	x0, x20
  40b1d4:	mov	w1, #0x4                   	// #4
  40b1d8:	bl	409e58 <ferror@plt+0x5ec8>
  40b1dc:	cbnz	w0, 40b15c <ferror@plt+0x71cc>
  40b1e0:	mov	x0, x20
  40b1e4:	bl	413678 <ferror@plt+0xf6e8>
  40b1e8:	mov	w21, #0xffffffff            	// #-1
  40b1ec:	bl	403e80 <__errno_location@plt>
  40b1f0:	mov	w1, #0x14                  	// #20
  40b1f4:	ldp	x19, x20, [sp, #16]
  40b1f8:	ldp	x23, x24, [sp, #48]
  40b1fc:	ldr	x25, [sp, #64]
  40b200:	str	w1, [x0]
  40b204:	mov	w0, w21
  40b208:	ldp	x21, x22, [sp, #32]
  40b20c:	ldp	x29, x30, [sp], #80
  40b210:	ret
  40b214:	mov	x3, x19
  40b218:	strb	w23, [x3], #1
  40b21c:	ldrb	w2, [x19, #1]
  40b220:	cmp	w2, #0x2f
  40b224:	b.ne	40b118 <ferror@plt+0x7188>  // b.any
  40b228:	ldrb	w2, [x3, #1]!
  40b22c:	cmp	w2, #0x2f
  40b230:	b.eq	40b228 <ferror@plt+0x7298>  // b.none
  40b234:	b	40b118 <ferror@plt+0x7188>
  40b238:	bl	40b070 <ferror@plt+0x70e0>
  40b23c:	ldrb	w2, [x0]
  40b240:	mov	x3, x0
  40b244:	b	40b114 <ferror@plt+0x7184>
  40b248:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b24c:	add	x1, x1, #0x818
  40b250:	add	x1, x1, #0xd0
  40b254:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b258:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b25c:	add	x2, x2, #0x800
  40b260:	add	x0, x0, #0x108
  40b264:	bl	414da8 <ferror@plt+0x10e18>
  40b268:	ldrb	w2, [x20]
  40b26c:	mov	x3, #0x0                   	// #0
  40b270:	b	40b114 <ferror@plt+0x7184>
  40b274:	bl	403e80 <__errno_location@plt>
  40b278:	mov	w21, #0xffffffff            	// #-1
  40b27c:	mov	w1, #0x16                  	// #22
  40b280:	str	w1, [x0]
  40b284:	b	40b178 <ferror@plt+0x71e8>
  40b288:	stp	x29, x30, [sp, #-32]!
  40b28c:	mov	x29, sp
  40b290:	str	x19, [sp, #16]
  40b294:	mov	x19, x0
  40b298:	cbz	x0, 40b2bc <ferror@plt+0x732c>
  40b29c:	mov	w1, #0x2f                  	// #47
  40b2a0:	bl	4039e0 <strrchr@plt>
  40b2a4:	cmp	x0, #0x0
  40b2a8:	csinc	x19, x19, x0, eq  // eq = none
  40b2ac:	mov	x0, x19
  40b2b0:	ldr	x19, [sp, #16]
  40b2b4:	ldp	x29, x30, [sp], #32
  40b2b8:	ret
  40b2bc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b2c0:	add	x1, x1, #0x818
  40b2c4:	add	x1, x1, #0x100
  40b2c8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b2cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b2d0:	add	x2, x2, #0x800
  40b2d4:	add	x0, x0, #0x108
  40b2d8:	bl	414da8 <ferror@plt+0x10e18>
  40b2dc:	mov	x0, x19
  40b2e0:	ldr	x19, [sp, #16]
  40b2e4:	ldp	x29, x30, [sp], #32
  40b2e8:	ret
  40b2ec:	nop
  40b2f0:	stp	x29, x30, [sp, #-32]!
  40b2f4:	mov	x29, sp
  40b2f8:	stp	x19, x20, [sp, #16]
  40b2fc:	cbz	x0, 40b394 <ferror@plt+0x7404>
  40b300:	ldrb	w1, [x0]
  40b304:	mov	x19, x0
  40b308:	cbz	w1, 40b3c8 <ferror@plt+0x7438>
  40b30c:	bl	4034d0 <strlen@plt>
  40b310:	sub	x3, x0, #0x1
  40b314:	cbnz	x0, 40b324 <ferror@plt+0x7394>
  40b318:	b	40b3dc <ferror@plt+0x744c>
  40b31c:	cmn	x3, #0x1
  40b320:	b.eq	40b3dc <ferror@plt+0x744c>  // b.none
  40b324:	ldrb	w1, [x19, x3]
  40b328:	mov	x0, x3
  40b32c:	sub	x3, x3, #0x1
  40b330:	cmp	w1, #0x2f
  40b334:	b.eq	40b31c <ferror@plt+0x738c>  // b.none
  40b338:	mov	x2, x0
  40b33c:	b	40b34c <ferror@plt+0x73bc>
  40b340:	ldrb	w1, [x19, x2]
  40b344:	cmp	w1, #0x2f
  40b348:	b.eq	40b38c <ferror@plt+0x73fc>  // b.none
  40b34c:	mov	x3, x2
  40b350:	sub	x2, x2, #0x1
  40b354:	cmn	x2, #0x1
  40b358:	b.ne	40b340 <ferror@plt+0x73b0>  // b.any
  40b35c:	sub	x20, x0, x2
  40b360:	add	x0, x20, #0x1
  40b364:	bl	413538 <ferror@plt+0xf5a8>
  40b368:	mov	x1, x19
  40b36c:	mov	x19, x0
  40b370:	mov	x2, x20
  40b374:	bl	403460 <memcpy@plt>
  40b378:	mov	x0, x19
  40b37c:	strb	wzr, [x19, x20]
  40b380:	ldp	x19, x20, [sp, #16]
  40b384:	ldp	x29, x30, [sp], #32
  40b388:	ret
  40b38c:	add	x19, x19, x3
  40b390:	b	40b35c <ferror@plt+0x73cc>
  40b394:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b398:	add	x1, x1, #0x818
  40b39c:	add	x1, x1, #0x110
  40b3a0:	mov	x19, #0x0                   	// #0
  40b3a4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b3a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b3ac:	add	x2, x2, #0x800
  40b3b0:	add	x0, x0, #0x108
  40b3b4:	bl	414da8 <ferror@plt+0x10e18>
  40b3b8:	mov	x0, x19
  40b3bc:	ldp	x19, x20, [sp, #16]
  40b3c0:	ldp	x29, x30, [sp], #32
  40b3c4:	ret
  40b3c8:	ldp	x19, x20, [sp, #16]
  40b3cc:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40b3d0:	ldp	x29, x30, [sp], #32
  40b3d4:	add	x0, x0, #0x710
  40b3d8:	b	41f7f8 <ferror@plt+0x1b868>
  40b3dc:	ldp	x19, x20, [sp, #16]
  40b3e0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  40b3e4:	ldp	x29, x30, [sp], #32
  40b3e8:	add	x0, x0, #0xe98
  40b3ec:	b	41f7f8 <ferror@plt+0x1b868>
  40b3f0:	stp	x29, x30, [sp, #-32]!
  40b3f4:	mov	x29, sp
  40b3f8:	stp	x19, x20, [sp, #16]
  40b3fc:	cbz	x0, 40b46c <ferror@plt+0x74dc>
  40b400:	mov	x20, x0
  40b404:	mov	w1, #0x2f                  	// #47
  40b408:	bl	4039e0 <strrchr@plt>
  40b40c:	cbz	x0, 40b4a0 <ferror@plt+0x7510>
  40b410:	cmp	x20, x0
  40b414:	b.cc	40b428 <ferror@plt+0x7498>  // b.lo, b.ul, b.last
  40b418:	b	40b438 <ferror@plt+0x74a8>
  40b41c:	cmp	x20, x1
  40b420:	b.eq	40b43c <ferror@plt+0x74ac>  // b.none
  40b424:	mov	x0, x1
  40b428:	ldrb	w2, [x0]
  40b42c:	sub	x1, x0, #0x1
  40b430:	cmp	w2, #0x2f
  40b434:	b.eq	40b41c <ferror@plt+0x748c>  // b.none
  40b438:	add	x0, x0, #0x1
  40b43c:	sub	x19, x0, x20
  40b440:	add	x0, x19, #0x1
  40b444:	bl	413538 <ferror@plt+0xf5a8>
  40b448:	mov	x1, x20
  40b44c:	mov	x20, x0
  40b450:	mov	x2, x19
  40b454:	bl	403460 <memcpy@plt>
  40b458:	mov	x0, x20
  40b45c:	strb	wzr, [x20, x19]
  40b460:	ldp	x19, x20, [sp, #16]
  40b464:	ldp	x29, x30, [sp], #32
  40b468:	ret
  40b46c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b470:	add	x1, x1, #0x818
  40b474:	add	x1, x1, #0x128
  40b478:	mov	x20, #0x0                   	// #0
  40b47c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b480:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b484:	add	x2, x2, #0x800
  40b488:	add	x0, x0, #0x108
  40b48c:	bl	414da8 <ferror@plt+0x10e18>
  40b490:	mov	x0, x20
  40b494:	ldp	x19, x20, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	ret
  40b4a0:	ldp	x19, x20, [sp, #16]
  40b4a4:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40b4a8:	ldp	x29, x30, [sp], #32
  40b4ac:	add	x0, x0, #0x710
  40b4b0:	b	41f7f8 <ferror@plt+0x1b868>
  40b4b4:	nop
  40b4b8:	stp	x29, x30, [sp, #-48]!
  40b4bc:	mov	x29, sp
  40b4c0:	stp	x21, x22, [sp, #32]
  40b4c4:	adrp	x21, 49b000 <ferror@plt+0x97070>
  40b4c8:	add	x21, x21, #0xa08
  40b4cc:	stp	x19, x20, [sp, #16]
  40b4d0:	ldr	x0, [x21, #8]
  40b4d4:	cbnz	x0, 40b570 <ferror@plt+0x75e0>
  40b4d8:	mov	x0, #0x1000                	// #4096
  40b4dc:	str	x0, [x21, #8]
  40b4e0:	mov	x20, #0x0                   	// #0
  40b4e4:	mov	x22, #0x7ffffffffffffffe    	// #9223372036854775806
  40b4e8:	b	40b50c <ferror@plt+0x757c>
  40b4ec:	bl	403e80 <__errno_location@plt>
  40b4f0:	ldr	w0, [x0]
  40b4f4:	cmp	w0, #0x22
  40b4f8:	b.ne	40b540 <ferror@plt+0x75b0>  // b.any
  40b4fc:	lsl	x19, x19, #1
  40b500:	str	x19, [x21, #8]
  40b504:	cmp	x19, x22
  40b508:	b.hi	40b540 <ferror@plt+0x75b0>  // b.pmore
  40b50c:	mov	x0, x20
  40b510:	bl	413678 <ferror@plt+0xf6e8>
  40b514:	ldr	x0, [x21, #8]
  40b518:	add	x0, x0, #0x1
  40b51c:	bl	413538 <ferror@plt+0xf5a8>
  40b520:	ldr	x19, [x21, #8]
  40b524:	strb	wzr, [x0]
  40b528:	mov	x20, x0
  40b52c:	mov	x1, x19
  40b530:	bl	4034b0 <getcwd@plt>
  40b534:	cbz	x0, 40b4ec <ferror@plt+0x755c>
  40b538:	ldrb	w0, [x20]
  40b53c:	cbnz	w0, 40b548 <ferror@plt+0x75b8>
  40b540:	mov	w0, #0x2f                  	// #47
  40b544:	strh	w0, [x20]
  40b548:	mov	x0, x20
  40b54c:	bl	41f7f8 <ferror@plt+0x1b868>
  40b550:	mov	x19, x0
  40b554:	mov	x0, x20
  40b558:	bl	413678 <ferror@plt+0xf6e8>
  40b55c:	mov	x0, x19
  40b560:	ldp	x19, x20, [sp, #16]
  40b564:	ldp	x21, x22, [sp, #32]
  40b568:	ldp	x29, x30, [sp], #48
  40b56c:	ret
  40b570:	mov	x1, #0x7ffffffffffffffe    	// #9223372036854775806
  40b574:	cmp	x0, x1
  40b578:	b.ls	40b4e0 <ferror@plt+0x7550>  // b.plast
  40b57c:	mov	x0, #0x0                   	// #0
  40b580:	strb	wzr, [x0]
  40b584:	brk	#0x3e8
  40b588:	stp	x29, x30, [sp, #-32]!
  40b58c:	mov	x29, sp
  40b590:	stp	x19, x20, [sp, #16]
  40b594:	dmb	ish
  40b598:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40b59c:	ldr	x0, [x19, #2584]
  40b5a0:	cbz	x0, 40b5b8 <ferror@plt+0x7628>
  40b5a4:	cmp	x0, #0x1
  40b5a8:	cset	w0, eq  // eq = none
  40b5ac:	ldp	x19, x20, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	ret
  40b5b8:	add	x20, x19, #0xa18
  40b5bc:	mov	x0, x20
  40b5c0:	bl	427798 <ferror@plt+0x23808>
  40b5c4:	cbz	w0, 40b5e8 <ferror@plt+0x7658>
  40b5c8:	mov	x1, #0x0                   	// #0
  40b5cc:	mov	w0, #0x5                   	// #5
  40b5d0:	bl	403f80 <setlocale@plt>
  40b5d4:	cmp	x0, #0x0
  40b5d8:	cset	x1, eq  // eq = none
  40b5dc:	mov	x0, x20
  40b5e0:	add	x1, x1, #0x1
  40b5e4:	bl	427838 <ferror@plt+0x238a8>
  40b5e8:	ldr	x0, [x19, #2584]
  40b5ec:	ldp	x19, x20, [sp, #16]
  40b5f0:	cmp	x0, #0x1
  40b5f4:	cset	w0, eq  // eq = none
  40b5f8:	ldp	x29, x30, [sp], #32
  40b5fc:	ret
  40b600:	dmb	ish
  40b604:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40b608:	add	x0, x0, #0xa18
  40b60c:	ldr	x1, [x0, #8]
  40b610:	cbz	x1, 40b618 <ferror@plt+0x7688>
  40b614:	ret
  40b618:	stp	x29, x30, [sp, #-32]!
  40b61c:	mov	x29, sp
  40b620:	str	x19, [sp, #16]
  40b624:	add	x19, x0, #0x8
  40b628:	mov	x0, x19
  40b62c:	bl	427798 <ferror@plt+0x23808>
  40b630:	cbnz	w0, 40b640 <ferror@plt+0x76b0>
  40b634:	ldr	x19, [sp, #16]
  40b638:	ldp	x29, x30, [sp], #32
  40b63c:	ret
  40b640:	mov	x0, x19
  40b644:	mov	x1, #0x1                   	// #1
  40b648:	ldr	x19, [sp, #16]
  40b64c:	ldp	x29, x30, [sp], #32
  40b650:	b	427838 <ferror@plt+0x238a8>
  40b654:	nop
  40b658:	stp	x29, x30, [sp, #-32]!
  40b65c:	mov	x29, sp
  40b660:	str	x19, [sp, #16]
  40b664:	mov	x19, x0
  40b668:	bl	40b600 <ferror@plt+0x7670>
  40b66c:	bl	40b588 <ferror@plt+0x75f8>
  40b670:	mov	x0, x19
  40b674:	ldr	x19, [sp, #16]
  40b678:	ldp	x29, x30, [sp], #32
  40b67c:	ret
  40b680:	stp	x29, x30, [sp, #-32]!
  40b684:	cmp	x1, x0
  40b688:	mov	x29, sp
  40b68c:	str	x19, [sp, #16]
  40b690:	mov	x19, x1
  40b694:	b.eq	40b6a8 <ferror@plt+0x7718>  // b.none
  40b698:	mov	x0, x19
  40b69c:	ldr	x19, [sp, #16]
  40b6a0:	ldp	x29, x30, [sp], #32
  40b6a4:	ret
  40b6a8:	mov	w1, #0x7c                  	// #124
  40b6ac:	bl	403c40 <strchr@plt>
  40b6b0:	cmp	x0, #0x0
  40b6b4:	csinc	x19, x19, x0, eq  // eq = none
  40b6b8:	mov	x0, x19
  40b6bc:	ldr	x19, [sp, #16]
  40b6c0:	ldp	x29, x30, [sp], #32
  40b6c4:	ret
  40b6c8:	stp	x29, x30, [sp, #-48]!
  40b6cc:	mov	x29, sp
  40b6d0:	stp	x19, x20, [sp, #16]
  40b6d4:	mov	x19, x1
  40b6d8:	mov	x20, x2
  40b6dc:	str	x21, [sp, #32]
  40b6e0:	mov	x21, x0
  40b6e4:	cbz	x0, 40b6ec <ferror@plt+0x775c>
  40b6e8:	bl	40b588 <ferror@plt+0x75f8>
  40b6ec:	add	x0, x19, x20
  40b6f0:	cbnz	x20, 40b70c <ferror@plt+0x777c>
  40b6f4:	mov	x0, x19
  40b6f8:	mov	w1, #0x7c                  	// #124
  40b6fc:	bl	403c40 <strchr@plt>
  40b700:	mov	x20, x0
  40b704:	mov	x0, x19
  40b708:	cbnz	x20, 40b71c <ferror@plt+0x778c>
  40b70c:	ldp	x19, x20, [sp, #16]
  40b710:	ldr	x21, [sp, #32]
  40b714:	ldp	x29, x30, [sp], #48
  40b718:	ret
  40b71c:	cbz	x21, 40b724 <ferror@plt+0x7794>
  40b720:	bl	40b588 <ferror@plt+0x75f8>
  40b724:	add	x0, x20, #0x1
  40b728:	ldp	x19, x20, [sp, #16]
  40b72c:	ldr	x21, [sp, #32]
  40b730:	ldp	x29, x30, [sp], #48
  40b734:	ret
  40b738:	stp	x29, x30, [sp, #-32]!
  40b73c:	mov	x29, sp
  40b740:	stp	x19, x20, [sp, #16]
  40b744:	mov	x19, x0
  40b748:	mov	x20, x1
  40b74c:	bl	40b600 <ferror@plt+0x7670>
  40b750:	mov	x2, x20
  40b754:	mov	x1, x19
  40b758:	ldp	x19, x20, [sp, #16]
  40b75c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b760:	ldp	x29, x30, [sp], #32
  40b764:	add	x0, x0, #0x4f8
  40b768:	b	40b6c8 <ferror@plt+0x7738>
  40b76c:	nop
  40b770:	stp	x29, x30, [sp, #-32]!
  40b774:	mov	x29, sp
  40b778:	str	x19, [sp, #16]
  40b77c:	mov	x19, x2
  40b780:	cbz	x0, 40b78c <ferror@plt+0x77fc>
  40b784:	bl	40b588 <ferror@plt+0x75f8>
  40b788:	bl	40b588 <ferror@plt+0x75f8>
  40b78c:	mov	x0, x19
  40b790:	ldr	x19, [sp, #16]
  40b794:	ldp	x29, x30, [sp], #32
  40b798:	ret
  40b79c:	nop
  40b7a0:	stp	x29, x30, [sp, #-32]!
  40b7a4:	mov	x29, sp
  40b7a8:	str	x19, [sp, #16]
  40b7ac:	mov	x19, x1
  40b7b0:	cbz	x0, 40b7b8 <ferror@plt+0x7828>
  40b7b4:	bl	40b588 <ferror@plt+0x75f8>
  40b7b8:	mov	x0, x19
  40b7bc:	ldr	x19, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #32
  40b7c4:	ret
  40b7c8:	stp	x29, x30, [sp, #-32]!
  40b7cc:	mov	x29, sp
  40b7d0:	str	x19, [sp, #16]
  40b7d4:	mov	x19, x1
  40b7d8:	cbz	x0, 40b7e0 <ferror@plt+0x7850>
  40b7dc:	bl	40b588 <ferror@plt+0x75f8>
  40b7e0:	mov	x0, x19
  40b7e4:	ldr	x19, [sp, #16]
  40b7e8:	ldp	x29, x30, [sp], #32
  40b7ec:	ret
  40b7f0:	stp	x29, x30, [sp, #-48]!
  40b7f4:	mov	x29, sp
  40b7f8:	stp	x19, x20, [sp, #16]
  40b7fc:	mov	x20, x1
  40b800:	mov	x19, x2
  40b804:	str	x21, [sp, #32]
  40b808:	mov	x21, x3
  40b80c:	cbz	x0, 40b814 <ferror@plt+0x7884>
  40b810:	bl	40b588 <ferror@plt+0x75f8>
  40b814:	cmp	x21, #0x1
  40b818:	csel	x0, x20, x19, eq  // eq = none
  40b81c:	ldp	x19, x20, [sp, #16]
  40b820:	ldr	x21, [sp, #32]
  40b824:	ldp	x29, x30, [sp], #48
  40b828:	ret
  40b82c:	nop
  40b830:	stp	x29, x30, [sp, #-32]!
  40b834:	sxtw	x1, w1
  40b838:	mov	w5, #0x1                   	// #1
  40b83c:	mov	x29, sp
  40b840:	ldp	x3, x4, [x0, #24]
  40b844:	stp	x19, x20, [sp, #16]
  40b848:	mov	x19, x0
  40b84c:	ldr	x6, [x0, #40]
  40b850:	ldr	x0, [x3, x1, lsl #3]
  40b854:	ldr	x20, [x6, x1, lsl #3]
  40b858:	str	w5, [x4, x1, lsl #2]
  40b85c:	str	xzr, [x3, x1, lsl #3]
  40b860:	ldr	w3, [x19, #12]
  40b864:	ldr	x4, [x19, #40]
  40b868:	sub	w3, w3, #0x1
  40b86c:	str	xzr, [x4, x1, lsl #3]
  40b870:	str	w3, [x19, #12]
  40b874:	cbz	w2, 40b8a0 <ferror@plt+0x7910>
  40b878:	ldr	x1, [x19, #72]
  40b87c:	cbz	x1, 40b884 <ferror@plt+0x78f4>
  40b880:	blr	x1
  40b884:	ldr	x1, [x19, #80]
  40b888:	cbz	x1, 40b8a0 <ferror@plt+0x7910>
  40b88c:	mov	x0, x20
  40b890:	mov	x16, x1
  40b894:	ldp	x19, x20, [sp, #16]
  40b898:	ldp	x29, x30, [sp], #32
  40b89c:	br	x16
  40b8a0:	ldp	x19, x20, [sp, #16]
  40b8a4:	ldp	x29, x30, [sp], #32
  40b8a8:	ret
  40b8ac:	nop
  40b8b0:	ret
  40b8b4:	nop
  40b8b8:	cbz	x0, 40b990 <ferror@plt+0x7a00>
  40b8bc:	stp	x29, x30, [sp, #-32]!
  40b8c0:	mov	w2, w1
  40b8c4:	mov	x29, sp
  40b8c8:	ldr	w3, [x0, #32]
  40b8cc:	str	x19, [sp, #16]
  40b8d0:	mov	x19, x0
  40b8d4:	ldr	x0, [x0]
  40b8d8:	ldr	w1, [x0, #68]
  40b8dc:	cmp	w3, w1
  40b8e0:	b.eq	40b908 <ferror@plt+0x7978>  // b.none
  40b8e4:	ldr	x19, [sp, #16]
  40b8e8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b8ec:	ldp	x29, x30, [sp], #32
  40b8f0:	add	x2, x2, #0x968
  40b8f4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b8f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b8fc:	add	x1, x1, #0xa30
  40b900:	add	x0, x0, #0x108
  40b904:	b	414da8 <ferror@plt+0x10e18>
  40b908:	ldr	w1, [x19, #24]
  40b90c:	tbnz	w1, #31, 40b96c <ferror@plt+0x79dc>
  40b910:	ldr	w3, [x0]
  40b914:	cmp	w1, w3
  40b918:	b.ge	40b948 <ferror@plt+0x79b8>  // b.tcont
  40b91c:	bl	40b830 <ferror@plt+0x78a0>
  40b920:	ldr	x2, [x19]
  40b924:	ldr	w1, [x19, #32]
  40b928:	ldr	w0, [x2, #68]
  40b92c:	add	w1, w1, #0x1
  40b930:	str	w1, [x19, #32]
  40b934:	add	w0, w0, #0x1
  40b938:	ldr	x19, [sp, #16]
  40b93c:	str	w0, [x2, #68]
  40b940:	ldp	x29, x30, [sp], #32
  40b944:	ret
  40b948:	ldr	x19, [sp, #16]
  40b94c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b950:	ldp	x29, x30, [sp], #32
  40b954:	add	x2, x2, #0x9a8
  40b958:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b95c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b960:	add	x1, x1, #0xa30
  40b964:	add	x0, x0, #0x108
  40b968:	b	414da8 <ferror@plt+0x10e18>
  40b96c:	ldr	x19, [sp, #16]
  40b970:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b974:	ldp	x29, x30, [sp], #32
  40b978:	add	x2, x2, #0x990
  40b97c:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b980:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b984:	add	x1, x1, #0xa30
  40b988:	add	x0, x0, #0x108
  40b98c:	b	414da8 <ferror@plt+0x10e18>
  40b990:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40b994:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40b998:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40b99c:	add	x2, x2, #0x958
  40b9a0:	add	x1, x1, #0xa30
  40b9a4:	add	x0, x0, #0x108
  40b9a8:	b	414da8 <ferror@plt+0x10e18>
  40b9ac:	nop
  40b9b0:	stp	x29, x30, [sp, #-64]!
  40b9b4:	mov	x29, sp
  40b9b8:	stp	x19, x20, [sp, #16]
  40b9bc:	mov	x20, x0
  40b9c0:	ldr	w0, [x0, #12]
  40b9c4:	stp	x21, x22, [sp, #32]
  40b9c8:	ldr	w21, [x20]
  40b9cc:	str	x23, [sp, #48]
  40b9d0:	cmp	wzr, w0, lsl #1
  40b9d4:	b.eq	40bb3c <ferror@plt+0x7bac>  // b.none
  40b9d8:	lsl	w0, w0, #1
  40b9dc:	mov	w1, #0x0                   	// #0
  40b9e0:	asr	w0, w0, #1
  40b9e4:	add	w1, w1, #0x1
  40b9e8:	cbnz	w0, 40b9e0 <ferror@plt+0x7a50>
  40b9ec:	cmp	w1, #0x3
  40b9f0:	adrp	x3, 43e000 <ferror@plt+0x3a070>
  40b9f4:	add	x3, x3, #0xa30
  40b9f8:	mov	w2, #0x3                   	// #3
  40b9fc:	add	x3, x3, #0x18
  40ba00:	csel	w2, w1, w2, ge  // ge = tcont
  40ba04:	mov	w4, #0x1                   	// #1
  40ba08:	lsl	w4, w4, w2
  40ba0c:	ldr	w5, [x3, w2, sxtw #2]
  40ba10:	sxtw	x0, w4
  40ba14:	mov	w3, #0x0                   	// #0
  40ba18:	mov	w1, #0x0                   	// #0
  40ba1c:	stp	w4, w5, [x20]
  40ba20:	lsl	w1, w1, #1
  40ba24:	add	w3, w3, #0x1
  40ba28:	orr	w1, w1, #0x1
  40ba2c:	cmp	w3, w2
  40ba30:	b.ne	40ba20 <ferror@plt+0x7a90>  // b.any
  40ba34:	str	w1, [x20, #8]
  40ba38:	mov	x1, #0x8                   	// #8
  40ba3c:	bl	4137b0 <ferror@plt+0xf820>
  40ba40:	mov	x22, x0
  40ba44:	mov	x23, x0
  40ba48:	ldr	x1, [x20, #24]
  40ba4c:	ldr	x0, [x20, #40]
  40ba50:	cmp	x1, x0
  40ba54:	b.eq	40ba68 <ferror@plt+0x7ad8>  // b.none
  40ba58:	ldrsw	x0, [x20]
  40ba5c:	mov	x1, #0x8                   	// #8
  40ba60:	bl	4137b0 <ferror@plt+0xf820>
  40ba64:	mov	x23, x0
  40ba68:	ldrsw	x0, [x20]
  40ba6c:	mov	x1, #0x4                   	// #4
  40ba70:	bl	4137b0 <ferror@plt+0xf820>
  40ba74:	mov	x19, x0
  40ba78:	cmp	w21, #0x0
  40ba7c:	ldr	x10, [x20, #24]
  40ba80:	b.le	40bb50 <ferror@plt+0x7bc0>
  40ba84:	ldp	x9, x0, [x20, #32]
  40ba88:	mov	x7, #0x0                   	// #0
  40ba8c:	nop
  40ba90:	ldr	w8, [x9, x7, lsl #2]
  40ba94:	cmp	w8, #0x1
  40ba98:	b.ls	40baf0 <ferror@plt+0x7b60>  // b.plast
  40ba9c:	ldr	w2, [x20, #4]
  40baa0:	udiv	w1, w8, w2
  40baa4:	msub	w2, w1, w2, w8
  40baa8:	mov	x1, x2
  40baac:	add	x6, x19, w2, uxtw #2
  40bab0:	ldr	w3, [x19, x2, lsl #2]
  40bab4:	cbz	w3, 40badc <ferror@plt+0x7b4c>
  40bab8:	ldr	w4, [x20, #8]
  40babc:	mov	w3, #0x0                   	// #0
  40bac0:	add	w3, w3, #0x1
  40bac4:	add	w1, w3, w1
  40bac8:	and	w2, w4, w1
  40bacc:	and	w1, w4, w1
  40bad0:	add	x6, x19, x2, lsl #2
  40bad4:	ldr	w5, [x19, x2, lsl #2]
  40bad8:	cbnz	w5, 40bac0 <ferror@plt+0x7b30>
  40badc:	ldr	x1, [x10, x7, lsl #3]
  40bae0:	str	x1, [x22, x2, lsl #3]
  40bae4:	ldr	x1, [x0, x7, lsl #3]
  40bae8:	str	x1, [x23, x2, lsl #3]
  40baec:	str	w8, [x6]
  40baf0:	add	x7, x7, #0x1
  40baf4:	cmp	w21, w7
  40baf8:	b.gt	40ba90 <ferror@plt+0x7b00>
  40bafc:	cmp	x10, x0
  40bb00:	b.eq	40bb0c <ferror@plt+0x7b7c>  // b.none
  40bb04:	bl	413678 <ferror@plt+0xf6e8>
  40bb08:	ldr	x0, [x20, #24]
  40bb0c:	bl	413678 <ferror@plt+0xf6e8>
  40bb10:	ldr	x0, [x20, #32]
  40bb14:	bl	413678 <ferror@plt+0xf6e8>
  40bb18:	stp	x22, x19, [x20, #24]
  40bb1c:	ldr	w0, [x20, #12]
  40bb20:	str	w0, [x20, #16]
  40bb24:	str	x23, [x20, #40]
  40bb28:	ldp	x19, x20, [sp, #16]
  40bb2c:	ldp	x21, x22, [sp, #32]
  40bb30:	ldr	x23, [sp, #48]
  40bb34:	ldp	x29, x30, [sp], #64
  40bb38:	ret
  40bb3c:	mov	w5, #0x7                   	// #7
  40bb40:	mov	w4, #0x8                   	// #8
  40bb44:	mov	w2, #0x3                   	// #3
  40bb48:	mov	x0, #0x8                   	// #8
  40bb4c:	b	40ba14 <ferror@plt+0x7a84>
  40bb50:	ldr	x0, [x20, #40]
  40bb54:	b	40bafc <ferror@plt+0x7b6c>
  40bb58:	stp	x29, x30, [sp, #-80]!
  40bb5c:	mov	x29, sp
  40bb60:	stp	x19, x20, [sp, #16]
  40bb64:	mov	w20, w1
  40bb68:	mov	x19, x0
  40bb6c:	ldr	x1, [x0, #32]
  40bb70:	stp	x21, x22, [sp, #32]
  40bb74:	mov	x22, x3
  40bb78:	stp	x23, x24, [sp, #48]
  40bb7c:	mov	w21, w6
  40bb80:	ldr	w24, [x1, x20, lsl #2]
  40bb84:	ldr	x0, [x0, #24]
  40bb88:	str	x25, [sp, #64]
  40bb8c:	mov	x23, x4
  40bb90:	lsl	x3, x20, #3
  40bb94:	cmp	w24, #0x1
  40bb98:	b.ls	40bc80 <ferror@plt+0x7cf0>  // b.plast
  40bb9c:	ldr	x1, [x19, #40]
  40bba0:	add	x2, x1, x3
  40bba4:	ldr	x25, [x1, x20, lsl #3]
  40bba8:	cbz	w5, 40bbc4 <ferror@plt+0x7c34>
  40bbac:	ldr	x2, [x0, x20, lsl #3]
  40bbb0:	str	x22, [x0, x20, lsl #3]
  40bbb4:	ldr	x1, [x19, #40]
  40bbb8:	mov	x22, x2
  40bbbc:	ldr	x0, [x19, #24]
  40bbc0:	add	x2, x1, x3
  40bbc4:	cmp	x1, x0
  40bbc8:	b.eq	40bc24 <ferror@plt+0x7c94>  // b.none
  40bbcc:	str	x23, [x2]
  40bbd0:	ldr	x1, [x19, #72]
  40bbd4:	eor	w6, w21, #0x1
  40bbd8:	and	w6, w6, #0x1
  40bbdc:	cmp	x1, #0x0
  40bbe0:	csel	w6, w6, wzr, ne  // ne = any
  40bbe4:	cbz	w6, 40bbf0 <ferror@plt+0x7c60>
  40bbe8:	mov	x0, x22
  40bbec:	blr	x1
  40bbf0:	ldr	x1, [x19, #80]
  40bbf4:	cbz	x1, 40bc68 <ferror@plt+0x7cd8>
  40bbf8:	mov	x0, x25
  40bbfc:	mov	x16, x1
  40bc00:	ldp	x19, x20, [sp, #16]
  40bc04:	ldp	x21, x22, [sp, #32]
  40bc08:	ldp	x23, x24, [sp, #48]
  40bc0c:	ldr	x25, [sp, #64]
  40bc10:	ldp	x29, x30, [sp], #80
  40bc14:	br	x16
  40bc18:	add	x2, x0, x3
  40bc1c:	mov	x25, #0x0                   	// #0
  40bc20:	mov	x22, #0x0                   	// #0
  40bc24:	ldr	x2, [x2]
  40bc28:	cmp	x2, x23
  40bc2c:	b.eq	40bcfc <ferror@plt+0x7d6c>  // b.none
  40bc30:	ldrsw	x1, [x19]
  40bc34:	lsl	w1, w1, #3
  40bc38:	bl	41f840 <ferror@plt+0x1b8b0>
  40bc3c:	str	x0, [x19, #40]
  40bc40:	str	x23, [x0, x20, lsl #3]
  40bc44:	cmp	w24, #0x1
  40bc48:	b.hi	40bbd0 <ferror@plt+0x7c40>  // b.pmore
  40bc4c:	ldr	w0, [x19, #12]
  40bc50:	add	w0, w0, #0x1
  40bc54:	str	w0, [x19, #12]
  40bc58:	cbz	w24, 40bcb0 <ferror@plt+0x7d20>
  40bc5c:	ldr	w0, [x19, #68]
  40bc60:	add	w0, w0, #0x1
  40bc64:	str	w0, [x19, #68]
  40bc68:	ldp	x19, x20, [sp, #16]
  40bc6c:	ldp	x21, x22, [sp, #32]
  40bc70:	ldp	x23, x24, [sp, #48]
  40bc74:	ldr	x25, [sp, #64]
  40bc78:	ldp	x29, x30, [sp], #80
  40bc7c:	ret
  40bc80:	str	w2, [x1, x20, lsl #2]
  40bc84:	str	x22, [x0, x20, lsl #3]
  40bc88:	ldr	x1, [x19, #24]
  40bc8c:	ldr	x0, [x19, #40]
  40bc90:	cmp	x1, x0
  40bc94:	mov	x1, x0
  40bc98:	b.eq	40bc18 <ferror@plt+0x7c88>  // b.none
  40bc9c:	str	x4, [x0, x20, lsl #3]
  40bca0:	ldr	w0, [x19, #12]
  40bca4:	add	w0, w0, #0x1
  40bca8:	str	w0, [x19, #12]
  40bcac:	cbnz	w24, 40bc5c <ferror@plt+0x7ccc>
  40bcb0:	ldr	w1, [x19, #16]
  40bcb4:	lsl	w0, w0, #2
  40bcb8:	cmp	w0, #0x8
  40bcbc:	ldr	w3, [x19]
  40bcc0:	add	w2, w1, #0x1
  40bcc4:	str	w2, [x19, #16]
  40bcc8:	mov	w4, #0x8                   	// #8
  40bccc:	csel	w0, w0, w4, ge  // ge = tcont
  40bcd0:	cmp	w3, w0
  40bcd4:	b.gt	40bcf0 <ferror@plt+0x7d60>
  40bcd8:	cmp	w2, #0x0
  40bcdc:	add	w0, w1, #0x10
  40bce0:	csel	w0, w0, w2, lt  // lt = tstop
  40bce4:	add	w0, w2, w0, asr #4
  40bce8:	cmp	w3, w0
  40bcec:	b.gt	40bc5c <ferror@plt+0x7ccc>
  40bcf0:	mov	x0, x19
  40bcf4:	bl	40b9b0 <ferror@plt+0x7a20>
  40bcf8:	b	40bc5c <ferror@plt+0x7ccc>
  40bcfc:	mov	x0, x1
  40bd00:	b	40bc40 <ferror@plt+0x7cb0>
  40bd04:	nop
  40bd08:	stp	x29, x30, [sp, #-48]!
  40bd0c:	mov	x29, sp
  40bd10:	stp	x19, x20, [sp, #16]
  40bd14:	mov	x20, x0
  40bd18:	stur	xzr, [x0, #12]
  40bd1c:	cbz	w1, 40bdd0 <ferror@plt+0x7e40>
  40bd20:	ldr	x0, [x0, #72]
  40bd24:	cbz	x0, 40bdc8 <ferror@plt+0x7e38>
  40bd28:	ldr	w2, [x20]
  40bd2c:	mov	x19, #0x0                   	// #0
  40bd30:	cmp	w2, #0x0
  40bd34:	b.le	40bdbc <ferror@plt+0x7e2c>
  40bd38:	str	x21, [sp, #32]
  40bd3c:	b	40bd8c <ferror@plt+0x7dfc>
  40bd40:	ldr	x2, [x20, #24]
  40bd44:	ldr	x3, [x20, #40]
  40bd48:	ldr	x0, [x2, x19, lsl #3]
  40bd4c:	ldr	x21, [x3, x19, lsl #3]
  40bd50:	str	wzr, [x1, x19, lsl #2]
  40bd54:	str	xzr, [x2, x19, lsl #3]
  40bd58:	ldr	x1, [x20, #40]
  40bd5c:	str	xzr, [x1, x19, lsl #3]
  40bd60:	ldr	x1, [x20, #72]
  40bd64:	cbz	x1, 40bd6c <ferror@plt+0x7ddc>
  40bd68:	blr	x1
  40bd6c:	ldr	x1, [x20, #80]
  40bd70:	mov	x0, x21
  40bd74:	cbz	x1, 40bda8 <ferror@plt+0x7e18>
  40bd78:	blr	x1
  40bd7c:	ldr	w2, [x20]
  40bd80:	add	x19, x19, #0x1
  40bd84:	cmp	w2, w19
  40bd88:	b.le	40bdb8 <ferror@plt+0x7e28>
  40bd8c:	ldr	x1, [x20, #32]
  40bd90:	lsl	x3, x19, #2
  40bd94:	ldr	w0, [x1, x19, lsl #2]
  40bd98:	cmp	w0, #0x1
  40bd9c:	b.hi	40bd40 <ferror@plt+0x7db0>  // b.pmore
  40bda0:	b.ne	40bd80 <ferror@plt+0x7df0>  // b.any
  40bda4:	str	wzr, [x1, x3]
  40bda8:	ldr	w2, [x20]
  40bdac:	add	x19, x19, #0x1
  40bdb0:	cmp	w2, w19
  40bdb4:	b.gt	40bd8c <ferror@plt+0x7dfc>
  40bdb8:	ldr	x21, [sp, #32]
  40bdbc:	ldp	x19, x20, [sp, #16]
  40bdc0:	ldp	x29, x30, [sp], #48
  40bdc4:	ret
  40bdc8:	ldr	x0, [x20, #80]
  40bdcc:	cbnz	x0, 40bd28 <ferror@plt+0x7d98>
  40bdd0:	ldr	x0, [x20, #32]
  40bdd4:	mov	w1, #0x0                   	// #0
  40bdd8:	ldrsw	x2, [x20]
  40bddc:	lsl	x2, x2, #2
  40bde0:	bl	403880 <memset@plt>
  40bde4:	ldr	x0, [x20, #24]
  40bde8:	mov	w1, #0x0                   	// #0
  40bdec:	ldrsw	x2, [x20]
  40bdf0:	lsl	x2, x2, #3
  40bdf4:	bl	403880 <memset@plt>
  40bdf8:	ldrsw	x2, [x20]
  40bdfc:	mov	w1, #0x0                   	// #0
  40be00:	ldr	x0, [x20, #40]
  40be04:	ldp	x19, x20, [sp, #16]
  40be08:	lsl	x2, x2, #3
  40be0c:	ldp	x29, x30, [sp], #48
  40be10:	b	403880 <memset@plt>
  40be14:	nop
  40be18:	stp	x29, x30, [sp, #-80]!
  40be1c:	mov	x29, sp
  40be20:	stp	x19, x20, [sp, #16]
  40be24:	mov	x20, x0
  40be28:	ldr	w0, [x0]
  40be2c:	stp	x21, x22, [sp, #32]
  40be30:	ldr	w4, [x20, #68]
  40be34:	cmp	w0, #0x0
  40be38:	b.le	40bf6c <ferror@plt+0x7fdc>
  40be3c:	mov	w22, w4
  40be40:	stp	x23, x24, [sp, #48]
  40be44:	mov	x23, x1
  40be48:	mov	w24, w3
  40be4c:	str	x25, [sp, #64]
  40be50:	mov	x25, x2
  40be54:	mov	x19, #0x0                   	// #0
  40be58:	mov	w21, #0x0                   	// #0
  40be5c:	nop
  40be60:	ldr	x0, [x20, #32]
  40be64:	mov	x2, x25
  40be68:	ldr	w0, [x0, x19, lsl #2]
  40be6c:	cmp	w0, #0x1
  40be70:	b.ls	40be90 <ferror@plt+0x7f00>  // b.plast
  40be74:	ldr	x0, [x20, #24]
  40be78:	ldr	x1, [x20, #40]
  40be7c:	ldr	x0, [x0, x19, lsl #3]
  40be80:	ldr	x1, [x1, x19, lsl #3]
  40be84:	blr	x23
  40be88:	cbnz	w0, 40bed8 <ferror@plt+0x7f48>
  40be8c:	ldr	w4, [x20, #68]
  40be90:	cmp	w4, w22
  40be94:	b.eq	40bef0 <ferror@plt+0x7f60>  // b.none
  40be98:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40be9c:	add	x1, x1, #0xa30
  40bea0:	add	x1, x1, #0x98
  40bea4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40bea8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40beac:	add	x2, x2, #0x9d0
  40beb0:	add	x0, x0, #0x108
  40beb4:	bl	414da8 <ferror@plt+0x10e18>
  40beb8:	ldp	x23, x24, [sp, #48]
  40bebc:	mov	w21, #0x0                   	// #0
  40bec0:	ldr	x25, [sp, #64]
  40bec4:	mov	w0, w21
  40bec8:	ldp	x19, x20, [sp, #16]
  40becc:	ldp	x21, x22, [sp, #32]
  40bed0:	ldp	x29, x30, [sp], #80
  40bed4:	ret
  40bed8:	mov	w2, w24
  40bedc:	mov	w1, w19
  40bee0:	mov	x0, x20
  40bee4:	add	w21, w21, #0x1
  40bee8:	bl	40b830 <ferror@plt+0x78a0>
  40beec:	b	40be8c <ferror@plt+0x7efc>
  40bef0:	ldr	w0, [x20]
  40bef4:	add	x19, x19, #0x1
  40bef8:	cmp	w0, w19
  40befc:	b.gt	40be60 <ferror@plt+0x7ed0>
  40bf00:	ldr	w1, [x20, #12]
  40bf04:	mov	w2, #0x8                   	// #8
  40bf08:	ldp	x23, x24, [sp, #48]
  40bf0c:	lsl	w1, w1, #2
  40bf10:	cmp	w1, w2
  40bf14:	csel	w1, w1, w2, ge  // ge = tcont
  40bf18:	cmp	w0, w1
  40bf1c:	ldr	x25, [sp, #64]
  40bf20:	b.gt	40bf40 <ferror@plt+0x7fb0>
  40bf24:	ldr	w2, [x20, #16]
  40bf28:	cmp	w2, #0x0
  40bf2c:	add	w1, w2, #0xf
  40bf30:	csel	w1, w1, w2, lt  // lt = tstop
  40bf34:	add	w1, w2, w1, asr #4
  40bf38:	cmp	w1, w0
  40bf3c:	b.lt	40bf48 <ferror@plt+0x7fb8>  // b.tstop
  40bf40:	mov	x0, x20
  40bf44:	bl	40b9b0 <ferror@plt+0x7a20>
  40bf48:	cbz	w21, 40bec4 <ferror@plt+0x7f34>
  40bf4c:	ldr	w0, [x20, #68]
  40bf50:	add	w0, w0, #0x1
  40bf54:	str	w0, [x20, #68]
  40bf58:	mov	w0, w21
  40bf5c:	ldp	x19, x20, [sp, #16]
  40bf60:	ldp	x21, x22, [sp, #32]
  40bf64:	ldp	x29, x30, [sp], #80
  40bf68:	ret
  40bf6c:	mov	w21, #0x0                   	// #0
  40bf70:	b	40bf24 <ferror@plt+0x7f94>
  40bf74:	nop
  40bf78:	cbz	x0, 40c0b8 <ferror@plt+0x8128>
  40bf7c:	stp	x29, x30, [sp, #-96]!
  40bf80:	mov	x29, sp
  40bf84:	stp	x23, x24, [sp, #48]
  40bf88:	mov	x24, x0
  40bf8c:	mov	x0, x1
  40bf90:	stp	x25, x26, [sp, #64]
  40bf94:	mov	x26, x1
  40bf98:	mov	w25, #0x2                   	// #2
  40bf9c:	ldr	x1, [x24, #48]
  40bfa0:	stp	x19, x20, [sp, #16]
  40bfa4:	mov	x20, x2
  40bfa8:	stp	x21, x22, [sp, #32]
  40bfac:	mov	w21, w3
  40bfb0:	mov	w22, #0x0                   	// #0
  40bfb4:	stp	x27, x28, [sp, #80]
  40bfb8:	mov	w23, #0x1                   	// #1
  40bfbc:	mov	w28, #0x0                   	// #0
  40bfc0:	blr	x1
  40bfc4:	cmp	w0, #0x2
  40bfc8:	ldr	w1, [x24, #4]
  40bfcc:	csel	w25, w0, w25, cs  // cs = hs, nlast
  40bfd0:	ldr	x7, [x24, #32]
  40bfd4:	mov	w27, #0x0                   	// #0
  40bfd8:	udiv	w19, w25, w1
  40bfdc:	msub	w6, w19, w1, w25
  40bfe0:	mov	x19, x6
  40bfe4:	ldr	w5, [x7, x6, lsl #2]
  40bfe8:	cbnz	w5, 40c020 <ferror@plt+0x8090>
  40bfec:	b	40c074 <ferror@plt+0x80e4>
  40bff0:	cmp	w5, #0x1
  40bff4:	csel	w4, w4, wzr, eq  // eq = none
  40bff8:	cmp	w4, #0x0
  40bffc:	csel	w22, w22, w19, eq  // eq = none
  40c000:	csel	w27, w27, w23, eq  // eq = none
  40c004:	ldr	w4, [x24, #8]
  40c008:	add	w28, w28, #0x1
  40c00c:	add	w19, w19, w28
  40c010:	and	w6, w19, w4
  40c014:	and	w19, w19, w4
  40c018:	ldr	w5, [x7, x6, lsl #2]
  40c01c:	cbz	w5, 40c06c <ferror@plt+0x80dc>
  40c020:	eor	w4, w27, #0x1
  40c024:	cmp	w5, w25
  40c028:	and	w4, w4, #0x1
  40c02c:	b.ne	40bff0 <ferror@plt+0x8060>  // b.any
  40c030:	ldr	x0, [x24, #24]
  40c034:	mov	x1, x26
  40c038:	ldr	x2, [x24, #56]
  40c03c:	ldr	x0, [x0, x6, lsl #3]
  40c040:	cbz	x2, 40c0ac <ferror@plt+0x811c>
  40c044:	blr	x2
  40c048:	cbnz	w0, 40c074 <ferror@plt+0x80e4>
  40c04c:	ldr	w4, [x24, #8]
  40c050:	add	w28, w28, #0x1
  40c054:	add	w19, w19, w28
  40c058:	ldr	x7, [x24, #32]
  40c05c:	and	w6, w19, w4
  40c060:	and	w19, w19, w4
  40c064:	ldr	w5, [x7, x6, lsl #2]
  40c068:	cbnz	w5, 40c020 <ferror@plt+0x8090>
  40c06c:	cmp	w27, #0x0
  40c070:	csel	w19, w19, w22, eq  // eq = none
  40c074:	mov	w5, w21
  40c078:	mov	x4, x20
  40c07c:	mov	x3, x26
  40c080:	mov	w2, w25
  40c084:	mov	w1, w19
  40c088:	mov	x0, x24
  40c08c:	ldp	x19, x20, [sp, #16]
  40c090:	mov	w6, #0x0                   	// #0
  40c094:	ldp	x21, x22, [sp, #32]
  40c098:	ldp	x23, x24, [sp, #48]
  40c09c:	ldp	x25, x26, [sp, #64]
  40c0a0:	ldp	x27, x28, [sp, #80]
  40c0a4:	ldp	x29, x30, [sp], #96
  40c0a8:	b	40bb58 <ferror@plt+0x7bc8>
  40c0ac:	cmp	x26, x0
  40c0b0:	b.ne	40c004 <ferror@plt+0x8074>  // b.any
  40c0b4:	b	40c074 <ferror@plt+0x80e4>
  40c0b8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c0bc:	add	x1, x1, #0xa30
  40c0c0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c0c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c0c8:	add	x1, x1, #0xc0
  40c0cc:	add	x2, x2, #0x9f0
  40c0d0:	add	x0, x0, #0x108
  40c0d4:	b	414da8 <ferror@plt+0x10e18>
  40c0d8:	stp	x29, x30, [sp, #-96]!
  40c0dc:	mov	x29, sp
  40c0e0:	cbz	x0, 40c284 <ferror@plt+0x82f4>
  40c0e4:	stp	x19, x20, [sp, #16]
  40c0e8:	mov	x19, x0
  40c0ec:	mov	x0, x1
  40c0f0:	stp	x25, x26, [sp, #64]
  40c0f4:	mov	x25, x1
  40c0f8:	mov	w26, #0x0                   	// #0
  40c0fc:	ldr	x1, [x19, #48]
  40c100:	stp	x21, x22, [sp, #32]
  40c104:	mov	w21, w2
  40c108:	stp	x23, x24, [sp, #48]
  40c10c:	mov	w23, #0x2                   	// #2
  40c110:	mov	w22, #0x1                   	// #1
  40c114:	stp	x27, x28, [sp, #80]
  40c118:	mov	w28, #0x0                   	// #0
  40c11c:	mov	w27, #0x0                   	// #0
  40c120:	blr	x1
  40c124:	cmp	w0, #0x2
  40c128:	ldr	w1, [x19, #4]
  40c12c:	csel	w23, w0, w23, cs  // cs = hs, nlast
  40c130:	ldr	x4, [x19, #32]
  40c134:	udiv	w20, w23, w1
  40c138:	msub	w2, w20, w1, w23
  40c13c:	mov	x20, x2
  40c140:	ldr	w3, [x4, x2, lsl #2]
  40c144:	cbnz	w3, 40c180 <ferror@plt+0x81f0>
  40c148:	b	40c1d8 <ferror@plt+0x8248>
  40c14c:	cmp	w3, #0x1
  40c150:	csel	w0, w0, wzr, eq  // eq = none
  40c154:	cmp	w0, #0x0
  40c158:	csel	w28, w28, w20, eq  // eq = none
  40c15c:	csel	w26, w26, w22, eq  // eq = none
  40c160:	ldr	w0, [x19, #8]
  40c164:	add	w27, w27, #0x1
  40c168:	add	w20, w20, w27
  40c16c:	mov	x1, x4
  40c170:	and	w2, w20, w0
  40c174:	and	w20, w20, w0
  40c178:	ldr	w3, [x4, x2, lsl #2]
  40c17c:	cbz	w3, 40c1d4 <ferror@plt+0x8244>
  40c180:	eor	w0, w26, #0x1
  40c184:	cmp	w23, w3
  40c188:	and	w0, w0, #0x1
  40c18c:	b.ne	40c14c <ferror@plt+0x81bc>  // b.any
  40c190:	mov	x24, x2
  40c194:	mov	x1, x25
  40c198:	ldr	x0, [x19, #24]
  40c19c:	ldr	x2, [x19, #56]
  40c1a0:	ldr	x0, [x0, x24, lsl #3]
  40c1a4:	cbz	x2, 40c1f8 <ferror@plt+0x8268>
  40c1a8:	blr	x2
  40c1ac:	cbnz	w0, 40c2b0 <ferror@plt+0x8320>
  40c1b0:	ldr	w0, [x19, #8]
  40c1b4:	add	w27, w27, #0x1
  40c1b8:	add	w20, w20, w27
  40c1bc:	ldr	x4, [x19, #32]
  40c1c0:	and	w2, w20, w0
  40c1c4:	and	w20, w20, w0
  40c1c8:	mov	x1, x4
  40c1cc:	ldr	w3, [x4, x2, lsl #2]
  40c1d0:	cbnz	w3, 40c180 <ferror@plt+0x81f0>
  40c1d4:	cbnz	w26, 40c20c <ferror@plt+0x827c>
  40c1d8:	mov	w0, #0x0                   	// #0
  40c1dc:	ldp	x19, x20, [sp, #16]
  40c1e0:	ldp	x21, x22, [sp, #32]
  40c1e4:	ldp	x23, x24, [sp, #48]
  40c1e8:	ldp	x25, x26, [sp, #64]
  40c1ec:	ldp	x27, x28, [sp, #80]
  40c1f0:	ldp	x29, x30, [sp], #96
  40c1f4:	ret
  40c1f8:	cmp	x25, x0
  40c1fc:	b.ne	40c160 <ferror@plt+0x81d0>  // b.any
  40c200:	mov	x1, x4
  40c204:	mov	w28, w20
  40c208:	b	40c210 <ferror@plt+0x8280>
  40c20c:	mov	w24, w28
  40c210:	ldr	w0, [x1, x24, lsl #2]
  40c214:	cmp	w0, #0x1
  40c218:	b.ls	40c1d8 <ferror@plt+0x8248>  // b.plast
  40c21c:	mov	w2, w21
  40c220:	mov	w1, w28
  40c224:	mov	x0, x19
  40c228:	bl	40b830 <ferror@plt+0x78a0>
  40c22c:	ldr	w0, [x19, #12]
  40c230:	mov	w1, #0x8                   	// #8
  40c234:	ldr	w2, [x19]
  40c238:	lsl	w0, w0, #2
  40c23c:	cmp	w0, w1
  40c240:	csel	w0, w0, w1, ge  // ge = tcont
  40c244:	cmp	w0, w2
  40c248:	b.lt	40c268 <ferror@plt+0x82d8>  // b.tstop
  40c24c:	ldr	w1, [x19, #16]
  40c250:	cmp	w1, #0x0
  40c254:	add	w0, w1, #0xf
  40c258:	csel	w0, w0, w1, lt  // lt = tstop
  40c25c:	add	w0, w1, w0, asr #4
  40c260:	cmp	w2, w0
  40c264:	b.gt	40c270 <ferror@plt+0x82e0>
  40c268:	mov	x0, x19
  40c26c:	bl	40b9b0 <ferror@plt+0x7a20>
  40c270:	ldr	w1, [x19, #68]
  40c274:	mov	w0, #0x1                   	// #1
  40c278:	add	w1, w1, w0
  40c27c:	str	w1, [x19, #68]
  40c280:	b	40c1dc <ferror@plt+0x824c>
  40c284:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c288:	add	x1, x1, #0xa30
  40c28c:	add	x1, x1, #0xe0
  40c290:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c294:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c298:	add	x2, x2, #0x9f0
  40c29c:	add	x0, x0, #0x108
  40c2a0:	bl	414da8 <ferror@plt+0x10e18>
  40c2a4:	mov	w0, #0x0                   	// #0
  40c2a8:	ldp	x29, x30, [sp], #96
  40c2ac:	ret
  40c2b0:	mov	w28, w20
  40c2b4:	ldr	x1, [x19, #32]
  40c2b8:	b	40c210 <ferror@plt+0x8280>
  40c2bc:	nop
  40c2c0:	stp	x29, x30, [sp, #-64]!
  40c2c4:	mov	x29, sp
  40c2c8:	stp	x19, x20, [sp, #16]
  40c2cc:	mov	x20, x0
  40c2d0:	mov	x0, #0x58                  	// #88
  40c2d4:	stp	x21, x22, [sp, #32]
  40c2d8:	mov	x22, x2
  40c2dc:	mov	x21, x3
  40c2e0:	str	x23, [sp, #48]
  40c2e4:	mov	x23, x1
  40c2e8:	bl	41df20 <ferror@plt+0x19f90>
  40c2ec:	mov	x19, x0
  40c2f0:	cmp	x20, #0x0
  40c2f4:	mov	x3, #0x8                   	// #8
  40c2f8:	movk	x3, #0x7, lsl #32
  40c2fc:	mov	x2, #0x7                   	// #7
  40c300:	mov	x1, #0x1                   	// #1
  40c304:	adrp	x0, 40b000 <ferror@plt+0x7070>
  40c308:	add	x0, x0, #0x8b0
  40c30c:	stp	x3, x2, [x19]
  40c310:	csel	x20, x0, x20, eq  // eq = none
  40c314:	mov	x0, #0x40                  	// #64
  40c318:	str	wzr, [x19, #16]
  40c31c:	stp	x20, x23, [x19, #48]
  40c320:	stp	x1, x22, [x19, #64]
  40c324:	str	x21, [x19, #80]
  40c328:	bl	413598 <ferror@plt+0xf608>
  40c32c:	mov	x2, x0
  40c330:	ldrsw	x0, [x19]
  40c334:	mov	x1, #0x4                   	// #4
  40c338:	str	x2, [x19, #24]
  40c33c:	str	x2, [x19, #40]
  40c340:	bl	4137b0 <ferror@plt+0xf820>
  40c344:	mov	x1, x0
  40c348:	mov	x0, x19
  40c34c:	str	x1, [x19, #32]
  40c350:	ldp	x19, x20, [sp, #16]
  40c354:	ldp	x21, x22, [sp, #32]
  40c358:	ldr	x23, [sp, #48]
  40c35c:	ldp	x29, x30, [sp], #64
  40c360:	ret
  40c364:	nop
  40c368:	mov	x3, #0x0                   	// #0
  40c36c:	mov	x2, #0x0                   	// #0
  40c370:	b	40c2c0 <ferror@plt+0x8330>
  40c374:	nop
  40c378:	cbz	x0, 40c398 <ferror@plt+0x8408>
  40c37c:	cbz	x1, 40c3b8 <ferror@plt+0x8428>
  40c380:	ldr	w2, [x1, #68]
  40c384:	mov	w3, #0xffffffff            	// #-1
  40c388:	str	x1, [x0]
  40c38c:	str	w3, [x0, #24]
  40c390:	str	w2, [x0, #32]
  40c394:	ret
  40c398:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c39c:	add	x1, x1, #0xa30
  40c3a0:	add	x1, x1, #0x100
  40c3a4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c3a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c3ac:	add	x2, x2, #0xa08
  40c3b0:	add	x0, x0, #0x108
  40c3b4:	b	414da8 <ferror@plt+0x10e18>
  40c3b8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c3bc:	add	x1, x1, #0xa30
  40c3c0:	add	x1, x1, #0x100
  40c3c4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c3c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c3cc:	add	x2, x2, #0x9f0
  40c3d0:	add	x0, x0, #0x108
  40c3d4:	b	414da8 <ferror@plt+0x10e18>
  40c3d8:	stp	x29, x30, [sp, #-16]!
  40c3dc:	mov	x29, sp
  40c3e0:	cbz	x0, 40c4d8 <ferror@plt+0x8548>
  40c3e4:	ldr	x7, [x0]
  40c3e8:	mov	x9, x0
  40c3ec:	ldr	w3, [x0, #32]
  40c3f0:	ldr	w0, [x7, #68]
  40c3f4:	cmp	w3, w0
  40c3f8:	b.eq	40c428 <ferror@plt+0x8498>  // b.none
  40c3fc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c400:	add	x1, x1, #0xa30
  40c404:	add	x1, x1, #0x118
  40c408:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c40c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c410:	add	x2, x2, #0x968
  40c414:	add	x0, x0, #0x108
  40c418:	bl	414da8 <ferror@plt+0x10e18>
  40c41c:	mov	w0, #0x0                   	// #0
  40c420:	ldp	x29, x30, [sp], #16
  40c424:	ret
  40c428:	ldr	w8, [x7]
  40c42c:	ldr	w3, [x9, #24]
  40c430:	cmp	w3, w8
  40c434:	b.ge	40c478 <ferror@plt+0x84e8>  // b.tcont
  40c438:	sxtw	x4, w3
  40c43c:	add	x4, x4, #0x1
  40c440:	b	40c458 <ferror@plt+0x84c8>
  40c444:	ldr	x6, [x7, #32]
  40c448:	ldr	w6, [x6, x4, lsl #2]
  40c44c:	cmp	w6, #0x1
  40c450:	b.hi	40c4a4 <ferror@plt+0x8514>  // b.pmore
  40c454:	mov	x4, x5
  40c458:	add	w3, w3, #0x1
  40c45c:	add	x5, x4, #0x1
  40c460:	cmp	w8, w3
  40c464:	b.ne	40c444 <ferror@plt+0x84b4>  // b.any
  40c468:	str	w8, [x9, #24]
  40c46c:	mov	w0, #0x0                   	// #0
  40c470:	ldp	x29, x30, [sp], #16
  40c474:	ret
  40c478:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c47c:	add	x1, x1, #0xa30
  40c480:	add	x1, x1, #0x118
  40c484:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c488:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c48c:	add	x2, x2, #0x9a8
  40c490:	add	x0, x0, #0x108
  40c494:	bl	414da8 <ferror@plt+0x10e18>
  40c498:	mov	w0, #0x0                   	// #0
  40c49c:	ldp	x29, x30, [sp], #16
  40c4a0:	ret
  40c4a4:	cbz	x1, 40c4b4 <ferror@plt+0x8524>
  40c4a8:	ldr	x0, [x7, #24]
  40c4ac:	ldr	x0, [x0, x4, lsl #3]
  40c4b0:	str	x0, [x1]
  40c4b4:	cbz	x2, 40c4c8 <ferror@plt+0x8538>
  40c4b8:	ldr	x0, [x9]
  40c4bc:	ldr	x0, [x0, #40]
  40c4c0:	ldr	x0, [x0, x4, lsl #3]
  40c4c4:	str	x0, [x2]
  40c4c8:	str	w3, [x9, #24]
  40c4cc:	mov	w0, #0x1                   	// #1
  40c4d0:	ldp	x29, x30, [sp], #16
  40c4d4:	ret
  40c4d8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c4dc:	add	x1, x1, #0xa30
  40c4e0:	add	x1, x1, #0x118
  40c4e4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c4e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c4ec:	add	x2, x2, #0xa08
  40c4f0:	add	x0, x0, #0x108
  40c4f4:	bl	414da8 <ferror@plt+0x10e18>
  40c4f8:	mov	w0, #0x0                   	// #0
  40c4fc:	b	40c420 <ferror@plt+0x8490>
  40c500:	cbz	x0, 40c50c <ferror@plt+0x857c>
  40c504:	ldr	x0, [x0]
  40c508:	ret
  40c50c:	stp	x29, x30, [sp, #-16]!
  40c510:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c514:	add	x1, x1, #0xa30
  40c518:	mov	x29, sp
  40c51c:	add	x1, x1, #0x130
  40c520:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c524:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c528:	add	x2, x2, #0xa08
  40c52c:	add	x0, x0, #0x108
  40c530:	bl	414da8 <ferror@plt+0x10e18>
  40c534:	mov	x0, #0x0                   	// #0
  40c538:	ldp	x29, x30, [sp], #16
  40c53c:	ret
  40c540:	mov	w1, #0x1                   	// #1
  40c544:	b	40b8b8 <ferror@plt+0x7928>
  40c548:	cbz	x0, 40c644 <ferror@plt+0x86b4>
  40c54c:	stp	x29, x30, [sp, #-32]!
  40c550:	mov	x4, x1
  40c554:	mov	x29, sp
  40c558:	ldr	w2, [x0, #32]
  40c55c:	str	x19, [sp, #16]
  40c560:	mov	x19, x0
  40c564:	ldr	x0, [x0]
  40c568:	ldr	w1, [x0, #68]
  40c56c:	cmp	w2, w1
  40c570:	b.eq	40c59c <ferror@plt+0x860c>  // b.none
  40c574:	ldr	x19, [sp, #16]
  40c578:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c57c:	ldp	x29, x30, [sp], #32
  40c580:	add	x1, x1, #0xa30
  40c584:	add	x1, x1, #0x158
  40c588:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c58c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c590:	add	x2, x2, #0x968
  40c594:	add	x0, x0, #0x108
  40c598:	b	414da8 <ferror@plt+0x10e18>
  40c59c:	ldr	w1, [x19, #24]
  40c5a0:	tbnz	w1, #31, 40c61c <ferror@plt+0x868c>
  40c5a4:	ldr	w2, [x0]
  40c5a8:	cmp	w1, w2
  40c5ac:	b.ge	40c5f4 <ferror@plt+0x8664>  // b.tcont
  40c5b0:	ldp	x3, x5, [x0, #24]
  40c5b4:	sxtw	x2, w1
  40c5b8:	mov	w6, #0x1                   	// #1
  40c5bc:	ldr	x3, [x3, x2, lsl #3]
  40c5c0:	ldr	w2, [x5, x2, lsl #2]
  40c5c4:	mov	w5, w6
  40c5c8:	bl	40bb58 <ferror@plt+0x7bc8>
  40c5cc:	ldr	x1, [x19]
  40c5d0:	ldr	w0, [x19, #32]
  40c5d4:	add	w0, w0, #0x1
  40c5d8:	str	w0, [x19, #32]
  40c5dc:	ldr	w0, [x1, #68]
  40c5e0:	ldr	x19, [sp, #16]
  40c5e4:	add	w0, w0, #0x1
  40c5e8:	str	w0, [x1, #68]
  40c5ec:	ldp	x29, x30, [sp], #32
  40c5f0:	ret
  40c5f4:	ldr	x19, [sp, #16]
  40c5f8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c5fc:	ldp	x29, x30, [sp], #32
  40c600:	add	x1, x1, #0xa30
  40c604:	add	x1, x1, #0x158
  40c608:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c60c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c610:	add	x2, x2, #0x9a8
  40c614:	add	x0, x0, #0x108
  40c618:	b	414da8 <ferror@plt+0x10e18>
  40c61c:	ldr	x19, [sp, #16]
  40c620:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c624:	ldp	x29, x30, [sp], #32
  40c628:	add	x1, x1, #0xa30
  40c62c:	add	x1, x1, #0x158
  40c630:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c634:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c638:	add	x2, x2, #0x990
  40c63c:	add	x0, x0, #0x108
  40c640:	b	414da8 <ferror@plt+0x10e18>
  40c644:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c648:	add	x1, x1, #0xa30
  40c64c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c650:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c654:	add	x1, x1, #0x158
  40c658:	add	x2, x2, #0x958
  40c65c:	add	x0, x0, #0x108
  40c660:	b	414da8 <ferror@plt+0x10e18>
  40c664:	nop
  40c668:	mov	w1, #0x0                   	// #0
  40c66c:	b	40b8b8 <ferror@plt+0x7928>
  40c670:	stp	x29, x30, [sp, #-32]!
  40c674:	mov	x29, sp
  40c678:	str	x19, [sp, #16]
  40c67c:	mov	x19, x0
  40c680:	cbz	x0, 40c6ac <ferror@plt+0x871c>
  40c684:	add	x0, x0, #0x40
  40c688:	ldxr	w1, [x0]
  40c68c:	add	w1, w1, #0x1
  40c690:	stlxr	w2, w1, [x0]
  40c694:	cbnz	w2, 40c688 <ferror@plt+0x86f8>
  40c698:	mov	x0, x19
  40c69c:	dmb	ish
  40c6a0:	ldr	x19, [sp, #16]
  40c6a4:	ldp	x29, x30, [sp], #32
  40c6a8:	ret
  40c6ac:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c6b0:	add	x1, x1, #0xa30
  40c6b4:	add	x1, x1, #0x178
  40c6b8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c6bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c6c0:	add	x2, x2, #0x9f0
  40c6c4:	add	x0, x0, #0x108
  40c6c8:	bl	414da8 <ferror@plt+0x10e18>
  40c6cc:	mov	x0, x19
  40c6d0:	ldr	x19, [sp, #16]
  40c6d4:	ldp	x29, x30, [sp], #32
  40c6d8:	ret
  40c6dc:	nop
  40c6e0:	cbz	x0, 40c720 <ferror@plt+0x8790>
  40c6e4:	stp	x29, x30, [sp, #-32]!
  40c6e8:	add	x2, x0, #0x40
  40c6ec:	mov	x29, sp
  40c6f0:	str	x19, [sp, #16]
  40c6f4:	mov	x19, x0
  40c6f8:	ldxr	w1, [x2]
  40c6fc:	sub	w3, w1, #0x1
  40c700:	stlxr	w4, w3, [x2]
  40c704:	cbnz	w4, 40c6f8 <ferror@plt+0x8768>
  40c708:	dmb	ish
  40c70c:	cmp	w1, #0x1
  40c710:	b.eq	40c740 <ferror@plt+0x87b0>  // b.none
  40c714:	ldr	x19, [sp, #16]
  40c718:	ldp	x29, x30, [sp], #32
  40c71c:	ret
  40c720:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c724:	add	x1, x1, #0xa30
  40c728:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c72c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c730:	add	x1, x1, #0x190
  40c734:	add	x2, x2, #0x9f0
  40c738:	add	x0, x0, #0x108
  40c73c:	b	414da8 <ferror@plt+0x10e18>
  40c740:	bl	40bd08 <ferror@plt+0x7d78>
  40c744:	ldr	x1, [x19, #24]
  40c748:	ldr	x0, [x19, #40]
  40c74c:	cmp	x1, x0
  40c750:	b.eq	40c75c <ferror@plt+0x87cc>  // b.none
  40c754:	bl	413678 <ferror@plt+0xf6e8>
  40c758:	ldr	x0, [x19, #24]
  40c75c:	bl	413678 <ferror@plt+0xf6e8>
  40c760:	ldr	x0, [x19, #32]
  40c764:	bl	413678 <ferror@plt+0xf6e8>
  40c768:	mov	x1, x19
  40c76c:	mov	x0, #0x58                  	// #88
  40c770:	ldr	x19, [sp, #16]
  40c774:	ldp	x29, x30, [sp], #32
  40c778:	b	41e510 <ferror@plt+0x1a580>
  40c77c:	nop
  40c780:	stp	x29, x30, [sp, #-96]!
  40c784:	mov	x29, sp
  40c788:	cbz	x0, 40c8c8 <ferror@plt+0x8938>
  40c78c:	stp	x19, x20, [sp, #16]
  40c790:	mov	x19, x0
  40c794:	mov	x0, x1
  40c798:	stp	x25, x26, [sp, #64]
  40c79c:	mov	x25, x1
  40c7a0:	mov	w26, #0x0                   	// #0
  40c7a4:	ldr	x1, [x19, #48]
  40c7a8:	stp	x21, x22, [sp, #32]
  40c7ac:	mov	w21, #0x0                   	// #0
  40c7b0:	stp	x23, x24, [sp, #48]
  40c7b4:	mov	w24, #0x2                   	// #2
  40c7b8:	mov	w22, #0x1                   	// #1
  40c7bc:	str	x27, [sp, #80]
  40c7c0:	mov	w27, #0x0                   	// #0
  40c7c4:	blr	x1
  40c7c8:	cmp	w0, #0x2
  40c7cc:	ldr	w1, [x19, #4]
  40c7d0:	csel	w24, w0, w24, cs  // cs = hs, nlast
  40c7d4:	ldr	x3, [x19, #32]
  40c7d8:	udiv	w20, w24, w1
  40c7dc:	msub	w2, w20, w1, w24
  40c7e0:	mov	x20, x2
  40c7e4:	ldr	w1, [x3, x2, lsl #2]
  40c7e8:	cbnz	w1, 40c824 <ferror@plt+0x8894>
  40c7ec:	b	40c87c <ferror@plt+0x88ec>
  40c7f0:	cmp	w1, #0x1
  40c7f4:	csel	w0, w0, wzr, eq  // eq = none
  40c7f8:	cmp	w0, #0x0
  40c7fc:	csel	w21, w21, w20, eq  // eq = none
  40c800:	csel	w26, w26, w22, eq  // eq = none
  40c804:	ldr	w0, [x19, #8]
  40c808:	add	w27, w27, #0x1
  40c80c:	add	w20, w20, w27
  40c810:	mov	x4, x3
  40c814:	and	w2, w20, w0
  40c818:	and	w20, w20, w0
  40c81c:	ldr	w1, [x3, x2, lsl #2]
  40c820:	cbz	w1, 40c878 <ferror@plt+0x88e8>
  40c824:	eor	w0, w26, #0x1
  40c828:	cmp	w24, w1
  40c82c:	and	w0, w0, #0x1
  40c830:	b.ne	40c7f0 <ferror@plt+0x8860>  // b.any
  40c834:	mov	x23, x2
  40c838:	mov	x1, x25
  40c83c:	ldr	x0, [x19, #24]
  40c840:	ldr	x2, [x19, #56]
  40c844:	ldr	x0, [x0, x23, lsl #3]
  40c848:	cbz	x2, 40c884 <ferror@plt+0x88f4>
  40c84c:	blr	x2
  40c850:	cbnz	w0, 40c8f4 <ferror@plt+0x8964>
  40c854:	ldr	w0, [x19, #8]
  40c858:	add	w27, w27, #0x1
  40c85c:	add	w20, w20, w27
  40c860:	ldr	x3, [x19, #32]
  40c864:	and	w2, w20, w0
  40c868:	and	w20, w20, w0
  40c86c:	mov	x4, x3
  40c870:	ldr	w1, [x3, x2, lsl #2]
  40c874:	cbnz	w1, 40c824 <ferror@plt+0x8894>
  40c878:	cbnz	w26, 40c894 <ferror@plt+0x8904>
  40c87c:	mov	x0, #0x0                   	// #0
  40c880:	b	40c8ac <ferror@plt+0x891c>
  40c884:	cmp	x25, x0
  40c888:	b.ne	40c804 <ferror@plt+0x8874>  // b.any
  40c88c:	mov	x4, x3
  40c890:	b	40c898 <ferror@plt+0x8908>
  40c894:	mov	w23, w21
  40c898:	ldr	w0, [x4, x23, lsl #2]
  40c89c:	cmp	w0, #0x1
  40c8a0:	b.ls	40c87c <ferror@plt+0x88ec>  // b.plast
  40c8a4:	ldr	x0, [x19, #40]
  40c8a8:	ldr	x0, [x0, x23, lsl #3]
  40c8ac:	ldp	x19, x20, [sp, #16]
  40c8b0:	ldp	x21, x22, [sp, #32]
  40c8b4:	ldp	x23, x24, [sp, #48]
  40c8b8:	ldp	x25, x26, [sp, #64]
  40c8bc:	ldr	x27, [sp, #80]
  40c8c0:	ldp	x29, x30, [sp], #96
  40c8c4:	ret
  40c8c8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40c8cc:	add	x1, x1, #0xa30
  40c8d0:	add	x1, x1, #0x1a8
  40c8d4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40c8d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40c8dc:	add	x2, x2, #0x9f0
  40c8e0:	add	x0, x0, #0x108
  40c8e4:	bl	414da8 <ferror@plt+0x10e18>
  40c8e8:	mov	x0, #0x0                   	// #0
  40c8ec:	ldp	x29, x30, [sp], #96
  40c8f0:	ret
  40c8f4:	ldr	x4, [x19, #32]
  40c8f8:	b	40c898 <ferror@plt+0x8908>
  40c8fc:	nop
  40c900:	stp	x29, x30, [sp, #-96]!
  40c904:	mov	x29, sp
  40c908:	cbz	x0, 40ca68 <ferror@plt+0x8ad8>
  40c90c:	stp	x19, x20, [sp, #16]
  40c910:	mov	x19, x0
  40c914:	mov	x0, x1
  40c918:	stp	x27, x28, [sp, #80]
  40c91c:	mov	x27, x1
  40c920:	mov	w28, #0x0                   	// #0
  40c924:	ldr	x1, [x19, #48]
  40c928:	stp	x21, x22, [sp, #32]
  40c92c:	mov	x22, x2
  40c930:	stp	x23, x24, [sp, #48]
  40c934:	mov	x21, x3
  40c938:	mov	w23, #0x0                   	// #0
  40c93c:	stp	x25, x26, [sp, #64]
  40c940:	mov	w26, #0x2                   	// #2
  40c944:	mov	w24, #0x0                   	// #0
  40c948:	blr	x1
  40c94c:	cmp	w0, #0x2
  40c950:	ldr	w1, [x19, #4]
  40c954:	csel	w26, w0, w26, cs  // cs = hs, nlast
  40c958:	ldr	x4, [x19, #32]
  40c95c:	udiv	w20, w26, w1
  40c960:	msub	w2, w20, w1, w26
  40c964:	mov	x20, x2
  40c968:	ldr	w3, [x4, x2, lsl #2]
  40c96c:	cbnz	w3, 40c9a8 <ferror@plt+0x8a18>
  40c970:	b	40ca00 <ferror@plt+0x8a70>
  40c974:	cmp	w3, #0x1
  40c978:	csel	w0, w0, wzr, eq  // eq = none
  40c97c:	cmp	w0, #0x0
  40c980:	csel	w23, w23, w20, eq  // eq = none
  40c984:	csinc	w28, w28, wzr, eq  // eq = none
  40c988:	ldr	w0, [x19, #8]
  40c98c:	add	w24, w24, #0x1
  40c990:	add	w20, w24, w20
  40c994:	mov	x1, x4
  40c998:	and	w2, w20, w0
  40c99c:	and	w20, w20, w0
  40c9a0:	ldr	w3, [x4, x2, lsl #2]
  40c9a4:	cbz	w3, 40c9fc <ferror@plt+0x8a6c>
  40c9a8:	eor	w0, w28, #0x1
  40c9ac:	cmp	w26, w3
  40c9b0:	and	w0, w0, #0x1
  40c9b4:	b.ne	40c974 <ferror@plt+0x89e4>  // b.any
  40c9b8:	mov	x25, x2
  40c9bc:	mov	x1, x27
  40c9c0:	ldr	x0, [x19, #24]
  40c9c4:	ldr	x2, [x19, #56]
  40c9c8:	ldr	x0, [x0, x25, lsl #3]
  40c9cc:	cbz	x2, 40ca20 <ferror@plt+0x8a90>
  40c9d0:	blr	x2
  40c9d4:	cbnz	w0, 40ca94 <ferror@plt+0x8b04>
  40c9d8:	ldr	w0, [x19, #8]
  40c9dc:	add	w24, w24, #0x1
  40c9e0:	add	w20, w24, w20
  40c9e4:	ldr	x4, [x19, #32]
  40c9e8:	and	w2, w20, w0
  40c9ec:	and	w20, w20, w0
  40c9f0:	mov	x1, x4
  40c9f4:	ldr	w3, [x4, x2, lsl #2]
  40c9f8:	cbnz	w3, 40c9a8 <ferror@plt+0x8a18>
  40c9fc:	cbnz	w28, 40ca30 <ferror@plt+0x8aa0>
  40ca00:	mov	w0, #0x0                   	// #0
  40ca04:	ldp	x19, x20, [sp, #16]
  40ca08:	ldp	x21, x22, [sp, #32]
  40ca0c:	ldp	x23, x24, [sp, #48]
  40ca10:	ldp	x25, x26, [sp, #64]
  40ca14:	ldp	x27, x28, [sp, #80]
  40ca18:	ldp	x29, x30, [sp], #96
  40ca1c:	ret
  40ca20:	cmp	x27, x0
  40ca24:	b.ne	40c988 <ferror@plt+0x89f8>  // b.any
  40ca28:	mov	x1, x4
  40ca2c:	b	40ca34 <ferror@plt+0x8aa4>
  40ca30:	mov	w25, w23
  40ca34:	ldr	w0, [x1, x25, lsl #2]
  40ca38:	cmp	w0, #0x1
  40ca3c:	b.ls	40ca00 <ferror@plt+0x8a70>  // b.plast
  40ca40:	cbz	x22, 40ca50 <ferror@plt+0x8ac0>
  40ca44:	ldr	x0, [x19, #24]
  40ca48:	ldr	x0, [x0, x25, lsl #3]
  40ca4c:	str	x0, [x22]
  40ca50:	mov	w0, #0x1                   	// #1
  40ca54:	cbz	x21, 40ca04 <ferror@plt+0x8a74>
  40ca58:	ldr	x1, [x19, #40]
  40ca5c:	ldr	x1, [x1, x25, lsl #3]
  40ca60:	str	x1, [x21]
  40ca64:	b	40ca04 <ferror@plt+0x8a74>
  40ca68:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ca6c:	add	x1, x1, #0xa30
  40ca70:	add	x1, x1, #0x1c0
  40ca74:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ca78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ca7c:	add	x2, x2, #0x9f0
  40ca80:	add	x0, x0, #0x108
  40ca84:	bl	414da8 <ferror@plt+0x10e18>
  40ca88:	mov	w0, #0x0                   	// #0
  40ca8c:	ldp	x29, x30, [sp], #96
  40ca90:	ret
  40ca94:	ldr	x1, [x19, #32]
  40ca98:	b	40ca34 <ferror@plt+0x8aa4>
  40ca9c:	nop
  40caa0:	mov	w3, #0x0                   	// #0
  40caa4:	b	40bf78 <ferror@plt+0x7fe8>
  40caa8:	mov	w3, #0x1                   	// #1
  40caac:	b	40bf78 <ferror@plt+0x7fe8>
  40cab0:	mov	x2, x1
  40cab4:	mov	w3, #0x1                   	// #1
  40cab8:	b	40bf78 <ferror@plt+0x7fe8>
  40cabc:	nop
  40cac0:	stp	x29, x30, [sp, #-96]!
  40cac4:	mov	x29, sp
  40cac8:	cbz	x0, 40cbec <ferror@plt+0x8c5c>
  40cacc:	stp	x19, x20, [sp, #16]
  40cad0:	mov	x19, x0
  40cad4:	mov	x0, x1
  40cad8:	stp	x23, x24, [sp, #48]
  40cadc:	mov	x24, x1
  40cae0:	mov	w23, #0x2                   	// #2
  40cae4:	ldr	x1, [x19, #48]
  40cae8:	stp	x21, x22, [sp, #32]
  40caec:	mov	w21, #0x0                   	// #0
  40caf0:	stp	x25, x26, [sp, #64]
  40caf4:	mov	w22, #0x1                   	// #1
  40caf8:	mov	w26, #0x0                   	// #0
  40cafc:	str	x27, [sp, #80]
  40cb00:	mov	w27, #0x0                   	// #0
  40cb04:	blr	x1
  40cb08:	cmp	w0, #0x2
  40cb0c:	ldr	w1, [x19, #4]
  40cb10:	csel	w23, w0, w23, cs  // cs = hs, nlast
  40cb14:	ldr	x3, [x19, #32]
  40cb18:	udiv	w20, w23, w1
  40cb1c:	msub	w25, w20, w1, w23
  40cb20:	mov	x20, x25
  40cb24:	ldr	w2, [x3, x25, lsl #2]
  40cb28:	cbnz	w2, 40cb60 <ferror@plt+0x8bd0>
  40cb2c:	b	40cbb0 <ferror@plt+0x8c20>
  40cb30:	cmp	w2, #0x1
  40cb34:	csel	w0, w0, wzr, eq  // eq = none
  40cb38:	cmp	w0, #0x0
  40cb3c:	csel	w21, w21, w20, eq  // eq = none
  40cb40:	csel	w26, w26, w22, eq  // eq = none
  40cb44:	ldr	w0, [x19, #8]
  40cb48:	add	w27, w27, #0x1
  40cb4c:	add	w20, w27, w20
  40cb50:	and	w25, w20, w0
  40cb54:	and	w20, w20, w0
  40cb58:	ldr	w2, [x3, x25, lsl #2]
  40cb5c:	cbz	w2, 40cbac <ferror@plt+0x8c1c>
  40cb60:	eor	w0, w26, #0x1
  40cb64:	cmp	w2, w23
  40cb68:	and	w0, w0, #0x1
  40cb6c:	b.ne	40cb30 <ferror@plt+0x8ba0>  // b.any
  40cb70:	ldr	x0, [x19, #24]
  40cb74:	mov	x1, x24
  40cb78:	ldr	x2, [x19, #56]
  40cb7c:	ldr	x0, [x0, x25, lsl #3]
  40cb80:	cbz	x2, 40cbd4 <ferror@plt+0x8c44>
  40cb84:	blr	x2
  40cb88:	cbnz	w0, 40cc18 <ferror@plt+0x8c88>
  40cb8c:	ldr	w0, [x19, #8]
  40cb90:	add	w27, w27, #0x1
  40cb94:	add	w20, w27, w20
  40cb98:	ldr	x3, [x19, #32]
  40cb9c:	and	w25, w20, w0
  40cba0:	and	w20, w20, w0
  40cba4:	ldr	w2, [x3, x25, lsl #2]
  40cba8:	cbnz	w2, 40cb60 <ferror@plt+0x8bd0>
  40cbac:	cbnz	w26, 40cbe4 <ferror@plt+0x8c54>
  40cbb0:	cmp	w2, #0x1
  40cbb4:	cset	w0, hi  // hi = pmore
  40cbb8:	ldp	x19, x20, [sp, #16]
  40cbbc:	ldp	x21, x22, [sp, #32]
  40cbc0:	ldp	x23, x24, [sp, #48]
  40cbc4:	ldp	x25, x26, [sp, #64]
  40cbc8:	ldr	x27, [sp, #80]
  40cbcc:	ldp	x29, x30, [sp], #96
  40cbd0:	ret
  40cbd4:	cmp	x24, x0
  40cbd8:	b.ne	40cb44 <ferror@plt+0x8bb4>  // b.any
  40cbdc:	ldr	w2, [x3, x25, lsl #2]
  40cbe0:	b	40cbb0 <ferror@plt+0x8c20>
  40cbe4:	ldr	w2, [x3, w21, uxtw #2]
  40cbe8:	b	40cbb0 <ferror@plt+0x8c20>
  40cbec:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cbf0:	add	x1, x1, #0xa30
  40cbf4:	add	x1, x1, #0x1e0
  40cbf8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40cbfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cc00:	add	x2, x2, #0x9f0
  40cc04:	add	x0, x0, #0x108
  40cc08:	bl	414da8 <ferror@plt+0x10e18>
  40cc0c:	mov	w0, #0x0                   	// #0
  40cc10:	ldp	x29, x30, [sp], #96
  40cc14:	ret
  40cc18:	ldr	x0, [x19, #32]
  40cc1c:	ldr	w2, [x0, x25, lsl #2]
  40cc20:	b	40cbb0 <ferror@plt+0x8c20>
  40cc24:	nop
  40cc28:	mov	w2, #0x1                   	// #1
  40cc2c:	b	40c0d8 <ferror@plt+0x8148>
  40cc30:	mov	w2, #0x0                   	// #0
  40cc34:	b	40c0d8 <ferror@plt+0x8148>
  40cc38:	cbz	x0, 40ccbc <ferror@plt+0x8d2c>
  40cc3c:	stp	x29, x30, [sp, #-32]!
  40cc40:	mov	x29, sp
  40cc44:	str	x19, [sp, #16]
  40cc48:	mov	x19, x0
  40cc4c:	ldr	w0, [x0, #12]
  40cc50:	cbnz	w0, 40ccac <ferror@plt+0x8d1c>
  40cc54:	mov	x0, x19
  40cc58:	mov	w1, #0x1                   	// #1
  40cc5c:	bl	40bd08 <ferror@plt+0x7d78>
  40cc60:	ldr	w0, [x19, #12]
  40cc64:	mov	w1, #0x8                   	// #8
  40cc68:	ldr	w2, [x19]
  40cc6c:	lsl	w0, w0, #2
  40cc70:	cmp	w0, w1
  40cc74:	csel	w0, w0, w1, ge  // ge = tcont
  40cc78:	cmp	w0, w2
  40cc7c:	b.lt	40cc9c <ferror@plt+0x8d0c>  // b.tstop
  40cc80:	ldr	w1, [x19, #16]
  40cc84:	cmp	w1, #0x0
  40cc88:	add	w0, w1, #0xf
  40cc8c:	csel	w0, w0, w1, lt  // lt = tstop
  40cc90:	add	w0, w1, w0, asr #4
  40cc94:	cmp	w2, w0
  40cc98:	b.gt	40ccdc <ferror@plt+0x8d4c>
  40cc9c:	mov	x0, x19
  40cca0:	ldr	x19, [sp, #16]
  40cca4:	ldp	x29, x30, [sp], #32
  40cca8:	b	40b9b0 <ferror@plt+0x7a20>
  40ccac:	ldr	w0, [x19, #68]
  40ccb0:	add	w0, w0, #0x1
  40ccb4:	str	w0, [x19, #68]
  40ccb8:	b	40cc54 <ferror@plt+0x8cc4>
  40ccbc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ccc0:	add	x1, x1, #0xa30
  40ccc4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ccc8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cccc:	add	x1, x1, #0x1f8
  40ccd0:	add	x2, x2, #0x9f0
  40ccd4:	add	x0, x0, #0x108
  40ccd8:	b	414da8 <ferror@plt+0x10e18>
  40ccdc:	ldr	x19, [sp, #16]
  40cce0:	ldp	x29, x30, [sp], #32
  40cce4:	ret
  40cce8:	cbz	x0, 40cd10 <ferror@plt+0x8d80>
  40ccec:	stp	x29, x30, [sp, #-32]!
  40ccf0:	mov	x29, sp
  40ccf4:	str	x19, [sp, #16]
  40ccf8:	mov	x19, x0
  40ccfc:	bl	40cc38 <ferror@plt+0x8ca8>
  40cd00:	mov	x0, x19
  40cd04:	ldr	x19, [sp, #16]
  40cd08:	ldp	x29, x30, [sp], #32
  40cd0c:	b	40c6e0 <ferror@plt+0x8750>
  40cd10:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cd14:	add	x1, x1, #0xa30
  40cd18:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40cd1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cd20:	add	x1, x1, #0x210
  40cd24:	add	x2, x2, #0x9f0
  40cd28:	add	x0, x0, #0x108
  40cd2c:	b	414da8 <ferror@plt+0x10e18>
  40cd30:	cbz	x0, 40cdb4 <ferror@plt+0x8e24>
  40cd34:	stp	x29, x30, [sp, #-32]!
  40cd38:	mov	x29, sp
  40cd3c:	str	x19, [sp, #16]
  40cd40:	mov	x19, x0
  40cd44:	ldr	w0, [x0, #12]
  40cd48:	cbnz	w0, 40cda4 <ferror@plt+0x8e14>
  40cd4c:	mov	x0, x19
  40cd50:	mov	w1, #0x0                   	// #0
  40cd54:	bl	40bd08 <ferror@plt+0x7d78>
  40cd58:	ldr	w0, [x19, #12]
  40cd5c:	mov	w1, #0x8                   	// #8
  40cd60:	ldr	w2, [x19]
  40cd64:	lsl	w0, w0, #2
  40cd68:	cmp	w0, w1
  40cd6c:	csel	w0, w0, w1, ge  // ge = tcont
  40cd70:	cmp	w0, w2
  40cd74:	b.lt	40cd94 <ferror@plt+0x8e04>  // b.tstop
  40cd78:	ldr	w1, [x19, #16]
  40cd7c:	cmp	w1, #0x0
  40cd80:	add	w0, w1, #0xf
  40cd84:	csel	w0, w0, w1, lt  // lt = tstop
  40cd88:	add	w0, w1, w0, asr #4
  40cd8c:	cmp	w2, w0
  40cd90:	b.gt	40cdd4 <ferror@plt+0x8e44>
  40cd94:	mov	x0, x19
  40cd98:	ldr	x19, [sp, #16]
  40cd9c:	ldp	x29, x30, [sp], #32
  40cda0:	b	40b9b0 <ferror@plt+0x7a20>
  40cda4:	ldr	w0, [x19, #68]
  40cda8:	add	w0, w0, #0x1
  40cdac:	str	w0, [x19, #68]
  40cdb0:	b	40cd4c <ferror@plt+0x8dbc>
  40cdb4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cdb8:	add	x1, x1, #0xa30
  40cdbc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40cdc0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cdc4:	add	x1, x1, #0x228
  40cdc8:	add	x2, x2, #0x9f0
  40cdcc:	add	x0, x0, #0x108
  40cdd0:	b	414da8 <ferror@plt+0x10e18>
  40cdd4:	ldr	x19, [sp, #16]
  40cdd8:	ldp	x29, x30, [sp], #32
  40cddc:	ret
  40cde0:	stp	x29, x30, [sp, #-16]!
  40cde4:	mov	x29, sp
  40cde8:	cbz	x0, 40cdfc <ferror@plt+0x8e6c>
  40cdec:	cbz	x1, 40ce28 <ferror@plt+0x8e98>
  40cdf0:	ldp	x29, x30, [sp], #16
  40cdf4:	mov	w3, #0x1                   	// #1
  40cdf8:	b	40be18 <ferror@plt+0x7e88>
  40cdfc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ce00:	add	x1, x1, #0xa30
  40ce04:	add	x1, x1, #0x240
  40ce08:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ce0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ce10:	add	x2, x2, #0x9f0
  40ce14:	add	x0, x0, #0x108
  40ce18:	bl	414da8 <ferror@plt+0x10e18>
  40ce1c:	mov	w0, #0x0                   	// #0
  40ce20:	ldp	x29, x30, [sp], #16
  40ce24:	ret
  40ce28:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ce2c:	add	x1, x1, #0xa30
  40ce30:	add	x1, x1, #0x240
  40ce34:	adrp	x2, 440000 <ferror@plt+0x3c070>
  40ce38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ce3c:	add	x2, x2, #0xf00
  40ce40:	add	x0, x0, #0x108
  40ce44:	bl	414da8 <ferror@plt+0x10e18>
  40ce48:	mov	w0, #0x0                   	// #0
  40ce4c:	ldp	x29, x30, [sp], #16
  40ce50:	ret
  40ce54:	nop
  40ce58:	stp	x29, x30, [sp, #-16]!
  40ce5c:	mov	x29, sp
  40ce60:	cbz	x0, 40ce74 <ferror@plt+0x8ee4>
  40ce64:	cbz	x1, 40cea0 <ferror@plt+0x8f10>
  40ce68:	ldp	x29, x30, [sp], #16
  40ce6c:	mov	w3, #0x0                   	// #0
  40ce70:	b	40be18 <ferror@plt+0x7e88>
  40ce74:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40ce78:	add	x1, x1, #0xa30
  40ce7c:	add	x1, x1, #0x260
  40ce80:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ce84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ce88:	add	x2, x2, #0x9f0
  40ce8c:	add	x0, x0, #0x108
  40ce90:	bl	414da8 <ferror@plt+0x10e18>
  40ce94:	mov	w0, #0x0                   	// #0
  40ce98:	ldp	x29, x30, [sp], #16
  40ce9c:	ret
  40cea0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cea4:	add	x1, x1, #0xa30
  40cea8:	add	x1, x1, #0x260
  40ceac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  40ceb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ceb4:	add	x2, x2, #0xf00
  40ceb8:	add	x0, x0, #0x108
  40cebc:	bl	414da8 <ferror@plt+0x10e18>
  40cec0:	mov	w0, #0x0                   	// #0
  40cec4:	ldp	x29, x30, [sp], #16
  40cec8:	ret
  40cecc:	nop
  40ced0:	cbz	x0, 40cf98 <ferror@plt+0x9008>
  40ced4:	stp	x29, x30, [sp, #-64]!
  40ced8:	mov	x29, sp
  40cedc:	stp	x21, x22, [sp, #32]
  40cee0:	mov	x22, x1
  40cee4:	cbz	x1, 40cfb8 <ferror@plt+0x9028>
  40cee8:	stp	x19, x20, [sp, #16]
  40ceec:	mov	x20, x0
  40cef0:	ldr	w0, [x0]
  40cef4:	ldr	w3, [x20, #68]
  40cef8:	cmp	w0, #0x0
  40cefc:	str	x23, [sp, #48]
  40cf00:	mov	w23, w3
  40cf04:	b.le	40cf84 <ferror@plt+0x8ff4>
  40cf08:	mov	x21, x2
  40cf0c:	mov	x19, #0x0                   	// #0
  40cf10:	ldr	x0, [x20, #32]
  40cf14:	mov	x2, x21
  40cf18:	ldr	w0, [x0, x19, lsl #2]
  40cf1c:	cmp	w0, #0x1
  40cf20:	b.ls	40cf3c <ferror@plt+0x8fac>  // b.plast
  40cf24:	ldr	x0, [x20, #24]
  40cf28:	ldr	x1, [x20, #40]
  40cf2c:	ldr	x0, [x0, x19, lsl #3]
  40cf30:	ldr	x1, [x1, x19, lsl #3]
  40cf34:	blr	x22
  40cf38:	ldr	w3, [x20, #68]
  40cf3c:	cmp	w3, w23
  40cf40:	b.eq	40cf74 <ferror@plt+0x8fe4>  // b.none
  40cf44:	ldp	x19, x20, [sp, #16]
  40cf48:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cf4c:	ldp	x21, x22, [sp, #32]
  40cf50:	add	x1, x1, #0xa30
  40cf54:	ldr	x23, [sp, #48]
  40cf58:	add	x1, x1, #0x280
  40cf5c:	ldp	x29, x30, [sp], #64
  40cf60:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40cf64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cf68:	add	x2, x2, #0x9d0
  40cf6c:	add	x0, x0, #0x108
  40cf70:	b	414da8 <ferror@plt+0x10e18>
  40cf74:	ldr	w0, [x20]
  40cf78:	add	x19, x19, #0x1
  40cf7c:	cmp	w0, w19
  40cf80:	b.gt	40cf10 <ferror@plt+0x8f80>
  40cf84:	ldp	x19, x20, [sp, #16]
  40cf88:	ldp	x21, x22, [sp, #32]
  40cf8c:	ldr	x23, [sp, #48]
  40cf90:	ldp	x29, x30, [sp], #64
  40cf94:	ret
  40cf98:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cf9c:	add	x1, x1, #0xa30
  40cfa0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40cfa4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cfa8:	add	x1, x1, #0x280
  40cfac:	add	x2, x2, #0x9f0
  40cfb0:	add	x0, x0, #0x108
  40cfb4:	b	414da8 <ferror@plt+0x10e18>
  40cfb8:	ldp	x21, x22, [sp, #32]
  40cfbc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40cfc0:	ldp	x29, x30, [sp], #64
  40cfc4:	add	x1, x1, #0xa30
  40cfc8:	add	x1, x1, #0x280
  40cfcc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  40cfd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40cfd4:	add	x2, x2, #0xf00
  40cfd8:	add	x0, x0, #0x108
  40cfdc:	b	414da8 <ferror@plt+0x10e18>
  40cfe0:	stp	x29, x30, [sp, #-64]!
  40cfe4:	mov	x29, sp
  40cfe8:	stp	x21, x22, [sp, #32]
  40cfec:	cbz	x0, 40d0d0 <ferror@plt+0x9140>
  40cff0:	mov	x22, x1
  40cff4:	cbz	x1, 40d104 <ferror@plt+0x9174>
  40cff8:	ldr	w3, [x0]
  40cffc:	ldr	w1, [x0, #68]
  40d000:	stp	x19, x20, [sp, #16]
  40d004:	cmp	w3, #0x0
  40d008:	mov	x20, x0
  40d00c:	stp	x23, x24, [sp, #48]
  40d010:	mov	w23, w1
  40d014:	b.le	40d0a8 <ferror@plt+0x9118>
  40d018:	mov	x24, x2
  40d01c:	mov	x19, #0x0                   	// #0
  40d020:	ldr	x0, [x20, #32]
  40d024:	mov	x2, x24
  40d028:	ldr	w0, [x0, x19, lsl #2]
  40d02c:	cmp	w0, #0x1
  40d030:	b.ls	40d0c4 <ferror@plt+0x9134>  // b.plast
  40d034:	ldr	x0, [x20, #24]
  40d038:	ldr	x1, [x20, #40]
  40d03c:	ldr	x0, [x0, x19, lsl #3]
  40d040:	ldr	x21, [x1, x19, lsl #3]
  40d044:	mov	x1, x21
  40d048:	blr	x22
  40d04c:	ldr	w1, [x20, #68]
  40d050:	cmp	w1, w23
  40d054:	b.eq	40d094 <ferror@plt+0x9104>  // b.none
  40d058:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d05c:	add	x1, x1, #0xa30
  40d060:	add	x1, x1, #0x298
  40d064:	mov	x21, #0x0                   	// #0
  40d068:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d06c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d070:	add	x2, x2, #0x9d0
  40d074:	add	x0, x0, #0x108
  40d078:	bl	414da8 <ferror@plt+0x10e18>
  40d07c:	mov	x0, x21
  40d080:	ldp	x19, x20, [sp, #16]
  40d084:	ldp	x21, x22, [sp, #32]
  40d088:	ldp	x23, x24, [sp, #48]
  40d08c:	ldp	x29, x30, [sp], #64
  40d090:	ret
  40d094:	cbnz	w0, 40d138 <ferror@plt+0x91a8>
  40d098:	ldr	w3, [x20]
  40d09c:	add	x19, x19, #0x1
  40d0a0:	cmp	w3, w19
  40d0a4:	b.gt	40d020 <ferror@plt+0x9090>
  40d0a8:	mov	x21, #0x0                   	// #0
  40d0ac:	mov	x0, x21
  40d0b0:	ldp	x19, x20, [sp, #16]
  40d0b4:	ldp	x21, x22, [sp, #32]
  40d0b8:	ldp	x23, x24, [sp, #48]
  40d0bc:	ldp	x29, x30, [sp], #64
  40d0c0:	ret
  40d0c4:	cmp	w1, w23
  40d0c8:	b.ne	40d058 <ferror@plt+0x90c8>  // b.any
  40d0cc:	b	40d09c <ferror@plt+0x910c>
  40d0d0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d0d4:	add	x1, x1, #0xa30
  40d0d8:	add	x1, x1, #0x298
  40d0dc:	mov	x21, #0x0                   	// #0
  40d0e0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d0e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d0e8:	add	x2, x2, #0x9f0
  40d0ec:	add	x0, x0, #0x108
  40d0f0:	bl	414da8 <ferror@plt+0x10e18>
  40d0f4:	mov	x0, x21
  40d0f8:	ldp	x21, x22, [sp, #32]
  40d0fc:	ldp	x29, x30, [sp], #64
  40d100:	ret
  40d104:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d108:	add	x1, x1, #0xa30
  40d10c:	add	x1, x1, #0x298
  40d110:	mov	x21, #0x0                   	// #0
  40d114:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d118:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d11c:	add	x2, x2, #0xa18
  40d120:	add	x0, x0, #0x108
  40d124:	bl	414da8 <ferror@plt+0x10e18>
  40d128:	mov	x0, x21
  40d12c:	ldp	x21, x22, [sp, #32]
  40d130:	ldp	x29, x30, [sp], #64
  40d134:	ret
  40d138:	mov	x0, x21
  40d13c:	ldp	x19, x20, [sp, #16]
  40d140:	ldp	x21, x22, [sp, #32]
  40d144:	ldp	x23, x24, [sp, #48]
  40d148:	ldp	x29, x30, [sp], #64
  40d14c:	ret
  40d150:	cbz	x0, 40d15c <ferror@plt+0x91cc>
  40d154:	ldr	w0, [x0, #12]
  40d158:	ret
  40d15c:	stp	x29, x30, [sp, #-16]!
  40d160:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d164:	add	x1, x1, #0xa30
  40d168:	mov	x29, sp
  40d16c:	add	x1, x1, #0x2b0
  40d170:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d174:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d178:	add	x2, x2, #0x9f0
  40d17c:	add	x0, x0, #0x108
  40d180:	bl	414da8 <ferror@plt+0x10e18>
  40d184:	mov	w0, #0x0                   	// #0
  40d188:	ldp	x29, x30, [sp], #16
  40d18c:	ret
  40d190:	stp	x29, x30, [sp, #-32]!
  40d194:	mov	x29, sp
  40d198:	cbz	x0, 40d1f0 <ferror@plt+0x9260>
  40d19c:	stp	x19, x20, [sp, #16]
  40d1a0:	mov	x20, x0
  40d1a4:	mov	x19, #0x0                   	// #0
  40d1a8:	mov	x0, #0x0                   	// #0
  40d1ac:	ldr	w2, [x20]
  40d1b0:	cmp	w2, #0x0
  40d1b4:	b.le	40d1e4 <ferror@plt+0x9254>
  40d1b8:	ldr	x1, [x20, #32]
  40d1bc:	ldr	w1, [x1, x19, lsl #2]
  40d1c0:	cmp	w1, #0x1
  40d1c4:	b.ls	40d1d8 <ferror@plt+0x9248>  // b.plast
  40d1c8:	ldr	x1, [x20, #24]
  40d1cc:	ldr	x1, [x1, x19, lsl #3]
  40d1d0:	bl	40d6c8 <ferror@plt+0x9738>
  40d1d4:	ldr	w2, [x20]
  40d1d8:	add	x19, x19, #0x1
  40d1dc:	cmp	w2, w19
  40d1e0:	b.gt	40d1b8 <ferror@plt+0x9228>
  40d1e4:	ldp	x19, x20, [sp, #16]
  40d1e8:	ldp	x29, x30, [sp], #32
  40d1ec:	ret
  40d1f0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d1f4:	add	x1, x1, #0xa30
  40d1f8:	add	x1, x1, #0x2c8
  40d1fc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d200:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d204:	add	x2, x2, #0x9f0
  40d208:	add	x0, x0, #0x108
  40d20c:	bl	414da8 <ferror@plt+0x10e18>
  40d210:	mov	x0, #0x0                   	// #0
  40d214:	ldp	x29, x30, [sp], #32
  40d218:	ret
  40d21c:	nop
  40d220:	stp	x29, x30, [sp, #-32]!
  40d224:	mov	x29, sp
  40d228:	cbz	x0, 40d280 <ferror@plt+0x92f0>
  40d22c:	stp	x19, x20, [sp, #16]
  40d230:	mov	x20, x0
  40d234:	mov	x19, #0x0                   	// #0
  40d238:	mov	x0, #0x0                   	// #0
  40d23c:	ldr	w2, [x20]
  40d240:	cmp	w2, #0x0
  40d244:	b.le	40d274 <ferror@plt+0x92e4>
  40d248:	ldr	x1, [x20, #32]
  40d24c:	ldr	w1, [x1, x19, lsl #2]
  40d250:	cmp	w1, #0x1
  40d254:	b.ls	40d268 <ferror@plt+0x92d8>  // b.plast
  40d258:	ldr	x1, [x20, #40]
  40d25c:	ldr	x1, [x1, x19, lsl #3]
  40d260:	bl	40d6c8 <ferror@plt+0x9738>
  40d264:	ldr	w2, [x20]
  40d268:	add	x19, x19, #0x1
  40d26c:	cmp	w2, w19
  40d270:	b.gt	40d248 <ferror@plt+0x92b8>
  40d274:	ldp	x19, x20, [sp, #16]
  40d278:	ldp	x29, x30, [sp], #32
  40d27c:	ret
  40d280:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d284:	add	x1, x1, #0xa30
  40d288:	add	x1, x1, #0x2e0
  40d28c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d290:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d294:	add	x2, x2, #0x9f0
  40d298:	add	x0, x0, #0x108
  40d29c:	bl	414da8 <ferror@plt+0x10e18>
  40d2a0:	mov	x0, #0x0                   	// #0
  40d2a4:	ldp	x29, x30, [sp], #32
  40d2a8:	ret
  40d2ac:	nop
  40d2b0:	stp	x29, x30, [sp, #-16]!
  40d2b4:	mov	x29, sp
  40d2b8:	bl	403ad0 <strcmp@plt>
  40d2bc:	cmp	w0, #0x0
  40d2c0:	cset	w0, eq  // eq = none
  40d2c4:	ldp	x29, x30, [sp], #16
  40d2c8:	ret
  40d2cc:	nop
  40d2d0:	ldrsb	w1, [x0]
  40d2d4:	mov	x2, x0
  40d2d8:	mov	w0, #0x1505                	// #5381
  40d2dc:	cbz	w1, 40d2f0 <ferror@plt+0x9360>
  40d2e0:	add	w3, w1, w0, lsl #5
  40d2e4:	ldrsb	w1, [x2, #1]!
  40d2e8:	add	w0, w0, w3
  40d2ec:	cbnz	w1, 40d2e0 <ferror@plt+0x9350>
  40d2f0:	ret
  40d2f4:	nop
  40d2f8:	cmp	x1, x0
  40d2fc:	cset	w0, eq  // eq = none
  40d300:	ret
  40d304:	nop
  40d308:	ldr	w2, [x0]
  40d30c:	ldr	w0, [x1]
  40d310:	cmp	w2, w0
  40d314:	cset	w0, eq  // eq = none
  40d318:	ret
  40d31c:	nop
  40d320:	ldr	w0, [x0]
  40d324:	ret
  40d328:	ldr	x2, [x0]
  40d32c:	ldr	x0, [x1]
  40d330:	cmp	x2, x0
  40d334:	cset	w0, eq  // eq = none
  40d338:	ret
  40d33c:	nop
  40d340:	ldr	w0, [x0]
  40d344:	ret
  40d348:	ldr	d1, [x0]
  40d34c:	ldr	d0, [x1]
  40d350:	fcmp	d1, d0
  40d354:	cset	w0, eq  // eq = none
  40d358:	ret
  40d35c:	nop
  40d360:	ldr	d0, [x0]
  40d364:	fcvtzu	w0, d0
  40d368:	ret
  40d36c:	nop
  40d370:	cbz	x0, 40d484 <ferror@plt+0x94f4>
  40d374:	stp	x29, x30, [sp, #-96]!
  40d378:	mov	x29, sp
  40d37c:	stp	x19, x20, [sp, #16]
  40d380:	ldr	x19, [x0, #8]
  40d384:	cbz	x19, 40d478 <ferror@plt+0x94e8>
  40d388:	ldr	x3, [x19, #8]
  40d38c:	stp	x21, x22, [sp, #32]
  40d390:	stp	x23, x24, [sp, #48]
  40d394:	mov	x24, x2
  40d398:	mov	x23, x1
  40d39c:	mov	x2, x0
  40d3a0:	cbnz	x3, 40d3bc <ferror@plt+0x942c>
  40d3a4:	b	40d3c4 <ferror@plt+0x9434>
  40d3a8:	ldr	x3, [x3, #8]
  40d3ac:	mov	x2, x19
  40d3b0:	ldr	x1, [x19, #8]
  40d3b4:	mov	x19, x1
  40d3b8:	cbz	x3, 40d3c4 <ferror@plt+0x9434>
  40d3bc:	ldr	x3, [x3, #8]
  40d3c0:	cbnz	x3, 40d3a8 <ferror@plt+0x9418>
  40d3c4:	str	xzr, [x2, #8]
  40d3c8:	mov	x1, x23
  40d3cc:	mov	x2, x24
  40d3d0:	bl	40d370 <ferror@plt+0x93e0>
  40d3d4:	mov	x20, x0
  40d3d8:	mov	x2, x24
  40d3dc:	mov	x0, x19
  40d3e0:	mov	x1, x23
  40d3e4:	bl	40d370 <ferror@plt+0x93e0>
  40d3e8:	cmp	x20, #0x0
  40d3ec:	mov	x19, x0
  40d3f0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40d3f4:	b.eq	40d48c <ferror@plt+0x94fc>  // b.none
  40d3f8:	add	x21, sp, #0x48
  40d3fc:	mov	x22, #0x0                   	// #0
  40d400:	b	40d424 <ferror@plt+0x9494>
  40d404:	str	x19, [x21, #8]
  40d408:	mov	x21, x19
  40d40c:	cmp	x20, #0x0
  40d410:	ldr	x19, [x19, #8]
  40d414:	str	x22, [x21, #16]
  40d418:	mov	x22, x21
  40d41c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40d420:	b.eq	40d45c <ferror@plt+0x94cc>  // b.none
  40d424:	ldr	x1, [x19]
  40d428:	mov	x2, x24
  40d42c:	ldr	x0, [x20]
  40d430:	blr	x23
  40d434:	cmp	w0, #0x0
  40d438:	b.gt	40d404 <ferror@plt+0x9474>
  40d43c:	str	x20, [x21, #8]
  40d440:	mov	x21, x20
  40d444:	ldr	x20, [x20, #8]
  40d448:	str	x22, [x21, #16]
  40d44c:	mov	x22, x21
  40d450:	cmp	x20, #0x0
  40d454:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40d458:	b.ne	40d424 <ferror@plt+0x9494>  // b.any
  40d45c:	cmp	x20, #0x0
  40d460:	csel	x20, x20, x19, ne  // ne = any
  40d464:	ldp	x23, x24, [sp, #48]
  40d468:	str	x20, [x21, #8]
  40d46c:	str	x21, [x20, #16]
  40d470:	ldp	x21, x22, [sp, #32]
  40d474:	ldr	x0, [sp, #80]
  40d478:	ldp	x19, x20, [sp, #16]
  40d47c:	ldp	x29, x30, [sp], #96
  40d480:	ret
  40d484:	mov	x0, #0x0                   	// #0
  40d488:	ret
  40d48c:	add	x21, sp, #0x48
  40d490:	b	40d45c <ferror@plt+0x94cc>
  40d494:	nop
  40d498:	stp	x29, x30, [sp, #-80]!
  40d49c:	mov	x29, sp
  40d4a0:	stp	x23, x24, [sp, #48]
  40d4a4:	mov	x24, x0
  40d4a8:	cbz	x2, 40d580 <ferror@plt+0x95f0>
  40d4ac:	stp	x21, x22, [sp, #32]
  40d4b0:	mov	x22, x1
  40d4b4:	cbz	x0, 40d5d0 <ferror@plt+0x9640>
  40d4b8:	mov	x0, x1
  40d4bc:	stp	x19, x20, [sp, #16]
  40d4c0:	mov	x21, x2
  40d4c4:	ldr	x1, [x24]
  40d4c8:	str	x25, [sp, #64]
  40d4cc:	mov	x23, x3
  40d4d0:	mov	x2, x3
  40d4d4:	blr	x21
  40d4d8:	mov	w20, w0
  40d4dc:	ldr	x19, [x24, #8]
  40d4e0:	cbz	x19, 40d5e4 <ferror@plt+0x9654>
  40d4e4:	cmp	w0, #0x0
  40d4e8:	b.gt	40d4f4 <ferror@plt+0x9564>
  40d4ec:	b	40d56c <ferror@plt+0x95dc>
  40d4f0:	b.le	40d570 <ferror@plt+0x95e0>
  40d4f4:	ldr	x1, [x19]
  40d4f8:	mov	x2, x23
  40d4fc:	mov	x0, x22
  40d500:	mov	x25, x19
  40d504:	blr	x21
  40d508:	mov	w20, w0
  40d50c:	ldr	x19, [x19, #8]
  40d510:	cmp	w0, #0x0
  40d514:	cbnz	x19, 40d4f0 <ferror@plt+0x9560>
  40d518:	mov	x0, #0x18                  	// #24
  40d51c:	bl	41e490 <ferror@plt+0x1a500>
  40d520:	ldr	x1, [x25, #8]
  40d524:	str	x22, [x0]
  40d528:	cmp	x1, #0x0
  40d52c:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  40d530:	b.gt	40d5ac <ferror@plt+0x961c>
  40d534:	ldr	x1, [x25, #16]
  40d538:	cbz	x1, 40d544 <ferror@plt+0x95b4>
  40d53c:	str	x0, [x1, #8]
  40d540:	str	x1, [x0, #16]
  40d544:	ldp	x19, x20, [sp, #16]
  40d548:	cmp	x24, x25
  40d54c:	ldp	x21, x22, [sp, #32]
  40d550:	str	x25, [x0, #8]
  40d554:	str	x0, [x25, #16]
  40d558:	csel	x0, x0, x24, eq  // eq = none
  40d55c:	ldr	x25, [sp, #64]
  40d560:	ldp	x23, x24, [sp, #48]
  40d564:	ldp	x29, x30, [sp], #80
  40d568:	ret
  40d56c:	mov	x25, x24
  40d570:	mov	x0, #0x18                  	// #24
  40d574:	bl	41e490 <ferror@plt+0x1a500>
  40d578:	str	x22, [x0]
  40d57c:	b	40d534 <ferror@plt+0x95a4>
  40d580:	adrp	x2, 440000 <ferror@plt+0x3c070>
  40d584:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d588:	add	x2, x2, #0xf00
  40d58c:	add	x1, x1, #0xd70
  40d590:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d594:	add	x0, x0, #0x108
  40d598:	bl	414da8 <ferror@plt+0x10e18>
  40d59c:	mov	x0, x24
  40d5a0:	ldp	x23, x24, [sp, #48]
  40d5a4:	ldp	x29, x30, [sp], #80
  40d5a8:	ret
  40d5ac:	ldp	x19, x20, [sp, #16]
  40d5b0:	ldp	x21, x22, [sp, #32]
  40d5b4:	str	x0, [x25, #8]
  40d5b8:	str	x25, [x0, #16]
  40d5bc:	mov	x0, x24
  40d5c0:	ldp	x23, x24, [sp, #48]
  40d5c4:	ldr	x25, [sp, #64]
  40d5c8:	ldp	x29, x30, [sp], #80
  40d5cc:	ret
  40d5d0:	mov	x0, #0x18                  	// #24
  40d5d4:	bl	41e490 <ferror@plt+0x1a500>
  40d5d8:	str	x22, [x0]
  40d5dc:	ldp	x21, x22, [sp, #32]
  40d5e0:	b	40d560 <ferror@plt+0x95d0>
  40d5e4:	mov	x25, x24
  40d5e8:	b	40d518 <ferror@plt+0x9588>
  40d5ec:	nop
  40d5f0:	mov	x0, #0x18                  	// #24
  40d5f4:	b	41e490 <ferror@plt+0x1a500>
  40d5f8:	mov	x1, x0
  40d5fc:	mov	x2, #0x8                   	// #8
  40d600:	mov	x0, #0x18                  	// #24
  40d604:	b	41e800 <ferror@plt+0x1a870>
  40d608:	mov	x1, x0
  40d60c:	mov	x0, #0x18                  	// #24
  40d610:	b	41e510 <ferror@plt+0x1a580>
  40d614:	nop
  40d618:	stp	x29, x30, [sp, #-48]!
  40d61c:	mov	x29, sp
  40d620:	str	x21, [sp, #32]
  40d624:	mov	x21, x0
  40d628:	cbz	x0, 40d650 <ferror@plt+0x96c0>
  40d62c:	stp	x19, x20, [sp, #16]
  40d630:	mov	x20, x1
  40d634:	mov	x19, x0
  40d638:	ldr	x0, [x19]
  40d63c:	mov	x1, #0x0                   	// #0
  40d640:	ldr	x19, [x19, #8]
  40d644:	blr	x20
  40d648:	cbnz	x19, 40d638 <ferror@plt+0x96a8>
  40d64c:	ldp	x19, x20, [sp, #16]
  40d650:	mov	x1, x21
  40d654:	ldr	x21, [sp, #32]
  40d658:	mov	x2, #0x8                   	// #8
  40d65c:	ldp	x29, x30, [sp], #48
  40d660:	mov	x0, #0x18                  	// #24
  40d664:	b	41e800 <ferror@plt+0x1a870>
  40d668:	stp	x29, x30, [sp, #-32]!
  40d66c:	mov	x29, sp
  40d670:	stp	x19, x20, [sp, #16]
  40d674:	mov	x20, x1
  40d678:	mov	x19, x0
  40d67c:	mov	x0, #0x18                  	// #24
  40d680:	bl	41df20 <ferror@plt+0x19f90>
  40d684:	stp	x20, xzr, [x0]
  40d688:	cbz	x19, 40d6b4 <ferror@plt+0x9724>
  40d68c:	mov	x1, x19
  40d690:	mov	x2, x1
  40d694:	ldr	x1, [x1, #8]
  40d698:	cbnz	x1, 40d690 <ferror@plt+0x9700>
  40d69c:	str	x0, [x2, #8]
  40d6a0:	str	x2, [x0, #16]
  40d6a4:	mov	x0, x19
  40d6a8:	ldp	x19, x20, [sp, #16]
  40d6ac:	ldp	x29, x30, [sp], #32
  40d6b0:	ret
  40d6b4:	str	xzr, [x0, #16]
  40d6b8:	ldp	x19, x20, [sp, #16]
  40d6bc:	ldp	x29, x30, [sp], #32
  40d6c0:	ret
  40d6c4:	nop
  40d6c8:	stp	x29, x30, [sp, #-32]!
  40d6cc:	mov	x29, sp
  40d6d0:	stp	x19, x20, [sp, #16]
  40d6d4:	mov	x19, x0
  40d6d8:	mov	x20, x1
  40d6dc:	mov	x0, #0x18                  	// #24
  40d6e0:	bl	41df20 <ferror@plt+0x19f90>
  40d6e4:	stp	x20, x19, [x0]
  40d6e8:	cbz	x19, 40d70c <ferror@plt+0x977c>
  40d6ec:	ldr	x1, [x19, #16]
  40d6f0:	str	x1, [x0, #16]
  40d6f4:	cbz	x1, 40d6fc <ferror@plt+0x976c>
  40d6f8:	str	x0, [x1, #8]
  40d6fc:	str	x0, [x19, #16]
  40d700:	ldp	x19, x20, [sp, #16]
  40d704:	ldp	x29, x30, [sp], #32
  40d708:	ret
  40d70c:	str	xzr, [x0, #16]
  40d710:	ldp	x19, x20, [sp, #16]
  40d714:	ldp	x29, x30, [sp], #32
  40d718:	ret
  40d71c:	nop
  40d720:	stp	x29, x30, [sp, #-48]!
  40d724:	cmp	w2, #0x0
  40d728:	mov	x29, sp
  40d72c:	stp	x19, x20, [sp, #16]
  40d730:	mov	x20, x0
  40d734:	str	x21, [sp, #32]
  40d738:	mov	x21, x1
  40d73c:	b.lt	40d7a8 <ferror@plt+0x9818>  // b.tstop
  40d740:	b.eq	40d7c0 <ferror@plt+0x9830>  // b.none
  40d744:	cbz	x0, 40d7a8 <ferror@plt+0x9818>
  40d748:	sub	w2, w2, #0x2
  40d74c:	mov	x19, x0
  40d750:	b	40d758 <ferror@plt+0x97c8>
  40d754:	cbz	x19, 40d7a8 <ferror@plt+0x9818>
  40d758:	cmn	w2, #0x1
  40d75c:	sub	w2, w2, #0x1
  40d760:	ldr	x19, [x19, #8]
  40d764:	b.ne	40d754 <ferror@plt+0x97c4>  // b.any
  40d768:	cbz	x19, 40d7a8 <ferror@plt+0x9818>
  40d76c:	mov	x0, #0x18                  	// #24
  40d770:	bl	41df20 <ferror@plt+0x19f90>
  40d774:	mov	x2, x0
  40d778:	mov	x0, x20
  40d77c:	ldr	x1, [x19, #16]
  40d780:	str	x1, [x2, #16]
  40d784:	str	x21, [x2]
  40d788:	ldr	x1, [x19, #16]
  40d78c:	ldr	x21, [sp, #32]
  40d790:	str	x2, [x1, #8]
  40d794:	str	x19, [x2, #8]
  40d798:	str	x2, [x19, #16]
  40d79c:	ldp	x19, x20, [sp, #16]
  40d7a0:	ldp	x29, x30, [sp], #48
  40d7a4:	ret
  40d7a8:	mov	x1, x21
  40d7ac:	mov	x0, x20
  40d7b0:	ldp	x19, x20, [sp, #16]
  40d7b4:	ldr	x21, [sp, #32]
  40d7b8:	ldp	x29, x30, [sp], #48
  40d7bc:	b	40d668 <ferror@plt+0x96d8>
  40d7c0:	ldp	x19, x20, [sp, #16]
  40d7c4:	ldr	x21, [sp, #32]
  40d7c8:	ldp	x29, x30, [sp], #48
  40d7cc:	b	40d6c8 <ferror@plt+0x9738>
  40d7d0:	stp	x29, x30, [sp, #-48]!
  40d7d4:	mov	x29, sp
  40d7d8:	stp	x19, x20, [sp, #16]
  40d7dc:	mov	x20, x1
  40d7e0:	stp	x21, x22, [sp, #32]
  40d7e4:	mov	x22, x2
  40d7e8:	cbz	x0, 40d8a8 <ferror@plt+0x9918>
  40d7ec:	mov	x21, x0
  40d7f0:	cbz	x1, 40d86c <ferror@plt+0x98dc>
  40d7f4:	mov	x0, #0x18                  	// #24
  40d7f8:	bl	41df20 <ferror@plt+0x19f90>
  40d7fc:	mov	x19, x0
  40d800:	ldr	x0, [x20, #16]
  40d804:	str	x19, [x20, #16]
  40d808:	stp	x22, x20, [x19]
  40d80c:	str	x0, [x19, #16]
  40d810:	cbz	x0, 40d830 <ferror@plt+0x98a0>
  40d814:	str	x19, [x0, #8]
  40d818:	mov	x19, x21
  40d81c:	mov	x0, x19
  40d820:	ldp	x19, x20, [sp, #16]
  40d824:	ldp	x21, x22, [sp, #32]
  40d828:	ldp	x29, x30, [sp], #48
  40d82c:	ret
  40d830:	cmp	x21, x20
  40d834:	b.eq	40d81c <ferror@plt+0x988c>  // b.none
  40d838:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d83c:	add	x1, x1, #0xd70
  40d840:	add	x1, x1, #0x20
  40d844:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d848:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d84c:	add	x2, x2, #0xd38
  40d850:	add	x0, x0, #0x108
  40d854:	bl	414da8 <ferror@plt+0x10e18>
  40d858:	mov	x0, x19
  40d85c:	ldp	x19, x20, [sp, #16]
  40d860:	ldp	x21, x22, [sp, #32]
  40d864:	ldp	x29, x30, [sp], #48
  40d868:	ret
  40d86c:	mov	x1, x0
  40d870:	mov	x20, x1
  40d874:	ldr	x1, [x1, #8]
  40d878:	cbnz	x1, 40d870 <ferror@plt+0x98e0>
  40d87c:	mov	x0, #0x18                  	// #24
  40d880:	bl	41df20 <ferror@plt+0x19f90>
  40d884:	str	x0, [x20, #8]
  40d888:	mov	x19, x21
  40d88c:	stp	x22, xzr, [x0]
  40d890:	str	x20, [x0, #16]
  40d894:	mov	x0, x19
  40d898:	ldp	x19, x20, [sp, #16]
  40d89c:	ldp	x21, x22, [sp, #32]
  40d8a0:	ldp	x29, x30, [sp], #48
  40d8a4:	ret
  40d8a8:	mov	x0, #0x18                  	// #24
  40d8ac:	bl	41e490 <ferror@plt+0x1a500>
  40d8b0:	str	x22, [x0]
  40d8b4:	mov	x19, x0
  40d8b8:	cbz	x20, 40d81c <ferror@plt+0x988c>
  40d8bc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40d8c0:	add	x1, x1, #0xd70
  40d8c4:	add	x1, x1, #0x20
  40d8c8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d8cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d8d0:	add	x2, x2, #0xd28
  40d8d4:	add	x0, x0, #0x108
  40d8d8:	bl	414da8 <ferror@plt+0x10e18>
  40d8dc:	mov	x0, x19
  40d8e0:	ldp	x19, x20, [sp, #16]
  40d8e4:	ldp	x21, x22, [sp, #32]
  40d8e8:	ldp	x29, x30, [sp], #48
  40d8ec:	ret
  40d8f0:	cbz	x1, 40d914 <ferror@plt+0x9984>
  40d8f4:	cbz	x0, 40d918 <ferror@plt+0x9988>
  40d8f8:	mov	x2, x0
  40d8fc:	nop
  40d900:	mov	x3, x2
  40d904:	ldr	x2, [x2, #8]
  40d908:	cbnz	x2, 40d900 <ferror@plt+0x9970>
  40d90c:	str	x1, [x3, #8]
  40d910:	str	x3, [x1, #16]
  40d914:	ret
  40d918:	mov	x3, #0x0                   	// #0
  40d91c:	mov	x0, x1
  40d920:	str	x3, [x1, #16]
  40d924:	b	40d914 <ferror@plt+0x9984>
  40d928:	stp	x29, x30, [sp, #-32]!
  40d92c:	mov	x29, sp
  40d930:	stp	x19, x20, [sp, #16]
  40d934:	mov	x20, x0
  40d938:	cbz	x0, 40d9c8 <ferror@plt+0x9a38>
  40d93c:	mov	x19, x0
  40d940:	b	40d94c <ferror@plt+0x99bc>
  40d944:	ldr	x19, [x19, #8]
  40d948:	cbz	x19, 40d9c8 <ferror@plt+0x9a38>
  40d94c:	ldr	x2, [x19]
  40d950:	cmp	x2, x1
  40d954:	b.ne	40d944 <ferror@plt+0x99b4>  // b.any
  40d958:	ldr	x0, [x19, #16]
  40d95c:	cbz	x0, 40d984 <ferror@plt+0x99f4>
  40d960:	ldr	x1, [x0, #8]
  40d964:	cmp	x19, x1
  40d968:	b.eq	40d9f0 <ferror@plt+0x9a60>  // b.none
  40d96c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d970:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d974:	add	x2, x2, #0xd48
  40d978:	add	x0, x0, #0x108
  40d97c:	mov	w1, #0x10                  	// #16
  40d980:	bl	414ae8 <ferror@plt+0x10b58>
  40d984:	ldr	x0, [x19, #8]
  40d988:	cbz	x0, 40d9b0 <ferror@plt+0x9a20>
  40d98c:	ldr	x1, [x0, #16]
  40d990:	cmp	x19, x1
  40d994:	b.eq	40d9d8 <ferror@plt+0x9a48>  // b.none
  40d998:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40d99c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40d9a0:	add	x2, x2, #0xd48
  40d9a4:	add	x0, x0, #0x108
  40d9a8:	mov	w1, #0x10                  	// #16
  40d9ac:	bl	414ae8 <ferror@plt+0x10b58>
  40d9b0:	cmp	x20, x19
  40d9b4:	b.eq	40d9e8 <ferror@plt+0x9a58>  // b.none
  40d9b8:	stp	xzr, xzr, [x19, #8]
  40d9bc:	mov	x1, x19
  40d9c0:	mov	x0, #0x18                  	// #24
  40d9c4:	bl	41e510 <ferror@plt+0x1a580>
  40d9c8:	mov	x0, x20
  40d9cc:	ldp	x19, x20, [sp, #16]
  40d9d0:	ldp	x29, x30, [sp], #32
  40d9d4:	ret
  40d9d8:	ldr	x1, [x19, #16]
  40d9dc:	str	x1, [x0, #16]
  40d9e0:	cmp	x20, x19
  40d9e4:	b.ne	40d9b8 <ferror@plt+0x9a28>  // b.any
  40d9e8:	ldr	x20, [x20, #8]
  40d9ec:	b	40d9b8 <ferror@plt+0x9a28>
  40d9f0:	ldr	x1, [x19, #8]
  40d9f4:	str	x1, [x0, #8]
  40d9f8:	b	40d984 <ferror@plt+0x99f4>
  40d9fc:	nop
  40da00:	stp	x29, x30, [sp, #-48]!
  40da04:	mov	x29, sp
  40da08:	str	x21, [sp, #32]
  40da0c:	cbz	x0, 40da74 <ferror@plt+0x9ae4>
  40da10:	mov	x21, x0
  40da14:	stp	x19, x20, [sp, #16]
  40da18:	mov	x19, x0
  40da1c:	mov	x20, x1
  40da20:	mov	x1, x19
  40da24:	ldp	x0, x19, [x19]
  40da28:	cmp	x0, x20
  40da2c:	b.eq	40da48 <ferror@plt+0x9ab8>  // b.none
  40da30:	cbnz	x19, 40da20 <ferror@plt+0x9a90>
  40da34:	mov	x0, x21
  40da38:	ldp	x19, x20, [sp, #16]
  40da3c:	ldr	x21, [sp, #32]
  40da40:	ldp	x29, x30, [sp], #48
  40da44:	ret
  40da48:	ldr	x2, [x1, #16]
  40da4c:	cbz	x2, 40da6c <ferror@plt+0x9adc>
  40da50:	str	x19, [x2, #8]
  40da54:	mov	x0, #0x18                  	// #24
  40da58:	cbz	x19, 40da60 <ferror@plt+0x9ad0>
  40da5c:	str	x2, [x19, #16]
  40da60:	bl	41e510 <ferror@plt+0x1a580>
  40da64:	cbnz	x19, 40da20 <ferror@plt+0x9a90>
  40da68:	b	40da34 <ferror@plt+0x9aa4>
  40da6c:	mov	x21, x19
  40da70:	b	40da54 <ferror@plt+0x9ac4>
  40da74:	mov	x21, #0x0                   	// #0
  40da78:	mov	x0, x21
  40da7c:	ldr	x21, [sp, #32]
  40da80:	ldp	x29, x30, [sp], #48
  40da84:	ret
  40da88:	stp	x29, x30, [sp, #-32]!
  40da8c:	mov	x29, sp
  40da90:	stp	x19, x20, [sp, #16]
  40da94:	mov	x20, x0
  40da98:	cbz	x1, 40db04 <ferror@plt+0x9b74>
  40da9c:	ldr	x0, [x1, #16]
  40daa0:	mov	x19, x1
  40daa4:	cbz	x0, 40dacc <ferror@plt+0x9b3c>
  40daa8:	ldr	x1, [x0, #8]
  40daac:	cmp	x19, x1
  40dab0:	b.eq	40db28 <ferror@plt+0x9b98>  // b.none
  40dab4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40dab8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40dabc:	add	x2, x2, #0xd48
  40dac0:	add	x0, x0, #0x108
  40dac4:	mov	w1, #0x10                  	// #16
  40dac8:	bl	414ae8 <ferror@plt+0x10b58>
  40dacc:	ldr	x0, [x19, #8]
  40dad0:	cbz	x0, 40daf8 <ferror@plt+0x9b68>
  40dad4:	ldr	x1, [x0, #16]
  40dad8:	cmp	x19, x1
  40dadc:	b.eq	40db14 <ferror@plt+0x9b84>  // b.none
  40dae0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40dae4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40dae8:	add	x2, x2, #0xd48
  40daec:	add	x0, x0, #0x108
  40daf0:	mov	w1, #0x10                  	// #16
  40daf4:	bl	414ae8 <ferror@plt+0x10b58>
  40daf8:	cmp	x20, x19
  40dafc:	b.eq	40db34 <ferror@plt+0x9ba4>  // b.none
  40db00:	stp	xzr, xzr, [x19, #8]
  40db04:	mov	x0, x20
  40db08:	ldp	x19, x20, [sp, #16]
  40db0c:	ldp	x29, x30, [sp], #32
  40db10:	ret
  40db14:	ldr	x1, [x19, #16]
  40db18:	str	x1, [x0, #16]
  40db1c:	cmp	x20, x19
  40db20:	b.ne	40db00 <ferror@plt+0x9b70>  // b.any
  40db24:	b	40db34 <ferror@plt+0x9ba4>
  40db28:	ldr	x1, [x19, #8]
  40db2c:	str	x1, [x0, #8]
  40db30:	b	40dacc <ferror@plt+0x9b3c>
  40db34:	ldr	x20, [x20, #8]
  40db38:	stp	xzr, xzr, [x19, #8]
  40db3c:	b	40db04 <ferror@plt+0x9b74>
  40db40:	stp	x29, x30, [sp, #-32]!
  40db44:	mov	x29, sp
  40db48:	stp	x19, x20, [sp, #16]
  40db4c:	mov	x20, x0
  40db50:	mov	x19, x1
  40db54:	cbz	x1, 40dbbc <ferror@plt+0x9c2c>
  40db58:	ldr	x0, [x1, #16]
  40db5c:	cbz	x0, 40db84 <ferror@plt+0x9bf4>
  40db60:	ldr	x1, [x0, #8]
  40db64:	cmp	x19, x1
  40db68:	b.eq	40dbec <ferror@plt+0x9c5c>  // b.none
  40db6c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40db70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40db74:	add	x2, x2, #0xd48
  40db78:	add	x0, x0, #0x108
  40db7c:	mov	w1, #0x10                  	// #16
  40db80:	bl	414ae8 <ferror@plt+0x10b58>
  40db84:	ldr	x0, [x19, #8]
  40db88:	cbz	x0, 40dbb0 <ferror@plt+0x9c20>
  40db8c:	ldr	x1, [x0, #16]
  40db90:	cmp	x19, x1
  40db94:	b.eq	40dbd8 <ferror@plt+0x9c48>  // b.none
  40db98:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40db9c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40dba0:	add	x2, x2, #0xd48
  40dba4:	add	x0, x0, #0x108
  40dba8:	mov	w1, #0x10                  	// #16
  40dbac:	bl	414ae8 <ferror@plt+0x10b58>
  40dbb0:	cmp	x20, x19
  40dbb4:	b.eq	40dbf8 <ferror@plt+0x9c68>  // b.none
  40dbb8:	stp	xzr, xzr, [x19, #8]
  40dbbc:	mov	x1, x19
  40dbc0:	mov	x0, #0x18                  	// #24
  40dbc4:	bl	41e510 <ferror@plt+0x1a580>
  40dbc8:	mov	x0, x20
  40dbcc:	ldp	x19, x20, [sp, #16]
  40dbd0:	ldp	x29, x30, [sp], #32
  40dbd4:	ret
  40dbd8:	ldr	x1, [x19, #16]
  40dbdc:	str	x1, [x0, #16]
  40dbe0:	cmp	x20, x19
  40dbe4:	b.ne	40dbb8 <ferror@plt+0x9c28>  // b.any
  40dbe8:	b	40dbf8 <ferror@plt+0x9c68>
  40dbec:	ldr	x1, [x19, #8]
  40dbf0:	str	x1, [x0, #8]
  40dbf4:	b	40db84 <ferror@plt+0x9bf4>
  40dbf8:	ldr	x20, [x20, #8]
  40dbfc:	stp	xzr, xzr, [x19, #8]
  40dc00:	b	40dbbc <ferror@plt+0x9c2c>
  40dc04:	nop
  40dc08:	stp	x29, x30, [sp, #-64]!
  40dc0c:	mov	x29, sp
  40dc10:	stp	x23, x24, [sp, #48]
  40dc14:	mov	x24, #0x0                   	// #0
  40dc18:	cbz	x0, 40dcb0 <ferror@plt+0x9d20>
  40dc1c:	stp	x19, x20, [sp, #16]
  40dc20:	mov	x19, x0
  40dc24:	mov	x23, x2
  40dc28:	mov	x0, #0x18                  	// #24
  40dc2c:	stp	x21, x22, [sp, #32]
  40dc30:	mov	x22, x1
  40dc34:	bl	41df20 <ferror@plt+0x19f90>
  40dc38:	mov	x24, x0
  40dc3c:	ldr	x0, [x19]
  40dc40:	cbz	x22, 40dcc0 <ferror@plt+0x9d30>
  40dc44:	mov	x1, x23
  40dc48:	blr	x22
  40dc4c:	str	x0, [x24]
  40dc50:	ldr	x20, [x19, #8]
  40dc54:	str	xzr, [x24, #16]
  40dc58:	mov	x19, x24
  40dc5c:	cbnz	x20, 40dc74 <ferror@plt+0x9ce4>
  40dc60:	b	40dca4 <ferror@plt+0x9d14>
  40dc64:	blr	x22
  40dc68:	str	x0, [x19]
  40dc6c:	ldr	x20, [x20, #8]
  40dc70:	cbz	x20, 40dca4 <ferror@plt+0x9d14>
  40dc74:	mov	x21, x19
  40dc78:	mov	x0, #0x18                  	// #24
  40dc7c:	bl	41df20 <ferror@plt+0x19f90>
  40dc80:	mov	x19, x0
  40dc84:	ldr	x0, [x20]
  40dc88:	str	x19, [x21, #8]
  40dc8c:	str	x21, [x19, #16]
  40dc90:	mov	x1, x23
  40dc94:	cbnz	x22, 40dc64 <ferror@plt+0x9cd4>
  40dc98:	ldr	x20, [x20, #8]
  40dc9c:	str	x0, [x19]
  40dca0:	cbnz	x20, 40dc74 <ferror@plt+0x9ce4>
  40dca4:	ldp	x21, x22, [sp, #32]
  40dca8:	str	xzr, [x19, #8]
  40dcac:	ldp	x19, x20, [sp, #16]
  40dcb0:	mov	x0, x24
  40dcb4:	ldp	x23, x24, [sp, #48]
  40dcb8:	ldp	x29, x30, [sp], #64
  40dcbc:	ret
  40dcc0:	str	x0, [x24]
  40dcc4:	b	40dc50 <ferror@plt+0x9cc0>
  40dcc8:	mov	x2, #0x0                   	// #0
  40dccc:	mov	x1, #0x0                   	// #0
  40dcd0:	b	40dc08 <ferror@plt+0x9c78>
  40dcd4:	nop
  40dcd8:	mov	x1, x0
  40dcdc:	cbz	x0, 40dcf8 <ferror@plt+0x9d68>
  40dce0:	mov	x0, x1
  40dce4:	ldr	x2, [x1, #16]
  40dce8:	ldr	x1, [x1, #8]
  40dcec:	stp	x2, x1, [x0, #8]
  40dcf0:	cbnz	x1, 40dce0 <ferror@plt+0x9d50>
  40dcf4:	ret
  40dcf8:	mov	x0, #0x0                   	// #0
  40dcfc:	ret
  40dd00:	sub	w2, w1, #0x1
  40dd04:	cbz	w1, 40dd1c <ferror@plt+0x9d8c>
  40dd08:	cbz	x0, 40dd1c <ferror@plt+0x9d8c>
  40dd0c:	sub	w2, w2, #0x1
  40dd10:	cmn	w2, #0x1
  40dd14:	ldr	x0, [x0, #8]
  40dd18:	b.ne	40dd08 <ferror@plt+0x9d78>  // b.any
  40dd1c:	ret
  40dd20:	sub	w2, w1, #0x1
  40dd24:	cbz	w1, 40dd3c <ferror@plt+0x9dac>
  40dd28:	cbz	x0, 40dd3c <ferror@plt+0x9dac>
  40dd2c:	sub	w2, w2, #0x1
  40dd30:	cmn	w2, #0x1
  40dd34:	ldr	x0, [x0, #16]
  40dd38:	b.ne	40dd28 <ferror@plt+0x9d98>  // b.any
  40dd3c:	ret
  40dd40:	sub	w2, w1, #0x1
  40dd44:	cbz	w1, 40dd64 <ferror@plt+0x9dd4>
  40dd48:	cbnz	x0, 40dd54 <ferror@plt+0x9dc4>
  40dd4c:	b	40dd70 <ferror@plt+0x9de0>
  40dd50:	cbz	x0, 40dd6c <ferror@plt+0x9ddc>
  40dd54:	sub	w2, w2, #0x1
  40dd58:	cmn	w2, #0x1
  40dd5c:	ldr	x0, [x0, #8]
  40dd60:	b.ne	40dd50 <ferror@plt+0x9dc0>  // b.any
  40dd64:	cbz	x0, 40dd70 <ferror@plt+0x9de0>
  40dd68:	ldr	x0, [x0]
  40dd6c:	ret
  40dd70:	mov	x0, #0x0                   	// #0
  40dd74:	ret
  40dd78:	cbnz	x0, 40dd88 <ferror@plt+0x9df8>
  40dd7c:	b	40dd98 <ferror@plt+0x9e08>
  40dd80:	ldr	x0, [x0, #8]
  40dd84:	cbz	x0, 40dd94 <ferror@plt+0x9e04>
  40dd88:	ldr	x2, [x0]
  40dd8c:	cmp	x2, x1
  40dd90:	b.ne	40dd80 <ferror@plt+0x9df0>  // b.any
  40dd94:	ret
  40dd98:	mov	x0, #0x0                   	// #0
  40dd9c:	ret
  40dda0:	stp	x29, x30, [sp, #-48]!
  40dda4:	mov	x29, sp
  40dda8:	stp	x19, x20, [sp, #16]
  40ddac:	mov	x19, x0
  40ddb0:	cbz	x2, 40de08 <ferror@plt+0x9e78>
  40ddb4:	str	x21, [sp, #32]
  40ddb8:	mov	x20, x2
  40ddbc:	mov	x21, x1
  40ddc0:	cbnz	x0, 40ddd0 <ferror@plt+0x9e40>
  40ddc4:	b	40ddf4 <ferror@plt+0x9e64>
  40ddc8:	ldr	x19, [x19, #8]
  40ddcc:	cbz	x19, 40ddf4 <ferror@plt+0x9e64>
  40ddd0:	ldr	x0, [x19]
  40ddd4:	mov	x1, x21
  40ddd8:	blr	x20
  40dddc:	cbnz	w0, 40ddc8 <ferror@plt+0x9e38>
  40dde0:	mov	x0, x19
  40dde4:	ldp	x19, x20, [sp, #16]
  40dde8:	ldr	x21, [sp, #32]
  40ddec:	ldp	x29, x30, [sp], #48
  40ddf0:	ret
  40ddf4:	mov	x0, #0x0                   	// #0
  40ddf8:	ldp	x19, x20, [sp, #16]
  40ddfc:	ldr	x21, [sp, #32]
  40de00:	ldp	x29, x30, [sp], #48
  40de04:	ret
  40de08:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40de0c:	add	x1, x1, #0xd70
  40de10:	add	x1, x1, #0x38
  40de14:	adrp	x2, 440000 <ferror@plt+0x3c070>
  40de18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40de1c:	add	x2, x2, #0xf00
  40de20:	add	x0, x0, #0x108
  40de24:	bl	414da8 <ferror@plt+0x10e18>
  40de28:	mov	x0, x19
  40de2c:	ldp	x19, x20, [sp, #16]
  40de30:	ldp	x29, x30, [sp], #48
  40de34:	ret
  40de38:	mov	x2, x0
  40de3c:	cbz	x0, 40de64 <ferror@plt+0x9ed4>
  40de40:	cmp	x2, x1
  40de44:	mov	w0, #0x0                   	// #0
  40de48:	b.ne	40de54 <ferror@plt+0x9ec4>  // b.any
  40de4c:	b	40de68 <ferror@plt+0x9ed8>
  40de50:	b.eq	40de68 <ferror@plt+0x9ed8>  // b.none
  40de54:	ldr	x2, [x2, #8]
  40de58:	add	w0, w0, #0x1
  40de5c:	cmp	x1, x2
  40de60:	cbnz	x2, 40de50 <ferror@plt+0x9ec0>
  40de64:	mov	w0, #0xffffffff            	// #-1
  40de68:	ret
  40de6c:	nop
  40de70:	mov	x2, x0
  40de74:	cbz	x0, 40de9c <ferror@plt+0x9f0c>
  40de78:	mov	w0, #0x0                   	// #0
  40de7c:	b	40de8c <ferror@plt+0x9efc>
  40de80:	ldr	x2, [x2, #8]
  40de84:	add	w0, w0, #0x1
  40de88:	cbz	x2, 40de9c <ferror@plt+0x9f0c>
  40de8c:	ldr	x3, [x2]
  40de90:	cmp	x3, x1
  40de94:	b.ne	40de80 <ferror@plt+0x9ef0>  // b.any
  40de98:	ret
  40de9c:	mov	w0, #0xffffffff            	// #-1
  40dea0:	ret
  40dea4:	nop
  40dea8:	mov	x1, x0
  40deac:	mov	x0, #0x0                   	// #0
  40deb0:	cbz	x1, 40dec4 <ferror@plt+0x9f34>
  40deb4:	nop
  40deb8:	mov	x0, x1
  40debc:	ldr	x1, [x1, #8]
  40dec0:	cbnz	x1, 40deb8 <ferror@plt+0x9f28>
  40dec4:	ret
  40dec8:	mov	x1, x0
  40decc:	mov	x0, #0x0                   	// #0
  40ded0:	cbz	x1, 40dee4 <ferror@plt+0x9f54>
  40ded4:	nop
  40ded8:	mov	x0, x1
  40dedc:	ldr	x1, [x1, #16]
  40dee0:	cbnz	x1, 40ded8 <ferror@plt+0x9f48>
  40dee4:	ret
  40dee8:	mov	x1, x0
  40deec:	mov	w0, #0x0                   	// #0
  40def0:	cbz	x1, 40df04 <ferror@plt+0x9f74>
  40def4:	nop
  40def8:	ldr	x1, [x1, #8]
  40defc:	add	w0, w0, #0x1
  40df00:	cbnz	x1, 40def8 <ferror@plt+0x9f68>
  40df04:	ret
  40df08:	cbz	x0, 40df4c <ferror@plt+0x9fbc>
  40df0c:	stp	x29, x30, [sp, #-48]!
  40df10:	mov	x29, sp
  40df14:	stp	x19, x20, [sp, #16]
  40df18:	mov	x19, x0
  40df1c:	mov	x20, x2
  40df20:	str	x21, [sp, #32]
  40df24:	mov	x21, x1
  40df28:	ldr	x0, [x19]
  40df2c:	mov	x1, x20
  40df30:	ldr	x19, [x19, #8]
  40df34:	blr	x21
  40df38:	cbnz	x19, 40df28 <ferror@plt+0x9f98>
  40df3c:	ldp	x19, x20, [sp, #16]
  40df40:	ldr	x21, [sp, #32]
  40df44:	ldp	x29, x30, [sp], #48
  40df48:	ret
  40df4c:	ret
  40df50:	mov	x3, #0x0                   	// #0
  40df54:	b	40d498 <ferror@plt+0x9508>
  40df58:	b	40d498 <ferror@plt+0x9508>
  40df5c:	nop
  40df60:	mov	x2, #0x0                   	// #0
  40df64:	b	40d370 <ferror@plt+0x93e0>
  40df68:	b	40d370 <ferror@plt+0x93e0>
  40df6c:	nop
  40df70:	ldr	w1, [x0]
  40df74:	add	w1, w1, #0x1
  40df78:	str	w1, [x0]
  40df7c:	ret
  40df80:	ldr	x1, [x0, #8]
  40df84:	str	x1, [x2]
  40df88:	ldr	x0, [x0, #16]
  40df8c:	str	x0, [x3]
  40df90:	ret
  40df94:	nop
  40df98:	ldr	w0, [x0, #104]
  40df9c:	ret
  40dfa0:	ldr	w0, [x0, #104]
  40dfa4:	ret
  40dfa8:	ldr	w0, [x0, #100]
  40dfac:	ret
  40dfb0:	ldr	w0, [x0, #100]
  40dfb4:	ret
  40dfb8:	mov	w0, #0x1                   	// #1
  40dfbc:	str	wzr, [x1]
  40dfc0:	ret
  40dfc4:	nop
  40dfc8:	mov	w0, #0x1                   	// #1
  40dfcc:	ret
  40dfd0:	mov	x1, x0
  40dfd4:	mov	x0, #0x10                  	// #16
  40dfd8:	b	41e510 <ferror@plt+0x1a580>
  40dfdc:	nop
  40dfe0:	stp	x29, x30, [sp, #-32]!
  40dfe4:	mov	x4, x1
  40dfe8:	mov	x5, #0x0                   	// #0
  40dfec:	mov	x29, sp
  40dff0:	ldr	x1, [x0, #96]
  40dff4:	str	x19, [sp, #16]
  40dff8:	mov	x19, x0
  40dffc:	cbz	x1, 40e01c <ferror@plt+0xa08c>
  40e000:	ldr	x3, [x1]
  40e004:	ldr	x2, [x1, #16]
  40e008:	cmp	x3, x4
  40e00c:	b.eq	40e034 <ferror@plt+0xa0a4>  // b.none
  40e010:	mov	x5, x1
  40e014:	mov	x1, x2
  40e018:	cbnz	x1, 40e000 <ferror@plt+0xa070>
  40e01c:	mov	w1, #0x1                   	// #1
  40e020:	str	w1, [x19, #152]
  40e024:	ldr	x0, [x19, #136]
  40e028:	ldr	x19, [sp, #16]
  40e02c:	ldp	x29, x30, [sp], #32
  40e030:	b	42ec50 <ferror@plt+0x2acc0>
  40e034:	cbz	x5, 40e070 <ferror@plt+0xa0e0>
  40e038:	str	x2, [x5, #16]
  40e03c:	cbz	x2, 40e078 <ferror@plt+0xa0e8>
  40e040:	str	x5, [x2, #8]
  40e044:	mov	x0, #0x20                  	// #32
  40e048:	bl	41e510 <ferror@plt+0x1a580>
  40e04c:	ldr	w0, [x19, #112]
  40e050:	mov	w1, #0x1                   	// #1
  40e054:	str	w1, [x19, #152]
  40e058:	sub	w0, w0, #0x1
  40e05c:	str	w0, [x19, #112]
  40e060:	ldr	x0, [x19, #136]
  40e064:	ldr	x19, [sp, #16]
  40e068:	ldp	x29, x30, [sp], #32
  40e06c:	b	42ec50 <ferror@plt+0x2acc0>
  40e070:	str	x2, [x19, #96]
  40e074:	cbnz	x2, 40e040 <ferror@plt+0xa0b0>
  40e078:	str	x5, [x19, #104]
  40e07c:	b	40e044 <ferror@plt+0xa0b4>
  40e080:	ldr	w1, [x0, #44]
  40e084:	tbz	w1, #6, 40e0a4 <ferror@plt+0xa114>
  40e088:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e08c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e090:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e094:	add	x2, x2, #0xdc0
  40e098:	add	x1, x1, #0x738
  40e09c:	add	x0, x0, #0x108
  40e0a0:	b	414da8 <ferror@plt+0x10e18>
  40e0a4:	stp	x29, x30, [sp, #-32]!
  40e0a8:	orr	w1, w1, #0x40
  40e0ac:	mov	x29, sp
  40e0b0:	stp	x19, x20, [sp, #16]
  40e0b4:	mov	x20, x0
  40e0b8:	ldr	x0, [x0, #32]
  40e0bc:	str	w1, [x20, #44]
  40e0c0:	cbz	x0, 40e104 <ferror@plt+0xa174>
  40e0c4:	ldr	x19, [x20, #56]
  40e0c8:	cbnz	x19, 40e0d4 <ferror@plt+0xa144>
  40e0cc:	b	40e0e4 <ferror@plt+0xa154>
  40e0d0:	ldr	x0, [x20, #32]
  40e0d4:	ldr	x1, [x19]
  40e0d8:	bl	40dfe0 <ferror@plt+0xa050>
  40e0dc:	ldr	x19, [x19, #8]
  40e0e0:	cbnz	x19, 40e0d0 <ferror@plt+0xa140>
  40e0e4:	ldr	x0, [x20, #88]
  40e0e8:	ldr	x19, [x0, #24]
  40e0ec:	cbz	x19, 40e10c <ferror@plt+0xa17c>
  40e0f0:	ldr	x1, [x19]
  40e0f4:	ldr	x0, [x20, #32]
  40e0f8:	bl	40dfe0 <ferror@plt+0xa050>
  40e0fc:	ldr	x19, [x19, #8]
  40e100:	cbnz	x19, 40e0f0 <ferror@plt+0xa160>
  40e104:	ldr	x0, [x20, #88]
  40e108:	cbz	x0, 40e124 <ferror@plt+0xa194>
  40e10c:	ldr	x19, [x0]
  40e110:	cbz	x19, 40e124 <ferror@plt+0xa194>
  40e114:	ldr	x0, [x19]
  40e118:	bl	40e080 <ferror@plt+0xa0f0>
  40e11c:	ldr	x19, [x19, #8]
  40e120:	cbnz	x19, 40e114 <ferror@plt+0xa184>
  40e124:	ldp	x19, x20, [sp, #16]
  40e128:	ldp	x29, x30, [sp], #32
  40e12c:	ret
  40e130:	adrp	x1, 49b000 <ferror@plt+0x97070>
  40e134:	add	x1, x1, #0xa28
  40e138:	sxtw	x2, w0
  40e13c:	mov	w3, #0x1                   	// #1
  40e140:	ldr	x4, [x1, #264]
  40e144:	ldr	x0, [x4, #136]
  40e148:	str	w3, [x1, x2, lsl #2]
  40e14c:	str	w3, [x1, #260]
  40e150:	b	42ec50 <ferror@plt+0x2acc0>
  40e154:	nop
  40e158:	stp	x29, x30, [sp, #-48]!
  40e15c:	mov	x29, sp
  40e160:	stp	x19, x20, [sp, #16]
  40e164:	mov	x20, x0
  40e168:	mov	w19, w1
  40e16c:	mov	x0, #0x20                  	// #32
  40e170:	str	x21, [sp, #32]
  40e174:	mov	x21, x2
  40e178:	bl	41df20 <ferror@plt+0x19f90>
  40e17c:	ldr	x3, [x20, #104]
  40e180:	str	x21, [x0]
  40e184:	strh	wzr, [x21, #6]
  40e188:	mov	x1, #0x0                   	// #0
  40e18c:	str	w19, [x0, #24]
  40e190:	cbnz	x3, 40e1a8 <ferror@plt+0xa218>
  40e194:	b	40e1ec <ferror@plt+0xa25c>
  40e198:	ldr	x2, [x3, #8]
  40e19c:	mov	x1, x3
  40e1a0:	mov	x3, x2
  40e1a4:	cbz	x2, 40e200 <ferror@plt+0xa270>
  40e1a8:	ldr	w2, [x3, #24]
  40e1ac:	cmp	w2, w19
  40e1b0:	b.gt	40e198 <ferror@plt+0xa208>
  40e1b4:	str	x0, [x3, #16]
  40e1b8:	stp	x3, x1, [x0, #8]
  40e1bc:	cbz	x1, 40e1f8 <ferror@plt+0xa268>
  40e1c0:	str	x0, [x1, #8]
  40e1c4:	ldr	w1, [x20, #112]
  40e1c8:	mov	w2, #0x1                   	// #1
  40e1cc:	ldr	x21, [sp, #32]
  40e1d0:	add	w1, w1, w2
  40e1d4:	str	w1, [x20, #112]
  40e1d8:	str	w2, [x20, #152]
  40e1dc:	ldr	x0, [x20, #136]
  40e1e0:	ldp	x19, x20, [sp, #16]
  40e1e4:	ldp	x29, x30, [sp], #48
  40e1e8:	b	42ec50 <ferror@plt+0x2acc0>
  40e1ec:	stp	xzr, xzr, [x0, #8]
  40e1f0:	str	x0, [x20, #96]
  40e1f4:	nop
  40e1f8:	str	x0, [x20, #104]
  40e1fc:	b	40e1c4 <ferror@plt+0xa234>
  40e200:	stp	xzr, x1, [x0, #8]
  40e204:	str	x0, [x20, #96]
  40e208:	b	40e1c0 <ferror@plt+0xa230>
  40e20c:	nop
  40e210:	stp	x29, x30, [sp, #-32]!
  40e214:	mov	x29, sp
  40e218:	stp	x19, x20, [sp, #16]
  40e21c:	mov	x19, x0
  40e220:	ldr	w0, [x0, #44]
  40e224:	tbnz	w0, #6, 40e250 <ferror@plt+0xa2c0>
  40e228:	ldp	x19, x20, [sp, #16]
  40e22c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e230:	ldp	x29, x30, [sp], #32
  40e234:	add	x1, x1, #0x738
  40e238:	add	x1, x1, #0x10
  40e23c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e240:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e244:	add	x2, x2, #0xde0
  40e248:	add	x0, x0, #0x108
  40e24c:	b	414da8 <ferror@plt+0x10e18>
  40e250:	tbz	w0, #0, 40e2d4 <ferror@plt+0xa344>
  40e254:	ldr	x20, [x19, #56]
  40e258:	and	w0, w0, #0xffffffbf
  40e25c:	str	w0, [x19, #44]
  40e260:	cbz	x20, 40e280 <ferror@plt+0xa2f0>
  40e264:	nop
  40e268:	ldr	w1, [x19, #40]
  40e26c:	ldr	x2, [x20]
  40e270:	ldr	x0, [x19, #32]
  40e274:	bl	40e158 <ferror@plt+0xa1c8>
  40e278:	ldr	x20, [x20, #8]
  40e27c:	cbnz	x20, 40e268 <ferror@plt+0xa2d8>
  40e280:	ldr	x0, [x19, #88]
  40e284:	ldr	x20, [x0, #24]
  40e288:	cbz	x20, 40e2b0 <ferror@plt+0xa320>
  40e28c:	nop
  40e290:	ldr	w1, [x19, #40]
  40e294:	ldr	x2, [x20]
  40e298:	ldr	x0, [x19, #32]
  40e29c:	bl	40e158 <ferror@plt+0xa1c8>
  40e2a0:	ldr	x20, [x20, #8]
  40e2a4:	cbnz	x20, 40e290 <ferror@plt+0xa300>
  40e2a8:	ldr	x0, [x19, #88]
  40e2ac:	cbz	x0, 40e2c8 <ferror@plt+0xa338>
  40e2b0:	ldr	x19, [x0]
  40e2b4:	cbz	x19, 40e2c8 <ferror@plt+0xa338>
  40e2b8:	ldr	x0, [x19]
  40e2bc:	bl	40e210 <ferror@plt+0xa280>
  40e2c0:	ldr	x19, [x19, #8]
  40e2c4:	cbnz	x19, 40e2b8 <ferror@plt+0xa328>
  40e2c8:	ldp	x19, x20, [sp, #16]
  40e2cc:	ldp	x29, x30, [sp], #32
  40e2d0:	ret
  40e2d4:	ldp	x19, x20, [sp, #16]
  40e2d8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e2dc:	ldp	x29, x30, [sp], #32
  40e2e0:	add	x1, x1, #0x738
  40e2e4:	add	x1, x1, #0x10
  40e2e8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e2ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e2f0:	add	x2, x2, #0xdf8
  40e2f4:	add	x0, x0, #0x108
  40e2f8:	b	414da8 <ferror@plt+0x10e18>
  40e2fc:	nop
  40e300:	adrp	x1, 410000 <ferror@plt+0xc070>
  40e304:	add	x1, x1, #0xe68
  40e308:	b	41ab58 <ferror@plt+0x16bc8>
  40e30c:	nop
  40e310:	stp	x29, x30, [sp, #-208]!
  40e314:	mov	x29, sp
  40e318:	stp	x19, x20, [sp, #16]
  40e31c:	mov	x20, x0
  40e320:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40e324:	add	x19, x19, #0xa28
  40e328:	str	x21, [sp, #32]
  40e32c:	add	x0, x19, #0x110
  40e330:	bl	42fb00 <ferror@plt+0x2bb70>
  40e334:	ldr	w21, [x20, #96]
  40e338:	add	x0, x19, #0x118
  40e33c:	sxtw	x1, w21
  40e340:	ldr	w2, [x0, x1, lsl #2]
  40e344:	sub	w2, w2, #0x1
  40e348:	str	w2, [x0, x1, lsl #2]
  40e34c:	ldr	w0, [x0, x1, lsl #2]
  40e350:	cbz	w0, 40e380 <ferror@plt+0xa3f0>
  40e354:	ldr	x0, [x19, #544]
  40e358:	mov	x1, x20
  40e35c:	bl	41f100 <ferror@plt+0x1b170>
  40e360:	mov	x1, x0
  40e364:	add	x0, x19, #0x110
  40e368:	str	x1, [x19, #544]
  40e36c:	bl	42fb28 <ferror@plt+0x2bb98>
  40e370:	ldp	x19, x20, [sp, #16]
  40e374:	ldr	x21, [sp, #32]
  40e378:	ldp	x29, x30, [sp], #208
  40e37c:	ret
  40e380:	add	x0, sp, #0x40
  40e384:	str	xzr, [sp, #56]
  40e388:	bl	403810 <sigemptyset@plt>
  40e38c:	add	x1, sp, #0x38
  40e390:	mov	w0, w21
  40e394:	mov	x2, #0x0                   	// #0
  40e398:	bl	4039d0 <sigaction@plt>
  40e39c:	b	40e354 <ferror@plt+0xa3c4>
  40e3a0:	stp	x29, x30, [sp, #-32]!
  40e3a4:	mov	x29, sp
  40e3a8:	cbz	x1, 40e3cc <ferror@plt+0xa43c>
  40e3ac:	str	x19, [sp, #16]
  40e3b0:	mov	x19, x0
  40e3b4:	mov	x0, x2
  40e3b8:	blr	x1
  40e3bc:	str	wzr, [x19, #100]
  40e3c0:	ldr	x19, [sp, #16]
  40e3c4:	ldp	x29, x30, [sp], #32
  40e3c8:	ret
  40e3cc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e3d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e3d4:	add	x2, x2, #0xe18
  40e3d8:	add	x0, x0, #0x108
  40e3dc:	mov	w1, #0x10                  	// #16
  40e3e0:	bl	414ae8 <ferror@plt+0x10b58>
  40e3e4:	mov	w0, #0x0                   	// #0
  40e3e8:	b	40e3c4 <ferror@plt+0xa434>
  40e3ec:	nop
  40e3f0:	stp	x29, x30, [sp, #-16]!
  40e3f4:	mov	x29, sp
  40e3f8:	cbz	x1, 40e414 <ferror@plt+0xa484>
  40e3fc:	mov	x3, x1
  40e400:	ldp	w0, w1, [x0, #96]
  40e404:	blr	x3
  40e408:	mov	w0, #0x0                   	// #0
  40e40c:	ldp	x29, x30, [sp], #16
  40e410:	ret
  40e414:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e418:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e41c:	add	x2, x2, #0xe70
  40e420:	add	x0, x0, #0x108
  40e424:	mov	w1, #0x10                  	// #16
  40e428:	bl	414ae8 <ferror@plt+0x10b58>
  40e42c:	b	40e408 <ferror@plt+0xa478>
  40e430:	cbz	x1, 40e440 <ferror@plt+0xa4b0>
  40e434:	mov	x0, x2
  40e438:	mov	x16, x1
  40e43c:	br	x16
  40e440:	stp	x29, x30, [sp, #-16]!
  40e444:	mov	w1, #0x10                  	// #16
  40e448:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e44c:	mov	x29, sp
  40e450:	add	x2, x2, #0xec8
  40e454:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e458:	add	x0, x0, #0x108
  40e45c:	bl	414ae8 <ferror@plt+0x10b58>
  40e460:	mov	w0, #0x0                   	// #0
  40e464:	ldp	x29, x30, [sp], #16
  40e468:	ret
  40e46c:	nop
  40e470:	stp	x29, x30, [sp, #-32]!
  40e474:	mov	x29, sp
  40e478:	str	x19, [sp, #16]
  40e47c:	mov	x19, x0
  40e480:	ldr	w0, [x0]
  40e484:	sub	w0, w0, #0x1
  40e488:	str	w0, [x19]
  40e48c:	cbnz	w0, 40e4b0 <ferror@plt+0xa520>
  40e490:	ldr	x1, [x19, #24]
  40e494:	cbz	x1, 40e4a0 <ferror@plt+0xa510>
  40e498:	ldr	x0, [x19, #16]
  40e49c:	blr	x1
  40e4a0:	mov	x0, x19
  40e4a4:	ldr	x19, [sp, #16]
  40e4a8:	ldp	x29, x30, [sp], #32
  40e4ac:	b	413678 <ferror@plt+0xf6e8>
  40e4b0:	ldr	x19, [sp, #16]
  40e4b4:	ldp	x29, x30, [sp], #32
  40e4b8:	ret
  40e4bc:	nop
  40e4c0:	stp	x29, x30, [sp, #-32]!
  40e4c4:	mov	x29, sp
  40e4c8:	stp	x19, x20, [sp, #16]
  40e4cc:	mov	x20, x0
  40e4d0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40e4d4:	add	x19, x19, #0xa28
  40e4d8:	add	x0, x19, #0x228
  40e4dc:	bl	42fb00 <ferror@plt+0x2bb70>
  40e4e0:	ldr	x0, [x20]
  40e4e4:	cbz	x0, 40e4f0 <ferror@plt+0xa560>
  40e4e8:	ldr	x0, [x0, #136]
  40e4ec:	bl	42ec50 <ferror@plt+0x2acc0>
  40e4f0:	add	x0, x19, #0x228
  40e4f4:	ldp	x19, x20, [sp, #16]
  40e4f8:	ldp	x29, x30, [sp], #32
  40e4fc:	b	42fb28 <ferror@plt+0x2bb98>
  40e500:	stp	x29, x30, [sp, #-32]!
  40e504:	mov	x29, sp
  40e508:	stp	x19, x20, [sp, #16]
  40e50c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  40e510:	add	x20, x20, #0x5f0
  40e514:	mov	x0, x20
  40e518:	bl	42fed8 <ferror@plt+0x2bf48>
  40e51c:	mov	x19, x0
  40e520:	cbz	x0, 40e534 <ferror@plt+0xa5a4>
  40e524:	mov	x0, x19
  40e528:	ldp	x19, x20, [sp, #16]
  40e52c:	ldp	x29, x30, [sp], #32
  40e530:	ret
  40e534:	mov	x0, #0x10                  	// #16
  40e538:	bl	41e490 <ferror@plt+0x1a500>
  40e53c:	mov	x19, x0
  40e540:	mov	x0, x20
  40e544:	mov	x1, x19
  40e548:	bl	42fef0 <ferror@plt+0x2bf60>
  40e54c:	mov	x0, x19
  40e550:	ldp	x19, x20, [sp, #16]
  40e554:	ldp	x29, x30, [sp], #32
  40e558:	ret
  40e55c:	nop
  40e560:	stp	x29, x30, [sp, #-64]!
  40e564:	mov	x29, sp
  40e568:	stp	x21, x22, [sp, #32]
  40e56c:	mov	x22, x1
  40e570:	ldr	x21, [x1, #80]
  40e574:	stp	x19, x20, [sp, #16]
  40e578:	mov	x19, x0
  40e57c:	str	x23, [sp, #48]
  40e580:	ldr	w23, [x0, #40]
  40e584:	cbnz	x21, 40e59c <ferror@plt+0xa60c>
  40e588:	b	40e694 <ferror@plt+0xa704>
  40e58c:	b.lt	40e618 <ferror@plt+0xa688>  // b.tstop
  40e590:	ldr	x0, [x21, #8]
  40e594:	cbz	x0, 40e674 <ferror@plt+0xa6e4>
  40e598:	mov	x21, x0
  40e59c:	ldr	x20, [x21]
  40e5a0:	ldr	w0, [x20, #16]
  40e5a4:	cmp	w23, w0
  40e5a8:	b.ne	40e58c <ferror@plt+0xa5fc>  // b.any
  40e5ac:	ldr	x0, [x19, #88]
  40e5b0:	ldr	x0, [x0, #8]
  40e5b4:	cbz	x0, 40e648 <ferror@plt+0xa6b8>
  40e5b8:	ldr	x1, [x20]
  40e5bc:	cbz	x1, 40e5ec <ferror@plt+0xa65c>
  40e5c0:	ldr	x1, [x0, #64]
  40e5c4:	str	x0, [x19, #72]
  40e5c8:	str	x19, [x0, #64]
  40e5cc:	str	x1, [x19, #64]
  40e5d0:	cbz	x1, 40e65c <ferror@plt+0xa6cc>
  40e5d4:	str	x19, [x1, #72]
  40e5d8:	ldp	x19, x20, [sp, #16]
  40e5dc:	ldp	x21, x22, [sp, #32]
  40e5e0:	ldr	x23, [sp, #48]
  40e5e4:	ldp	x29, x30, [sp], #64
  40e5e8:	ret
  40e5ec:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  40e5f0:	add	x3, x3, #0x738
  40e5f4:	adrp	x4, 43e000 <ferror@plt+0x3a070>
  40e5f8:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  40e5fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e600:	add	x3, x3, #0x20
  40e604:	add	x4, x4, #0xf18
  40e608:	add	x1, x1, #0xf38
  40e60c:	add	x0, x0, #0x108
  40e610:	mov	w2, #0x3e9                 	// #1001
  40e614:	bl	426b10 <ferror@plt+0x22b80>
  40e618:	mov	x0, #0x18                  	// #24
  40e61c:	bl	41e490 <ferror@plt+0x1a500>
  40e620:	mov	x20, x0
  40e624:	mov	x2, x0
  40e628:	ldr	x0, [x22, #80]
  40e62c:	mov	x1, x21
  40e630:	str	w23, [x20, #16]
  40e634:	bl	40d7d0 <ferror@plt+0x9840>
  40e638:	str	x0, [x22, #80]
  40e63c:	ldr	x0, [x19, #88]
  40e640:	ldr	x0, [x0, #8]
  40e644:	cbnz	x0, 40e5b8 <ferror@plt+0xa628>
  40e648:	ldr	x1, [x20, #8]
  40e64c:	str	xzr, [x19, #72]
  40e650:	str	x19, [x20, #8]
  40e654:	str	x1, [x19, #64]
  40e658:	cbnz	x1, 40e5d4 <ferror@plt+0xa644>
  40e65c:	str	x19, [x20]
  40e660:	ldp	x19, x20, [sp, #16]
  40e664:	ldp	x21, x22, [sp, #32]
  40e668:	ldr	x23, [sp, #48]
  40e66c:	ldp	x29, x30, [sp], #64
  40e670:	ret
  40e674:	mov	x0, #0x18                  	// #24
  40e678:	bl	41e490 <ferror@plt+0x1a500>
  40e67c:	mov	x20, x0
  40e680:	mov	x0, x21
  40e684:	mov	x1, x20
  40e688:	str	w23, [x20, #16]
  40e68c:	bl	40d668 <ferror@plt+0x96d8>
  40e690:	b	40e5ac <ferror@plt+0xa61c>
  40e694:	mov	x0, #0x18                  	// #24
  40e698:	bl	41e490 <ferror@plt+0x1a500>
  40e69c:	mov	x20, x0
  40e6a0:	mov	x0, #0x0                   	// #0
  40e6a4:	mov	x1, x20
  40e6a8:	str	w23, [x20, #16]
  40e6ac:	bl	40d668 <ferror@plt+0x96d8>
  40e6b0:	str	x0, [x22, #80]
  40e6b4:	b	40e5ac <ferror@plt+0xa61c>
  40e6b8:	stp	x29, x30, [sp, #-48]!
  40e6bc:	mov	x29, sp
  40e6c0:	stp	x19, x20, [sp, #16]
  40e6c4:	mov	x19, x0
  40e6c8:	mov	x20, x1
  40e6cc:	ldr	x0, [x1, #80]
  40e6d0:	ldr	w1, [x19, #40]
  40e6d4:	cbz	x0, 40e744 <ferror@plt+0xa7b4>
  40e6d8:	mov	x2, x0
  40e6dc:	str	x21, [sp, #32]
  40e6e0:	b	40e6f0 <ferror@plt+0xa760>
  40e6e4:	b.lt	40e740 <ferror@plt+0xa7b0>  // b.tstop
  40e6e8:	ldr	x2, [x2, #8]
  40e6ec:	cbz	x2, 40e740 <ferror@plt+0xa7b0>
  40e6f0:	ldr	x21, [x2]
  40e6f4:	ldr	w3, [x21, #16]
  40e6f8:	cmp	w1, w3
  40e6fc:	b.ne	40e6e4 <ferror@plt+0xa754>  // b.any
  40e700:	ldp	x1, x2, [x19, #64]
  40e704:	cbz	x1, 40e7a4 <ferror@plt+0xa814>
  40e708:	ldr	x3, [x21]
  40e70c:	str	x2, [x1, #72]
  40e710:	ldr	x2, [x19, #72]
  40e714:	cbz	x2, 40e77c <ferror@plt+0xa7ec>
  40e718:	str	x1, [x2, #64]
  40e71c:	stp	xzr, xzr, [x19, #64]
  40e720:	cbz	x3, 40e788 <ferror@plt+0xa7f8>
  40e724:	ldr	x0, [x20, #72]
  40e728:	cbz	x0, 40e76c <ferror@plt+0xa7dc>
  40e72c:	ldr	w1, [x19, #48]
  40e730:	ldp	x19, x20, [sp, #16]
  40e734:	ldr	x21, [sp, #32]
  40e738:	ldp	x29, x30, [sp], #48
  40e73c:	b	40cc28 <ferror@plt+0x8c98>
  40e740:	ldr	x21, [sp, #32]
  40e744:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e748:	ldp	x19, x20, [sp, #16]
  40e74c:	add	x1, x1, #0x738
  40e750:	ldp	x29, x30, [sp], #48
  40e754:	add	x1, x1, #0x38
  40e758:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e75c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e760:	add	x2, x2, #0xf40
  40e764:	add	x0, x0, #0x108
  40e768:	b	414da8 <ferror@plt+0x10e18>
  40e76c:	ldp	x19, x20, [sp, #16]
  40e770:	ldr	x21, [sp, #32]
  40e774:	ldp	x29, x30, [sp], #48
  40e778:	ret
  40e77c:	str	x1, [x21, #8]
  40e780:	stp	xzr, xzr, [x19, #64]
  40e784:	cbnz	x3, 40e724 <ferror@plt+0xa794>
  40e788:	mov	x1, x21
  40e78c:	bl	40d928 <ferror@plt+0x9998>
  40e790:	str	x0, [x20, #80]
  40e794:	mov	x1, x21
  40e798:	mov	x0, #0x18                  	// #24
  40e79c:	bl	41e510 <ferror@plt+0x1a580>
  40e7a0:	b	40e724 <ferror@plt+0xa794>
  40e7a4:	mov	x3, x2
  40e7a8:	str	x2, [x21]
  40e7ac:	b	40e714 <ferror@plt+0xa784>
  40e7b0:	cbz	x0, 40e8ec <ferror@plt+0xa95c>
  40e7b4:	stp	x29, x30, [sp, #-64]!
  40e7b8:	cmp	x1, #0x0
  40e7bc:	eor	w3, w2, #0x1
  40e7c0:	mov	x29, sp
  40e7c4:	stp	x19, x20, [sp, #16]
  40e7c8:	cset	w4, ne  // ne = any
  40e7cc:	mov	x20, x1
  40e7d0:	stp	x21, x22, [sp, #32]
  40e7d4:	mov	x19, x0
  40e7d8:	mov	w22, w2
  40e7dc:	stp	x23, x24, [sp, #48]
  40e7e0:	ands	w21, w3, w4
  40e7e4:	b.ne	40e90c <ferror@plt+0xa97c>  // b.any
  40e7e8:	ldr	w3, [x0, #24]
  40e7ec:	sub	w3, w3, #0x1
  40e7f0:	str	w3, [x0, #24]
  40e7f4:	cbnz	w3, 40e9c0 <ferror@plt+0xaa30>
  40e7f8:	ldp	x24, x23, [x0]
  40e7fc:	stp	xzr, xzr, [x0]
  40e800:	cbz	x1, 40e968 <ferror@plt+0xa9d8>
  40e804:	ldr	w0, [x19, #44]
  40e808:	tbnz	w0, #0, 40e934 <ferror@plt+0xa9a4>
  40e80c:	mov	x0, x19
  40e810:	mov	x1, x20
  40e814:	bl	40e6b8 <ferror@plt+0xa728>
  40e818:	ldr	x0, [x19, #16]
  40e81c:	ldr	x0, [x0, #24]
  40e820:	cbz	x0, 40e844 <ferror@plt+0xa8b4>
  40e824:	mov	x0, x20
  40e828:	bl	42fb28 <ferror@plt+0x2bb98>
  40e82c:	ldr	x1, [x19, #16]
  40e830:	mov	x0, x19
  40e834:	ldr	x1, [x1, #24]
  40e838:	blr	x1
  40e83c:	mov	x0, x20
  40e840:	bl	42fb00 <ferror@plt+0x2bb70>
  40e844:	ldr	x0, [x19, #80]
  40e848:	bl	413678 <ferror@plt+0xf6e8>
  40e84c:	str	xzr, [x19, #80]
  40e850:	ldr	x0, [x19, #56]
  40e854:	bl	41ee08 <ferror@plt+0x1ae78>
  40e858:	ldr	x0, [x19, #88]
  40e85c:	adrp	x1, 413000 <ferror@plt+0xf070>
  40e860:	add	x1, x1, #0x678
  40e864:	ldr	x0, [x0, #24]
  40e868:	str	xzr, [x19, #56]
  40e86c:	bl	41ee28 <ferror@plt+0x1ae98>
  40e870:	ldr	x1, [x19, #88]
  40e874:	mov	x0, #0x20                  	// #32
  40e878:	bl	41e510 <ferror@plt+0x1a580>
  40e87c:	str	xzr, [x19, #88]
  40e880:	mov	x0, x19
  40e884:	bl	413678 <ferror@plt+0xf6e8>
  40e888:	cbnz	w21, 40e8c0 <ferror@plt+0xa930>
  40e88c:	cbz	x23, 40e9c0 <ferror@plt+0xaa30>
  40e890:	cbz	w22, 40e8cc <ferror@plt+0xa93c>
  40e894:	mov	x0, x20
  40e898:	bl	42fb28 <ferror@plt+0x2bb98>
  40e89c:	ldr	x1, [x23, #8]
  40e8a0:	mov	x0, x24
  40e8a4:	blr	x1
  40e8a8:	mov	x0, x20
  40e8ac:	ldp	x19, x20, [sp, #16]
  40e8b0:	ldp	x21, x22, [sp, #32]
  40e8b4:	ldp	x23, x24, [sp, #48]
  40e8b8:	ldp	x29, x30, [sp], #64
  40e8bc:	b	42fb00 <ferror@plt+0x2bb70>
  40e8c0:	mov	x0, x20
  40e8c4:	bl	42fb28 <ferror@plt+0x2bb98>
  40e8c8:	cbz	x23, 40e9c0 <ferror@plt+0xaa30>
  40e8cc:	mov	x0, x24
  40e8d0:	ldr	x1, [x23, #8]
  40e8d4:	ldp	x19, x20, [sp, #16]
  40e8d8:	mov	x16, x1
  40e8dc:	ldp	x21, x22, [sp, #32]
  40e8e0:	ldp	x23, x24, [sp, #48]
  40e8e4:	ldp	x29, x30, [sp], #64
  40e8e8:	br	x16
  40e8ec:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40e8f0:	add	x1, x1, #0x738
  40e8f4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e8f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e8fc:	add	x1, x1, #0x58
  40e900:	add	x2, x2, #0xf58
  40e904:	add	x0, x0, #0x108
  40e908:	b	414da8 <ferror@plt+0x10e18>
  40e90c:	mov	x0, x1
  40e910:	bl	42fb00 <ferror@plt+0x2bb70>
  40e914:	ldr	w0, [x19, #24]
  40e918:	sub	w0, w0, #0x1
  40e91c:	str	w0, [x19, #24]
  40e920:	cbnz	w0, 40e950 <ferror@plt+0xa9c0>
  40e924:	ldr	w0, [x19, #44]
  40e928:	ldp	x24, x23, [x19]
  40e92c:	stp	xzr, xzr, [x19]
  40e930:	tbz	w0, #0, 40e80c <ferror@plt+0xa87c>
  40e934:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40e938:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40e93c:	add	x2, x2, #0xf68
  40e940:	add	x0, x0, #0x108
  40e944:	mov	w1, #0x10                  	// #16
  40e948:	bl	414ae8 <ferror@plt+0x10b58>
  40e94c:	b	40e80c <ferror@plt+0xa87c>
  40e950:	mov	x0, x20
  40e954:	ldp	x19, x20, [sp, #16]
  40e958:	ldp	x21, x22, [sp, #32]
  40e95c:	ldp	x23, x24, [sp, #48]
  40e960:	ldp	x29, x30, [sp], #64
  40e964:	b	42fb28 <ferror@plt+0x2bb98>
  40e968:	ldr	x1, [x0, #16]
  40e96c:	ldr	x1, [x1, #24]
  40e970:	cbz	x1, 40e978 <ferror@plt+0xa9e8>
  40e974:	blr	x1
  40e978:	ldr	x0, [x19, #80]
  40e97c:	bl	413678 <ferror@plt+0xf6e8>
  40e980:	str	xzr, [x19, #80]
  40e984:	ldr	x0, [x19, #56]
  40e988:	bl	41ee08 <ferror@plt+0x1ae78>
  40e98c:	ldr	x0, [x19, #88]
  40e990:	adrp	x1, 413000 <ferror@plt+0xf070>
  40e994:	add	x1, x1, #0x678
  40e998:	ldr	x0, [x0, #24]
  40e99c:	str	xzr, [x19, #56]
  40e9a0:	bl	41ee28 <ferror@plt+0x1ae98>
  40e9a4:	ldr	x1, [x19, #88]
  40e9a8:	mov	x0, #0x20                  	// #32
  40e9ac:	bl	41e510 <ferror@plt+0x1a580>
  40e9b0:	str	xzr, [x19, #88]
  40e9b4:	mov	x0, x19
  40e9b8:	bl	413678 <ferror@plt+0xf6e8>
  40e9bc:	b	40e88c <ferror@plt+0xa8fc>
  40e9c0:	ldp	x19, x20, [sp, #16]
  40e9c4:	ldp	x21, x22, [sp, #32]
  40e9c8:	ldp	x23, x24, [sp, #48]
  40e9cc:	ldp	x29, x30, [sp], #64
  40e9d0:	ret
  40e9d4:	nop
  40e9d8:	stp	x29, x30, [sp, #-48]!
  40e9dc:	mov	x29, sp
  40e9e0:	stp	x19, x20, [sp, #16]
  40e9e4:	mov	x19, x0
  40e9e8:	mov	x20, x1
  40e9ec:	mov	x1, x0
  40e9f0:	ldr	x0, [x0, #88]
  40e9f4:	ldr	x0, [x0, #8]
  40e9f8:	str	x21, [sp, #32]
  40e9fc:	ldr	x21, [x0, #88]
  40ea00:	ldr	x0, [x21]
  40ea04:	bl	41f100 <ferror@plt+0x1b170>
  40ea08:	ldr	x3, [x19, #88]
  40ea0c:	str	x0, [x21]
  40ea10:	mov	x1, x20
  40ea14:	mov	x0, x19
  40ea18:	mov	w2, #0x1                   	// #1
  40ea1c:	str	xzr, [x3, #8]
  40ea20:	bl	40ea40 <ferror@plt+0xaab0>
  40ea24:	mov	x1, x20
  40ea28:	mov	x0, x19
  40ea2c:	ldp	x19, x20, [sp, #16]
  40ea30:	mov	w2, #0x1                   	// #1
  40ea34:	ldr	x21, [sp, #32]
  40ea38:	ldp	x29, x30, [sp], #48
  40ea3c:	b	40e7b0 <ferror@plt+0xa820>
  40ea40:	stp	x29, x30, [sp, #-64]!
  40ea44:	mov	x29, sp
  40ea48:	stp	x19, x20, [sp, #16]
  40ea4c:	mov	x20, x0
  40ea50:	mov	x19, x1
  40ea54:	stp	x21, x22, [sp, #32]
  40ea58:	mov	w22, w2
  40ea5c:	cbz	w2, 40eb40 <ferror@plt+0xabb0>
  40ea60:	ldr	w0, [x0, #44]
  40ea64:	tbz	w0, #0, 40eb30 <ferror@plt+0xaba0>
  40ea68:	ldr	x21, [x20, #8]
  40ea6c:	str	x23, [sp, #48]
  40ea70:	and	w0, w0, #0xfffffffe
  40ea74:	str	w0, [x20, #44]
  40ea78:	ldr	x23, [x20]
  40ea7c:	stp	xzr, xzr, [x20]
  40ea80:	cbz	x21, 40eaa4 <ferror@plt+0xab14>
  40ea84:	mov	x0, x19
  40ea88:	bl	42fb28 <ferror@plt+0x2bb98>
  40ea8c:	ldr	x1, [x21, #8]
  40ea90:	mov	x0, x23
  40ea94:	blr	x1
  40ea98:	mov	x0, x19
  40ea9c:	bl	42fb00 <ferror@plt+0x2bb70>
  40eaa0:	ldr	w0, [x20, #44]
  40eaa4:	tbnz	w0, #6, 40eae8 <ferror@plt+0xab58>
  40eaa8:	ldr	x21, [x20, #56]
  40eaac:	cbz	x21, 40eac4 <ferror@plt+0xab34>
  40eab0:	ldr	x1, [x21]
  40eab4:	mov	x0, x19
  40eab8:	bl	40dfe0 <ferror@plt+0xa050>
  40eabc:	ldr	x21, [x21, #8]
  40eac0:	cbnz	x21, 40eab0 <ferror@plt+0xab20>
  40eac4:	ldr	x0, [x20, #88]
  40eac8:	ldr	x21, [x0, #24]
  40eacc:	cbz	x21, 40eaec <ferror@plt+0xab5c>
  40ead0:	ldr	x1, [x21]
  40ead4:	mov	x0, x19
  40ead8:	bl	40dfe0 <ferror@plt+0xa050>
  40eadc:	ldr	x21, [x21, #8]
  40eae0:	cbnz	x21, 40ead0 <ferror@plt+0xab40>
  40eae4:	nop
  40eae8:	ldr	x0, [x20, #88]
  40eaec:	ldr	x3, [x0]
  40eaf0:	cbz	x3, 40eb04 <ferror@plt+0xab74>
  40eaf4:	ldr	x0, [x3]
  40eaf8:	mov	x1, x19
  40eafc:	bl	40e9d8 <ferror@plt+0xaa48>
  40eb00:	b	40eae8 <ferror@plt+0xab58>
  40eb04:	ldr	x0, [x0, #8]
  40eb08:	cbz	x0, 40eb18 <ferror@plt+0xab88>
  40eb0c:	mov	x1, x19
  40eb10:	mov	x0, x20
  40eb14:	bl	40e9d8 <ferror@plt+0xaa48>
  40eb18:	mov	x0, x20
  40eb1c:	mov	x1, x19
  40eb20:	mov	w2, #0x1                   	// #1
  40eb24:	bl	40e7b0 <ferror@plt+0xa820>
  40eb28:	ldr	x23, [sp, #48]
  40eb2c:	cbz	w22, 40eb50 <ferror@plt+0xabc0>
  40eb30:	ldp	x19, x20, [sp, #16]
  40eb34:	ldp	x21, x22, [sp, #32]
  40eb38:	ldp	x29, x30, [sp], #64
  40eb3c:	ret
  40eb40:	mov	x0, x1
  40eb44:	bl	42fb00 <ferror@plt+0x2bb70>
  40eb48:	ldr	w0, [x20, #44]
  40eb4c:	tbnz	w0, #0, 40ea68 <ferror@plt+0xaad8>
  40eb50:	mov	x0, x19
  40eb54:	ldp	x19, x20, [sp, #16]
  40eb58:	ldp	x21, x22, [sp, #32]
  40eb5c:	ldp	x29, x30, [sp], #64
  40eb60:	b	42fb28 <ferror@plt+0x2bb98>
  40eb64:	nop
  40eb68:	stp	x29, x30, [sp, #-48]!
  40eb6c:	mov	x29, sp
  40eb70:	stp	x19, x20, [sp, #16]
  40eb74:	mov	x19, x0
  40eb78:	ldr	x0, [x0, #24]
  40eb7c:	str	x21, [sp, #32]
  40eb80:	mov	x21, x1
  40eb84:	cbz	x0, 40ebb4 <ferror@plt+0xac24>
  40eb88:	ldr	x20, [x0, #72]
  40eb8c:	cbz	x20, 40ebb4 <ferror@plt+0xac24>
  40eb90:	ldr	w1, [x19, #8]
  40eb94:	cbnz	w1, 40ec14 <ferror@plt+0xac84>
  40eb98:	mov	w0, #0x1                   	// #1
  40eb9c:	str	x20, [x19, #24]
  40eba0:	str	x20, [x21]
  40eba4:	ldp	x19, x20, [sp, #16]
  40eba8:	ldr	x21, [sp, #32]
  40ebac:	ldp	x29, x30, [sp], #48
  40ebb0:	ret
  40ebb4:	ldr	x1, [x19, #16]
  40ebb8:	cbz	x1, 40ec2c <ferror@plt+0xac9c>
  40ebbc:	ldr	x20, [x1, #8]
  40ebc0:	str	x20, [x19, #16]
  40ebc4:	cbz	x20, 40ec3c <ferror@plt+0xacac>
  40ebc8:	ldr	x1, [x20]
  40ebcc:	ldr	x20, [x1]
  40ebd0:	cbnz	x0, 40ec0c <ferror@plt+0xac7c>
  40ebd4:	str	x20, [x19, #24]
  40ebd8:	mov	w0, #0x0                   	// #0
  40ebdc:	cbz	x20, 40eba0 <ferror@plt+0xac10>
  40ebe0:	ldr	w1, [x19, #8]
  40ebe4:	mov	w0, #0x1                   	// #1
  40ebe8:	cbz	w1, 40eba0 <ferror@plt+0xac10>
  40ebec:	ldr	w1, [x20, #24]
  40ebf0:	add	w1, w1, w0
  40ebf4:	str	w1, [x20, #24]
  40ebf8:	str	x20, [x21]
  40ebfc:	ldp	x19, x20, [sp, #16]
  40ec00:	ldr	x21, [sp, #32]
  40ec04:	ldp	x29, x30, [sp], #48
  40ec08:	ret
  40ec0c:	ldr	w1, [x19, #8]
  40ec10:	cbz	w1, 40ebd4 <ferror@plt+0xac44>
  40ec14:	ldr	w1, [x0, #24]
  40ec18:	cmp	w1, #0x1
  40ec1c:	b.ls	40ec5c <ferror@plt+0xaccc>  // b.plast
  40ec20:	sub	w1, w1, #0x1
  40ec24:	str	w1, [x0, #24]
  40ec28:	b	40ebd4 <ferror@plt+0xac44>
  40ec2c:	ldr	x1, [x19]
  40ec30:	ldr	x20, [x1, #80]
  40ec34:	str	x20, [x19, #16]
  40ec38:	cbnz	x20, 40ebc8 <ferror@plt+0xac38>
  40ec3c:	cbnz	x0, 40ec6c <ferror@plt+0xacdc>
  40ec40:	str	xzr, [x19, #24]
  40ec44:	mov	w0, #0x0                   	// #0
  40ec48:	str	x20, [x21]
  40ec4c:	ldp	x19, x20, [sp, #16]
  40ec50:	ldr	x21, [sp, #32]
  40ec54:	ldp	x29, x30, [sp], #48
  40ec58:	ret
  40ec5c:	ldr	x1, [x19]
  40ec60:	mov	w2, #0x1                   	// #1
  40ec64:	bl	40e7b0 <ferror@plt+0xa820>
  40ec68:	b	40ebd4 <ferror@plt+0xac44>
  40ec6c:	ldr	w1, [x19, #8]
  40ec70:	cbnz	w1, 40ec14 <ferror@plt+0xac84>
  40ec74:	b	40ec40 <ferror@plt+0xacb0>
  40ec78:	stp	x29, x30, [sp, #-112]!
  40ec7c:	mov	x29, sp
  40ec80:	stp	x21, x22, [sp, #32]
  40ec84:	mov	x21, x0
  40ec88:	stp	x19, x20, [sp, #16]
  40ec8c:	mov	x20, x1
  40ec90:	ldr	w19, [x1, #68]
  40ec94:	ldr	x0, [x1, #72]
  40ec98:	str	x23, [sp, #48]
  40ec9c:	str	x1, [x21, #32]
  40eca0:	cmn	w19, #0x1
  40eca4:	mov	w23, w2
  40eca8:	b.eq	40edb0 <ferror@plt+0xae20>  // b.none
  40ecac:	cbz	x0, 40eda4 <ferror@plt+0xae14>
  40ecb0:	bl	41c3f0 <ferror@plt+0x18460>
  40ecb4:	mov	w19, w0
  40ecb8:	cbz	w0, 40ecb0 <ferror@plt+0xad20>
  40ecbc:	mov	w22, w0
  40ecc0:	ldr	x0, [x20, #72]
  40ecc4:	mov	x1, x22
  40ecc8:	bl	40cac0 <ferror@plt+0x8b30>
  40eccc:	cbnz	w0, 40ecb0 <ferror@plt+0xad20>
  40ecd0:	ldr	x0, [x20, #72]
  40ecd4:	mov	x1, x22
  40ecd8:	bl	40cab0 <ferror@plt+0x8b20>
  40ecdc:	ldr	w2, [x21, #24]
  40ece0:	mov	x0, x21
  40ece4:	str	w19, [x21, #48]
  40ece8:	mov	x1, x20
  40ecec:	add	w2, w2, #0x1
  40ecf0:	str	w2, [x21, #24]
  40ecf4:	bl	40e560 <ferror@plt+0xa5d0>
  40ecf8:	ldr	w0, [x21, #44]
  40ecfc:	tbnz	w0, #6, 40ed48 <ferror@plt+0xadb8>
  40ed00:	ldr	x19, [x21, #56]
  40ed04:	cbz	x19, 40ed20 <ferror@plt+0xad90>
  40ed08:	ldr	w1, [x21, #40]
  40ed0c:	mov	x0, x20
  40ed10:	ldr	x2, [x19]
  40ed14:	bl	40e158 <ferror@plt+0xa1c8>
  40ed18:	ldr	x19, [x19, #8]
  40ed1c:	cbnz	x19, 40ed08 <ferror@plt+0xad78>
  40ed20:	ldr	x0, [x21, #88]
  40ed24:	ldr	x19, [x0, #24]
  40ed28:	cbz	x19, 40ed4c <ferror@plt+0xadbc>
  40ed2c:	nop
  40ed30:	ldr	w1, [x21, #40]
  40ed34:	mov	x0, x20
  40ed38:	ldr	x2, [x19]
  40ed3c:	bl	40e158 <ferror@plt+0xa1c8>
  40ed40:	ldr	x19, [x19, #8]
  40ed44:	cbnz	x19, 40ed30 <ferror@plt+0xada0>
  40ed48:	ldr	x0, [x21, #88]
  40ed4c:	ldr	x19, [x0]
  40ed50:	cbz	x19, 40ed6c <ferror@plt+0xaddc>
  40ed54:	ldr	x0, [x19]
  40ed58:	mov	x1, x20
  40ed5c:	mov	w2, #0x0                   	// #0
  40ed60:	bl	40ec78 <ferror@plt+0xace8>
  40ed64:	ldr	x19, [x19, #8]
  40ed68:	cbnz	x19, 40ed54 <ferror@plt+0xadc4>
  40ed6c:	cbz	w23, 40ed8c <ferror@plt+0xadfc>
  40ed70:	ldr	x19, [x20, #24]
  40ed74:	cbz	x19, 40ed8c <ferror@plt+0xadfc>
  40ed78:	bl	427ba8 <ferror@plt+0x23c18>
  40ed7c:	cmp	x19, x0
  40ed80:	b.eq	40ed8c <ferror@plt+0xadfc>  // b.none
  40ed84:	ldr	x0, [x20, #136]
  40ed88:	bl	42ec50 <ferror@plt+0x2acc0>
  40ed8c:	ldr	w0, [x21, #48]
  40ed90:	ldp	x19, x20, [sp, #16]
  40ed94:	ldp	x21, x22, [sp, #32]
  40ed98:	ldr	x23, [sp, #48]
  40ed9c:	ldp	x29, x30, [sp], #112
  40eda0:	ret
  40eda4:	add	w0, w19, #0x1
  40eda8:	str	w0, [x1, #68]
  40edac:	b	40ecdc <ferror@plt+0xad4c>
  40edb0:	cbnz	x0, 40ecb0 <ferror@plt+0xad20>
  40edb4:	mov	x1, #0x0                   	// #0
  40edb8:	bl	40c368 <ferror@plt+0x83d8>
  40edbc:	str	x0, [x20, #72]
  40edc0:	str	x20, [sp, #80]
  40edc4:	str	wzr, [sp, #88]
  40edc8:	stp	xzr, xzr, [sp, #96]
  40edcc:	b	40ede0 <ferror@plt+0xae50>
  40edd0:	ldr	x1, [sp, #72]
  40edd4:	ldr	x0, [x20, #72]
  40edd8:	ldr	w1, [x1, #48]
  40eddc:	bl	40cab0 <ferror@plt+0x8b20>
  40ede0:	add	x1, sp, #0x48
  40ede4:	add	x0, sp, #0x50
  40ede8:	bl	40eb68 <ferror@plt+0xabd8>
  40edec:	cbnz	w0, 40edd0 <ferror@plt+0xae40>
  40edf0:	b	40ecdc <ferror@plt+0xad4c>
  40edf4:	nop
  40edf8:	stp	x29, x30, [sp, #-32]!
  40edfc:	mov	x29, sp
  40ee00:	str	x19, [sp, #16]
  40ee04:	mov	x19, x0
  40ee08:	ldr	x0, [x0, #24]
  40ee0c:	cbz	x0, 40ee30 <ferror@plt+0xaea0>
  40ee10:	ldr	w1, [x19, #8]
  40ee14:	cbz	w1, 40ee30 <ferror@plt+0xaea0>
  40ee18:	ldr	w1, [x0, #24]
  40ee1c:	cmp	w1, #0x1
  40ee20:	b.ls	40ee3c <ferror@plt+0xaeac>  // b.plast
  40ee24:	sub	w1, w1, #0x1
  40ee28:	str	w1, [x0, #24]
  40ee2c:	str	xzr, [x19, #24]
  40ee30:	ldr	x19, [sp, #16]
  40ee34:	ldp	x29, x30, [sp], #32
  40ee38:	ret
  40ee3c:	ldr	x1, [x19]
  40ee40:	mov	w2, #0x1                   	// #1
  40ee44:	bl	40e7b0 <ferror@plt+0xa820>
  40ee48:	str	xzr, [x19, #24]
  40ee4c:	b	40ee30 <ferror@plt+0xaea0>
  40ee50:	stp	x29, x30, [sp, #-48]!
  40ee54:	mov	x29, sp
  40ee58:	stp	x19, x20, [sp, #16]
  40ee5c:	mov	x19, x1
  40ee60:	ldr	x1, [x0, #88]
  40ee64:	stp	x21, x22, [sp, #32]
  40ee68:	mov	w21, w2
  40ee6c:	mov	x22, x0
  40ee70:	ldr	x2, [x1, #8]
  40ee74:	cbz	x2, 40eeb0 <ferror@plt+0xaf20>
  40ee78:	ldr	w0, [x2, #40]
  40ee7c:	cmp	w0, w21
  40ee80:	b.eq	40eeb0 <ferror@plt+0xaf20>  // b.none
  40ee84:	ldp	x19, x20, [sp, #16]
  40ee88:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ee8c:	ldp	x21, x22, [sp, #32]
  40ee90:	add	x1, x1, #0x738
  40ee94:	ldp	x29, x30, [sp], #48
  40ee98:	add	x1, x1, #0x70
  40ee9c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40eea0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40eea4:	add	x2, x2, #0xfb8
  40eea8:	add	x0, x0, #0x108
  40eeac:	b	414da8 <ferror@plt+0x10e18>
  40eeb0:	cbz	x19, 40ef50 <ferror@plt+0xafc0>
  40eeb4:	ldr	x1, [x22, #32]
  40eeb8:	mov	x0, x22
  40eebc:	bl	40e6b8 <ferror@plt+0xa728>
  40eec0:	str	w21, [x22, #40]
  40eec4:	ldr	x1, [x22, #32]
  40eec8:	mov	x0, x22
  40eecc:	bl	40e560 <ferror@plt+0xa5d0>
  40eed0:	ldr	w0, [x22, #44]
  40eed4:	tbnz	w0, #6, 40ef34 <ferror@plt+0xafa4>
  40eed8:	ldr	x20, [x22, #56]
  40eedc:	cbz	x20, 40ef04 <ferror@plt+0xaf74>
  40eee0:	ldr	x1, [x20]
  40eee4:	mov	x0, x19
  40eee8:	bl	40dfe0 <ferror@plt+0xa050>
  40eeec:	ldr	x2, [x20]
  40eef0:	mov	w1, w21
  40eef4:	mov	x0, x19
  40eef8:	bl	40e158 <ferror@plt+0xa1c8>
  40eefc:	ldr	x20, [x20, #8]
  40ef00:	cbnz	x20, 40eee0 <ferror@plt+0xaf50>
  40ef04:	ldr	x1, [x22, #88]
  40ef08:	ldr	x20, [x1, #24]
  40ef0c:	cbz	x20, 40ef54 <ferror@plt+0xafc4>
  40ef10:	ldr	x1, [x20]
  40ef14:	mov	x0, x19
  40ef18:	bl	40dfe0 <ferror@plt+0xa050>
  40ef1c:	ldr	x2, [x20]
  40ef20:	mov	w1, w21
  40ef24:	mov	x0, x19
  40ef28:	bl	40e158 <ferror@plt+0xa1c8>
  40ef2c:	ldr	x20, [x20, #8]
  40ef30:	cbnz	x20, 40ef10 <ferror@plt+0xaf80>
  40ef34:	ldr	x1, [x22, #88]
  40ef38:	ldr	x20, [x1]
  40ef3c:	cbnz	x20, 40ef60 <ferror@plt+0xafd0>
  40ef40:	ldp	x19, x20, [sp, #16]
  40ef44:	ldp	x21, x22, [sp, #32]
  40ef48:	ldp	x29, x30, [sp], #48
  40ef4c:	ret
  40ef50:	str	w21, [x22, #40]
  40ef54:	ldr	x20, [x1]
  40ef58:	cbz	x20, 40ef40 <ferror@plt+0xafb0>
  40ef5c:	nop
  40ef60:	ldr	x0, [x20]
  40ef64:	mov	w2, w21
  40ef68:	mov	x1, x19
  40ef6c:	bl	40ee50 <ferror@plt+0xaec0>
  40ef70:	ldr	x20, [x20, #8]
  40ef74:	cbnz	x20, 40ef60 <ferror@plt+0xafd0>
  40ef78:	ldp	x19, x20, [sp, #16]
  40ef7c:	ldp	x21, x22, [sp, #32]
  40ef80:	ldp	x29, x30, [sp], #48
  40ef84:	ret
  40ef88:	stp	x29, x30, [sp, #-192]!
  40ef8c:	mov	x29, sp
  40ef90:	stp	x19, x20, [sp, #16]
  40ef94:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40ef98:	add	x19, x19, #0xa28
  40ef9c:	mov	x20, x0
  40efa0:	add	x0, x19, #0x110
  40efa4:	bl	42fb00 <ferror@plt+0x2bb70>
  40efa8:	ldr	x0, [x19, #560]
  40efac:	mov	x1, x20
  40efb0:	bl	41f100 <ferror@plt+0x1b170>
  40efb4:	str	x0, [x19, #560]
  40efb8:	ldr	w0, [x19, #348]
  40efbc:	sub	w0, w0, #0x1
  40efc0:	str	w0, [x19, #348]
  40efc4:	ldr	w0, [x19, #348]
  40efc8:	cbz	w0, 40efe0 <ferror@plt+0xb050>
  40efcc:	add	x0, x19, #0x110
  40efd0:	bl	42fb28 <ferror@plt+0x2bb98>
  40efd4:	ldp	x19, x20, [sp, #16]
  40efd8:	ldp	x29, x30, [sp], #192
  40efdc:	ret
  40efe0:	add	x0, sp, #0x30
  40efe4:	str	xzr, [sp, #40]
  40efe8:	bl	403810 <sigemptyset@plt>
  40efec:	add	x1, sp, #0x28
  40eff0:	mov	x2, #0x0                   	// #0
  40eff4:	mov	w0, #0x11                  	// #17
  40eff8:	bl	4039d0 <sigaction@plt>
  40effc:	add	x0, x19, #0x110
  40f000:	bl	42fb28 <ferror@plt+0x2bb98>
  40f004:	ldp	x19, x20, [sp, #16]
  40f008:	ldp	x29, x30, [sp], #192
  40f00c:	ret
  40f010:	stp	x29, x30, [sp, #-32]!
  40f014:	mov	x29, sp
  40f018:	str	x19, [sp, #16]
  40f01c:	mov	x19, x0
  40f020:	cbz	x0, 40f090 <ferror@plt+0xb100>
  40f024:	dmb	ish
  40f028:	ldr	w0, [x0, #48]
  40f02c:	cmp	w0, #0x0
  40f030:	b.le	40f05c <ferror@plt+0xb0cc>
  40f034:	add	x0, x19, #0x30
  40f038:	ldxr	w1, [x0]
  40f03c:	add	w1, w1, #0x1
  40f040:	stlxr	w2, w1, [x0]
  40f044:	cbnz	w2, 40f038 <ferror@plt+0xb0a8>
  40f048:	mov	x0, x19
  40f04c:	dmb	ish
  40f050:	ldr	x19, [sp, #16]
  40f054:	ldp	x29, x30, [sp], #32
  40f058:	ret
  40f05c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f060:	add	x1, x1, #0x738
  40f064:	add	x1, x1, #0x90
  40f068:	mov	x19, #0x0                   	// #0
  40f06c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f070:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f074:	add	x2, x2, #0x18
  40f078:	add	x0, x0, #0x108
  40f07c:	bl	414da8 <ferror@plt+0x10e18>
  40f080:	mov	x0, x19
  40f084:	ldr	x19, [sp, #16]
  40f088:	ldp	x29, x30, [sp], #32
  40f08c:	ret
  40f090:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f094:	add	x1, x1, #0x738
  40f098:	add	x1, x1, #0x90
  40f09c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f0a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f0a4:	add	x2, x2, #0xa0
  40f0a8:	add	x0, x0, #0x108
  40f0ac:	bl	414da8 <ferror@plt+0x10e18>
  40f0b0:	mov	x0, x19
  40f0b4:	ldr	x19, [sp, #16]
  40f0b8:	ldp	x29, x30, [sp], #32
  40f0bc:	ret
  40f0c0:	stp	x29, x30, [sp, #-96]!
  40f0c4:	mov	x29, sp
  40f0c8:	cbz	x0, 40f13c <ferror@plt+0xb1ac>
  40f0cc:	stp	x19, x20, [sp, #16]
  40f0d0:	mov	x19, x0
  40f0d4:	dmb	ish
  40f0d8:	ldr	w0, [x0, #48]
  40f0dc:	cmp	w0, #0x0
  40f0e0:	b.le	40f110 <ferror@plt+0xb180>
  40f0e4:	add	x0, x19, #0x30
  40f0e8:	ldxr	w20, [x0]
  40f0ec:	sub	w1, w20, #0x1
  40f0f0:	stlxr	w2, w1, [x0]
  40f0f4:	cbnz	w2, 40f0e8 <ferror@plt+0xb158>
  40f0f8:	dmb	ish
  40f0fc:	cmp	w20, #0x1
  40f100:	b.eq	40f164 <ferror@plt+0xb1d4>  // b.none
  40f104:	ldp	x19, x20, [sp, #16]
  40f108:	ldp	x29, x30, [sp], #96
  40f10c:	ret
  40f110:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f114:	add	x1, x1, #0x738
  40f118:	add	x1, x1, #0xa8
  40f11c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f120:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f124:	add	x2, x2, #0x18
  40f128:	add	x0, x0, #0x108
  40f12c:	bl	414da8 <ferror@plt+0x10e18>
  40f130:	ldp	x19, x20, [sp, #16]
  40f134:	ldp	x29, x30, [sp], #96
  40f138:	ret
  40f13c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f140:	add	x1, x1, #0x738
  40f144:	add	x1, x1, #0xa8
  40f148:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f14c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f150:	add	x2, x2, #0xa0
  40f154:	add	x0, x0, #0x108
  40f158:	bl	414da8 <ferror@plt+0x10e18>
  40f15c:	ldp	x29, x30, [sp], #96
  40f160:	ret
  40f164:	stp	x21, x22, [sp, #32]
  40f168:	adrp	x21, 49b000 <ferror@plt+0x97070>
  40f16c:	add	x21, x21, #0xa28
  40f170:	add	x22, x21, #0x228
  40f174:	mov	x0, x22
  40f178:	bl	42fb00 <ferror@plt+0x2bb70>
  40f17c:	ldr	x0, [x21, #568]
  40f180:	mov	x1, x19
  40f184:	bl	41f100 <ferror@plt+0x1b170>
  40f188:	mov	x1, x0
  40f18c:	mov	x0, x22
  40f190:	str	x1, [x21, #568]
  40f194:	bl	42fb28 <ferror@plt+0x2bb98>
  40f198:	mov	x0, x19
  40f19c:	bl	42fb00 <ferror@plt+0x2bb70>
  40f1a0:	str	x19, [sp, #64]
  40f1a4:	str	w20, [sp, #72]
  40f1a8:	stp	xzr, xzr, [sp, #80]
  40f1ac:	b	40f1c4 <ferror@plt+0xb234>
  40f1b0:	ldr	x0, [sp, #56]
  40f1b4:	mov	x1, x19
  40f1b8:	mov	w2, #0x1                   	// #1
  40f1bc:	str	xzr, [x0, #32]
  40f1c0:	bl	40ea40 <ferror@plt+0xaab0>
  40f1c4:	add	x1, sp, #0x38
  40f1c8:	add	x0, sp, #0x40
  40f1cc:	bl	40eb68 <ferror@plt+0xabd8>
  40f1d0:	cbnz	w0, 40f1b0 <ferror@plt+0xb220>
  40f1d4:	mov	x0, x19
  40f1d8:	bl	42fb28 <ferror@plt+0x2bb98>
  40f1dc:	ldr	x20, [x19, #80]
  40f1e0:	cbz	x20, 40f200 <ferror@plt+0xb270>
  40f1e4:	nop
  40f1e8:	ldr	x1, [x20]
  40f1ec:	mov	x0, #0x18                  	// #24
  40f1f0:	bl	41e510 <ferror@plt+0x1a580>
  40f1f4:	ldr	x20, [x20, #8]
  40f1f8:	cbnz	x20, 40f1e8 <ferror@plt+0xb258>
  40f1fc:	ldr	x20, [x19, #80]
  40f200:	mov	x0, x20
  40f204:	bl	40d5f8 <ferror@plt+0x9668>
  40f208:	ldr	x0, [x19, #72]
  40f20c:	cbz	x0, 40f214 <ferror@plt+0xb284>
  40f210:	bl	40cce8 <ferror@plt+0x8d58>
  40f214:	mov	x0, x19
  40f218:	bl	42fad8 <ferror@plt+0x2bb48>
  40f21c:	ldr	x0, [x19, #56]
  40f220:	mov	w1, #0x1                   	// #1
  40f224:	bl	433eb8 <ferror@plt+0x2ff28>
  40f228:	ldr	x0, [x19, #120]
  40f22c:	bl	413678 <ferror@plt+0xf6e8>
  40f230:	ldr	x1, [x19, #96]
  40f234:	mov	x2, #0x10                  	// #16
  40f238:	mov	x0, #0x20                  	// #32
  40f23c:	bl	41e800 <ferror@plt+0x1a870>
  40f240:	ldr	x0, [x19, #136]
  40f244:	bl	42ece8 <ferror@plt+0x2ad58>
  40f248:	add	x0, x19, #0x8
  40f24c:	bl	42fd70 <ferror@plt+0x2bde0>
  40f250:	mov	x0, x19
  40f254:	bl	413678 <ferror@plt+0xf6e8>
  40f258:	ldp	x19, x20, [sp, #16]
  40f25c:	ldp	x21, x22, [sp, #32]
  40f260:	ldp	x29, x30, [sp], #96
  40f264:	ret
  40f268:	stp	x29, x30, [sp, #-48]!
  40f26c:	mov	x29, sp
  40f270:	stp	x19, x20, [sp, #16]
  40f274:	stp	x21, x22, [sp, #32]
  40f278:	dmb	ish
  40f27c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  40f280:	add	x20, x20, #0xa28
  40f284:	ldr	x0, [x20, #576]
  40f288:	cbz	x0, 40f33c <ferror@plt+0xb3ac>
  40f28c:	mov	x0, #0xb8                  	// #184
  40f290:	bl	413598 <ferror@plt+0xf608>
  40f294:	mov	x19, x0
  40f298:	bl	42fab0 <ferror@plt+0x2bb20>
  40f29c:	add	x0, x19, #0x8
  40f2a0:	bl	42fd48 <ferror@plt+0x2bdb8>
  40f2a4:	adrp	x0, 41a000 <ferror@plt+0x16070>
  40f2a8:	add	x0, x0, #0x178
  40f2ac:	mov	w1, #0x1                   	// #1
  40f2b0:	str	xzr, [x19, #24]
  40f2b4:	str	xzr, [x19, #40]
  40f2b8:	add	x22, x19, #0x90
  40f2bc:	str	w1, [x19, #48]
  40f2c0:	add	x21, x20, #0x228
  40f2c4:	str	w1, [x19, #68]
  40f2c8:	str	xzr, [x19, #80]
  40f2cc:	str	xzr, [x19, #120]
  40f2d0:	str	wzr, [x19, #128]
  40f2d4:	str	x0, [x19, #160]
  40f2d8:	bl	4335c8 <ferror@plt+0x2f638>
  40f2dc:	str	x0, [x19, #56]
  40f2e0:	str	wzr, [x19, #176]
  40f2e4:	bl	42eb28 <ferror@plt+0x2ab98>
  40f2e8:	str	x0, [x19, #136]
  40f2ec:	mov	x1, x22
  40f2f0:	bl	42ec00 <ferror@plt+0x2ac70>
  40f2f4:	mov	x2, x22
  40f2f8:	mov	w1, #0x0                   	// #0
  40f2fc:	mov	x0, x19
  40f300:	bl	40e158 <ferror@plt+0xa1c8>
  40f304:	mov	x0, x21
  40f308:	bl	42fb00 <ferror@plt+0x2bb70>
  40f30c:	ldr	x0, [x20, #568]
  40f310:	mov	x1, x19
  40f314:	bl	41ee78 <ferror@plt+0x1aee8>
  40f318:	mov	x1, x0
  40f31c:	mov	x0, x21
  40f320:	str	x1, [x20, #568]
  40f324:	bl	42fb28 <ferror@plt+0x2bb98>
  40f328:	mov	x0, x19
  40f32c:	ldp	x19, x20, [sp, #16]
  40f330:	ldp	x21, x22, [sp, #32]
  40f334:	ldp	x29, x30, [sp], #48
  40f338:	ret
  40f33c:	add	x19, x20, #0x240
  40f340:	mov	x0, x19
  40f344:	bl	427798 <ferror@plt+0x23808>
  40f348:	cbz	w0, 40f28c <ferror@plt+0xb2fc>
  40f34c:	mov	x0, x19
  40f350:	mov	x1, #0x1                   	// #1
  40f354:	bl	427838 <ferror@plt+0x238a8>
  40f358:	b	40f28c <ferror@plt+0xb2fc>
  40f35c:	nop
  40f360:	stp	x29, x30, [sp, #-32]!
  40f364:	mov	x29, sp
  40f368:	str	x19, [sp, #16]
  40f36c:	mov	w19, w0
  40f370:	bl	40f268 <ferror@plt+0xb2d8>
  40f374:	str	w19, [x0, #68]
  40f378:	ldr	x19, [sp, #16]
  40f37c:	ldp	x29, x30, [sp], #32
  40f380:	ret
  40f384:	nop
  40f388:	stp	x29, x30, [sp, #-32]!
  40f38c:	mov	x29, sp
  40f390:	str	x19, [sp, #16]
  40f394:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40f398:	add	x19, x19, #0xa28
  40f39c:	add	x0, x19, #0x248
  40f3a0:	bl	42fb00 <ferror@plt+0x2bb70>
  40f3a4:	ldr	x0, [x19, #592]
  40f3a8:	cbz	x0, 40f3c4 <ferror@plt+0xb434>
  40f3ac:	add	x0, x19, #0x248
  40f3b0:	bl	42fb28 <ferror@plt+0x2bb98>
  40f3b4:	ldr	x0, [x19, #592]
  40f3b8:	ldr	x19, [sp, #16]
  40f3bc:	ldp	x29, x30, [sp], #32
  40f3c0:	ret
  40f3c4:	bl	40f268 <ferror@plt+0xb2d8>
  40f3c8:	str	x0, [x19, #592]
  40f3cc:	add	x0, x19, #0x248
  40f3d0:	bl	42fb28 <ferror@plt+0x2bb98>
  40f3d4:	ldr	x0, [x19, #592]
  40f3d8:	ldr	x19, [sp, #16]
  40f3dc:	ldp	x29, x30, [sp], #32
  40f3e0:	ret
  40f3e4:	nop
  40f3e8:	stp	x29, x30, [sp, #-16]!
  40f3ec:	adrp	x0, 49b000 <ferror@plt+0x97070>
  40f3f0:	add	x0, x0, #0x5f0
  40f3f4:	mov	x29, sp
  40f3f8:	add	x0, x0, #0x20
  40f3fc:	bl	42fed8 <ferror@plt+0x2bf48>
  40f400:	cbz	x0, 40f40c <ferror@plt+0xb47c>
  40f404:	ldp	x29, x30, [sp], #16
  40f408:	b	41b6c8 <ferror@plt+0x17738>
  40f40c:	ldp	x29, x30, [sp], #16
  40f410:	ret
  40f414:	nop
  40f418:	stp	x29, x30, [sp, #-16]!
  40f41c:	mov	x29, sp
  40f420:	bl	40f3e8 <ferror@plt+0xb458>
  40f424:	cbz	x0, 40f430 <ferror@plt+0xb4a0>
  40f428:	ldp	x29, x30, [sp], #16
  40f42c:	b	40f010 <ferror@plt+0xb080>
  40f430:	bl	40f388 <ferror@plt+0xb3f8>
  40f434:	ldp	x29, x30, [sp], #16
  40f438:	b	40f010 <ferror@plt+0xb080>
  40f43c:	nop
  40f440:	stp	x29, x30, [sp, #-32]!
  40f444:	mov	x29, sp
  40f448:	stp	x19, x20, [sp, #16]
  40f44c:	cbz	x0, 40f4d4 <ferror@plt+0xb544>
  40f450:	cmp	w1, #0x5f
  40f454:	b.ls	40f4a0 <ferror@plt+0xb510>  // b.plast
  40f458:	mov	x20, x0
  40f45c:	mov	w0, w1
  40f460:	bl	413598 <ferror@plt+0xf608>
  40f464:	mov	x19, x0
  40f468:	mov	x0, #0x20                  	// #32
  40f46c:	bl	41e490 <ferror@plt+0x1a500>
  40f470:	mov	w3, #0x1                   	// #1
  40f474:	mov	x1, #0x100000000           	// #4294967296
  40f478:	mov	x2, #0xffffffffffffffff    	// #-1
  40f47c:	str	x20, [x19, #16]
  40f480:	str	x2, [x0, #16]
  40f484:	str	w3, [x19, #24]
  40f488:	str	x1, [x19, #40]
  40f48c:	str	x0, [x19, #88]
  40f490:	mov	x0, x19
  40f494:	ldp	x19, x20, [sp, #16]
  40f498:	ldp	x29, x30, [sp], #32
  40f49c:	ret
  40f4a0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f4a4:	add	x1, x1, #0x738
  40f4a8:	add	x1, x1, #0xc0
  40f4ac:	mov	x19, #0x0                   	// #0
  40f4b0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f4b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f4b8:	add	x2, x2, #0x60
  40f4bc:	add	x0, x0, #0x108
  40f4c0:	bl	414da8 <ferror@plt+0x10e18>
  40f4c4:	mov	x0, x19
  40f4c8:	ldp	x19, x20, [sp, #16]
  40f4cc:	ldp	x29, x30, [sp], #32
  40f4d0:	ret
  40f4d4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f4d8:	add	x1, x1, #0x738
  40f4dc:	add	x1, x1, #0xc0
  40f4e0:	mov	x19, #0x0                   	// #0
  40f4e4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f4e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f4ec:	add	x2, x2, #0x48
  40f4f0:	add	x0, x0, #0x108
  40f4f4:	bl	414da8 <ferror@plt+0x10e18>
  40f4f8:	mov	x0, x19
  40f4fc:	ldp	x19, x20, [sp, #16]
  40f500:	ldp	x29, x30, [sp], #32
  40f504:	ret
  40f508:	stp	x29, x30, [sp, #-48]!
  40f50c:	mov	x29, sp
  40f510:	stp	x19, x20, [sp, #16]
  40f514:	mov	x20, x0
  40f518:	ldr	x0, [x0, #32]
  40f51c:	str	x21, [sp, #32]
  40f520:	cbz	x0, 40f55c <ferror@plt+0xb5cc>
  40f524:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f528:	add	x1, x1, #0x738
  40f52c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f530:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f534:	add	x1, x1, #0xd0
  40f538:	add	x2, x2, #0x80
  40f53c:	add	x0, x0, #0x108
  40f540:	mov	w21, #0x0                   	// #0
  40f544:	bl	414da8 <ferror@plt+0x10e18>
  40f548:	mov	w0, w21
  40f54c:	ldp	x19, x20, [sp, #16]
  40f550:	ldr	x21, [sp, #32]
  40f554:	ldp	x29, x30, [sp], #48
  40f558:	ret
  40f55c:	ldr	w0, [x20, #44]
  40f560:	and	w21, w0, #0x1
  40f564:	tbz	w0, #0, 40f5b4 <ferror@plt+0xb624>
  40f568:	mov	x19, x1
  40f56c:	cbz	x1, 40f5a8 <ferror@plt+0xb618>
  40f570:	mov	x0, x19
  40f574:	bl	42fb00 <ferror@plt+0x2bb70>
  40f578:	mov	x1, x19
  40f57c:	mov	w2, #0x1                   	// #1
  40f580:	mov	x0, x20
  40f584:	bl	40ec78 <ferror@plt+0xace8>
  40f588:	mov	w21, w0
  40f58c:	mov	x0, x19
  40f590:	bl	42fb28 <ferror@plt+0x2bb98>
  40f594:	mov	w0, w21
  40f598:	ldp	x19, x20, [sp, #16]
  40f59c:	ldr	x21, [sp, #32]
  40f5a0:	ldp	x29, x30, [sp], #48
  40f5a4:	ret
  40f5a8:	bl	40f388 <ferror@plt+0xb3f8>
  40f5ac:	mov	x19, x0
  40f5b0:	b	40f570 <ferror@plt+0xb5e0>
  40f5b4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f5b8:	add	x1, x1, #0x738
  40f5bc:	add	x1, x1, #0xd0
  40f5c0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f5c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f5c8:	add	x2, x2, #0xdf8
  40f5cc:	add	x0, x0, #0x108
  40f5d0:	bl	414da8 <ferror@plt+0x10e18>
  40f5d4:	b	40f548 <ferror@plt+0xb5b8>
  40f5d8:	mov	x2, x0
  40f5dc:	cbz	x0, 40f600 <ferror@plt+0xb670>
  40f5e0:	ldr	x1, [x0, #32]
  40f5e4:	cbz	x1, 40f5f0 <ferror@plt+0xb660>
  40f5e8:	mov	w2, #0x0                   	// #0
  40f5ec:	b	40ea40 <ferror@plt+0xaab0>
  40f5f0:	ldr	w0, [x0, #44]
  40f5f4:	and	w0, w0, #0xfffffffe
  40f5f8:	str	w0, [x2, #44]
  40f5fc:	ret
  40f600:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f604:	add	x1, x1, #0x738
  40f608:	add	x1, x1, #0xe0
  40f60c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f610:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f614:	add	x2, x2, #0xf58
  40f618:	add	x0, x0, #0x108
  40f61c:	b	414da8 <ferror@plt+0x10e18>
  40f620:	stp	x29, x30, [sp, #-32]!
  40f624:	mov	x29, sp
  40f628:	str	x19, [sp, #16]
  40f62c:	cbz	x0, 40f65c <ferror@plt+0xb6cc>
  40f630:	mov	x19, x0
  40f634:	ldr	x0, [x0, #32]
  40f638:	cbz	x0, 40f690 <ferror@plt+0xb700>
  40f63c:	bl	42fb00 <ferror@plt+0x2bb70>
  40f640:	ldr	x0, [x19, #32]
  40f644:	ldr	w19, [x19, #48]
  40f648:	bl	42fb28 <ferror@plt+0x2bb98>
  40f64c:	mov	w0, w19
  40f650:	ldr	x19, [sp, #16]
  40f654:	ldp	x29, x30, [sp], #32
  40f658:	ret
  40f65c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f660:	add	x1, x1, #0x738
  40f664:	add	x1, x1, #0xf8
  40f668:	mov	w19, #0x0                   	// #0
  40f66c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f670:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f674:	add	x2, x2, #0xf58
  40f678:	add	x0, x0, #0x108
  40f67c:	bl	414da8 <ferror@plt+0x10e18>
  40f680:	mov	w0, w19
  40f684:	ldr	x19, [sp, #16]
  40f688:	ldp	x29, x30, [sp], #32
  40f68c:	ret
  40f690:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f694:	add	x1, x1, #0x738
  40f698:	add	x1, x1, #0xf8
  40f69c:	mov	w19, #0x0                   	// #0
  40f6a0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f6a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f6a8:	add	x2, x2, #0x98
  40f6ac:	add	x0, x0, #0x108
  40f6b0:	bl	414da8 <ferror@plt+0x10e18>
  40f6b4:	mov	w0, w19
  40f6b8:	ldr	x19, [sp, #16]
  40f6bc:	ldp	x29, x30, [sp], #32
  40f6c0:	ret
  40f6c4:	nop
  40f6c8:	stp	x29, x30, [sp, #-32]!
  40f6cc:	mov	x29, sp
  40f6d0:	str	x19, [sp, #16]
  40f6d4:	ldr	x19, [x0, #32]
  40f6d8:	cbz	x19, 40f6ec <ferror@plt+0xb75c>
  40f6dc:	mov	x0, x19
  40f6e0:	ldr	x19, [sp, #16]
  40f6e4:	ldp	x29, x30, [sp], #32
  40f6e8:	ret
  40f6ec:	ldr	w0, [x0, #44]
  40f6f0:	tbnz	w0, #0, 40f6dc <ferror@plt+0xb74c>
  40f6f4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f6f8:	add	x1, x1, #0x738
  40f6fc:	add	x1, x1, #0x108
  40f700:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f704:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f708:	add	x2, x2, #0xb0
  40f70c:	add	x0, x0, #0x108
  40f710:	bl	414da8 <ferror@plt+0x10e18>
  40f714:	mov	x0, x19
  40f718:	ldr	x19, [sp, #16]
  40f71c:	ldp	x29, x30, [sp], #32
  40f720:	ret
  40f724:	nop
  40f728:	cbz	x0, 40f7a8 <ferror@plt+0xb818>
  40f72c:	stp	x29, x30, [sp, #-48]!
  40f730:	mov	x29, sp
  40f734:	stp	x19, x20, [sp, #16]
  40f738:	mov	x20, x1
  40f73c:	cbz	x1, 40f7c8 <ferror@plt+0xb838>
  40f740:	mov	x19, x0
  40f744:	ldr	w0, [x0, #44]
  40f748:	tbz	w0, #0, 40f814 <ferror@plt+0xb884>
  40f74c:	str	x21, [sp, #32]
  40f750:	ldr	x21, [x19, #32]
  40f754:	cbz	x21, 40f78c <ferror@plt+0xb7fc>
  40f758:	mov	x0, x21
  40f75c:	bl	42fb00 <ferror@plt+0x2bb70>
  40f760:	ldr	x0, [x19, #56]
  40f764:	mov	x1, x20
  40f768:	bl	41eec0 <ferror@plt+0x1af30>
  40f76c:	str	x0, [x19, #56]
  40f770:	ldr	w1, [x19, #44]
  40f774:	tbz	w1, #6, 40f7f0 <ferror@plt+0xb860>
  40f778:	mov	x0, x21
  40f77c:	ldp	x19, x20, [sp, #16]
  40f780:	ldr	x21, [sp, #32]
  40f784:	ldp	x29, x30, [sp], #48
  40f788:	b	42fb28 <ferror@plt+0x2bb98>
  40f78c:	ldr	x0, [x19, #56]
  40f790:	bl	41eec0 <ferror@plt+0x1af30>
  40f794:	ldr	x21, [sp, #32]
  40f798:	str	x0, [x19, #56]
  40f79c:	ldp	x19, x20, [sp, #16]
  40f7a0:	ldp	x29, x30, [sp], #48
  40f7a4:	ret
  40f7a8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f7ac:	add	x1, x1, #0x738
  40f7b0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f7b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f7b8:	add	x1, x1, #0x120
  40f7bc:	add	x2, x2, #0xf58
  40f7c0:	add	x0, x0, #0x108
  40f7c4:	b	414da8 <ferror@plt+0x10e18>
  40f7c8:	ldp	x19, x20, [sp, #16]
  40f7cc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f7d0:	ldp	x29, x30, [sp], #48
  40f7d4:	add	x1, x1, #0x738
  40f7d8:	add	x1, x1, #0x120
  40f7dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f7e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f7e4:	add	x2, x2, #0xe8
  40f7e8:	add	x0, x0, #0x108
  40f7ec:	b	414da8 <ferror@plt+0x10e18>
  40f7f0:	ldr	w1, [x19, #40]
  40f7f4:	mov	x2, x20
  40f7f8:	mov	x0, x21
  40f7fc:	bl	40e158 <ferror@plt+0xa1c8>
  40f800:	mov	x0, x21
  40f804:	ldp	x19, x20, [sp, #16]
  40f808:	ldr	x21, [sp, #32]
  40f80c:	ldp	x29, x30, [sp], #48
  40f810:	b	42fb28 <ferror@plt+0x2bb98>
  40f814:	ldp	x19, x20, [sp, #16]
  40f818:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f81c:	ldp	x29, x30, [sp], #48
  40f820:	add	x1, x1, #0x738
  40f824:	add	x1, x1, #0x120
  40f828:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f82c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f830:	add	x2, x2, #0xdf8
  40f834:	add	x0, x0, #0x108
  40f838:	b	414da8 <ferror@plt+0x10e18>
  40f83c:	nop
  40f840:	cbz	x0, 40f8c0 <ferror@plt+0xb930>
  40f844:	stp	x29, x30, [sp, #-48]!
  40f848:	mov	x29, sp
  40f84c:	stp	x19, x20, [sp, #16]
  40f850:	mov	x20, x1
  40f854:	cbz	x1, 40f8e0 <ferror@plt+0xb950>
  40f858:	mov	x19, x0
  40f85c:	ldr	w0, [x0, #44]
  40f860:	tbz	w0, #0, 40f928 <ferror@plt+0xb998>
  40f864:	str	x21, [sp, #32]
  40f868:	ldr	x21, [x19, #32]
  40f86c:	cbz	x21, 40f8a4 <ferror@plt+0xb914>
  40f870:	mov	x0, x21
  40f874:	bl	42fb00 <ferror@plt+0x2bb70>
  40f878:	ldr	x0, [x19, #56]
  40f87c:	mov	x1, x20
  40f880:	bl	41f100 <ferror@plt+0x1b170>
  40f884:	str	x0, [x19, #56]
  40f888:	ldr	w1, [x19, #44]
  40f88c:	tbz	w1, #6, 40f908 <ferror@plt+0xb978>
  40f890:	mov	x0, x21
  40f894:	ldp	x19, x20, [sp, #16]
  40f898:	ldr	x21, [sp, #32]
  40f89c:	ldp	x29, x30, [sp], #48
  40f8a0:	b	42fb28 <ferror@plt+0x2bb98>
  40f8a4:	ldr	x0, [x19, #56]
  40f8a8:	bl	41f100 <ferror@plt+0x1b170>
  40f8ac:	ldr	x21, [sp, #32]
  40f8b0:	str	x0, [x19, #56]
  40f8b4:	ldp	x19, x20, [sp, #16]
  40f8b8:	ldp	x29, x30, [sp], #48
  40f8bc:	ret
  40f8c0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f8c4:	add	x1, x1, #0x738
  40f8c8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f8cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f8d0:	add	x1, x1, #0x138
  40f8d4:	add	x2, x2, #0xf58
  40f8d8:	add	x0, x0, #0x108
  40f8dc:	b	414da8 <ferror@plt+0x10e18>
  40f8e0:	ldp	x19, x20, [sp, #16]
  40f8e4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f8e8:	ldp	x29, x30, [sp], #48
  40f8ec:	add	x1, x1, #0x738
  40f8f0:	add	x1, x1, #0x138
  40f8f4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f8f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f8fc:	add	x2, x2, #0xe8
  40f900:	add	x0, x0, #0x108
  40f904:	b	414da8 <ferror@plt+0x10e18>
  40f908:	mov	x1, x20
  40f90c:	mov	x0, x21
  40f910:	bl	40dfe0 <ferror@plt+0xa050>
  40f914:	mov	x0, x21
  40f918:	ldp	x19, x20, [sp, #16]
  40f91c:	ldr	x21, [sp, #32]
  40f920:	ldp	x29, x30, [sp], #48
  40f924:	b	42fb28 <ferror@plt+0x2bb98>
  40f928:	ldp	x19, x20, [sp, #16]
  40f92c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f930:	ldp	x29, x30, [sp], #48
  40f934:	add	x1, x1, #0x738
  40f938:	add	x1, x1, #0x138
  40f93c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f940:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f944:	add	x2, x2, #0xdf8
  40f948:	add	x0, x0, #0x108
  40f94c:	b	414da8 <ferror@plt+0x10e18>
  40f950:	cbz	x0, 40f9f0 <ferror@plt+0xba60>
  40f954:	stp	x29, x30, [sp, #-32]!
  40f958:	mov	x29, sp
  40f95c:	stp	x19, x20, [sp, #16]
  40f960:	mov	x19, x1
  40f964:	cbz	x1, 40fa10 <ferror@plt+0xba80>
  40f968:	ldr	x1, [x1, #88]
  40f96c:	ldr	x1, [x1, #8]
  40f970:	cmp	x1, x0
  40f974:	b.eq	40f9a0 <ferror@plt+0xba10>  // b.none
  40f978:	ldp	x19, x20, [sp, #16]
  40f97c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f980:	ldp	x29, x30, [sp], #32
  40f984:	add	x1, x1, #0x738
  40f988:	add	x1, x1, #0x150
  40f98c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40f990:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40f994:	add	x2, x2, #0x110
  40f998:	add	x0, x0, #0x108
  40f99c:	b	414da8 <ferror@plt+0x10e18>
  40f9a0:	ldr	w0, [x1, #44]
  40f9a4:	tbz	w0, #0, 40fa38 <ferror@plt+0xbaa8>
  40f9a8:	ldr	w0, [x19, #44]
  40f9ac:	tbz	w0, #0, 40fa60 <ferror@plt+0xbad0>
  40f9b0:	ldr	x20, [x1, #32]
  40f9b4:	cbz	x20, 40f9dc <ferror@plt+0xba4c>
  40f9b8:	mov	x0, x20
  40f9bc:	bl	42fb00 <ferror@plt+0x2bb70>
  40f9c0:	mov	x1, x20
  40f9c4:	mov	x0, x19
  40f9c8:	bl	40e9d8 <ferror@plt+0xaa48>
  40f9cc:	mov	x0, x20
  40f9d0:	ldp	x19, x20, [sp, #16]
  40f9d4:	ldp	x29, x30, [sp], #32
  40f9d8:	b	42fb28 <ferror@plt+0x2bb98>
  40f9dc:	mov	x0, x19
  40f9e0:	mov	x1, #0x0                   	// #0
  40f9e4:	ldp	x19, x20, [sp, #16]
  40f9e8:	ldp	x29, x30, [sp], #32
  40f9ec:	b	40e9d8 <ferror@plt+0xaa48>
  40f9f0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40f9f4:	add	x1, x1, #0x738
  40f9f8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40f9fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fa00:	add	x1, x1, #0x150
  40fa04:	add	x2, x2, #0xf58
  40fa08:	add	x0, x0, #0x108
  40fa0c:	b	414da8 <ferror@plt+0x10e18>
  40fa10:	ldp	x19, x20, [sp, #16]
  40fa14:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fa18:	ldp	x29, x30, [sp], #32
  40fa1c:	add	x1, x1, #0x738
  40fa20:	add	x1, x1, #0x150
  40fa24:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fa28:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fa2c:	add	x2, x2, #0xf8
  40fa30:	add	x0, x0, #0x108
  40fa34:	b	414da8 <ferror@plt+0x10e18>
  40fa38:	ldp	x19, x20, [sp, #16]
  40fa3c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fa40:	ldp	x29, x30, [sp], #32
  40fa44:	add	x1, x1, #0x738
  40fa48:	add	x1, x1, #0x150
  40fa4c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fa50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fa54:	add	x2, x2, #0xdf8
  40fa58:	add	x0, x0, #0x108
  40fa5c:	b	414da8 <ferror@plt+0x10e18>
  40fa60:	ldp	x19, x20, [sp, #16]
  40fa64:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fa68:	ldp	x29, x30, [sp], #32
  40fa6c:	add	x1, x1, #0x738
  40fa70:	add	x1, x1, #0x150
  40fa74:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fa78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fa7c:	add	x2, x2, #0x140
  40fa80:	add	x0, x0, #0x108
  40fa84:	b	414da8 <ferror@plt+0x10e18>
  40fa88:	cbz	x0, 40fb58 <ferror@plt+0xbbc8>
  40fa8c:	stp	x29, x30, [sp, #-64]!
  40fa90:	cmp	x2, #0x0
  40fa94:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40fa98:	mov	x29, sp
  40fa9c:	stp	x19, x20, [sp, #16]
  40faa0:	mov	x20, x2
  40faa4:	stp	x21, x22, [sp, #32]
  40faa8:	mov	x21, x1
  40faac:	b.ne	40fb04 <ferror@plt+0xbb74>  // b.any
  40fab0:	ldr	x22, [x0, #32]
  40fab4:	str	x23, [sp, #48]
  40fab8:	mov	x19, x0
  40fabc:	cbz	x22, 40fb30 <ferror@plt+0xbba0>
  40fac0:	mov	x0, x22
  40fac4:	bl	42fb00 <ferror@plt+0x2bb70>
  40fac8:	ldr	x23, [x19]
  40facc:	str	x21, [x19]
  40fad0:	ldr	x21, [x19, #8]
  40fad4:	str	x20, [x19, #8]
  40fad8:	mov	x0, x22
  40fadc:	bl	42fb28 <ferror@plt+0x2bb98>
  40fae0:	cbz	x21, 40fb44 <ferror@plt+0xbbb4>
  40fae4:	mov	x0, x23
  40fae8:	ldr	x1, [x21, #8]
  40faec:	ldp	x19, x20, [sp, #16]
  40faf0:	mov	x16, x1
  40faf4:	ldp	x21, x22, [sp, #32]
  40faf8:	ldr	x23, [sp, #48]
  40fafc:	ldp	x29, x30, [sp], #64
  40fb00:	br	x16
  40fb04:	ldp	x19, x20, [sp, #16]
  40fb08:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fb0c:	ldp	x21, x22, [sp, #32]
  40fb10:	add	x1, x1, #0x738
  40fb14:	ldp	x29, x30, [sp], #64
  40fb18:	add	x1, x1, #0x170
  40fb1c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fb20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fb24:	add	x2, x2, #0x168
  40fb28:	add	x0, x0, #0x108
  40fb2c:	b	414da8 <ferror@plt+0x10e18>
  40fb30:	ldr	x21, [x0, #8]
  40fb34:	str	x2, [x0, #8]
  40fb38:	ldr	x23, [x0]
  40fb3c:	str	x1, [x0]
  40fb40:	cbnz	x21, 40fae4 <ferror@plt+0xbb54>
  40fb44:	ldp	x19, x20, [sp, #16]
  40fb48:	ldp	x21, x22, [sp, #32]
  40fb4c:	ldr	x23, [sp, #48]
  40fb50:	ldp	x29, x30, [sp], #64
  40fb54:	ret
  40fb58:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fb5c:	add	x1, x1, #0x738
  40fb60:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fb64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fb68:	add	x1, x1, #0x170
  40fb6c:	add	x2, x2, #0xf58
  40fb70:	add	x0, x0, #0x108
  40fb74:	b	414da8 <ferror@plt+0x10e18>
  40fb78:	cbz	x0, 40fbd8 <ferror@plt+0xbc48>
  40fb7c:	stp	x29, x30, [sp, #-48]!
  40fb80:	mov	x29, sp
  40fb84:	stp	x19, x20, [sp, #16]
  40fb88:	mov	x20, x3
  40fb8c:	mov	x19, x0
  40fb90:	mov	x0, #0x20                  	// #32
  40fb94:	stp	x21, x22, [sp, #32]
  40fb98:	mov	x22, x1
  40fb9c:	mov	x21, x2
  40fba0:	bl	413538 <ferror@plt+0xf5a8>
  40fba4:	mov	x1, x0
  40fba8:	mov	w3, #0x1                   	// #1
  40fbac:	mov	x0, x19
  40fbb0:	adrp	x2, 49b000 <ferror@plt+0x97070>
  40fbb4:	add	x2, x2, #0x5f0
  40fbb8:	str	w3, [x1]
  40fbbc:	add	x2, x2, #0x40
  40fbc0:	stp	x22, x21, [x1, #8]
  40fbc4:	str	x20, [x1, #24]
  40fbc8:	ldp	x19, x20, [sp, #16]
  40fbcc:	ldp	x21, x22, [sp, #32]
  40fbd0:	ldp	x29, x30, [sp], #48
  40fbd4:	b	40fa88 <ferror@plt+0xbaf8>
  40fbd8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fbdc:	add	x1, x1, #0x738
  40fbe0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fbe4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fbe8:	add	x1, x1, #0x190
  40fbec:	add	x2, x2, #0xf58
  40fbf0:	add	x0, x0, #0x108
  40fbf4:	b	414da8 <ferror@plt+0x10e18>
  40fbf8:	cbz	x0, 40fc58 <ferror@plt+0xbcc8>
  40fbfc:	ldr	x2, [x0, #32]
  40fc00:	cbz	x2, 40fc24 <ferror@plt+0xbc94>
  40fc04:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fc08:	add	x1, x1, #0x738
  40fc0c:	add	x1, x1, #0x1a8
  40fc10:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fc14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc18:	add	x2, x2, #0x80
  40fc1c:	add	x0, x0, #0x108
  40fc20:	b	414da8 <ferror@plt+0x10e18>
  40fc24:	ldr	w2, [x0, #24]
  40fc28:	cbz	w2, 40fc38 <ferror@plt+0xbca8>
  40fc2c:	cbz	x1, 40fc78 <ferror@plt+0xbce8>
  40fc30:	str	x1, [x0, #16]
  40fc34:	ret
  40fc38:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fc3c:	add	x1, x1, #0x738
  40fc40:	add	x1, x1, #0x1a8
  40fc44:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fc48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc4c:	add	x2, x2, #0x198
  40fc50:	add	x0, x0, #0x108
  40fc54:	b	414da8 <ferror@plt+0x10e18>
  40fc58:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fc5c:	add	x1, x1, #0x738
  40fc60:	add	x1, x1, #0x1a8
  40fc64:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fc68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc6c:	add	x2, x2, #0xf58
  40fc70:	add	x0, x0, #0x108
  40fc74:	b	414da8 <ferror@plt+0x10e18>
  40fc78:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fc7c:	add	x1, x1, #0x738
  40fc80:	add	x1, x1, #0x1a8
  40fc84:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fc88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fc8c:	add	x2, x2, #0x1b0
  40fc90:	add	x0, x0, #0x108
  40fc94:	b	414da8 <ferror@plt+0x10e18>
  40fc98:	cbz	x0, 40fd00 <ferror@plt+0xbd70>
  40fc9c:	stp	x29, x30, [sp, #-48]!
  40fca0:	mov	x29, sp
  40fca4:	str	x21, [sp, #32]
  40fca8:	ldr	x21, [x0, #32]
  40fcac:	stp	x19, x20, [sp, #16]
  40fcb0:	mov	w20, w1
  40fcb4:	mov	x19, x0
  40fcb8:	cbz	x21, 40fce8 <ferror@plt+0xbd58>
  40fcbc:	mov	x0, x21
  40fcc0:	bl	42fb00 <ferror@plt+0x2bb70>
  40fcc4:	mov	w2, w20
  40fcc8:	mov	x1, x21
  40fccc:	mov	x0, x19
  40fcd0:	bl	40ee50 <ferror@plt+0xaec0>
  40fcd4:	ldr	x0, [x19, #32]
  40fcd8:	ldp	x19, x20, [sp, #16]
  40fcdc:	ldr	x21, [sp, #32]
  40fce0:	ldp	x29, x30, [sp], #48
  40fce4:	b	42fb28 <ferror@plt+0x2bb98>
  40fce8:	ldp	x19, x20, [sp, #16]
  40fcec:	mov	w2, w1
  40fcf0:	ldr	x21, [sp, #32]
  40fcf4:	mov	x1, #0x0                   	// #0
  40fcf8:	ldp	x29, x30, [sp], #48
  40fcfc:	b	40ee50 <ferror@plt+0xaec0>
  40fd00:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fd04:	add	x1, x1, #0x738
  40fd08:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fd0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fd10:	add	x1, x1, #0x1c0
  40fd14:	add	x2, x2, #0xf58
  40fd18:	add	x0, x0, #0x108
  40fd1c:	b	414da8 <ferror@plt+0x10e18>
  40fd20:	cbz	x0, 40fd2c <ferror@plt+0xbd9c>
  40fd24:	ldr	w0, [x0, #40]
  40fd28:	ret
  40fd2c:	stp	x29, x30, [sp, #-16]!
  40fd30:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fd34:	add	x1, x1, #0x738
  40fd38:	mov	x29, sp
  40fd3c:	add	x1, x1, #0x1d8
  40fd40:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fd44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fd48:	add	x2, x2, #0xf58
  40fd4c:	add	x0, x0, #0x108
  40fd50:	bl	414da8 <ferror@plt+0x10e18>
  40fd54:	mov	w0, #0x0                   	// #0
  40fd58:	ldp	x29, x30, [sp], #16
  40fd5c:	ret
  40fd60:	cbz	x0, 40fdf0 <ferror@plt+0xbe60>
  40fd64:	stp	x29, x30, [sp, #-48]!
  40fd68:	mov	x29, sp
  40fd6c:	stp	x19, x20, [sp, #16]
  40fd70:	mov	x19, x0
  40fd74:	ldr	w0, [x0, #24]
  40fd78:	cbz	w0, 40fdc8 <ferror@plt+0xbe38>
  40fd7c:	ldr	x0, [x19, #88]
  40fd80:	mov	x20, x1
  40fd84:	ldr	x1, [x0, #16]
  40fd88:	cmp	x1, x20
  40fd8c:	b.eq	40fe18 <ferror@plt+0xbe88>  // b.none
  40fd90:	str	x21, [sp, #32]
  40fd94:	ldr	x21, [x19, #32]
  40fd98:	cbz	x21, 40fe10 <ferror@plt+0xbe80>
  40fd9c:	mov	x0, x21
  40fda0:	bl	42fb00 <ferror@plt+0x2bb70>
  40fda4:	ldr	x1, [x19, #88]
  40fda8:	ldr	w0, [x19, #44]
  40fdac:	str	x20, [x1, #16]
  40fdb0:	tbz	w0, #6, 40fe24 <ferror@plt+0xbe94>
  40fdb4:	mov	x0, x21
  40fdb8:	ldp	x19, x20, [sp, #16]
  40fdbc:	ldr	x21, [sp, #32]
  40fdc0:	ldp	x29, x30, [sp], #48
  40fdc4:	b	42fb28 <ferror@plt+0x2bb98>
  40fdc8:	ldp	x19, x20, [sp, #16]
  40fdcc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fdd0:	ldp	x29, x30, [sp], #48
  40fdd4:	add	x1, x1, #0x738
  40fdd8:	add	x1, x1, #0x1f0
  40fddc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  40fde0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fde4:	add	x2, x2, #0x198
  40fde8:	add	x0, x0, #0x108
  40fdec:	b	414da8 <ferror@plt+0x10e18>
  40fdf0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40fdf4:	add	x1, x1, #0x738
  40fdf8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40fdfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40fe00:	add	x1, x1, #0x1f0
  40fe04:	add	x2, x2, #0xf58
  40fe08:	add	x0, x0, #0x108
  40fe0c:	b	414da8 <ferror@plt+0x10e18>
  40fe10:	ldr	x21, [sp, #32]
  40fe14:	str	x20, [x0, #16]
  40fe18:	ldp	x19, x20, [sp, #16]
  40fe1c:	ldp	x29, x30, [sp], #48
  40fe20:	ret
  40fe24:	ldr	x0, [x21, #136]
  40fe28:	bl	42ec50 <ferror@plt+0x2acc0>
  40fe2c:	mov	x0, x21
  40fe30:	ldp	x19, x20, [sp, #16]
  40fe34:	ldr	x21, [sp, #32]
  40fe38:	ldp	x29, x30, [sp], #48
  40fe3c:	b	42fb28 <ferror@plt+0x2bb98>
  40fe40:	stp	x29, x30, [sp, #-64]!
  40fe44:	mov	w3, #0x3e8                 	// #1000
  40fe48:	mov	x29, sp
  40fe4c:	ldp	w4, w2, [x0, #96]
  40fe50:	stp	x19, x20, [sp, #16]
  40fe54:	mov	x20, x0
  40fe58:	umaddl	x1, w4, w3, x1
  40fe5c:	cbz	w2, 40fec0 <ferror@plt+0xbf30>
  40fe60:	adrp	x19, 49b000 <ferror@plt+0x97070>
  40fe64:	add	x19, x19, #0x5f0
  40fe68:	ldr	w3, [x19, #88]
  40fe6c:	cmn	w3, #0x1
  40fe70:	b.eq	40fed0 <ferror@plt+0xbf40>  // b.none
  40fe74:	sxtw	x3, w3
  40fe78:	sub	x1, x1, x3
  40fe7c:	mov	x2, #0x34db                	// #13531
  40fe80:	mov	x0, #0x4240                	// #16960
  40fe84:	movk	x2, #0xd7b6, lsl #16
  40fe88:	movk	x0, #0xf, lsl #16
  40fe8c:	movk	x2, #0xde82, lsl #32
  40fe90:	mov	x5, #0xd08f                	// #53391
  40fe94:	movk	x2, #0x431b, lsl #48
  40fe98:	add	x4, x1, x0
  40fe9c:	movk	x5, #0x3, lsl #16
  40fea0:	smulh	x2, x1, x2
  40fea4:	asr	x2, x2, #18
  40fea8:	sub	x2, x2, x1, asr #63
  40feac:	msub	x2, x2, x0, x1
  40feb0:	cmp	x2, x5
  40feb4:	csel	x1, x4, x1, gt
  40feb8:	sub	x1, x1, x2
  40febc:	add	x1, x1, x3
  40fec0:	mov	x0, x20
  40fec4:	ldp	x19, x20, [sp, #16]
  40fec8:	ldp	x29, x30, [sp], #64
  40fecc:	b	40fd60 <ferror@plt+0xbdd0>
  40fed0:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40fed4:	add	x0, x0, #0x1c0
  40fed8:	str	x21, [sp, #32]
  40fedc:	str	x1, [sp, #56]
  40fee0:	bl	409040 <ferror@plt+0x50b0>
  40fee4:	mov	x21, x0
  40fee8:	ldr	x1, [sp, #56]
  40feec:	cbz	x0, 40ff60 <ferror@plt+0xbfd0>
  40fef0:	mov	x0, x21
  40fef4:	str	x1, [sp, #56]
  40fef8:	bl	40d2d0 <ferror@plt+0x9340>
  40fefc:	ldr	x1, [sp, #56]
  40ff00:	tbnz	w0, #31, 40ff48 <ferror@plt+0xbfb8>
  40ff04:	mov	x0, x21
  40ff08:	str	x1, [sp, #56]
  40ff0c:	bl	40d2d0 <ferror@plt+0x9340>
  40ff10:	mov	w2, #0xde83                	// #56963
  40ff14:	movk	w2, #0x431b, lsl #16
  40ff18:	smull	x2, w0, w2
  40ff1c:	mov	w3, #0x4240                	// #16960
  40ff20:	movk	w3, #0xf, lsl #16
  40ff24:	ldr	x1, [sp, #56]
  40ff28:	asr	x2, x2, #50
  40ff2c:	sub	w2, w2, w0, asr #31
  40ff30:	ldr	x21, [sp, #32]
  40ff34:	msub	w2, w2, w3, w0
  40ff38:	str	w2, [x19, #88]
  40ff3c:	sxtw	x3, w2
  40ff40:	sub	x1, x1, x3
  40ff44:	b	40fe7c <ferror@plt+0xbeec>
  40ff48:	mov	x0, x21
  40ff4c:	bl	40d2d0 <ferror@plt+0x9340>
  40ff50:	mov	w2, #0xde83                	// #56963
  40ff54:	neg	w0, w0
  40ff58:	movk	w2, #0x431b, lsl #16
  40ff5c:	b	40ff18 <ferror@plt+0xbf88>
  40ff60:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  40ff64:	add	x0, x0, #0x1e0
  40ff68:	bl	409040 <ferror@plt+0x50b0>
  40ff6c:	mov	x21, x0
  40ff70:	ldr	x1, [sp, #56]
  40ff74:	cbnz	x0, 40fef0 <ferror@plt+0xbf60>
  40ff78:	mov	x3, #0x0                   	// #0
  40ff7c:	str	wzr, [x19, #88]
  40ff80:	ldr	x21, [sp, #32]
  40ff84:	b	40fe7c <ferror@plt+0xbeec>
  40ff88:	cbz	x0, 40ff98 <ferror@plt+0xc008>
  40ff8c:	ldr	x0, [x0, #88]
  40ff90:	ldr	x0, [x0, #16]
  40ff94:	ret
  40ff98:	stp	x29, x30, [sp, #-16]!
  40ff9c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  40ffa0:	add	x1, x1, #0x738
  40ffa4:	mov	x29, sp
  40ffa8:	add	x1, x1, #0x208
  40ffac:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  40ffb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  40ffb4:	add	x2, x2, #0xf58
  40ffb8:	add	x0, x0, #0x108
  40ffbc:	bl	414da8 <ferror@plt+0x10e18>
  40ffc0:	mov	x0, #0xffffffffffffffff    	// #-1
  40ffc4:	ldp	x29, x30, [sp], #16
  40ffc8:	ret
  40ffcc:	nop
  40ffd0:	cbz	x0, 41003c <ferror@plt+0xc0ac>
  40ffd4:	stp	x29, x30, [sp, #-48]!
  40ffd8:	mov	x29, sp
  40ffdc:	str	x21, [sp, #32]
  40ffe0:	ldr	x21, [x0, #32]
  40ffe4:	stp	x19, x20, [sp, #16]
  40ffe8:	mov	x19, x0
  40ffec:	mov	w20, w1
  40fff0:	cbz	x21, 40fffc <ferror@plt+0xc06c>
  40fff4:	mov	x0, x21
  40fff8:	bl	42fb00 <ferror@plt+0x2bb70>
  40fffc:	ldr	w2, [x19, #44]
  410000:	cmp	w20, #0x0
  410004:	orr	w0, w2, #0x20
  410008:	and	w2, w2, #0xffffffdf
  41000c:	csel	w2, w2, w0, eq  // eq = none
  410010:	str	w2, [x19, #44]
  410014:	cbz	x21, 41002c <ferror@plt+0xc09c>
  410018:	mov	x0, x21
  41001c:	ldp	x19, x20, [sp, #16]
  410020:	ldr	x21, [sp, #32]
  410024:	ldp	x29, x30, [sp], #48
  410028:	b	42fb28 <ferror@plt+0x2bb98>
  41002c:	ldp	x19, x20, [sp, #16]
  410030:	ldr	x21, [sp, #32]
  410034:	ldp	x29, x30, [sp], #48
  410038:	ret
  41003c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410040:	add	x1, x1, #0x738
  410044:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  410048:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41004c:	add	x1, x1, #0x220
  410050:	add	x2, x2, #0xf58
  410054:	add	x0, x0, #0x108
  410058:	b	414da8 <ferror@plt+0x10e18>
  41005c:	nop
  410060:	cbz	x0, 410070 <ferror@plt+0xc0e0>
  410064:	ldr	w0, [x0, #44]
  410068:	ubfx	x0, x0, #5, #1
  41006c:	ret
  410070:	stp	x29, x30, [sp, #-16]!
  410074:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410078:	add	x1, x1, #0x738
  41007c:	mov	x29, sp
  410080:	add	x1, x1, #0x240
  410084:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  410088:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41008c:	add	x2, x2, #0xf58
  410090:	add	x0, x0, #0x108
  410094:	bl	414da8 <ferror@plt+0x10e18>
  410098:	mov	w0, #0x0                   	// #0
  41009c:	ldp	x29, x30, [sp], #16
  4100a0:	ret
  4100a4:	nop
  4100a8:	cbz	x0, 4100e0 <ferror@plt+0xc150>
  4100ac:	stp	x29, x30, [sp, #-32]!
  4100b0:	mov	x29, sp
  4100b4:	stp	x19, x20, [sp, #16]
  4100b8:	mov	x19, x0
  4100bc:	mov	x20, x1
  4100c0:	ldr	x0, [x0, #80]
  4100c4:	bl	413678 <ferror@plt+0xf6e8>
  4100c8:	mov	x0, x20
  4100cc:	bl	41f7f8 <ferror@plt+0x1b868>
  4100d0:	str	x0, [x19, #80]
  4100d4:	ldp	x19, x20, [sp, #16]
  4100d8:	ldp	x29, x30, [sp], #32
  4100dc:	ret
  4100e0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4100e4:	add	x1, x1, #0x738
  4100e8:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4100ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4100f0:	add	x1, x1, #0x260
  4100f4:	add	x2, x2, #0xf58
  4100f8:	add	x0, x0, #0x108
  4100fc:	b	414da8 <ferror@plt+0x10e18>
  410100:	cbz	x0, 41010c <ferror@plt+0xc17c>
  410104:	ldr	x0, [x0, #80]
  410108:	ret
  41010c:	stp	x29, x30, [sp, #-16]!
  410110:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410114:	add	x1, x1, #0x738
  410118:	mov	x29, sp
  41011c:	add	x1, x1, #0x278
  410120:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  410124:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410128:	add	x2, x2, #0xf58
  41012c:	add	x0, x0, #0x108
  410130:	bl	414da8 <ferror@plt+0x10e18>
  410134:	mov	x0, #0x0                   	// #0
  410138:	ldp	x29, x30, [sp], #16
  41013c:	ret
  410140:	stp	x29, x30, [sp, #-32]!
  410144:	mov	x29, sp
  410148:	stp	x19, x20, [sp, #16]
  41014c:	mov	x19, x0
  410150:	cbz	x0, 4101a4 <ferror@plt+0xc214>
  410154:	ldr	x20, [x0, #32]
  410158:	cbz	x20, 410188 <ferror@plt+0xc1f8>
  41015c:	mov	x0, x20
  410160:	bl	42fb00 <ferror@plt+0x2bb70>
  410164:	ldr	w1, [x19, #24]
  410168:	mov	x0, x20
  41016c:	add	w1, w1, #0x1
  410170:	str	w1, [x19, #24]
  410174:	bl	42fb28 <ferror@plt+0x2bb98>
  410178:	mov	x0, x19
  41017c:	ldp	x19, x20, [sp, #16]
  410180:	ldp	x29, x30, [sp], #32
  410184:	ret
  410188:	ldr	w0, [x0, #24]
  41018c:	add	w0, w0, #0x1
  410190:	str	w0, [x19, #24]
  410194:	mov	x0, x19
  410198:	ldp	x19, x20, [sp, #16]
  41019c:	ldp	x29, x30, [sp], #32
  4101a0:	ret
  4101a4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4101a8:	add	x1, x1, #0x738
  4101ac:	add	x1, x1, #0x290
  4101b0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4101b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4101b8:	add	x2, x2, #0xf58
  4101bc:	add	x0, x0, #0x108
  4101c0:	bl	414da8 <ferror@plt+0x10e18>
  4101c4:	mov	x0, x19
  4101c8:	ldp	x19, x20, [sp, #16]
  4101cc:	ldp	x29, x30, [sp], #32
  4101d0:	ret
  4101d4:	nop
  4101d8:	cbz	x0, 410340 <ferror@plt+0xc3b0>
  4101dc:	stp	x29, x30, [sp, #-64]!
  4101e0:	mov	x29, sp
  4101e4:	stp	x19, x20, [sp, #16]
  4101e8:	mov	x20, x1
  4101ec:	cbz	x1, 410360 <ferror@plt+0xc3d0>
  4101f0:	mov	x19, x0
  4101f4:	ldr	w0, [x0, #44]
  4101f8:	tbz	w0, #0, 4103a8 <ferror@plt+0xc418>
  4101fc:	ldr	w0, [x1, #44]
  410200:	tbz	w0, #0, 4103d0 <ferror@plt+0xc440>
  410204:	ldr	x0, [x1, #32]
  410208:	cbz	x0, 410234 <ferror@plt+0xc2a4>
  41020c:	ldp	x19, x20, [sp, #16]
  410210:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410214:	ldp	x29, x30, [sp], #64
  410218:	add	x1, x1, #0x738
  41021c:	add	x1, x1, #0x2a0
  410220:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410224:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410228:	add	x2, x2, #0x1f0
  41022c:	add	x0, x0, #0x108
  410230:	b	414da8 <ferror@plt+0x10e18>
  410234:	ldr	x0, [x1, #88]
  410238:	ldr	x0, [x0, #8]
  41023c:	cbz	x0, 410268 <ferror@plt+0xc2d8>
  410240:	ldp	x19, x20, [sp, #16]
  410244:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410248:	ldp	x29, x30, [sp], #64
  41024c:	add	x1, x1, #0x738
  410250:	add	x1, x1, #0x2a0
  410254:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410258:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41025c:	add	x2, x2, #0x210
  410260:	add	x0, x0, #0x108
  410264:	b	414da8 <ferror@plt+0x10e18>
  410268:	stp	x21, x22, [sp, #32]
  41026c:	ldr	x21, [x19, #32]
  410270:	cbz	x21, 4102ec <ferror@plt+0xc35c>
  410274:	mov	x0, x21
  410278:	str	x23, [sp, #48]
  41027c:	bl	42fb00 <ferror@plt+0x2bb70>
  410280:	ldr	x1, [x19, #88]
  410284:	mov	x0, x20
  410288:	ldr	x23, [x1]
  41028c:	bl	410140 <ferror@plt+0xc1b0>
  410290:	mov	x1, x0
  410294:	mov	x0, x23
  410298:	ldr	x22, [x19, #88]
  41029c:	bl	41eec0 <ferror@plt+0x1af30>
  4102a0:	ldr	x3, [x20, #88]
  4102a4:	mov	x1, #0x0                   	// #0
  4102a8:	ldr	w2, [x19, #40]
  4102ac:	str	x0, [x22]
  4102b0:	mov	x0, x20
  4102b4:	str	x19, [x3, #8]
  4102b8:	bl	40ee50 <ferror@plt+0xaec0>
  4102bc:	ldr	w0, [x19, #44]
  4102c0:	tbnz	w0, #6, 410388 <ferror@plt+0xc3f8>
  4102c4:	mov	x1, x21
  4102c8:	mov	x0, x20
  4102cc:	mov	w2, #0x1                   	// #1
  4102d0:	bl	40ec78 <ferror@plt+0xace8>
  4102d4:	mov	x0, x21
  4102d8:	ldp	x19, x20, [sp, #16]
  4102dc:	ldp	x21, x22, [sp, #32]
  4102e0:	ldr	x23, [sp, #48]
  4102e4:	ldp	x29, x30, [sp], #64
  4102e8:	b	42fb28 <ferror@plt+0x2bb98>
  4102ec:	mov	x0, x1
  4102f0:	ldr	x1, [x19, #88]
  4102f4:	ldr	x22, [x1]
  4102f8:	bl	410140 <ferror@plt+0xc1b0>
  4102fc:	mov	x1, x0
  410300:	mov	x0, x22
  410304:	ldr	x21, [x19, #88]
  410308:	bl	41eec0 <ferror@plt+0x1af30>
  41030c:	ldr	x3, [x20, #88]
  410310:	mov	x1, #0x0                   	// #0
  410314:	ldr	w2, [x19, #40]
  410318:	str	x0, [x21]
  41031c:	mov	x0, x20
  410320:	str	x19, [x3, #8]
  410324:	bl	40ee50 <ferror@plt+0xaec0>
  410328:	ldr	w0, [x19, #44]
  41032c:	tbnz	w0, #6, 410394 <ferror@plt+0xc404>
  410330:	ldp	x19, x20, [sp, #16]
  410334:	ldp	x21, x22, [sp, #32]
  410338:	ldp	x29, x30, [sp], #64
  41033c:	ret
  410340:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410344:	add	x1, x1, #0x738
  410348:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  41034c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410350:	add	x1, x1, #0x2a0
  410354:	add	x2, x2, #0xf58
  410358:	add	x0, x0, #0x108
  41035c:	b	414da8 <ferror@plt+0x10e18>
  410360:	ldp	x19, x20, [sp, #16]
  410364:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410368:	ldp	x29, x30, [sp], #64
  41036c:	add	x1, x1, #0x738
  410370:	add	x1, x1, #0x2a0
  410374:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410378:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41037c:	add	x2, x2, #0xf8
  410380:	add	x0, x0, #0x108
  410384:	b	414da8 <ferror@plt+0x10e18>
  410388:	mov	x0, x20
  41038c:	bl	40e080 <ferror@plt+0xa0f0>
  410390:	b	4102c4 <ferror@plt+0xc334>
  410394:	mov	x0, x20
  410398:	ldp	x19, x20, [sp, #16]
  41039c:	ldp	x21, x22, [sp, #32]
  4103a0:	ldp	x29, x30, [sp], #64
  4103a4:	b	40e080 <ferror@plt+0xa0f0>
  4103a8:	ldp	x19, x20, [sp, #16]
  4103ac:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4103b0:	ldp	x29, x30, [sp], #64
  4103b4:	add	x1, x1, #0x738
  4103b8:	add	x1, x1, #0x2a0
  4103bc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4103c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4103c4:	add	x2, x2, #0xdf8
  4103c8:	add	x0, x0, #0x108
  4103cc:	b	414da8 <ferror@plt+0x10e18>
  4103d0:	ldp	x19, x20, [sp, #16]
  4103d4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4103d8:	ldp	x29, x30, [sp], #64
  4103dc:	add	x1, x1, #0x738
  4103e0:	add	x1, x1, #0x2a0
  4103e4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4103e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4103ec:	add	x2, x2, #0x140
  4103f0:	add	x0, x0, #0x108
  4103f4:	b	414da8 <ferror@plt+0x10e18>
  4103f8:	cbz	x0, 410408 <ferror@plt+0xc478>
  4103fc:	ldr	x1, [x0, #32]
  410400:	mov	w2, #0x0                   	// #0
  410404:	b	40e7b0 <ferror@plt+0xa820>
  410408:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  41040c:	add	x1, x1, #0x738
  410410:	add	x1, x1, #0x2c0
  410414:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  410418:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41041c:	add	x2, x2, #0xf58
  410420:	add	x0, x0, #0x108
  410424:	b	414da8 <ferror@plt+0x10e18>
  410428:	stp	x29, x30, [sp, #-80]!
  41042c:	mov	x29, sp
  410430:	cbnz	w1, 410460 <ferror@plt+0xc4d0>
  410434:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410438:	add	x1, x1, #0x738
  41043c:	add	x1, x1, #0x2d0
  410440:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410444:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410448:	add	x2, x2, #0x240
  41044c:	add	x0, x0, #0x108
  410450:	bl	414da8 <ferror@plt+0x10e18>
  410454:	mov	x0, #0x0                   	// #0
  410458:	ldp	x29, x30, [sp], #80
  41045c:	ret
  410460:	stp	x19, x20, [sp, #16]
  410464:	mov	x20, x0
  410468:	mov	w19, w1
  41046c:	cbz	x0, 4104d0 <ferror@plt+0xc540>
  410470:	mov	x0, x20
  410474:	bl	42fb00 <ferror@plt+0x2bb70>
  410478:	str	x20, [sp, #48]
  41047c:	str	wzr, [sp, #56]
  410480:	stp	xzr, xzr, [sp, #64]
  410484:	nop
  410488:	add	x1, sp, #0x28
  41048c:	add	x0, sp, #0x30
  410490:	bl	40eb68 <ferror@plt+0xabd8>
  410494:	cbz	w0, 4104b0 <ferror@plt+0xc520>
  410498:	ldr	x2, [sp, #40]
  41049c:	ldr	w3, [x2, #44]
  4104a0:	tbz	w3, #0, 410488 <ferror@plt+0xc4f8>
  4104a4:	ldr	w2, [x2, #48]
  4104a8:	cmp	w2, w19
  4104ac:	b.ne	410488 <ferror@plt+0xc4f8>  // b.any
  4104b0:	add	x0, sp, #0x30
  4104b4:	bl	40edf8 <ferror@plt+0xae68>
  4104b8:	mov	x0, x20
  4104bc:	bl	42fb28 <ferror@plt+0x2bb98>
  4104c0:	ldp	x19, x20, [sp, #16]
  4104c4:	ldr	x0, [sp, #40]
  4104c8:	ldp	x29, x30, [sp], #80
  4104cc:	ret
  4104d0:	bl	40f388 <ferror@plt+0xb3f8>
  4104d4:	mov	x20, x0
  4104d8:	b	410470 <ferror@plt+0xc4e0>
  4104dc:	nop
  4104e0:	cbnz	w0, 410504 <ferror@plt+0xc574>
  4104e4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4104e8:	add	x1, x1, #0x738
  4104ec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4104f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4104f4:	add	x1, x1, #0x2f8
  4104f8:	add	x2, x2, #0x250
  4104fc:	add	x0, x0, #0x108
  410500:	b	414da8 <ferror@plt+0x10e18>
  410504:	stp	x29, x30, [sp, #-32]!
  410508:	mov	x29, sp
  41050c:	str	x19, [sp, #16]
  410510:	mov	x19, x1
  410514:	mov	w1, w0
  410518:	mov	x0, #0x0                   	// #0
  41051c:	bl	410428 <ferror@plt+0xc498>
  410520:	cbz	x0, 410534 <ferror@plt+0xc5a4>
  410524:	mov	x1, x19
  410528:	ldr	x19, [sp, #16]
  41052c:	ldp	x29, x30, [sp], #32
  410530:	b	4100a8 <ferror@plt+0xc118>
  410534:	ldr	x19, [sp, #16]
  410538:	ldp	x29, x30, [sp], #32
  41053c:	ret
  410540:	stp	x29, x30, [sp, #-112]!
  410544:	mov	x29, sp
  410548:	cbz	x1, 4105f0 <ferror@plt+0xc660>
  41054c:	stp	x19, x20, [sp, #16]
  410550:	mov	x20, x0
  410554:	mov	x19, x1
  410558:	str	x21, [sp, #32]
  41055c:	mov	x21, x2
  410560:	cbz	x0, 41061c <ferror@plt+0xc68c>
  410564:	mov	x0, x20
  410568:	bl	42fb00 <ferror@plt+0x2bb70>
  41056c:	str	x20, [sp, #80]
  410570:	str	wzr, [sp, #88]
  410574:	stp	xzr, xzr, [sp, #96]
  410578:	add	x1, sp, #0x38
  41057c:	add	x0, sp, #0x50
  410580:	bl	40eb68 <ferror@plt+0xabd8>
  410584:	cbz	w0, 4105cc <ferror@plt+0xc63c>
  410588:	ldr	x4, [sp, #56]
  41058c:	ldr	w3, [x4, #44]
  410590:	tbz	w3, #0, 410578 <ferror@plt+0xc5e8>
  410594:	ldr	x3, [x4, #16]
  410598:	cmp	x3, x19
  41059c:	b.ne	410578 <ferror@plt+0xc5e8>  // b.any
  4105a0:	ldr	x5, [x4, #8]
  4105a4:	add	x3, sp, #0x48
  4105a8:	add	x2, sp, #0x40
  4105ac:	mov	x1, x4
  4105b0:	cbz	x5, 410578 <ferror@plt+0xc5e8>
  4105b4:	ldr	x0, [x4]
  4105b8:	ldr	x4, [x5, #16]
  4105bc:	blr	x4
  4105c0:	ldr	x0, [sp, #72]
  4105c4:	cmp	x0, x21
  4105c8:	b.ne	410578 <ferror@plt+0xc5e8>  // b.any
  4105cc:	add	x0, sp, #0x50
  4105d0:	bl	40edf8 <ferror@plt+0xae68>
  4105d4:	mov	x0, x20
  4105d8:	bl	42fb28 <ferror@plt+0x2bb98>
  4105dc:	ldp	x19, x20, [sp, #16]
  4105e0:	ldr	x21, [sp, #32]
  4105e4:	ldr	x0, [sp, #56]
  4105e8:	ldp	x29, x30, [sp], #112
  4105ec:	ret
  4105f0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4105f4:	add	x1, x1, #0x738
  4105f8:	add	x1, x1, #0x310
  4105fc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410600:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410604:	add	x2, x2, #0x1b0
  410608:	add	x0, x0, #0x108
  41060c:	bl	414da8 <ferror@plt+0x10e18>
  410610:	mov	x0, #0x0                   	// #0
  410614:	ldp	x29, x30, [sp], #112
  410618:	ret
  41061c:	bl	40f388 <ferror@plt+0xb3f8>
  410620:	mov	x20, x0
  410624:	b	410564 <ferror@plt+0xc5d4>
  410628:	stp	x29, x30, [sp, #-96]!
  41062c:	mov	x29, sp
  410630:	stp	x19, x20, [sp, #16]
  410634:	mov	x19, x1
  410638:	mov	x20, x0
  41063c:	cbz	x0, 4106c4 <ferror@plt+0xc734>
  410640:	mov	x0, x20
  410644:	bl	42fb00 <ferror@plt+0x2bb70>
  410648:	str	x20, [sp, #64]
  41064c:	str	wzr, [sp, #72]
  410650:	stp	xzr, xzr, [sp, #80]
  410654:	nop
  410658:	add	x1, sp, #0x28
  41065c:	add	x0, sp, #0x40
  410660:	bl	40eb68 <ferror@plt+0xabd8>
  410664:	cbz	w0, 4106a4 <ferror@plt+0xc714>
  410668:	ldr	x4, [sp, #40]
  41066c:	ldr	w2, [x4, #44]
  410670:	tbz	w2, #0, 410658 <ferror@plt+0xc6c8>
  410674:	ldr	x5, [x4, #8]
  410678:	add	x3, sp, #0x38
  41067c:	add	x2, sp, #0x30
  410680:	mov	x1, x4
  410684:	cbz	x5, 410658 <ferror@plt+0xc6c8>
  410688:	ldr	x0, [x4]
  41068c:	str	xzr, [sp, #56]
  410690:	ldr	x4, [x5, #16]
  410694:	blr	x4
  410698:	ldr	x2, [sp, #56]
  41069c:	cmp	x2, x19
  4106a0:	b.ne	410658 <ferror@plt+0xc6c8>  // b.any
  4106a4:	add	x0, sp, #0x40
  4106a8:	bl	40edf8 <ferror@plt+0xae68>
  4106ac:	mov	x0, x20
  4106b0:	bl	42fb28 <ferror@plt+0x2bb98>
  4106b4:	ldp	x19, x20, [sp, #16]
  4106b8:	ldr	x0, [sp, #40]
  4106bc:	ldp	x29, x30, [sp], #96
  4106c0:	ret
  4106c4:	bl	40f388 <ferror@plt+0xb3f8>
  4106c8:	mov	x20, x0
  4106cc:	b	410640 <ferror@plt+0xc6b0>
  4106d0:	stp	x29, x30, [sp, #-32]!
  4106d4:	mov	x29, sp
  4106d8:	cbnz	w0, 410708 <ferror@plt+0xc778>
  4106dc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4106e0:	add	x1, x1, #0x738
  4106e4:	add	x1, x1, #0x340
  4106e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4106ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4106f0:	add	x2, x2, #0x250
  4106f4:	add	x0, x0, #0x108
  4106f8:	bl	414da8 <ferror@plt+0x10e18>
  4106fc:	mov	w0, #0x0                   	// #0
  410700:	ldp	x29, x30, [sp], #32
  410704:	ret
  410708:	mov	w1, w0
  41070c:	mov	x0, #0x0                   	// #0
  410710:	str	x19, [sp, #16]
  410714:	bl	410428 <ferror@plt+0xc498>
  410718:	mov	x19, x0
  41071c:	cbz	x0, 410724 <ferror@plt+0xc794>
  410720:	bl	40f5d8 <ferror@plt+0xb648>
  410724:	cmp	x19, #0x0
  410728:	cset	w0, ne  // ne = any
  41072c:	ldr	x19, [sp, #16]
  410730:	ldp	x29, x30, [sp], #32
  410734:	ret
  410738:	stp	x29, x30, [sp, #-16]!
  41073c:	mov	x1, x0
  410740:	mov	x0, #0x0                   	// #0
  410744:	mov	x29, sp
  410748:	bl	410628 <ferror@plt+0xc698>
  41074c:	cbz	x0, 410760 <ferror@plt+0xc7d0>
  410750:	bl	40f5d8 <ferror@plt+0xb648>
  410754:	mov	w0, #0x1                   	// #1
  410758:	ldp	x29, x30, [sp], #16
  41075c:	ret
  410760:	mov	w0, #0x0                   	// #0
  410764:	ldp	x29, x30, [sp], #16
  410768:	ret
  41076c:	nop
  410770:	stp	x29, x30, [sp, #-16]!
  410774:	mov	x29, sp
  410778:	cbz	x0, 4107a0 <ferror@plt+0xc810>
  41077c:	mov	x2, x1
  410780:	mov	x1, x0
  410784:	mov	x0, #0x0                   	// #0
  410788:	bl	410540 <ferror@plt+0xc5b0>
  41078c:	cbz	x0, 410798 <ferror@plt+0xc808>
  410790:	bl	40f5d8 <ferror@plt+0xb648>
  410794:	mov	w0, #0x1                   	// #1
  410798:	ldp	x29, x30, [sp], #16
  41079c:	ret
  4107a0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4107a4:	add	x1, x1, #0x738
  4107a8:	add	x1, x1, #0x350
  4107ac:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4107b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4107b4:	add	x2, x2, #0x1b0
  4107b8:	add	x0, x0, #0x108
  4107bc:	bl	414da8 <ferror@plt+0x10e18>
  4107c0:	mov	w0, #0x0                   	// #0
  4107c4:	ldp	x29, x30, [sp], #16
  4107c8:	ret
  4107cc:	nop
  4107d0:	stp	x29, x30, [sp, #-64]!
  4107d4:	mov	x29, sp
  4107d8:	stp	x19, x20, [sp, #16]
  4107dc:	cbz	x0, 41088c <ferror@plt+0xc8fc>
  4107e0:	mov	x19, x0
  4107e4:	ldr	w0, [x0, #44]
  4107e8:	tbz	w0, #0, 4108d4 <ferror@plt+0xc944>
  4107ec:	mov	x0, #0x8                   	// #8
  4107f0:	stp	x21, x22, [sp, #32]
  4107f4:	mov	w22, w1
  4107f8:	mov	w21, w2
  4107fc:	str	x23, [sp, #48]
  410800:	bl	413538 <ferror@plt+0xf5a8>
  410804:	str	w22, [x0]
  410808:	ldr	x23, [x19, #32]
  41080c:	strh	w21, [x0, #4]
  410810:	strh	wzr, [x0, #6]
  410814:	mov	x20, x0
  410818:	cbz	x23, 410860 <ferror@plt+0xc8d0>
  41081c:	mov	x0, x23
  410820:	bl	42fb00 <ferror@plt+0x2bb70>
  410824:	ldr	x21, [x19, #88]
  410828:	mov	x1, x20
  41082c:	ldr	x0, [x21, #24]
  410830:	bl	41eec0 <ferror@plt+0x1af30>
  410834:	ldr	w1, [x19, #44]
  410838:	str	x0, [x21, #24]
  41083c:	tbz	w1, #6, 4108c0 <ferror@plt+0xc930>
  410840:	mov	x0, x23
  410844:	bl	42fb28 <ferror@plt+0x2bb98>
  410848:	ldp	x21, x22, [sp, #32]
  41084c:	ldr	x23, [sp, #48]
  410850:	mov	x0, x20
  410854:	ldp	x19, x20, [sp, #16]
  410858:	ldp	x29, x30, [sp], #64
  41085c:	ret
  410860:	ldr	x19, [x19, #88]
  410864:	mov	x1, x0
  410868:	ldr	x0, [x19, #24]
  41086c:	bl	41eec0 <ferror@plt+0x1af30>
  410870:	ldp	x21, x22, [sp, #32]
  410874:	ldr	x23, [sp, #48]
  410878:	str	x0, [x19, #24]
  41087c:	mov	x0, x20
  410880:	ldp	x19, x20, [sp, #16]
  410884:	ldp	x29, x30, [sp], #64
  410888:	ret
  41088c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410890:	add	x1, x1, #0x738
  410894:	add	x1, x1, #0x378
  410898:	mov	x20, #0x0                   	// #0
  41089c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4108a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4108a4:	add	x2, x2, #0xf58
  4108a8:	add	x0, x0, #0x108
  4108ac:	bl	414da8 <ferror@plt+0x10e18>
  4108b0:	mov	x0, x20
  4108b4:	ldp	x19, x20, [sp, #16]
  4108b8:	ldp	x29, x30, [sp], #64
  4108bc:	ret
  4108c0:	ldr	w1, [x19, #40]
  4108c4:	mov	x2, x20
  4108c8:	mov	x0, x23
  4108cc:	bl	40e158 <ferror@plt+0xa1c8>
  4108d0:	b	410840 <ferror@plt+0xc8b0>
  4108d4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4108d8:	add	x1, x1, #0x738
  4108dc:	add	x1, x1, #0x378
  4108e0:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4108e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4108e8:	add	x2, x2, #0xdf8
  4108ec:	add	x0, x0, #0x108
  4108f0:	mov	x20, #0x0                   	// #0
  4108f4:	bl	414da8 <ferror@plt+0x10e18>
  4108f8:	b	410850 <ferror@plt+0xc8c0>
  4108fc:	nop
  410900:	cbz	x0, 41099c <ferror@plt+0xca0c>
  410904:	stp	x29, x30, [sp, #-48]!
  410908:	mov	x29, sp
  41090c:	stp	x19, x20, [sp, #16]
  410910:	mov	x19, x0
  410914:	mov	x20, x1
  410918:	ldr	x0, [x0, #88]
  41091c:	ldr	x0, [x0, #24]
  410920:	bl	41f410 <ferror@plt+0x1b480>
  410924:	cbz	x0, 4109bc <ferror@plt+0xca2c>
  410928:	stp	x21, x22, [sp, #32]
  41092c:	ldr	x21, [x19, #32]
  410930:	cbz	x21, 410974 <ferror@plt+0xc9e4>
  410934:	mov	x0, x21
  410938:	bl	42fb00 <ferror@plt+0x2bb70>
  41093c:	ldr	x22, [x19, #88]
  410940:	mov	x1, x20
  410944:	ldr	x0, [x22, #24]
  410948:	bl	41f100 <ferror@plt+0x1b170>
  41094c:	ldr	w1, [x19, #44]
  410950:	str	x0, [x22, #24]
  410954:	tbz	w1, #6, 4109e4 <ferror@plt+0xca54>
  410958:	mov	x0, x21
  41095c:	bl	42fb28 <ferror@plt+0x2bb98>
  410960:	mov	x0, x20
  410964:	ldp	x19, x20, [sp, #16]
  410968:	ldp	x21, x22, [sp, #32]
  41096c:	ldp	x29, x30, [sp], #48
  410970:	b	413678 <ferror@plt+0xf6e8>
  410974:	ldr	x19, [x19, #88]
  410978:	mov	x1, x20
  41097c:	ldr	x0, [x19, #24]
  410980:	bl	41f100 <ferror@plt+0x1b170>
  410984:	str	x0, [x19, #24]
  410988:	mov	x0, x20
  41098c:	ldp	x19, x20, [sp, #16]
  410990:	ldp	x21, x22, [sp, #32]
  410994:	ldp	x29, x30, [sp], #48
  410998:	b	413678 <ferror@plt+0xf6e8>
  41099c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4109a0:	add	x1, x1, #0x738
  4109a4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4109a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4109ac:	add	x1, x1, #0x390
  4109b0:	add	x2, x2, #0xf58
  4109b4:	add	x0, x0, #0x108
  4109b8:	b	414da8 <ferror@plt+0x10e18>
  4109bc:	ldp	x19, x20, [sp, #16]
  4109c0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4109c4:	ldp	x29, x30, [sp], #48
  4109c8:	add	x1, x1, #0x738
  4109cc:	add	x1, x1, #0x390
  4109d0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4109d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4109d8:	add	x2, x2, #0x258
  4109dc:	add	x0, x0, #0x108
  4109e0:	b	414da8 <ferror@plt+0x10e18>
  4109e4:	mov	x1, x20
  4109e8:	mov	x0, x21
  4109ec:	bl	40dfe0 <ferror@plt+0xa050>
  4109f0:	b	410958 <ferror@plt+0xc9c8>
  4109f4:	nop
  4109f8:	stp	x29, x30, [sp, #-32]!
  4109fc:	mov	x29, sp
  410a00:	cbz	x0, 410a2c <ferror@plt+0xca9c>
  410a04:	ldr	x0, [x0, #88]
  410a08:	ldr	x0, [x0, #24]
  410a0c:	str	x19, [sp, #16]
  410a10:	mov	x19, x1
  410a14:	bl	41f410 <ferror@plt+0x1b480>
  410a18:	cbz	x0, 410a58 <ferror@plt+0xcac8>
  410a1c:	ldrh	w0, [x19, #6]
  410a20:	ldr	x19, [sp, #16]
  410a24:	ldp	x29, x30, [sp], #32
  410a28:	ret
  410a2c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410a30:	add	x1, x1, #0x738
  410a34:	add	x1, x1, #0x3a8
  410a38:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  410a3c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410a40:	add	x2, x2, #0xf58
  410a44:	add	x0, x0, #0x108
  410a48:	bl	414da8 <ferror@plt+0x10e18>
  410a4c:	mov	w0, #0x0                   	// #0
  410a50:	ldp	x29, x30, [sp], #32
  410a54:	ret
  410a58:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410a5c:	add	x1, x1, #0x738
  410a60:	add	x1, x1, #0x3a8
  410a64:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410a68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410a6c:	add	x2, x2, #0x258
  410a70:	add	x0, x0, #0x108
  410a74:	bl	414da8 <ferror@plt+0x10e18>
  410a78:	mov	w0, #0x0                   	// #0
  410a7c:	ldr	x19, [sp, #16]
  410a80:	ldp	x29, x30, [sp], #32
  410a84:	ret
  410a88:	stp	x29, x30, [sp, #-48]!
  410a8c:	mov	x29, sp
  410a90:	cbz	x0, 410ac4 <ferror@plt+0xcb34>
  410a94:	str	x19, [sp, #16]
  410a98:	mov	x19, x0
  410a9c:	mov	x1, #0x0                   	// #0
  410aa0:	add	x0, sp, #0x20
  410aa4:	bl	4038b0 <gettimeofday@plt>
  410aa8:	ldr	x0, [sp, #32]
  410aac:	str	x0, [x19]
  410ab0:	ldr	x0, [sp, #40]
  410ab4:	str	x0, [x19, #8]
  410ab8:	ldr	x19, [sp, #16]
  410abc:	ldp	x29, x30, [sp], #48
  410ac0:	ret
  410ac4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410ac8:	add	x1, x1, #0x738
  410acc:	add	x1, x1, #0x3c0
  410ad0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410ad4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410ad8:	add	x2, x2, #0x280
  410adc:	add	x0, x0, #0x108
  410ae0:	bl	414da8 <ferror@plt+0x10e18>
  410ae4:	ldp	x29, x30, [sp], #48
  410ae8:	ret
  410aec:	nop
  410af0:	stp	x29, x30, [sp, #-32]!
  410af4:	mov	x29, sp
  410af8:	add	x0, sp, #0x10
  410afc:	bl	410a88 <ferror@plt+0xcaf8>
  410b00:	ldp	x2, x1, [sp, #16]
  410b04:	mov	x0, #0x4240                	// #16960
  410b08:	movk	x0, #0xf, lsl #16
  410b0c:	ldp	x29, x30, [sp], #32
  410b10:	madd	x0, x2, x0, x1
  410b14:	ret
  410b18:	stp	x29, x30, [sp, #-32]!
  410b1c:	mov	w0, #0x1                   	// #1
  410b20:	mov	x29, sp
  410b24:	add	x1, sp, #0x10
  410b28:	bl	403650 <clock_gettime@plt>
  410b2c:	mov	x0, #0x5fff                	// #24575
  410b30:	mov	x1, #0xbffe                	// #49150
  410b34:	ldr	x2, [sp, #16]
  410b38:	movk	x0, #0x758a, lsl #16
  410b3c:	movk	x0, #0x20ce, lsl #32
  410b40:	movk	x1, #0xeb14, lsl #16
  410b44:	movk	x0, #0x461, lsl #48
  410b48:	movk	x1, #0x419c, lsl #32
  410b4c:	add	x0, x2, x0
  410b50:	movk	x1, #0x8c2, lsl #48
  410b54:	cmp	x0, x1
  410b58:	b.ls	410b88 <ferror@plt+0xcbf8>  // b.plast
  410b5c:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  410b60:	add	x3, x3, #0x738
  410b64:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  410b68:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  410b6c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410b70:	add	x3, x3, #0x3d8
  410b74:	add	x4, x4, #0x290
  410b78:	add	x1, x1, #0xf38
  410b7c:	add	x0, x0, #0x108
  410b80:	mov	w2, #0xa0c                 	// #2572
  410b84:	bl	426b10 <ferror@plt+0x22b80>
  410b88:	mov	x1, #0xf7cf                	// #63439
  410b8c:	mov	x3, #0x4240                	// #16960
  410b90:	movk	x1, #0xe353, lsl #16
  410b94:	movk	x3, #0xf, lsl #16
  410b98:	ldr	x0, [sp, #24]
  410b9c:	movk	x1, #0x9ba5, lsl #32
  410ba0:	movk	x1, #0x20c4, lsl #48
  410ba4:	ldp	x29, x30, [sp], #32
  410ba8:	smulh	x1, x0, x1
  410bac:	asr	x1, x1, #7
  410bb0:	sub	x0, x1, x0, asr #63
  410bb4:	madd	x0, x2, x3, x0
  410bb8:	ret
  410bbc:	nop
  410bc0:	stp	x29, x30, [sp, #-16]!
  410bc4:	mov	x29, sp
  410bc8:	bl	40e500 <ferror@plt+0xa570>
  410bcc:	ldr	w0, [x0]
  410bd0:	ldp	x29, x30, [sp], #16
  410bd4:	ret
  410bd8:	stp	x29, x30, [sp, #-16]!
  410bdc:	mov	x29, sp
  410be0:	bl	40e500 <ferror@plt+0xa570>
  410be4:	ldr	x0, [x0, #8]
  410be8:	cbz	x0, 410bf0 <ferror@plt+0xcc60>
  410bec:	ldr	x0, [x0]
  410bf0:	ldp	x29, x30, [sp], #16
  410bf4:	ret
  410bf8:	ldr	w0, [x0, #44]
  410bfc:	mvn	w0, w0
  410c00:	and	w0, w0, #0x1
  410c04:	ret
  410c08:	stp	x29, x30, [sp, #-32]!
  410c0c:	mov	x29, sp
  410c10:	stp	x19, x20, [sp, #16]
  410c14:	mov	x19, x0
  410c18:	bl	427ba8 <ferror@plt+0x23c18>
  410c1c:	mov	x20, x0
  410c20:	cbz	x19, 410cb4 <ferror@plt+0xcd24>
  410c24:	mov	x0, x19
  410c28:	bl	42fb00 <ferror@plt+0x2bb70>
  410c2c:	ldr	x0, [x19, #24]
  410c30:	cbz	x0, 410c58 <ferror@plt+0xccc8>
  410c34:	cmp	x0, x20
  410c38:	mov	w20, #0x0                   	// #0
  410c3c:	b.eq	410cc0 <ferror@plt+0xcd30>  // b.none
  410c40:	mov	x0, x19
  410c44:	bl	42fb28 <ferror@plt+0x2bb98>
  410c48:	mov	w0, w20
  410c4c:	ldp	x19, x20, [sp, #16]
  410c50:	ldp	x29, x30, [sp], #32
  410c54:	ret
  410c58:	ldr	w0, [x19, #32]
  410c5c:	str	x20, [x19, #24]
  410c60:	cbnz	w0, 410c88 <ferror@plt+0xccf8>
  410c64:	add	w0, w0, #0x1
  410c68:	mov	w20, #0x1                   	// #1
  410c6c:	str	w0, [x19, #32]
  410c70:	mov	x0, x19
  410c74:	bl	42fb28 <ferror@plt+0x2bb98>
  410c78:	mov	w0, w20
  410c7c:	ldp	x19, x20, [sp, #16]
  410c80:	ldp	x29, x30, [sp], #32
  410c84:	ret
  410c88:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  410c8c:	add	x3, x3, #0x738
  410c90:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  410c94:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  410c98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410c9c:	add	x3, x3, #0x3f0
  410ca0:	add	x4, x4, #0x300
  410ca4:	add	x1, x1, #0xf38
  410ca8:	add	x0, x0, #0x108
  410cac:	mov	w2, #0xc3c                 	// #3132
  410cb0:	bl	426b10 <ferror@plt+0x22b80>
  410cb4:	bl	40f388 <ferror@plt+0xb3f8>
  410cb8:	mov	x19, x0
  410cbc:	b	410c24 <ferror@plt+0xcc94>
  410cc0:	ldr	w0, [x19, #32]
  410cc4:	mov	w20, #0x1                   	// #1
  410cc8:	add	w0, w0, #0x1
  410ccc:	str	w0, [x19, #32]
  410cd0:	b	410c70 <ferror@plt+0xcce0>
  410cd4:	nop
  410cd8:	stp	x29, x30, [sp, #-48]!
  410cdc:	mov	x29, sp
  410ce0:	stp	x19, x20, [sp, #16]
  410ce4:	mov	x19, x0
  410ce8:	bl	410c08 <ferror@plt+0xcc78>
  410cec:	cbnz	w0, 410d18 <ferror@plt+0xcd88>
  410cf0:	ldp	x19, x20, [sp, #16]
  410cf4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410cf8:	ldp	x29, x30, [sp], #48
  410cfc:	add	x1, x1, #0x738
  410d00:	add	x1, x1, #0x408
  410d04:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410d08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410d0c:	add	x2, x2, #0x320
  410d10:	add	x0, x0, #0x108
  410d14:	b	414da8 <ferror@plt+0x10e18>
  410d18:	str	x21, [sp, #32]
  410d1c:	bl	40f388 <ferror@plt+0xb3f8>
  410d20:	cmp	x19, #0x0
  410d24:	ccmp	x0, x19, #0x4, ne  // ne = any
  410d28:	b.ne	410d64 <ferror@plt+0xcdd4>  // b.any
  410d2c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  410d30:	add	x20, x20, #0x5f0
  410d34:	add	x20, x20, #0x20
  410d38:	mov	x19, #0x0                   	// #0
  410d3c:	mov	x0, x20
  410d40:	bl	42fed8 <ferror@plt+0x2bf48>
  410d44:	mov	x21, x0
  410d48:	cbz	x0, 410d88 <ferror@plt+0xcdf8>
  410d4c:	mov	x1, x19
  410d50:	mov	x0, x21
  410d54:	ldp	x19, x20, [sp, #16]
  410d58:	ldr	x21, [sp, #32]
  410d5c:	ldp	x29, x30, [sp], #48
  410d60:	b	41acc0 <ferror@plt+0x16d30>
  410d64:	adrp	x20, 49b000 <ferror@plt+0x97070>
  410d68:	add	x20, x20, #0x5f0
  410d6c:	mov	x0, x19
  410d70:	add	x20, x20, #0x20
  410d74:	bl	40f010 <ferror@plt+0xb080>
  410d78:	mov	x0, x20
  410d7c:	bl	42fed8 <ferror@plt+0x2bf48>
  410d80:	mov	x21, x0
  410d84:	cbnz	x0, 410d4c <ferror@plt+0xcdbc>
  410d88:	bl	41a910 <ferror@plt+0x16980>
  410d8c:	mov	x21, x0
  410d90:	mov	x1, x21
  410d94:	mov	x0, x20
  410d98:	bl	42fef0 <ferror@plt+0x2bf60>
  410d9c:	mov	x1, x19
  410da0:	mov	x0, x21
  410da4:	ldp	x19, x20, [sp, #16]
  410da8:	ldr	x21, [sp, #32]
  410dac:	ldp	x29, x30, [sp], #48
  410db0:	b	41acc0 <ferror@plt+0x16d30>
  410db4:	nop
  410db8:	stp	x29, x30, [sp, #-48]!
  410dbc:	mov	x29, sp
  410dc0:	stp	x19, x20, [sp, #16]
  410dc4:	mov	x19, x0
  410dc8:	cbz	x0, 410e58 <ferror@plt+0xcec8>
  410dcc:	mov	x0, x19
  410dd0:	bl	42fb00 <ferror@plt+0x2bb70>
  410dd4:	ldr	w0, [x19, #32]
  410dd8:	sub	w0, w0, #0x1
  410ddc:	str	w0, [x19, #32]
  410de0:	cbnz	w0, 410e2c <ferror@plt+0xce9c>
  410de4:	ldr	x1, [x19, #40]
  410de8:	str	xzr, [x19, #24]
  410dec:	cbz	x1, 410e2c <ferror@plt+0xce9c>
  410df0:	ldr	x20, [x1]
  410df4:	str	x21, [sp, #32]
  410df8:	mov	x0, x1
  410dfc:	ldr	x21, [x20, #8]
  410e00:	bl	41f240 <ferror@plt+0x1b2b0>
  410e04:	str	x0, [x19, #40]
  410e08:	cmp	x19, x21
  410e0c:	b.eq	410e3c <ferror@plt+0xceac>  // b.none
  410e10:	ldr	x0, [x20, #8]
  410e14:	bl	42fb00 <ferror@plt+0x2bb70>
  410e18:	ldr	x0, [x20]
  410e1c:	bl	42fde0 <ferror@plt+0x2be50>
  410e20:	ldr	x0, [x20, #8]
  410e24:	bl	42fb28 <ferror@plt+0x2bb98>
  410e28:	ldr	x21, [sp, #32]
  410e2c:	mov	x0, x19
  410e30:	ldp	x19, x20, [sp, #16]
  410e34:	ldp	x29, x30, [sp], #48
  410e38:	b	42fb28 <ferror@plt+0x2bb98>
  410e3c:	ldr	x0, [x20]
  410e40:	bl	42fde0 <ferror@plt+0x2be50>
  410e44:	mov	x0, x19
  410e48:	ldp	x19, x20, [sp, #16]
  410e4c:	ldr	x21, [sp, #32]
  410e50:	ldp	x29, x30, [sp], #48
  410e54:	b	42fb28 <ferror@plt+0x2bb98>
  410e58:	bl	40f388 <ferror@plt+0xb3f8>
  410e5c:	mov	x19, x0
  410e60:	b	410dcc <ferror@plt+0xce3c>
  410e64:	nop
  410e68:	stp	x29, x30, [sp, #-32]!
  410e6c:	mov	x29, sp
  410e70:	str	x19, [sp, #16]
  410e74:	mov	x19, x0
  410e78:	bl	410db8 <ferror@plt+0xce28>
  410e7c:	cbz	x19, 410e90 <ferror@plt+0xcf00>
  410e80:	mov	x0, x19
  410e84:	ldr	x19, [sp, #16]
  410e88:	ldp	x29, x30, [sp], #32
  410e8c:	b	40f0c0 <ferror@plt+0xb130>
  410e90:	ldr	x19, [sp, #16]
  410e94:	ldp	x29, x30, [sp], #32
  410e98:	ret
  410e9c:	nop
  410ea0:	stp	x29, x30, [sp, #-48]!
  410ea4:	mov	x29, sp
  410ea8:	stp	x19, x20, [sp, #16]
  410eac:	mov	x19, x0
  410eb0:	bl	40f388 <ferror@plt+0xb3f8>
  410eb4:	cmp	x19, x0
  410eb8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  410ebc:	add	x0, x1, #0x5f0
  410ec0:	csel	x19, x19, xzr, ne  // ne = any
  410ec4:	add	x0, x0, #0x20
  410ec8:	bl	42fed8 <ferror@plt+0x2bf48>
  410ecc:	cbz	x0, 410f3c <ferror@plt+0xcfac>
  410ed0:	str	x21, [sp, #32]
  410ed4:	mov	x21, x0
  410ed8:	bl	41b6c8 <ferror@plt+0x17738>
  410edc:	mov	x20, x0
  410ee0:	cmp	x0, x19
  410ee4:	b.eq	410f14 <ferror@plt+0xcf84>  // b.none
  410ee8:	ldp	x19, x20, [sp, #16]
  410eec:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410ef0:	ldr	x21, [sp, #32]
  410ef4:	add	x1, x1, #0x738
  410ef8:	ldp	x29, x30, [sp], #48
  410efc:	add	x1, x1, #0x430
  410f00:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410f04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410f08:	add	x2, x2, #0x348
  410f0c:	add	x0, x0, #0x108
  410f10:	b	414da8 <ferror@plt+0x10e18>
  410f14:	mov	x0, x21
  410f18:	bl	41aff0 <ferror@plt+0x17060>
  410f1c:	mov	x0, x20
  410f20:	bl	410db8 <ferror@plt+0xce28>
  410f24:	cbz	x20, 410f64 <ferror@plt+0xcfd4>
  410f28:	mov	x0, x20
  410f2c:	ldp	x19, x20, [sp, #16]
  410f30:	ldr	x21, [sp, #32]
  410f34:	ldp	x29, x30, [sp], #48
  410f38:	b	40f0c0 <ferror@plt+0xb130>
  410f3c:	ldp	x19, x20, [sp, #16]
  410f40:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  410f44:	ldp	x29, x30, [sp], #48
  410f48:	add	x1, x1, #0x738
  410f4c:	add	x1, x1, #0x430
  410f50:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  410f54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  410f58:	add	x2, x2, #0x338
  410f5c:	add	x0, x0, #0x108
  410f60:	b	414da8 <ferror@plt+0x10e18>
  410f64:	ldp	x19, x20, [sp, #16]
  410f68:	ldr	x21, [sp, #32]
  410f6c:	ldp	x29, x30, [sp], #48
  410f70:	ret
  410f74:	nop
  410f78:	stp	x29, x30, [sp, #-80]!
  410f7c:	mov	x29, sp
  410f80:	stp	x19, x20, [sp, #16]
  410f84:	mov	x19, x0
  410f88:	mov	x20, x2
  410f8c:	stp	x21, x22, [sp, #32]
  410f90:	mov	x22, x1
  410f94:	bl	427ba8 <ferror@plt+0x23c18>
  410f98:	mov	x21, x0
  410f9c:	cbz	x19, 4110d0 <ferror@plt+0xd140>
  410fa0:	cmp	x19, x20
  410fa4:	b.eq	411064 <ferror@plt+0xd0d4>  // b.none
  410fa8:	mov	x0, x19
  410fac:	bl	42fb00 <ferror@plt+0x2bb70>
  410fb0:	ldr	x2, [x19, #24]
  410fb4:	cmp	x2, #0x0
  410fb8:	ccmp	x21, x2, #0x4, ne  // ne = any
  410fbc:	b.ne	410ff4 <ferror@plt+0xd064>  // b.any
  410fc0:	cbz	x2, 411048 <ferror@plt+0xd0b8>
  410fc4:	cmp	x2, x21
  410fc8:	mov	w21, #0x0                   	// #0
  410fcc:	b.eq	4110dc <ferror@plt+0xd14c>  // b.none
  410fd0:	cmp	x19, x20
  410fd4:	b.eq	410fe0 <ferror@plt+0xd050>  // b.none
  410fd8:	mov	x0, x19
  410fdc:	bl	42fb28 <ferror@plt+0x2bb98>
  410fe0:	mov	w0, w21
  410fe4:	ldp	x19, x20, [sp, #16]
  410fe8:	ldp	x21, x22, [sp, #32]
  410fec:	ldp	x29, x30, [sp], #80
  410ff0:	ret
  410ff4:	ldr	x0, [x19, #40]
  410ff8:	str	x23, [sp, #48]
  410ffc:	add	x23, sp, #0x40
  411000:	stp	x22, x20, [sp, #64]
  411004:	mov	x1, x23
  411008:	bl	41ee78 <ferror@plt+0x1aee8>
  41100c:	str	x0, [x19, #40]
  411010:	mov	x0, x19
  411014:	bl	42fb28 <ferror@plt+0x2bb98>
  411018:	mov	x1, x20
  41101c:	mov	x0, x22
  411020:	bl	42fd98 <ferror@plt+0x2be08>
  411024:	mov	x0, x19
  411028:	bl	42fb00 <ferror@plt+0x2bb70>
  41102c:	ldr	x0, [x19, #40]
  411030:	mov	x1, x23
  411034:	bl	41f100 <ferror@plt+0x1b170>
  411038:	ldr	x2, [x19, #24]
  41103c:	ldr	x23, [sp, #48]
  411040:	str	x0, [x19, #40]
  411044:	cbnz	x2, 410fc4 <ferror@plt+0xd034>
  411048:	ldr	w0, [x19, #32]
  41104c:	str	x21, [x19, #24]
  411050:	cbnz	w0, 4110a0 <ferror@plt+0xd110>
  411054:	add	w0, w0, #0x1
  411058:	mov	w21, #0x1                   	// #1
  41105c:	str	w0, [x19, #32]
  411060:	b	410fd0 <ferror@plt+0xd040>
  411064:	ldr	x2, [x19, #24]
  411068:	cmp	x2, #0x0
  41106c:	ccmp	x21, x2, #0x4, ne  // ne = any
  411070:	b.eq	410fc0 <ferror@plt+0xd030>  // b.none
  411074:	ldr	x0, [x19, #40]
  411078:	str	x23, [sp, #48]
  41107c:	add	x23, sp, #0x40
  411080:	stp	x22, x19, [sp, #64]
  411084:	mov	x1, x23
  411088:	bl	41ee78 <ferror@plt+0x1aee8>
  41108c:	str	x0, [x19, #40]
  411090:	mov	x1, x19
  411094:	mov	x0, x22
  411098:	bl	42fd98 <ferror@plt+0x2be08>
  41109c:	b	41102c <ferror@plt+0xd09c>
  4110a0:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  4110a4:	add	x3, x3, #0x738
  4110a8:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  4110ac:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4110b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4110b4:	add	x3, x3, #0x458
  4110b8:	add	x4, x4, #0x300
  4110bc:	add	x1, x1, #0xf38
  4110c0:	add	x0, x0, #0x108
  4110c4:	mov	w2, #0xca8                 	// #3240
  4110c8:	str	x23, [sp, #48]
  4110cc:	bl	426b10 <ferror@plt+0x22b80>
  4110d0:	bl	40f388 <ferror@plt+0xb3f8>
  4110d4:	mov	x19, x0
  4110d8:	b	410fa0 <ferror@plt+0xd010>
  4110dc:	ldr	w0, [x19, #32]
  4110e0:	mov	w21, #0x1                   	// #1
  4110e4:	add	w0, w0, #0x1
  4110e8:	str	w0, [x19, #32]
  4110ec:	b	410fd0 <ferror@plt+0xd040>
  4110f0:	stp	x29, x30, [sp, #-128]!
  4110f4:	mov	x29, sp
  4110f8:	stp	x23, x24, [sp, #48]
  4110fc:	mov	x23, x1
  411100:	stp	x25, x26, [sp, #64]
  411104:	mov	x25, x0
  411108:	cbz	x0, 411438 <ferror@plt+0xd4a8>
  41110c:	mov	x0, x25
  411110:	bl	42fb00 <ferror@plt+0x2bb70>
  411114:	ldr	w0, [x25, #88]
  411118:	str	wzr, [x25, #176]
  41111c:	cbnz	w0, 411404 <ferror@plt+0xd474>
  411120:	ldr	x2, [x25, #56]
  411124:	stp	x19, x20, [sp, #16]
  411128:	mov	x19, #0x0                   	// #0
  41112c:	stp	x21, x22, [sp, #32]
  411130:	ldr	w0, [x2, #8]
  411134:	cbnz	w0, 411154 <ferror@plt+0xd1c4>
  411138:	b	411190 <ferror@plt+0xd200>
  41113c:	sub	w1, w1, #0x1
  411140:	str	w1, [x0, #24]
  411144:	ldr	w0, [x2, #8]
  411148:	add	x19, x19, #0x1
  41114c:	cmp	w0, w19
  411150:	b.ls	411190 <ferror@plt+0xd200>  // b.plast
  411154:	ldr	x0, [x2]
  411158:	ldr	x0, [x0, x19, lsl #3]
  41115c:	cbz	x0, 411144 <ferror@plt+0xd1b4>
  411160:	ldr	w1, [x0, #24]
  411164:	cmp	w1, #0x1
  411168:	b.hi	41113c <ferror@plt+0xd1ac>  // b.pmore
  41116c:	mov	w2, #0x1                   	// #1
  411170:	mov	x1, x25
  411174:	bl	40e7b0 <ferror@plt+0xa820>
  411178:	add	x19, x19, #0x1
  41117c:	ldr	x2, [x25, #56]
  411180:	ldr	w0, [x2, #8]
  411184:	cmp	w0, w19
  411188:	b.hi	411154 <ferror@plt+0xd1c4>  // b.pmore
  41118c:	nop
  411190:	mov	x24, #0xf7cf                	// #63439
  411194:	mov	x0, x2
  411198:	mov	w1, #0x0                   	// #0
  41119c:	movk	x24, #0xe353, lsl #16
  4111a0:	bl	433ab0 <ferror@plt+0x2fb20>
  4111a4:	movk	x24, #0x9ba5, lsl #32
  4111a8:	mov	w0, #0xffffffff            	// #-1
  4111ac:	mov	w21, w0
  4111b0:	mov	w1, #0x1                   	// #1
  4111b4:	mov	w19, #0x0                   	// #0
  4111b8:	mov	w22, #0x7fffffff            	// #2147483647
  4111bc:	mov	w20, #0x41                  	// #65
  4111c0:	movk	x24, #0x20c4, lsl #48
  4111c4:	str	w0, [x25, #64]
  4111c8:	str	x25, [sp, #96]
  4111cc:	str	w1, [sp, #104]
  4111d0:	stp	xzr, xzr, [sp, #112]
  4111d4:	nop
  4111d8:	add	x1, sp, #0x58
  4111dc:	add	x0, sp, #0x60
  4111e0:	bl	40eb68 <ferror@plt+0xabd8>
  4111e4:	cbz	w0, 411230 <ferror@plt+0xd2a0>
  4111e8:	ldr	x1, [sp, #88]
  4111ec:	str	w21, [sp, #84]
  4111f0:	ldr	w0, [x1, #44]
  4111f4:	and	w2, w0, w20
  4111f8:	cmp	w2, #0x1
  4111fc:	b.ne	4111d8 <ferror@plt+0xd248>  // b.any
  411200:	cbz	w19, 411210 <ferror@plt+0xd280>
  411204:	ldr	w2, [x1, #40]
  411208:	cmp	w2, w22
  41120c:	b.gt	411230 <ferror@plt+0xd2a0>
  411210:	tbz	w0, #4, 411268 <ferror@plt+0xd2d8>
  411214:	ldr	w22, [x1, #40]
  411218:	add	w19, w19, #0x1
  41121c:	str	wzr, [x25, #64]
  411220:	add	x1, sp, #0x58
  411224:	add	x0, sp, #0x60
  411228:	bl	40eb68 <ferror@plt+0xabd8>
  41122c:	cbnz	w0, 4111e8 <ferror@plt+0xd258>
  411230:	add	x0, sp, #0x60
  411234:	bl	40edf8 <ferror@plt+0xae68>
  411238:	mov	x0, x25
  41123c:	bl	42fb28 <ferror@plt+0x2bb98>
  411240:	cbz	x23, 411248 <ferror@plt+0xd2b8>
  411244:	str	w22, [x23]
  411248:	cmp	w19, #0x0
  41124c:	cset	w0, gt
  411250:	ldp	x19, x20, [sp, #16]
  411254:	ldp	x21, x22, [sp, #32]
  411258:	ldp	x23, x24, [sp, #48]
  41125c:	ldp	x25, x26, [sp, #64]
  411260:	ldp	x29, x30, [sp], #128
  411264:	ret
  411268:	ldr	x0, [x1, #16]
  41126c:	ldr	x26, [x0]
  411270:	cbz	x26, 411328 <ferror@plt+0xd398>
  411274:	ldr	w1, [x25, #88]
  411278:	mov	x0, x25
  41127c:	add	w1, w1, #0x1
  411280:	str	w1, [x25, #88]
  411284:	bl	42fb28 <ferror@plt+0x2bb98>
  411288:	ldr	x0, [sp, #88]
  41128c:	add	x1, sp, #0x54
  411290:	blr	x26
  411294:	mov	w26, w0
  411298:	mov	x0, x25
  41129c:	bl	42fb00 <ferror@plt+0x2bb70>
  4112a0:	ldr	w0, [x25, #88]
  4112a4:	ldr	x5, [sp, #88]
  4112a8:	sub	w0, w0, #0x1
  4112ac:	str	w0, [x25, #88]
  4112b0:	cbz	w26, 411390 <ferror@plt+0xd400>
  4112b4:	ldr	w2, [x5, #44]
  4112b8:	ldr	w4, [sp, #84]
  4112bc:	ldr	x3, [x5, #88]
  4112c0:	mov	x1, x5
  4112c4:	b	4112d0 <ferror@plt+0xd340>
  4112c8:	ldr	w2, [x1, #44]
  4112cc:	ldr	x3, [x1, #88]
  4112d0:	orr	w2, w2, #0x10
  4112d4:	str	w2, [x1, #44]
  4112d8:	ldr	x1, [x3, #8]
  4112dc:	cbnz	x1, 4112c8 <ferror@plt+0xd338>
  4112e0:	ldr	w2, [x5, #44]
  4112e4:	and	w2, w2, #0x10
  4112e8:	cbnz	w2, 411300 <ferror@plt+0xd370>
  4112ec:	tbnz	w4, #31, 4111d8 <ferror@plt+0xd248>
  4112f0:	ldr	w0, [x25, #64]
  4112f4:	tbz	w0, #31, 411318 <ferror@plt+0xd388>
  4112f8:	str	w4, [x25, #64]
  4112fc:	b	4111d8 <ferror@plt+0xd248>
  411300:	ldr	w22, [x5, #40]
  411304:	add	w19, w19, #0x1
  411308:	str	wzr, [x25, #64]
  41130c:	tbnz	w4, #31, 4111d8 <ferror@plt+0xd248>
  411310:	mov	w0, #0x0                   	// #0
  411314:	nop
  411318:	cmp	w0, w4
  41131c:	csel	w0, w0, w4, le
  411320:	str	w0, [x25, #64]
  411324:	b	4111d8 <ferror@plt+0xd248>
  411328:	ldr	x0, [x1, #88]
  41132c:	ldr	x0, [x0, #16]
  411330:	cmn	x0, #0x1
  411334:	b.eq	4111d8 <ferror@plt+0xd248>  // b.none
  411338:	ldr	w0, [x25, #176]
  41133c:	cbz	w0, 4113b4 <ferror@plt+0xd424>
  411340:	ldr	x3, [x1, #88]
  411344:	mov	x5, x1
  411348:	ldr	x0, [x25, #168]
  41134c:	ldr	x4, [x3, #16]
  411350:	ldr	w2, [x1, #44]
  411354:	cmp	x4, x0
  411358:	b.le	4113e0 <ferror@plt+0xd450>
  41135c:	sub	x0, x4, x0
  411360:	ldr	w3, [sp, #84]
  411364:	add	x0, x0, #0x3e7
  411368:	and	w2, w2, #0x10
  41136c:	cmp	w3, #0x0
  411370:	lsr	x0, x0, #3
  411374:	umulh	x0, x0, x24
  411378:	lsr	x0, x0, #4
  41137c:	mov	w4, w0
  411380:	ccmp	w3, w0, #0x0, ge  // ge = tcont
  411384:	b.le	4113ec <ferror@plt+0xd45c>
  411388:	str	w0, [sp, #84]
  41138c:	b	4112e8 <ferror@plt+0xd358>
  411390:	ldr	x0, [x5, #88]
  411394:	mov	x1, x5
  411398:	ldr	x0, [x0, #16]
  41139c:	cmn	x0, #0x1
  4113a0:	b.ne	411338 <ferror@plt+0xd3a8>  // b.any
  4113a4:	ldr	w2, [x5, #44]
  4113a8:	ldr	w4, [sp, #84]
  4113ac:	and	w2, w2, #0x10
  4113b0:	b	4112e8 <ferror@plt+0xd358>
  4113b4:	bl	410b18 <ferror@plt+0xcb88>
  4113b8:	str	x0, [x25, #168]
  4113bc:	ldr	x1, [sp, #88]
  4113c0:	mov	w2, #0x1                   	// #1
  4113c4:	str	w2, [x25, #176]
  4113c8:	mov	x5, x1
  4113cc:	ldr	x3, [x1, #88]
  4113d0:	ldr	w2, [x1, #44]
  4113d4:	ldr	x4, [x3, #16]
  4113d8:	cmp	x4, x0
  4113dc:	b.gt	41135c <ferror@plt+0xd3cc>
  4113e0:	mov	w4, #0x0                   	// #0
  4113e4:	str	wzr, [sp, #84]
  4113e8:	b	4112c0 <ferror@plt+0xd330>
  4113ec:	mov	w4, w3
  4113f0:	cbz	w2, 4112f0 <ferror@plt+0xd360>
  4113f4:	ldr	w22, [x1, #40]
  4113f8:	add	w19, w19, #0x1
  4113fc:	mov	w0, #0x0                   	// #0
  411400:	b	411318 <ferror@plt+0xd388>
  411404:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411408:	add	x2, x2, #0x370
  41140c:	mov	w1, #0x10                  	// #16
  411410:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411414:	add	x0, x0, #0x108
  411418:	bl	414ae8 <ferror@plt+0x10b58>
  41141c:	mov	x0, x25
  411420:	bl	42fb28 <ferror@plt+0x2bb98>
  411424:	mov	w0, #0x0                   	// #0
  411428:	ldp	x23, x24, [sp, #48]
  41142c:	ldp	x25, x26, [sp, #64]
  411430:	ldp	x29, x30, [sp], #128
  411434:	ret
  411438:	bl	40f388 <ferror@plt+0xb3f8>
  41143c:	mov	x25, x0
  411440:	b	41110c <ferror@plt+0xd17c>
  411444:	nop
  411448:	stp	x29, x30, [sp, #-64]!
  41144c:	mov	x29, sp
  411450:	stp	x21, x22, [sp, #32]
  411454:	mov	x22, x0
  411458:	mov	w21, w4
  41145c:	stp	x19, x20, [sp, #16]
  411460:	mov	w20, w1
  411464:	mov	x19, x3
  411468:	str	x23, [sp, #48]
  41146c:	mov	x23, x2
  411470:	bl	42fb00 <ferror@plt+0x2bb70>
  411474:	ldr	x5, [x22, #96]
  411478:	cbz	x5, 411500 <ferror@plt+0xd570>
  41147c:	mov	x3, x19
  411480:	mov	w19, #0x0                   	// #0
  411484:	b	4114bc <ferror@plt+0xd52c>
  411488:	cmp	w21, w19
  41148c:	b.le	4114ac <ferror@plt+0xd51c>
  411490:	ldr	x7, [x5]
  411494:	ldrh	w6, [x7, #4]
  411498:	ldr	w1, [x7]
  41149c:	and	w6, w6, #0xffffffc7
  4114a0:	str	w1, [x3]
  4114a4:	strh	w6, [x3, #4]
  4114a8:	strh	wzr, [x3, #6]
  4114ac:	ldr	x5, [x5, #16]
  4114b0:	add	w19, w19, #0x1
  4114b4:	add	x3, x3, #0x8
  4114b8:	cbz	x5, 4114c8 <ferror@plt+0xd538>
  4114bc:	ldr	w6, [x5, #24]
  4114c0:	cmp	w6, w20
  4114c4:	b.le	411488 <ferror@plt+0xd4f8>
  4114c8:	str	wzr, [x22, #152]
  4114cc:	cbz	x23, 4114e0 <ferror@plt+0xd550>
  4114d0:	ldr	w0, [x22, #64]
  4114d4:	str	w0, [x23]
  4114d8:	cbz	w0, 4114e0 <ferror@plt+0xd550>
  4114dc:	str	wzr, [x22, #176]
  4114e0:	mov	x0, x22
  4114e4:	bl	42fb28 <ferror@plt+0x2bb98>
  4114e8:	mov	w0, w19
  4114ec:	ldp	x19, x20, [sp, #16]
  4114f0:	ldp	x21, x22, [sp, #32]
  4114f4:	ldr	x23, [sp, #48]
  4114f8:	ldp	x29, x30, [sp], #64
  4114fc:	ret
  411500:	mov	w19, #0x0                   	// #0
  411504:	b	4114c8 <ferror@plt+0xd538>
  411508:	stp	x29, x30, [sp, #-112]!
  41150c:	mov	x29, sp
  411510:	stp	x19, x20, [sp, #16]
  411514:	mov	x19, x0
  411518:	stp	x21, x22, [sp, #32]
  41151c:	mov	w22, w1
  411520:	mov	x21, x2
  411524:	stp	x23, x24, [sp, #48]
  411528:	mov	w23, w3
  41152c:	bl	42fb00 <ferror@plt+0x2bb70>
  411530:	ldr	w24, [x19, #88]
  411534:	cbnz	w24, 411764 <ferror@plt+0xd7d4>
  411538:	ldrh	w0, [x19, #150]
  41153c:	cbnz	w0, 411734 <ferror@plt+0xd7a4>
  411540:	ldr	w20, [x19, #152]
  411544:	cbnz	w20, 411744 <ferror@plt+0xd7b4>
  411548:	cmp	w23, #0x0
  41154c:	ldr	x1, [x19, #96]
  411550:	b.le	41158c <ferror@plt+0xd5fc>
  411554:	sub	w3, w23, #0x1
  411558:	add	x2, x21, #0xe
  41155c:	add	x0, x21, #0x6
  411560:	add	x3, x2, w3, uxtw #3
  411564:	nop
  411568:	ldr	x2, [x1]
  41156c:	ldrh	w4, [x2, #4]
  411570:	cbz	w4, 41157c <ferror@plt+0xd5ec>
  411574:	ldrh	w4, [x0]
  411578:	strh	w4, [x2, #6]
  41157c:	add	x0, x0, #0x8
  411580:	cmp	x3, x0
  411584:	ldr	x1, [x1, #16]
  411588:	b.ne	411568 <ferror@plt+0xd5d8>  // b.any
  41158c:	mov	w0, #0x1                   	// #1
  411590:	mov	w23, w0
  411594:	mov	w21, #0x41                  	// #65
  411598:	str	x19, [sp, #80]
  41159c:	str	w0, [sp, #88]
  4115a0:	stp	xzr, xzr, [sp, #96]
  4115a4:	nop
  4115a8:	add	x1, sp, #0x48
  4115ac:	add	x0, sp, #0x50
  4115b0:	bl	40eb68 <ferror@plt+0xabd8>
  4115b4:	cbz	w0, 411610 <ferror@plt+0xd680>
  4115b8:	ldr	x1, [sp, #72]
  4115bc:	ldr	w0, [x1, #44]
  4115c0:	and	w2, w0, w21
  4115c4:	cmp	w2, #0x1
  4115c8:	b.ne	4115a8 <ferror@plt+0xd618>  // b.any
  4115cc:	cbz	w20, 4115dc <ferror@plt+0xd64c>
  4115d0:	ldr	w2, [x1, #40]
  4115d4:	cmp	w2, w22
  4115d8:	b.gt	411610 <ferror@plt+0xd680>
  4115dc:	tbz	w0, #4, 411640 <ferror@plt+0xd6b0>
  4115e0:	ldr	w2, [x1, #24]
  4115e4:	add	w20, w20, #0x1
  4115e8:	ldr	x0, [x19, #56]
  4115ec:	add	w2, w2, #0x1
  4115f0:	str	w2, [x1, #24]
  4115f4:	bl	433c88 <ferror@plt+0x2fcf8>
  4115f8:	ldr	x0, [sp, #72]
  4115fc:	add	x1, sp, #0x48
  411600:	ldr	w22, [x0, #40]
  411604:	add	x0, sp, #0x50
  411608:	bl	40eb68 <ferror@plt+0xabd8>
  41160c:	cbnz	w0, 4115b8 <ferror@plt+0xd628>
  411610:	add	x0, sp, #0x50
  411614:	bl	40edf8 <ferror@plt+0xae68>
  411618:	mov	x0, x19
  41161c:	bl	42fb28 <ferror@plt+0x2bb98>
  411620:	cmp	w20, #0x0
  411624:	cset	w24, gt
  411628:	mov	w0, w24
  41162c:	ldp	x19, x20, [sp, #16]
  411630:	ldp	x21, x22, [sp, #32]
  411634:	ldp	x23, x24, [sp, #48]
  411638:	ldp	x29, x30, [sp], #112
  41163c:	ret
  411640:	ldr	x0, [x1, #16]
  411644:	ldr	x24, [x0, #8]
  411648:	cbz	x24, 41169c <ferror@plt+0xd70c>
  41164c:	ldr	w1, [x19, #88]
  411650:	mov	x0, x19
  411654:	add	w1, w1, #0x1
  411658:	str	w1, [x19, #88]
  41165c:	bl	42fb28 <ferror@plt+0x2bb98>
  411660:	ldr	x0, [sp, #72]
  411664:	blr	x24
  411668:	mov	w24, w0
  41166c:	mov	x0, x19
  411670:	bl	42fb00 <ferror@plt+0x2bb70>
  411674:	ldr	w0, [x19, #88]
  411678:	ldr	x1, [sp, #72]
  41167c:	sub	w0, w0, #0x1
  411680:	str	w0, [x19, #88]
  411684:	cbz	w24, 41169c <ferror@plt+0xd70c>
  411688:	cbnz	x1, 4117a0 <ferror@plt+0xd810>
  41168c:	nop
  411690:	ldr	w0, [x1, #44]
  411694:	tbz	w0, #4, 4115a8 <ferror@plt+0xd618>
  411698:	b	4115e0 <ferror@plt+0xd650>
  41169c:	ldr	x4, [x1, #88]
  4116a0:	ldr	x2, [x4, #24]
  4116a4:	cbnz	x2, 4116b4 <ferror@plt+0xd724>
  4116a8:	b	4116ec <ferror@plt+0xd75c>
  4116ac:	ldr	x2, [x2, #8]
  4116b0:	cbz	x2, 4116ec <ferror@plt+0xd75c>
  4116b4:	ldr	x0, [x2]
  4116b8:	ldrh	w0, [x0, #6]
  4116bc:	cbz	w0, 4116ac <ferror@plt+0xd71c>
  4116c0:	mov	x2, x1
  4116c4:	b	4116cc <ferror@plt+0xd73c>
  4116c8:	ldr	x4, [x2, #88]
  4116cc:	ldr	w3, [x2, #44]
  4116d0:	orr	w3, w3, #0x10
  4116d4:	str	w3, [x2, #44]
  4116d8:	ldr	x2, [x4, #8]
  4116dc:	cbnz	x2, 4116c8 <ferror@plt+0xd738>
  4116e0:	ldr	w0, [x1, #44]
  4116e4:	tbz	w0, #4, 4115a8 <ferror@plt+0xd618>
  4116e8:	b	4115e0 <ferror@plt+0xd650>
  4116ec:	ldr	x2, [x4, #16]
  4116f0:	cmn	x2, #0x1
  4116f4:	b.eq	411690 <ferror@plt+0xd700>  // b.none
  4116f8:	ldr	w0, [x19, #176]
  4116fc:	cbz	w0, 411718 <ferror@plt+0xd788>
  411700:	ldr	x0, [x19, #168]
  411704:	cmp	x2, x0
  411708:	b.le	4116c0 <ferror@plt+0xd730>
  41170c:	ldr	w0, [x1, #44]
  411710:	tbz	w0, #4, 4115a8 <ferror@plt+0xd618>
  411714:	b	4115e0 <ferror@plt+0xd650>
  411718:	bl	410b18 <ferror@plt+0xcb88>
  41171c:	ldr	x1, [sp, #72]
  411720:	ldr	x4, [x1, #88]
  411724:	ldr	x2, [x4, #16]
  411728:	str	x0, [x19, #168]
  41172c:	str	w23, [x19, #176]
  411730:	b	411704 <ferror@plt+0xd774>
  411734:	ldr	x0, [x19, #136]
  411738:	bl	42ec18 <ferror@plt+0x2ac88>
  41173c:	ldr	w20, [x19, #152]
  411740:	cbz	w20, 411548 <ferror@plt+0xd5b8>
  411744:	mov	x0, x19
  411748:	bl	42fb28 <ferror@plt+0x2bb98>
  41174c:	mov	w0, w24
  411750:	ldp	x19, x20, [sp, #16]
  411754:	ldp	x21, x22, [sp, #32]
  411758:	ldp	x23, x24, [sp, #48]
  41175c:	ldp	x29, x30, [sp], #112
  411760:	ret
  411764:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411768:	add	x2, x2, #0x3d0
  41176c:	mov	w1, #0x10                  	// #16
  411770:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411774:	add	x0, x0, #0x108
  411778:	bl	414ae8 <ferror@plt+0x10b58>
  41177c:	mov	x0, x19
  411780:	mov	w24, #0x0                   	// #0
  411784:	bl	42fb28 <ferror@plt+0x2bb98>
  411788:	mov	w0, w24
  41178c:	ldp	x19, x20, [sp, #16]
  411790:	ldp	x21, x22, [sp, #32]
  411794:	ldp	x23, x24, [sp, #48]
  411798:	ldp	x29, x30, [sp], #112
  41179c:	ret
  4117a0:	ldr	x4, [x1, #88]
  4117a4:	b	4116c0 <ferror@plt+0xd730>
  4117a8:	stp	x29, x30, [sp, #-128]!
  4117ac:	mov	x29, sp
  4117b0:	stp	x19, x20, [sp, #16]
  4117b4:	mov	x20, x0
  4117b8:	bl	42fb00 <ferror@plt+0x2bb70>
  4117bc:	ldr	x0, [x20, #56]
  4117c0:	ldr	w0, [x0, #8]
  4117c4:	cbnz	w0, 4117dc <ferror@plt+0xd84c>
  4117c8:	mov	x0, x20
  4117cc:	bl	42fb28 <ferror@plt+0x2bb98>
  4117d0:	ldp	x19, x20, [sp, #16]
  4117d4:	ldp	x29, x30, [sp], #128
  4117d8:	ret
  4117dc:	stp	x21, x22, [sp, #32]
  4117e0:	bl	40e500 <ferror@plt+0xa570>
  4117e4:	mov	x22, x0
  4117e8:	ldr	x1, [x20, #56]
  4117ec:	ldr	w0, [x1, #8]
  4117f0:	cbz	w0, 411934 <ferror@plt+0xd9a4>
  4117f4:	stp	x23, x24, [sp, #48]
  4117f8:	add	x24, sp, #0x70
  4117fc:	mov	w23, #0x0                   	// #0
  411800:	stp	x25, x26, [sp, #64]
  411804:	mov	w25, #0x41                  	// #65
  411808:	stp	x27, x28, [sp, #80]
  41180c:	nop
  411810:	ldr	x0, [x1]
  411814:	mov	w1, w23
  411818:	ldr	x19, [x0, x1, lsl #3]
  41181c:	str	xzr, [x0, x1, lsl #3]
  411820:	cbz	x19, 4119d4 <ferror@plt+0xda44>
  411824:	ldr	w21, [x19, #44]
  411828:	and	w0, w21, #0xffffffef
  41182c:	str	w0, [x19, #44]
  411830:	tbz	w21, #0, 411900 <ferror@plt+0xd970>
  411834:	ldp	x28, x27, [x19]
  411838:	stp	xzr, xzr, [sp, #96]
  41183c:	ldr	x1, [x19, #16]
  411840:	ldr	x26, [x1, #16]
  411844:	cbz	x27, 411a14 <ferror@plt+0xda84>
  411848:	ldr	x1, [x27]
  41184c:	mov	x0, x28
  411850:	blr	x1
  411854:	ldr	w21, [x19, #44]
  411858:	tbz	w21, #5, 411a50 <ferror@plt+0xdac0>
  41185c:	ldr	x4, [x27, #16]
  411860:	orr	w0, w21, #0x2
  411864:	str	w0, [x19, #44]
  411868:	and	w21, w21, #0x2
  41186c:	add	x3, sp, #0x60
  411870:	add	x2, sp, #0x68
  411874:	mov	x1, x19
  411878:	mov	x0, x28
  41187c:	blr	x4
  411880:	mov	x0, x20
  411884:	bl	42fb28 <ferror@plt+0x2bb98>
  411888:	ldr	w1, [x22]
  41188c:	mov	x0, x19
  411890:	ldr	x3, [x22, #8]
  411894:	add	w1, w1, #0x1
  411898:	ldr	x2, [sp, #96]
  41189c:	str	w1, [x22]
  4118a0:	ldr	x1, [sp, #104]
  4118a4:	stp	x19, x3, [sp, #112]
  4118a8:	str	x24, [x22, #8]
  4118ac:	blr	x26
  4118b0:	mov	w26, w0
  4118b4:	ldr	x1, [x22, #8]
  4118b8:	cmp	x1, x24
  4118bc:	b.eq	411948 <ferror@plt+0xd9b8>  // b.none
  4118c0:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  4118c4:	add	x3, x3, #0x738
  4118c8:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  4118cc:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4118d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4118d4:	add	x3, x3, #0x470
  4118d8:	add	x4, x4, #0x438
  4118dc:	add	x1, x1, #0xf38
  4118e0:	add	x0, x0, #0x108
  4118e4:	mov	w2, #0xbfd                 	// #3069
  4118e8:	bl	426b10 <ferror@plt+0x22b80>
  4118ec:	mov	x1, x20
  4118f0:	mov	x0, x19
  4118f4:	mov	w2, #0x1                   	// #1
  4118f8:	bl	40ea40 <ferror@plt+0xaab0>
  4118fc:	nop
  411900:	ldr	w0, [x19, #24]
  411904:	cmp	w0, #0x1
  411908:	b.ls	411a00 <ferror@plt+0xda70>  // b.plast
  41190c:	sub	w0, w0, #0x1
  411910:	str	w0, [x19, #24]
  411914:	ldr	x1, [x20, #56]
  411918:	add	w23, w23, #0x1
  41191c:	ldr	w0, [x1, #8]
  411920:	cmp	w23, w0
  411924:	b.cc	411810 <ferror@plt+0xd880>  // b.lo, b.ul, b.last
  411928:	ldp	x23, x24, [sp, #48]
  41192c:	ldp	x25, x26, [sp, #64]
  411930:	ldp	x27, x28, [sp, #80]
  411934:	mov	x0, x1
  411938:	mov	w1, #0x0                   	// #0
  41193c:	bl	433ab0 <ferror@plt+0x2fb20>
  411940:	ldp	x21, x22, [sp, #32]
  411944:	b	4117c8 <ferror@plt+0xd838>
  411948:	ldr	w0, [x22]
  41194c:	ldr	x1, [sp, #120]
  411950:	sub	w0, w0, #0x1
  411954:	str	w0, [x22]
  411958:	str	x1, [x22, #8]
  41195c:	cbz	x27, 41196c <ferror@plt+0xd9dc>
  411960:	ldr	x1, [x27, #8]
  411964:	mov	x0, x28
  411968:	blr	x1
  41196c:	mov	x0, x20
  411970:	bl	42fb00 <ferror@plt+0x2bb70>
  411974:	ldr	w1, [x19, #44]
  411978:	cbnz	w21, 411984 <ferror@plt+0xd9f4>
  41197c:	and	w1, w1, #0xfffffffd
  411980:	str	w1, [x19, #44]
  411984:	and	w1, w1, w25
  411988:	cmp	w1, #0x41
  41198c:	b.eq	411a28 <ferror@plt+0xda98>  // b.none
  411990:	cbnz	w26, 411900 <ferror@plt+0xd970>
  411994:	ldr	w0, [x19, #44]
  411998:	tbz	w0, #0, 411900 <ferror@plt+0xd970>
  41199c:	ldr	x0, [x19, #32]
  4119a0:	cmp	x20, x0
  4119a4:	b.eq	4118ec <ferror@plt+0xd95c>  // b.none
  4119a8:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  4119ac:	add	x3, x3, #0x738
  4119b0:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  4119b4:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4119b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4119bc:	add	x3, x3, #0x470
  4119c0:	add	x4, x4, #0x470
  4119c4:	add	x1, x1, #0xf38
  4119c8:	add	x0, x0, #0x108
  4119cc:	mov	w2, #0xc11                 	// #3089
  4119d0:	bl	426b10 <ferror@plt+0x22b80>
  4119d4:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  4119d8:	add	x3, x3, #0x738
  4119dc:	adrp	x4, 43f000 <ferror@plt+0x3b070>
  4119e0:	adrp	x1, 43e000 <ferror@plt+0x3a070>
  4119e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4119e8:	add	x3, x3, #0x470
  4119ec:	add	x4, x4, #0x430
  4119f0:	add	x1, x1, #0xf38
  4119f4:	add	x0, x0, #0x108
  4119f8:	mov	w2, #0xbc9                 	// #3017
  4119fc:	bl	426b10 <ferror@plt+0x22b80>
  411a00:	mov	x0, x19
  411a04:	mov	x1, x20
  411a08:	mov	w2, #0x1                   	// #1
  411a0c:	bl	40e7b0 <ferror@plt+0xa820>
  411a10:	b	411914 <ferror@plt+0xd984>
  411a14:	tbz	w21, #5, 411a34 <ferror@plt+0xdaa4>
  411a18:	orr	w0, w0, #0x2
  411a1c:	and	w21, w21, #0x2
  411a20:	str	w0, [x19, #44]
  411a24:	b	411880 <ferror@plt+0xd8f0>
  411a28:	mov	x0, x19
  411a2c:	bl	40e210 <ferror@plt+0xa280>
  411a30:	b	411990 <ferror@plt+0xda00>
  411a34:	mov	x0, x19
  411a38:	bl	40e080 <ferror@plt+0xa0f0>
  411a3c:	ldr	w21, [x19, #44]
  411a40:	orr	w0, w21, #0x2
  411a44:	and	w21, w21, #0x2
  411a48:	str	w0, [x19, #44]
  411a4c:	b	411880 <ferror@plt+0xd8f0>
  411a50:	mov	x0, x19
  411a54:	bl	40e080 <ferror@plt+0xa0f0>
  411a58:	ldr	w21, [x19, #44]
  411a5c:	b	41185c <ferror@plt+0xd8cc>
  411a60:	stp	x29, x30, [sp, #-80]!
  411a64:	mov	x29, sp
  411a68:	stp	x19, x20, [sp, #16]
  411a6c:	mov	x20, x0
  411a70:	stp	x23, x24, [sp, #48]
  411a74:	mov	w24, w1
  411a78:	mov	w23, w2
  411a7c:	bl	42fb28 <ferror@plt+0x2bb98>
  411a80:	mov	x0, x20
  411a84:	bl	410c08 <ferror@plt+0xcc78>
  411a88:	cbnz	w0, 411ab0 <ferror@plt+0xdb20>
  411a8c:	mov	w19, w0
  411a90:	mov	x0, x20
  411a94:	bl	42fb00 <ferror@plt+0x2bb70>
  411a98:	cbnz	w24, 411bf4 <ferror@plt+0xdc64>
  411a9c:	mov	w0, w19
  411aa0:	ldp	x19, x20, [sp, #16]
  411aa4:	ldp	x23, x24, [sp, #48]
  411aa8:	ldp	x29, x30, [sp], #80
  411aac:	ret
  411ab0:	mov	x0, x20
  411ab4:	stp	x21, x22, [sp, #32]
  411ab8:	bl	42fb00 <ferror@plt+0x2bb70>
  411abc:	ldr	x21, [x20, #120]
  411ac0:	cbz	x21, 411c14 <ferror@plt+0xdc84>
  411ac4:	mov	x0, x20
  411ac8:	ldr	w22, [x20, #128]
  411acc:	bl	42fb28 <ferror@plt+0x2bb98>
  411ad0:	add	x1, sp, #0x48
  411ad4:	mov	x0, x20
  411ad8:	bl	4110f0 <ferror@plt+0xd160>
  411adc:	b	411b0c <ferror@plt+0xdb7c>
  411ae0:	bl	42fb00 <ferror@plt+0x2bb70>
  411ae4:	mov	x0, x21
  411ae8:	bl	413678 <ferror@plt+0xf6e8>
  411aec:	str	w19, [x20, #128]
  411af0:	sxtw	x0, w19
  411af4:	mov	x1, #0x8                   	// #8
  411af8:	bl	413768 <ferror@plt+0xf7d8>
  411afc:	mov	x21, x0
  411b00:	str	x21, [x20, #120]
  411b04:	mov	x0, x20
  411b08:	bl	42fb28 <ferror@plt+0x2bb98>
  411b0c:	ldr	w1, [sp, #72]
  411b10:	mov	w4, w22
  411b14:	mov	x3, x21
  411b18:	add	x2, sp, #0x4c
  411b1c:	mov	x0, x20
  411b20:	bl	411448 <ferror@plt+0xd4b8>
  411b24:	mov	w19, w0
  411b28:	cmp	w19, w22
  411b2c:	mov	x0, x20
  411b30:	mov	w22, w19
  411b34:	b.gt	411ae0 <ferror@plt+0xdb50>
  411b38:	cbnz	w24, 411b8c <ferror@plt+0xdbfc>
  411b3c:	str	wzr, [sp, #76]
  411b40:	mov	w0, w19
  411b44:	cbnz	w0, 411b98 <ferror@plt+0xdc08>
  411b48:	ldr	w1, [sp, #72]
  411b4c:	mov	w3, w19
  411b50:	mov	x2, x21
  411b54:	mov	x0, x20
  411b58:	bl	411508 <ferror@plt+0xd578>
  411b5c:	mov	w19, w0
  411b60:	cbnz	w23, 411c34 <ferror@plt+0xdca4>
  411b64:	mov	x0, x20
  411b68:	bl	410db8 <ferror@plt+0xce28>
  411b6c:	mov	x0, x20
  411b70:	bl	42fb00 <ferror@plt+0x2bb70>
  411b74:	mov	w0, w19
  411b78:	ldp	x19, x20, [sp, #16]
  411b7c:	ldp	x21, x22, [sp, #32]
  411b80:	ldp	x23, x24, [sp, #48]
  411b84:	ldp	x29, x30, [sp], #80
  411b88:	ret
  411b8c:	ldr	w24, [sp, #76]
  411b90:	orr	w0, w19, w24
  411b94:	cbz	w0, 411b48 <ferror@plt+0xdbb8>
  411b98:	mov	x0, x20
  411b9c:	bl	42fb00 <ferror@plt+0x2bb70>
  411ba0:	ldr	x22, [x20, #160]
  411ba4:	mov	x0, x20
  411ba8:	bl	42fb28 <ferror@plt+0x2bb98>
  411bac:	mov	w2, w24
  411bb0:	mov	w1, w19
  411bb4:	mov	x0, x21
  411bb8:	blr	x22
  411bbc:	tbz	w0, #31, 411b48 <ferror@plt+0xdbb8>
  411bc0:	bl	403e80 <__errno_location@plt>
  411bc4:	ldr	w0, [x0]
  411bc8:	cmp	w0, #0x4
  411bcc:	b.eq	411b48 <ferror@plt+0xdbb8>  // b.none
  411bd0:	bl	41fdf0 <ferror@plt+0x1be60>
  411bd4:	mov	x3, x0
  411bd8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411bdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411be0:	add	x2, x2, #0x490
  411be4:	add	x0, x0, #0x108
  411be8:	mov	w1, #0x10                  	// #16
  411bec:	bl	414ae8 <ferror@plt+0x10b58>
  411bf0:	b	411b48 <ferror@plt+0xdbb8>
  411bf4:	mov	x2, x20
  411bf8:	add	x1, x20, #0x8
  411bfc:	mov	x0, x20
  411c00:	bl	410f78 <ferror@plt+0xcfe8>
  411c04:	cbz	w0, 411a9c <ferror@plt+0xdb0c>
  411c08:	stp	x21, x22, [sp, #32]
  411c0c:	ldr	x21, [x20, #120]
  411c10:	cbnz	x21, 411ac4 <ferror@plt+0xdb34>
  411c14:	ldr	w0, [x20, #112]
  411c18:	mov	x1, #0x8                   	// #8
  411c1c:	str	w0, [x20, #128]
  411c20:	mov	w0, w0
  411c24:	bl	413768 <ferror@plt+0xf7d8>
  411c28:	mov	x21, x0
  411c2c:	str	x0, [x20, #120]
  411c30:	b	411ac4 <ferror@plt+0xdb34>
  411c34:	mov	x0, x20
  411c38:	bl	4117a8 <ferror@plt+0xd818>
  411c3c:	b	411b64 <ferror@plt+0xdbd4>
  411c40:	stp	x29, x30, [sp, #-32]!
  411c44:	mov	x29, sp
  411c48:	str	x19, [sp, #16]
  411c4c:	mov	x19, x0
  411c50:	cbz	x0, 411c90 <ferror@plt+0xdd00>
  411c54:	mov	x0, x19
  411c58:	bl	42fb00 <ferror@plt+0x2bb70>
  411c5c:	bl	427ba8 <ferror@plt+0x23c18>
  411c60:	mov	w1, #0x0                   	// #0
  411c64:	mov	w2, #0x0                   	// #0
  411c68:	mov	x0, x19
  411c6c:	bl	411a60 <ferror@plt+0xdad0>
  411c70:	mov	w1, w0
  411c74:	mov	x0, x19
  411c78:	mov	w19, w1
  411c7c:	bl	42fb28 <ferror@plt+0x2bb98>
  411c80:	mov	w0, w19
  411c84:	ldr	x19, [sp, #16]
  411c88:	ldp	x29, x30, [sp], #32
  411c8c:	ret
  411c90:	bl	40f388 <ferror@plt+0xb3f8>
  411c94:	mov	x19, x0
  411c98:	b	411c54 <ferror@plt+0xdcc4>
  411c9c:	nop
  411ca0:	stp	x29, x30, [sp, #-32]!
  411ca4:	mov	x29, sp
  411ca8:	stp	x19, x20, [sp, #16]
  411cac:	mov	w20, w1
  411cb0:	mov	x19, x0
  411cb4:	cbz	x0, 411cf4 <ferror@plt+0xdd64>
  411cb8:	mov	x0, x19
  411cbc:	bl	42fb00 <ferror@plt+0x2bb70>
  411cc0:	bl	427ba8 <ferror@plt+0x23c18>
  411cc4:	mov	w1, w20
  411cc8:	mov	w2, #0x1                   	// #1
  411ccc:	mov	x0, x19
  411cd0:	bl	411a60 <ferror@plt+0xdad0>
  411cd4:	mov	w1, w0
  411cd8:	mov	x0, x19
  411cdc:	mov	w19, w1
  411ce0:	bl	42fb28 <ferror@plt+0x2bb98>
  411ce4:	mov	w0, w19
  411ce8:	ldp	x19, x20, [sp, #16]
  411cec:	ldp	x29, x30, [sp], #32
  411cf0:	ret
  411cf4:	bl	40f388 <ferror@plt+0xb3f8>
  411cf8:	mov	x19, x0
  411cfc:	b	411cb8 <ferror@plt+0xdd28>
  411d00:	stp	x29, x30, [sp, #-96]!
  411d04:	mov	x29, sp
  411d08:	stp	x19, x20, [sp, #16]
  411d0c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  411d10:	add	x20, x20, #0xa28
  411d14:	stp	x25, x26, [sp, #64]
  411d18:	adrp	x26, 43f000 <ferror@plt+0x3b070>
  411d1c:	adrp	x25, 43e000 <ferror@plt+0x3a070>
  411d20:	add	x26, x26, #0x4b0
  411d24:	add	x25, x25, #0x108
  411d28:	stp	x21, x22, [sp, #32]
  411d2c:	stp	x23, x24, [sp, #48]
  411d30:	stp	x27, x28, [sp, #80]
  411d34:	mov	x27, #0x100000000           	// #4294967296
  411d38:	mov	w1, #0x1                   	// #1
  411d3c:	ldr	x0, [x20, #264]
  411d40:	bl	411ca0 <ferror@plt+0xdd10>
  411d44:	ldr	w0, [x20, #260]
  411d48:	cbz	w0, 411d38 <ferror@plt+0xdda8>
  411d4c:	add	x0, x20, #0x110
  411d50:	str	wzr, [x20, #260]
  411d54:	bl	42fb00 <ferror@plt+0x2bb70>
  411d58:	ldr	w0, [x20, #68]
  411d5c:	cbz	w0, 411df8 <ferror@plt+0xde68>
  411d60:	ldr	x21, [x20, #560]
  411d64:	cbz	x21, 411df8 <ferror@plt+0xde68>
  411d68:	mov	w23, #0x1                   	// #1
  411d6c:	b	411d78 <ferror@plt+0xdde8>
  411d70:	ldr	x21, [x21, #8]
  411d74:	cbz	x21, 411df8 <ferror@plt+0xde68>
  411d78:	ldr	x19, [x21]
  411d7c:	ldr	w0, [x19, #104]
  411d80:	cbnz	w0, 411d70 <ferror@plt+0xdde0>
  411d84:	ldr	w0, [x19, #96]
  411d88:	add	x22, x19, #0x64
  411d8c:	mov	x1, x22
  411d90:	mov	w2, #0x1                   	// #1
  411d94:	add	x24, x19, #0x20
  411d98:	bl	403f00 <waitpid@plt>
  411d9c:	cmp	w0, #0x0
  411da0:	b.gt	411de4 <ferror@plt+0xde54>
  411da4:	nop
  411da8:	cmn	w0, #0x1
  411dac:	b.ne	411d70 <ferror@plt+0xdde0>  // b.any
  411db0:	bl	403e80 <__errno_location@plt>
  411db4:	mov	x28, x0
  411db8:	ldr	w0, [x0]
  411dbc:	cmp	w0, #0xa
  411dc0:	b.eq	411e5c <ferror@plt+0xdecc>  // b.none
  411dc4:	cmp	w0, #0x4
  411dc8:	b.ne	411d70 <ferror@plt+0xdde0>  // b.any
  411dcc:	ldr	w0, [x19, #96]
  411dd0:	mov	x1, x22
  411dd4:	mov	w2, #0x1                   	// #1
  411dd8:	bl	403f00 <waitpid@plt>
  411ddc:	cmp	w0, #0x0
  411de0:	b.le	411da8 <ferror@plt+0xde18>
  411de4:	str	w23, [x19, #104]
  411de8:	add	x0, x19, #0x20
  411dec:	bl	40e4c0 <ferror@plt+0xa530>
  411df0:	ldr	x21, [x21, #8]
  411df4:	cbnz	x21, 411d78 <ferror@plt+0xdde8>
  411df8:	ldr	x19, [x20, #544]
  411dfc:	mov	w21, #0x1                   	// #1
  411e00:	cbnz	x19, 411e10 <ferror@plt+0xde80>
  411e04:	b	411e40 <ferror@plt+0xdeb0>
  411e08:	ldr	x19, [x19, #8]
  411e0c:	cbz	x19, 411e40 <ferror@plt+0xdeb0>
  411e10:	ldr	x0, [x19]
  411e14:	ldr	w1, [x0, #100]
  411e18:	cbnz	w1, 411e08 <ferror@plt+0xde78>
  411e1c:	ldrsw	x1, [x0, #96]
  411e20:	ldr	w1, [x20, x1, lsl #2]
  411e24:	cbz	w1, 411e08 <ferror@plt+0xde78>
  411e28:	str	w21, [x0, #100]
  411e2c:	add	x0, x0, #0x20
  411e30:	bl	40e4c0 <ferror@plt+0xa530>
  411e34:	ldr	x19, [x19, #8]
  411e38:	cbnz	x19, 411e10 <ferror@plt+0xde80>
  411e3c:	nop
  411e40:	mov	x2, #0x104                 	// #260
  411e44:	mov	w1, #0x0                   	// #0
  411e48:	mov	x0, x20
  411e4c:	bl	403880 <memset@plt>
  411e50:	add	x0, x20, #0x110
  411e54:	bl	42fb28 <ferror@plt+0x2bb98>
  411e58:	b	411d38 <ferror@plt+0xdda8>
  411e5c:	mov	x2, x26
  411e60:	mov	x0, x25
  411e64:	mov	w1, #0x10                  	// #16
  411e68:	bl	414ae8 <ferror@plt+0x10b58>
  411e6c:	stur	x27, [x19, #100]
  411e70:	mov	x0, x24
  411e74:	bl	40e4c0 <ferror@plt+0xa530>
  411e78:	ldr	w0, [x28]
  411e7c:	b	411dc4 <ferror@plt+0xde34>
  411e80:	stp	x29, x30, [sp, #-32]!
  411e84:	mov	x29, sp
  411e88:	stp	x19, x20, [sp, #16]
  411e8c:	mov	w20, w1
  411e90:	mov	x19, x0
  411e94:	cbz	x0, 411ec8 <ferror@plt+0xdf38>
  411e98:	mov	x0, x19
  411e9c:	bl	40f010 <ferror@plt+0xb080>
  411ea0:	mov	x0, #0x10                  	// #16
  411ea4:	bl	413598 <ferror@plt+0xf608>
  411ea8:	cmp	w20, #0x0
  411eac:	mov	w2, #0x1                   	// #1
  411eb0:	cset	w3, ne  // ne = any
  411eb4:	str	x19, [x0]
  411eb8:	stp	w3, w2, [x0, #8]
  411ebc:	ldp	x19, x20, [sp, #16]
  411ec0:	ldp	x29, x30, [sp], #32
  411ec4:	ret
  411ec8:	bl	40f388 <ferror@plt+0xb3f8>
  411ecc:	mov	x19, x0
  411ed0:	b	411e98 <ferror@plt+0xdf08>
  411ed4:	nop
  411ed8:	stp	x29, x30, [sp, #-32]!
  411edc:	mov	x29, sp
  411ee0:	str	x19, [sp, #16]
  411ee4:	mov	x19, x0
  411ee8:	cbz	x0, 411f58 <ferror@plt+0xdfc8>
  411eec:	dmb	ish
  411ef0:	ldr	w0, [x0, #12]
  411ef4:	cmp	w0, #0x0
  411ef8:	b.le	411f24 <ferror@plt+0xdf94>
  411efc:	add	x0, x19, #0xc
  411f00:	ldxr	w1, [x0]
  411f04:	add	w1, w1, #0x1
  411f08:	stlxr	w2, w1, [x0]
  411f0c:	cbnz	w2, 411f00 <ferror@plt+0xdf70>
  411f10:	mov	x0, x19
  411f14:	dmb	ish
  411f18:	ldr	x19, [sp, #16]
  411f1c:	ldp	x29, x30, [sp], #32
  411f20:	ret
  411f24:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411f28:	add	x1, x1, #0x738
  411f2c:	add	x1, x1, #0x480
  411f30:	mov	x19, #0x0                   	// #0
  411f34:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411f38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411f3c:	add	x2, x2, #0x618
  411f40:	add	x0, x0, #0x108
  411f44:	bl	414da8 <ferror@plt+0x10e18>
  411f48:	mov	x0, x19
  411f4c:	ldr	x19, [sp, #16]
  411f50:	ldp	x29, x30, [sp], #32
  411f54:	ret
  411f58:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411f5c:	add	x1, x1, #0x738
  411f60:	add	x1, x1, #0x480
  411f64:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411f68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411f6c:	add	x2, x2, #0x608
  411f70:	add	x0, x0, #0x108
  411f74:	bl	414da8 <ferror@plt+0x10e18>
  411f78:	mov	x0, x19
  411f7c:	ldr	x19, [sp, #16]
  411f80:	ldp	x29, x30, [sp], #32
  411f84:	ret
  411f88:	cbz	x0, 412000 <ferror@plt+0xe070>
  411f8c:	stp	x29, x30, [sp, #-32]!
  411f90:	mov	x29, sp
  411f94:	str	x19, [sp, #16]
  411f98:	mov	x19, x0
  411f9c:	dmb	ish
  411fa0:	ldr	w0, [x0, #12]
  411fa4:	cmp	w0, #0x0
  411fa8:	b.le	411fd8 <ferror@plt+0xe048>
  411fac:	add	x0, x19, #0xc
  411fb0:	ldxr	w1, [x0]
  411fb4:	sub	w2, w1, #0x1
  411fb8:	stlxr	w3, w2, [x0]
  411fbc:	cbnz	w3, 411fb0 <ferror@plt+0xe020>
  411fc0:	dmb	ish
  411fc4:	cmp	w1, #0x1
  411fc8:	b.eq	412020 <ferror@plt+0xe090>  // b.none
  411fcc:	ldr	x19, [sp, #16]
  411fd0:	ldp	x29, x30, [sp], #32
  411fd4:	ret
  411fd8:	ldr	x19, [sp, #16]
  411fdc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  411fe0:	ldp	x29, x30, [sp], #32
  411fe4:	add	x1, x1, #0x738
  411fe8:	add	x1, x1, #0x490
  411fec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  411ff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  411ff4:	add	x2, x2, #0x618
  411ff8:	add	x0, x0, #0x108
  411ffc:	b	414da8 <ferror@plt+0x10e18>
  412000:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412004:	add	x1, x1, #0x738
  412008:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41200c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412010:	add	x1, x1, #0x490
  412014:	add	x2, x2, #0x608
  412018:	add	x0, x0, #0x108
  41201c:	b	414da8 <ferror@plt+0x10e18>
  412020:	ldr	x0, [x19]
  412024:	bl	40f0c0 <ferror@plt+0xb130>
  412028:	mov	x0, x19
  41202c:	ldr	x19, [sp, #16]
  412030:	ldp	x29, x30, [sp], #32
  412034:	b	413678 <ferror@plt+0xf6e8>
  412038:	stp	x29, x30, [sp, #-32]!
  41203c:	mov	x29, sp
  412040:	stp	x19, x20, [sp, #16]
  412044:	mov	x19, x0
  412048:	bl	427ba8 <ferror@plt+0x23c18>
  41204c:	cbz	x19, 412164 <ferror@plt+0xe1d4>
  412050:	dmb	ish
  412054:	ldr	w0, [x19, #12]
  412058:	cmp	w0, #0x0
  41205c:	b.le	41213c <ferror@plt+0xe1ac>
  412060:	ldr	x0, [x19]
  412064:	bl	410c08 <ferror@plt+0xcc78>
  412068:	cbnz	w0, 4120d0 <ferror@plt+0xe140>
  41206c:	mov	x20, x19
  412070:	ldr	x0, [x20], #12
  412074:	bl	42fb00 <ferror@plt+0x2bb70>
  412078:	ldxr	w0, [x20]
  41207c:	add	w0, w0, #0x1
  412080:	stlxr	w1, w0, [x20]
  412084:	cbnz	w1, 412078 <ferror@plt+0xe0e8>
  412088:	dmb	ish
  41208c:	ldr	w0, [x19, #8]
  412090:	cbnz	w0, 4120a4 <ferror@plt+0xe114>
  412094:	mov	w0, #0x1                   	// #1
  412098:	str	w0, [x19, #8]
  41209c:	b	4120a4 <ferror@plt+0xe114>
  4120a0:	cbnz	w0, 4120d8 <ferror@plt+0xe148>
  4120a4:	ldr	x2, [x19]
  4120a8:	add	x1, x2, #0x8
  4120ac:	mov	x0, x2
  4120b0:	bl	410f78 <ferror@plt+0xcfe8>
  4120b4:	mov	w20, w0
  4120b8:	ldr	w1, [x19, #8]
  4120bc:	cbnz	w1, 4120a0 <ferror@plt+0xe110>
  4120c0:	ldr	x0, [x19]
  4120c4:	bl	42fb28 <ferror@plt+0x2bb98>
  4120c8:	cbz	w20, 41212c <ferror@plt+0xe19c>
  4120cc:	b	412124 <ferror@plt+0xe194>
  4120d0:	ldr	x0, [x19]
  4120d4:	bl	42fb00 <ferror@plt+0x2bb70>
  4120d8:	ldr	x0, [x19]
  4120dc:	ldr	w0, [x0, #88]
  4120e0:	cbnz	w0, 41218c <ferror@plt+0xe1fc>
  4120e4:	add	x0, x19, #0xc
  4120e8:	ldxr	w1, [x0]
  4120ec:	add	w1, w1, #0x1
  4120f0:	stlxr	w2, w1, [x0]
  4120f4:	cbnz	w2, 4120e8 <ferror@plt+0xe158>
  4120f8:	dmb	ish
  4120fc:	mov	w0, #0x1                   	// #1
  412100:	str	w0, [x19, #8]
  412104:	ldr	x0, [x19]
  412108:	mov	w2, #0x1                   	// #1
  41210c:	mov	w1, w2
  412110:	bl	411a60 <ferror@plt+0xdad0>
  412114:	ldr	w0, [x19, #8]
  412118:	cbnz	w0, 412104 <ferror@plt+0xe174>
  41211c:	ldr	x0, [x19]
  412120:	bl	42fb28 <ferror@plt+0x2bb98>
  412124:	ldr	x0, [x19]
  412128:	bl	410db8 <ferror@plt+0xce28>
  41212c:	mov	x0, x19
  412130:	ldp	x19, x20, [sp, #16]
  412134:	ldp	x29, x30, [sp], #32
  412138:	b	411f88 <ferror@plt+0xdff8>
  41213c:	ldp	x19, x20, [sp, #16]
  412140:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412144:	ldp	x29, x30, [sp], #32
  412148:	add	x1, x1, #0x738
  41214c:	add	x1, x1, #0x4a8
  412150:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412154:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412158:	add	x2, x2, #0x618
  41215c:	add	x0, x0, #0x108
  412160:	b	414da8 <ferror@plt+0x10e18>
  412164:	ldp	x19, x20, [sp, #16]
  412168:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  41216c:	ldp	x29, x30, [sp], #32
  412170:	add	x1, x1, #0x738
  412174:	add	x1, x1, #0x4a8
  412178:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41217c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412180:	add	x2, x2, #0x608
  412184:	add	x0, x0, #0x108
  412188:	b	414da8 <ferror@plt+0x10e18>
  41218c:	ldp	x19, x20, [sp, #16]
  412190:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412194:	ldp	x29, x30, [sp], #32
  412198:	add	x2, x2, #0x640
  41219c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4121a0:	mov	w1, #0x10                  	// #16
  4121a4:	add	x0, x0, #0x108
  4121a8:	b	414ae8 <ferror@plt+0x10b58>
  4121ac:	nop
  4121b0:	cbz	x0, 412230 <ferror@plt+0xe2a0>
  4121b4:	stp	x29, x30, [sp, #-32]!
  4121b8:	mov	x29, sp
  4121bc:	str	x19, [sp, #16]
  4121c0:	mov	x19, x0
  4121c4:	dmb	ish
  4121c8:	ldr	w0, [x0, #12]
  4121cc:	cmp	w0, #0x0
  4121d0:	b.le	412208 <ferror@plt+0xe278>
  4121d4:	ldr	x0, [x19]
  4121d8:	bl	42fb00 <ferror@plt+0x2bb70>
  4121dc:	ldr	x0, [x19]
  4121e0:	ldr	x0, [x0, #136]
  4121e4:	str	wzr, [x19, #8]
  4121e8:	bl	42ec50 <ferror@plt+0x2acc0>
  4121ec:	ldr	x0, [x19]
  4121f0:	add	x0, x0, #0x8
  4121f4:	bl	42fe08 <ferror@plt+0x2be78>
  4121f8:	ldr	x0, [x19]
  4121fc:	ldr	x19, [sp, #16]
  412200:	ldp	x29, x30, [sp], #32
  412204:	b	42fb28 <ferror@plt+0x2bb98>
  412208:	ldr	x19, [sp, #16]
  41220c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412210:	ldp	x29, x30, [sp], #32
  412214:	add	x1, x1, #0x738
  412218:	add	x1, x1, #0x4b8
  41221c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412220:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412224:	add	x2, x2, #0x618
  412228:	add	x0, x0, #0x108
  41222c:	b	414da8 <ferror@plt+0x10e18>
  412230:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412234:	add	x1, x1, #0x738
  412238:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41223c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412240:	add	x1, x1, #0x4b8
  412244:	add	x2, x2, #0x608
  412248:	add	x0, x0, #0x108
  41224c:	b	414da8 <ferror@plt+0x10e18>
  412250:	stp	x29, x30, [sp, #-16]!
  412254:	mov	x29, sp
  412258:	cbz	x0, 4122a4 <ferror@plt+0xe314>
  41225c:	dmb	ish
  412260:	ldr	w1, [x0, #12]
  412264:	cmp	w1, #0x0
  412268:	b.le	412278 <ferror@plt+0xe2e8>
  41226c:	ldr	w0, [x0, #8]
  412270:	ldp	x29, x30, [sp], #16
  412274:	ret
  412278:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  41227c:	add	x1, x1, #0x738
  412280:	add	x1, x1, #0x4d0
  412284:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412288:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41228c:	add	x2, x2, #0x618
  412290:	add	x0, x0, #0x108
  412294:	bl	414da8 <ferror@plt+0x10e18>
  412298:	mov	w0, #0x0                   	// #0
  41229c:	ldp	x29, x30, [sp], #16
  4122a0:	ret
  4122a4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4122a8:	add	x1, x1, #0x738
  4122ac:	add	x1, x1, #0x4d0
  4122b0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4122b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4122b8:	add	x2, x2, #0x608
  4122bc:	add	x0, x0, #0x108
  4122c0:	bl	414da8 <ferror@plt+0x10e18>
  4122c4:	mov	w0, #0x0                   	// #0
  4122c8:	ldp	x29, x30, [sp], #16
  4122cc:	ret
  4122d0:	stp	x29, x30, [sp, #-16]!
  4122d4:	mov	x29, sp
  4122d8:	cbz	x0, 412324 <ferror@plt+0xe394>
  4122dc:	dmb	ish
  4122e0:	ldr	w1, [x0, #12]
  4122e4:	cmp	w1, #0x0
  4122e8:	b.le	4122f8 <ferror@plt+0xe368>
  4122ec:	ldp	x29, x30, [sp], #16
  4122f0:	ldr	x0, [x0]
  4122f4:	ret
  4122f8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4122fc:	add	x1, x1, #0x738
  412300:	add	x1, x1, #0x4e8
  412304:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412308:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41230c:	add	x2, x2, #0x618
  412310:	add	x0, x0, #0x108
  412314:	bl	414da8 <ferror@plt+0x10e18>
  412318:	mov	x0, #0x0                   	// #0
  41231c:	ldp	x29, x30, [sp], #16
  412320:	ret
  412324:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412328:	add	x1, x1, #0x738
  41232c:	add	x1, x1, #0x4e8
  412330:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412334:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412338:	add	x2, x2, #0x608
  41233c:	add	x0, x0, #0x108
  412340:	bl	414da8 <ferror@plt+0x10e18>
  412344:	mov	x0, #0x0                   	// #0
  412348:	ldp	x29, x30, [sp], #16
  41234c:	ret
  412350:	stp	x29, x30, [sp, #-48]!
  412354:	mov	x29, sp
  412358:	stp	x19, x20, [sp, #16]
  41235c:	mov	x20, x1
  412360:	mov	x19, x0
  412364:	str	x21, [sp, #32]
  412368:	mov	w21, w2
  41236c:	cbz	x0, 412408 <ferror@plt+0xe478>
  412370:	dmb	ish
  412374:	ldr	w0, [x19, #48]
  412378:	cmp	w0, #0x0
  41237c:	b.le	4123b0 <ferror@plt+0xe420>
  412380:	cbz	x20, 4123dc <ferror@plt+0xe44c>
  412384:	mov	x0, x19
  412388:	bl	42fb00 <ferror@plt+0x2bb70>
  41238c:	mov	x2, x20
  412390:	mov	w1, w21
  412394:	mov	x0, x19
  412398:	bl	40e158 <ferror@plt+0xa1c8>
  41239c:	mov	x0, x19
  4123a0:	ldp	x19, x20, [sp, #16]
  4123a4:	ldr	x21, [sp, #32]
  4123a8:	ldp	x29, x30, [sp], #48
  4123ac:	b	42fb28 <ferror@plt+0x2bb98>
  4123b0:	ldp	x19, x20, [sp, #16]
  4123b4:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4123b8:	ldr	x21, [sp, #32]
  4123bc:	add	x1, x1, #0x738
  4123c0:	ldp	x29, x30, [sp], #48
  4123c4:	add	x1, x1, #0x500
  4123c8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4123cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4123d0:	add	x2, x2, #0x18
  4123d4:	add	x0, x0, #0x108
  4123d8:	b	414da8 <ferror@plt+0x10e18>
  4123dc:	ldp	x19, x20, [sp, #16]
  4123e0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4123e4:	ldr	x21, [sp, #32]
  4123e8:	add	x1, x1, #0x738
  4123ec:	ldp	x29, x30, [sp], #48
  4123f0:	add	x1, x1, #0x500
  4123f4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4123f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4123fc:	add	x2, x2, #0x6b8
  412400:	add	x0, x0, #0x108
  412404:	b	414da8 <ferror@plt+0x10e18>
  412408:	bl	40f388 <ferror@plt+0xb3f8>
  41240c:	mov	x19, x0
  412410:	b	412370 <ferror@plt+0xe3e0>
  412414:	nop
  412418:	stp	x29, x30, [sp, #-32]!
  41241c:	mov	x29, sp
  412420:	stp	x19, x20, [sp, #16]
  412424:	mov	x20, x1
  412428:	mov	x19, x0
  41242c:	cbz	x0, 4124b8 <ferror@plt+0xe528>
  412430:	dmb	ish
  412434:	ldr	w0, [x19, #48]
  412438:	cmp	w0, #0x0
  41243c:	b.le	412468 <ferror@plt+0xe4d8>
  412440:	cbz	x20, 412490 <ferror@plt+0xe500>
  412444:	mov	x0, x19
  412448:	bl	42fb00 <ferror@plt+0x2bb70>
  41244c:	mov	x1, x20
  412450:	mov	x0, x19
  412454:	bl	40dfe0 <ferror@plt+0xa050>
  412458:	mov	x0, x19
  41245c:	ldp	x19, x20, [sp, #16]
  412460:	ldp	x29, x30, [sp], #32
  412464:	b	42fb28 <ferror@plt+0x2bb98>
  412468:	ldp	x19, x20, [sp, #16]
  41246c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412470:	ldp	x29, x30, [sp], #32
  412474:	add	x1, x1, #0x738
  412478:	add	x1, x1, #0x518
  41247c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412480:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412484:	add	x2, x2, #0x18
  412488:	add	x0, x0, #0x108
  41248c:	b	414da8 <ferror@plt+0x10e18>
  412490:	ldp	x19, x20, [sp, #16]
  412494:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412498:	ldp	x29, x30, [sp], #32
  41249c:	add	x1, x1, #0x738
  4124a0:	add	x1, x1, #0x518
  4124a4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4124a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4124ac:	add	x2, x2, #0x6b8
  4124b0:	add	x0, x0, #0x108
  4124b4:	b	414da8 <ferror@plt+0x10e18>
  4124b8:	bl	40f388 <ferror@plt+0xb3f8>
  4124bc:	mov	x19, x0
  4124c0:	b	412430 <ferror@plt+0xe4a0>
  4124c4:	nop
  4124c8:	mov	x0, x1
  4124cc:	b	410a88 <ferror@plt+0xcaf8>
  4124d0:	stp	x29, x30, [sp, #-32]!
  4124d4:	mov	x29, sp
  4124d8:	stp	x19, x20, [sp, #16]
  4124dc:	ldr	x19, [x0, #32]
  4124e0:	cbz	x19, 412510 <ferror@plt+0xe580>
  4124e4:	mov	x0, x19
  4124e8:	bl	42fb00 <ferror@plt+0x2bb70>
  4124ec:	ldr	w0, [x19, #176]
  4124f0:	cbz	w0, 412544 <ferror@plt+0xe5b4>
  4124f4:	ldr	x20, [x19, #168]
  4124f8:	mov	x0, x19
  4124fc:	bl	42fb28 <ferror@plt+0x2bb98>
  412500:	mov	x0, x20
  412504:	ldp	x19, x20, [sp, #16]
  412508:	ldp	x29, x30, [sp], #32
  41250c:	ret
  412510:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412514:	add	x1, x1, #0x738
  412518:	add	x1, x1, #0x538
  41251c:	mov	x20, #0x0                   	// #0
  412520:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412524:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412528:	add	x2, x2, #0x98
  41252c:	add	x0, x0, #0x108
  412530:	bl	414da8 <ferror@plt+0x10e18>
  412534:	mov	x0, x20
  412538:	ldp	x19, x20, [sp, #16]
  41253c:	ldp	x29, x30, [sp], #32
  412540:	ret
  412544:	bl	410b18 <ferror@plt+0xcb88>
  412548:	mov	x20, x0
  41254c:	mov	w0, #0x1                   	// #1
  412550:	str	x20, [x19, #168]
  412554:	str	w0, [x19, #176]
  412558:	b	4124f8 <ferror@plt+0xe568>
  41255c:	nop
  412560:	stp	x29, x30, [sp, #-32]!
  412564:	mov	x29, sp
  412568:	stp	x19, x20, [sp, #16]
  41256c:	cbz	x1, 4125b8 <ferror@plt+0xe628>
  412570:	mov	x20, x0
  412574:	mov	x0, x2
  412578:	blr	x1
  41257c:	mov	w19, w0
  412580:	cbnz	w0, 412594 <ferror@plt+0xe604>
  412584:	mov	w0, w19
  412588:	ldp	x19, x20, [sp, #16]
  41258c:	ldp	x29, x30, [sp], #32
  412590:	ret
  412594:	mov	x0, x20
  412598:	bl	4124d0 <ferror@plt+0xe540>
  41259c:	mov	x1, x0
  4125a0:	mov	x0, x20
  4125a4:	bl	40fe40 <ferror@plt+0xbeb0>
  4125a8:	mov	w0, w19
  4125ac:	ldp	x19, x20, [sp, #16]
  4125b0:	ldp	x29, x30, [sp], #32
  4125b4:	ret
  4125b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4125bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4125c0:	add	x2, x2, #0x6c0
  4125c4:	add	x0, x0, #0x108
  4125c8:	mov	w1, #0x10                  	// #16
  4125cc:	mov	w19, #0x0                   	// #0
  4125d0:	bl	414ae8 <ferror@plt+0x10b58>
  4125d4:	b	412584 <ferror@plt+0xe5f4>
  4125d8:	stp	x29, x30, [sp, #-32]!
  4125dc:	mov	x29, sp
  4125e0:	stp	x19, x20, [sp, #16]
  4125e4:	mov	x20, x1
  4125e8:	mov	x19, x0
  4125ec:	cbz	x0, 412654 <ferror@plt+0xe6c4>
  4125f0:	dmb	ish
  4125f4:	ldr	w0, [x19, #48]
  4125f8:	cmp	w0, #0x0
  4125fc:	b.le	41262c <ferror@plt+0xe69c>
  412600:	mov	x0, x19
  412604:	bl	42fb00 <ferror@plt+0x2bb70>
  412608:	cmp	x20, #0x0
  41260c:	adrp	x1, 41a000 <ferror@plt+0x16070>
  412610:	add	x1, x1, #0x178
  412614:	mov	x0, x19
  412618:	csel	x20, x1, x20, eq  // eq = none
  41261c:	str	x20, [x19, #160]
  412620:	ldp	x19, x20, [sp, #16]
  412624:	ldp	x29, x30, [sp], #32
  412628:	b	42fb28 <ferror@plt+0x2bb98>
  41262c:	ldp	x19, x20, [sp, #16]
  412630:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412634:	ldp	x29, x30, [sp], #32
  412638:	add	x1, x1, #0x738
  41263c:	add	x1, x1, #0x550
  412640:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412644:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412648:	add	x2, x2, #0x18
  41264c:	add	x0, x0, #0x108
  412650:	b	414da8 <ferror@plt+0x10e18>
  412654:	bl	40f388 <ferror@plt+0xb3f8>
  412658:	mov	x19, x0
  41265c:	b	4125f0 <ferror@plt+0xe660>
  412660:	stp	x29, x30, [sp, #-32]!
  412664:	mov	x29, sp
  412668:	str	x19, [sp, #16]
  41266c:	mov	x19, x0
  412670:	cbz	x0, 4126dc <ferror@plt+0xe74c>
  412674:	dmb	ish
  412678:	ldr	w0, [x19, #48]
  41267c:	cmp	w0, #0x0
  412680:	b.le	4126a8 <ferror@plt+0xe718>
  412684:	mov	x0, x19
  412688:	bl	42fb00 <ferror@plt+0x2bb70>
  41268c:	mov	x0, x19
  412690:	ldr	x19, [x19, #160]
  412694:	bl	42fb28 <ferror@plt+0x2bb98>
  412698:	mov	x0, x19
  41269c:	ldr	x19, [sp, #16]
  4126a0:	ldp	x29, x30, [sp], #32
  4126a4:	ret
  4126a8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4126ac:	add	x1, x1, #0x738
  4126b0:	add	x1, x1, #0x570
  4126b4:	mov	x19, #0x0                   	// #0
  4126b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4126bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4126c0:	add	x2, x2, #0x18
  4126c4:	add	x0, x0, #0x108
  4126c8:	bl	414da8 <ferror@plt+0x10e18>
  4126cc:	mov	x0, x19
  4126d0:	ldr	x19, [sp, #16]
  4126d4:	ldp	x29, x30, [sp], #32
  4126d8:	ret
  4126dc:	bl	40f388 <ferror@plt+0xb3f8>
  4126e0:	mov	x19, x0
  4126e4:	b	412674 <ferror@plt+0xe6e4>
  4126e8:	cbz	x0, 412724 <ferror@plt+0xe794>
  4126ec:	dmb	ish
  4126f0:	ldr	w1, [x0, #48]
  4126f4:	cmp	w1, #0x0
  4126f8:	b.le	412704 <ferror@plt+0xe774>
  4126fc:	ldr	x0, [x0, #136]
  412700:	b	42ec50 <ferror@plt+0x2acc0>
  412704:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412708:	add	x1, x1, #0x738
  41270c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412710:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412714:	add	x1, x1, #0x590
  412718:	add	x2, x2, #0x18
  41271c:	add	x0, x0, #0x108
  412720:	b	414da8 <ferror@plt+0x10e18>
  412724:	stp	x29, x30, [sp, #-16]!
  412728:	mov	x29, sp
  41272c:	bl	40f388 <ferror@plt+0xb3f8>
  412730:	dmb	ish
  412734:	ldr	w1, [x0, #48]
  412738:	cmp	w1, #0x0
  41273c:	b.le	41274c <ferror@plt+0xe7bc>
  412740:	ldp	x29, x30, [sp], #16
  412744:	ldr	x0, [x0, #136]
  412748:	b	42ec50 <ferror@plt+0x2acc0>
  41274c:	ldp	x29, x30, [sp], #16
  412750:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412754:	add	x1, x1, #0x738
  412758:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41275c:	add	x1, x1, #0x590
  412760:	add	x2, x2, #0x18
  412764:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412768:	add	x0, x0, #0x108
  41276c:	b	414da8 <ferror@plt+0x10e18>
  412770:	cbz	x0, 4127bc <ferror@plt+0xe82c>
  412774:	stp	x29, x30, [sp, #-48]!
  412778:	mov	x29, sp
  41277c:	stp	x19, x20, [sp, #16]
  412780:	mov	x19, x0
  412784:	mov	x20, x1
  412788:	ldr	x0, [x0, #88]
  41278c:	ldr	x0, [x0, #24]
  412790:	str	x21, [sp, #32]
  412794:	mov	w21, w2
  412798:	bl	41f410 <ferror@plt+0x1b480>
  41279c:	cbz	x0, 4127dc <ferror@plt+0xe84c>
  4127a0:	ldr	x0, [x19, #32]
  4127a4:	strh	w21, [x20, #4]
  4127a8:	cbz	x0, 412808 <ferror@plt+0xe878>
  4127ac:	ldp	x19, x20, [sp, #16]
  4127b0:	ldr	x21, [sp, #32]
  4127b4:	ldp	x29, x30, [sp], #48
  4127b8:	b	4126e8 <ferror@plt+0xe758>
  4127bc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4127c0:	add	x1, x1, #0x738
  4127c4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4127c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4127cc:	add	x1, x1, #0x5a8
  4127d0:	add	x2, x2, #0xf58
  4127d4:	add	x0, x0, #0x108
  4127d8:	b	414da8 <ferror@plt+0x10e18>
  4127dc:	ldp	x19, x20, [sp, #16]
  4127e0:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  4127e4:	ldr	x21, [sp, #32]
  4127e8:	add	x1, x1, #0x738
  4127ec:	ldp	x29, x30, [sp], #48
  4127f0:	add	x1, x1, #0x5a8
  4127f4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4127f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4127fc:	add	x2, x2, #0x258
  412800:	add	x0, x0, #0x108
  412804:	b	414da8 <ferror@plt+0x10e18>
  412808:	ldp	x19, x20, [sp, #16]
  41280c:	ldr	x21, [sp, #32]
  412810:	ldp	x29, x30, [sp], #48
  412814:	ret
  412818:	stp	x29, x30, [sp, #-48]!
  41281c:	mov	x29, sp
  412820:	stp	x19, x20, [sp, #16]
  412824:	mov	x19, x0
  412828:	str	x21, [sp, #32]
  41282c:	cbz	x0, 412864 <ferror@plt+0xe8d4>
  412830:	mov	x0, x19
  412834:	bl	42fb00 <ferror@plt+0x2bb70>
  412838:	ldr	x21, [x19, #24]
  41283c:	bl	427ba8 <ferror@plt+0x23c18>
  412840:	mov	x20, x0
  412844:	mov	x0, x19
  412848:	bl	42fb28 <ferror@plt+0x2bb98>
  41284c:	cmp	x21, x20
  412850:	cset	w0, eq  // eq = none
  412854:	ldp	x19, x20, [sp, #16]
  412858:	ldr	x21, [sp, #32]
  41285c:	ldp	x29, x30, [sp], #48
  412860:	ret
  412864:	bl	40f388 <ferror@plt+0xb3f8>
  412868:	mov	x19, x0
  41286c:	b	412830 <ferror@plt+0xe8a0>
  412870:	stp	x29, x30, [sp, #-32]!
  412874:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412878:	add	x1, x1, #0x5f0
  41287c:	mov	x29, sp
  412880:	stp	x19, x20, [sp, #16]
  412884:	mov	w20, w0
  412888:	add	x0, x1, #0x60
  41288c:	mov	w1, #0x68                  	// #104
  412890:	bl	40f440 <ferror@plt+0xb4b0>
  412894:	str	w20, [x0, #96]
  412898:	mov	x19, x0
  41289c:	bl	410b18 <ferror@plt+0xcb88>
  4128a0:	mov	x1, x0
  4128a4:	mov	x0, x19
  4128a8:	bl	40fe40 <ferror@plt+0xbeb0>
  4128ac:	mov	x0, x19
  4128b0:	ldp	x19, x20, [sp, #16]
  4128b4:	ldp	x29, x30, [sp], #32
  4128b8:	ret
  4128bc:	nop
  4128c0:	stp	x29, x30, [sp, #-32]!
  4128c4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4128c8:	add	x1, x1, #0x5f0
  4128cc:	mov	x29, sp
  4128d0:	stp	x19, x20, [sp, #16]
  4128d4:	mov	w20, w0
  4128d8:	add	x0, x1, #0x60
  4128dc:	mov	w1, #0x68                  	// #104
  4128e0:	bl	40f440 <ferror@plt+0xb4b0>
  4128e4:	mov	x19, x0
  4128e8:	mov	w0, #0x3e8                 	// #1000
  4128ec:	mov	w1, #0x1                   	// #1
  4128f0:	mul	w20, w20, w0
  4128f4:	stp	w20, w1, [x19, #96]
  4128f8:	bl	410b18 <ferror@plt+0xcb88>
  4128fc:	mov	x1, x0
  412900:	mov	x0, x19
  412904:	bl	40fe40 <ferror@plt+0xbeb0>
  412908:	mov	x0, x19
  41290c:	ldp	x19, x20, [sp, #16]
  412910:	ldp	x29, x30, [sp], #32
  412914:	ret
  412918:	stp	x29, x30, [sp, #-64]!
  41291c:	mov	x29, sp
  412920:	stp	x19, x20, [sp, #16]
  412924:	cbz	x2, 412994 <ferror@plt+0xea04>
  412928:	mov	x20, x2
  41292c:	stp	x21, x22, [sp, #32]
  412930:	mov	w21, w0
  412934:	mov	x22, x3
  412938:	mov	w0, w1
  41293c:	str	x23, [sp, #48]
  412940:	mov	x23, x4
  412944:	bl	412870 <ferror@plt+0xe8e0>
  412948:	mov	x19, x0
  41294c:	cbnz	w21, 4129c8 <ferror@plt+0xea38>
  412950:	mov	x3, x23
  412954:	mov	x2, x22
  412958:	mov	x1, x20
  41295c:	mov	x0, x19
  412960:	bl	40fb78 <ferror@plt+0xbbe8>
  412964:	mov	x1, #0x0                   	// #0
  412968:	mov	x0, x19
  41296c:	bl	40f508 <ferror@plt+0xb578>
  412970:	mov	w20, w0
  412974:	mov	x0, x19
  412978:	bl	4103f8 <ferror@plt+0xc468>
  41297c:	mov	w0, w20
  412980:	ldp	x19, x20, [sp, #16]
  412984:	ldp	x21, x22, [sp, #32]
  412988:	ldr	x23, [sp, #48]
  41298c:	ldp	x29, x30, [sp], #64
  412990:	ret
  412994:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412998:	add	x1, x1, #0x738
  41299c:	add	x1, x1, #0x5c0
  4129a0:	mov	w20, #0x0                   	// #0
  4129a4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4129a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4129ac:	add	x2, x2, #0x718
  4129b0:	add	x0, x0, #0x108
  4129b4:	bl	414da8 <ferror@plt+0x10e18>
  4129b8:	mov	w0, w20
  4129bc:	ldp	x19, x20, [sp, #16]
  4129c0:	ldp	x29, x30, [sp], #64
  4129c4:	ret
  4129c8:	mov	w1, w21
  4129cc:	bl	40fc98 <ferror@plt+0xbd08>
  4129d0:	b	412950 <ferror@plt+0xe9c0>
  4129d4:	nop
  4129d8:	mov	x4, x1
  4129dc:	mov	x3, x2
  4129e0:	mov	w1, w0
  4129e4:	mov	x2, x4
  4129e8:	mov	w0, #0x0                   	// #0
  4129ec:	mov	x4, #0x0                   	// #0
  4129f0:	b	412918 <ferror@plt+0xe988>
  4129f4:	nop
  4129f8:	stp	x29, x30, [sp, #-64]!
  4129fc:	mov	x29, sp
  412a00:	stp	x19, x20, [sp, #16]
  412a04:	cbz	x2, 412a74 <ferror@plt+0xeae4>
  412a08:	mov	x20, x2
  412a0c:	stp	x21, x22, [sp, #32]
  412a10:	mov	w21, w0
  412a14:	mov	x22, x3
  412a18:	mov	w0, w1
  412a1c:	str	x23, [sp, #48]
  412a20:	mov	x23, x4
  412a24:	bl	4128c0 <ferror@plt+0xe930>
  412a28:	mov	x19, x0
  412a2c:	cbnz	w21, 412aa8 <ferror@plt+0xeb18>
  412a30:	mov	x3, x23
  412a34:	mov	x2, x22
  412a38:	mov	x1, x20
  412a3c:	mov	x0, x19
  412a40:	bl	40fb78 <ferror@plt+0xbbe8>
  412a44:	mov	x1, #0x0                   	// #0
  412a48:	mov	x0, x19
  412a4c:	bl	40f508 <ferror@plt+0xb578>
  412a50:	mov	w20, w0
  412a54:	mov	x0, x19
  412a58:	bl	4103f8 <ferror@plt+0xc468>
  412a5c:	mov	w0, w20
  412a60:	ldp	x19, x20, [sp, #16]
  412a64:	ldp	x21, x22, [sp, #32]
  412a68:	ldr	x23, [sp, #48]
  412a6c:	ldp	x29, x30, [sp], #64
  412a70:	ret
  412a74:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412a78:	add	x1, x1, #0x738
  412a7c:	add	x1, x1, #0x5d8
  412a80:	mov	w20, #0x0                   	// #0
  412a84:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412a88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412a8c:	add	x2, x2, #0x718
  412a90:	add	x0, x0, #0x108
  412a94:	bl	414da8 <ferror@plt+0x10e18>
  412a98:	mov	w0, w20
  412a9c:	ldp	x19, x20, [sp, #16]
  412aa0:	ldp	x29, x30, [sp], #64
  412aa4:	ret
  412aa8:	mov	w1, w21
  412aac:	bl	40fc98 <ferror@plt+0xbd08>
  412ab0:	b	412a30 <ferror@plt+0xeaa0>
  412ab4:	nop
  412ab8:	mov	x4, x1
  412abc:	cbz	x1, 412ad8 <ferror@plt+0xeb48>
  412ac0:	mov	w1, w0
  412ac4:	mov	x3, x2
  412ac8:	mov	w0, #0x0                   	// #0
  412acc:	mov	x2, x4
  412ad0:	mov	x4, #0x0                   	// #0
  412ad4:	b	4129f8 <ferror@plt+0xea68>
  412ad8:	stp	x29, x30, [sp, #-16]!
  412adc:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412ae0:	add	x1, x1, #0x738
  412ae4:	mov	x29, sp
  412ae8:	add	x1, x1, #0x5f8
  412aec:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412af0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412af4:	add	x2, x2, #0x718
  412af8:	add	x0, x0, #0x108
  412afc:	bl	414da8 <ferror@plt+0x10e18>
  412b00:	mov	w0, #0x0                   	// #0
  412b04:	ldp	x29, x30, [sp], #16
  412b08:	ret
  412b0c:	nop
  412b10:	stp	x29, x30, [sp, #-32]!
  412b14:	adrp	x0, 49b000 <ferror@plt+0x97070>
  412b18:	add	x0, x0, #0x5f0
  412b1c:	mov	x29, sp
  412b20:	mov	w1, #0x60                  	// #96
  412b24:	add	x0, x0, #0x90
  412b28:	str	x19, [sp, #16]
  412b2c:	bl	40f440 <ferror@plt+0xb4b0>
  412b30:	mov	w1, #0xc8                  	// #200
  412b34:	mov	x19, x0
  412b38:	bl	40fc98 <ferror@plt+0xbd08>
  412b3c:	mov	x0, x19
  412b40:	ldr	x19, [sp, #16]
  412b44:	ldp	x29, x30, [sp], #32
  412b48:	ret
  412b4c:	nop
  412b50:	stp	x29, x30, [sp, #-64]!
  412b54:	mov	x29, sp
  412b58:	stp	x19, x20, [sp, #16]
  412b5c:	cbz	x1, 412bd8 <ferror@plt+0xec48>
  412b60:	mov	x20, x1
  412b64:	stp	x21, x22, [sp, #32]
  412b68:	mov	w21, w0
  412b6c:	mov	x22, x2
  412b70:	str	x23, [sp, #48]
  412b74:	mov	x23, x3
  412b78:	bl	412b10 <ferror@plt+0xeb80>
  412b7c:	cmp	w21, #0xc8
  412b80:	mov	x19, x0
  412b84:	b.ne	412bcc <ferror@plt+0xec3c>  // b.any
  412b88:	mov	x3, x23
  412b8c:	mov	x2, x22
  412b90:	mov	x1, x20
  412b94:	mov	x0, x19
  412b98:	bl	40fb78 <ferror@plt+0xbbe8>
  412b9c:	mov	x1, #0x0                   	// #0
  412ba0:	mov	x0, x19
  412ba4:	bl	40f508 <ferror@plt+0xb578>
  412ba8:	mov	w20, w0
  412bac:	mov	x0, x19
  412bb0:	bl	4103f8 <ferror@plt+0xc468>
  412bb4:	mov	w0, w20
  412bb8:	ldp	x19, x20, [sp, #16]
  412bbc:	ldp	x21, x22, [sp, #32]
  412bc0:	ldr	x23, [sp, #48]
  412bc4:	ldp	x29, x30, [sp], #64
  412bc8:	ret
  412bcc:	mov	w1, w21
  412bd0:	bl	40fc98 <ferror@plt+0xbd08>
  412bd4:	b	412b88 <ferror@plt+0xebf8>
  412bd8:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412bdc:	add	x1, x1, #0x738
  412be0:	add	x1, x1, #0x610
  412be4:	mov	w20, #0x0                   	// #0
  412be8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412bec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412bf0:	add	x2, x2, #0x718
  412bf4:	add	x0, x0, #0x108
  412bf8:	bl	414da8 <ferror@plt+0x10e18>
  412bfc:	mov	w0, w20
  412c00:	ldp	x19, x20, [sp, #16]
  412c04:	ldp	x29, x30, [sp], #64
  412c08:	ret
  412c0c:	nop
  412c10:	mov	x2, x1
  412c14:	mov	x3, #0x0                   	// #0
  412c18:	mov	x1, x0
  412c1c:	mov	w0, #0xc8                  	// #200
  412c20:	b	412b50 <ferror@plt+0xebc0>
  412c24:	nop
  412c28:	adrp	x2, 49b000 <ferror@plt+0x97070>
  412c2c:	add	x2, x2, #0x5f0
  412c30:	mov	x1, x0
  412c34:	add	x0, x2, #0x90
  412c38:	b	410770 <ferror@plt+0xc7e0>
  412c3c:	nop
  412c40:	cbz	x2, 412cac <ferror@plt+0xed1c>
  412c44:	stp	x29, x30, [sp, #-64]!
  412c48:	mov	x29, sp
  412c4c:	stp	x19, x20, [sp, #16]
  412c50:	mov	x19, x2
  412c54:	mov	x20, x3
  412c58:	stp	x21, x22, [sp, #32]
  412c5c:	mov	x21, x0
  412c60:	mov	x22, x4
  412c64:	str	x23, [sp, #48]
  412c68:	mov	w23, w1
  412c6c:	cbz	x0, 412d24 <ferror@plt+0xed94>
  412c70:	mov	x0, x21
  412c74:	bl	412818 <ferror@plt+0xe888>
  412c78:	cbz	w0, 412ccc <ferror@plt+0xed3c>
  412c7c:	nop
  412c80:	mov	x0, x20
  412c84:	blr	x19
  412c88:	cbnz	w0, 412c80 <ferror@plt+0xecf0>
  412c8c:	cbz	x22, 412d58 <ferror@plt+0xedc8>
  412c90:	mov	x0, x20
  412c94:	mov	x16, x22
  412c98:	ldp	x19, x20, [sp, #16]
  412c9c:	ldp	x21, x22, [sp, #32]
  412ca0:	ldr	x23, [sp, #48]
  412ca4:	ldp	x29, x30, [sp], #64
  412ca8:	br	x16
  412cac:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  412cb0:	add	x1, x1, #0x738
  412cb4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  412cb8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  412cbc:	add	x1, x1, #0x620
  412cc0:	add	x2, x2, #0x718
  412cc4:	add	x0, x0, #0x108
  412cc8:	b	414da8 <ferror@plt+0x10e18>
  412ccc:	bl	40f3e8 <ferror@plt+0xb458>
  412cd0:	cbz	x0, 412d6c <ferror@plt+0xeddc>
  412cd4:	cmp	x21, x0
  412cd8:	b.eq	412d30 <ferror@plt+0xeda0>  // b.none
  412cdc:	bl	412b10 <ferror@plt+0xeb80>
  412ce0:	mov	w1, w23
  412ce4:	mov	x23, x0
  412ce8:	bl	40fc98 <ferror@plt+0xbd08>
  412cec:	mov	x3, x22
  412cf0:	mov	x2, x20
  412cf4:	mov	x1, x19
  412cf8:	mov	x0, x23
  412cfc:	bl	40fb78 <ferror@plt+0xbbe8>
  412d00:	mov	x1, x21
  412d04:	mov	x0, x23
  412d08:	bl	40f508 <ferror@plt+0xb578>
  412d0c:	mov	x0, x23
  412d10:	ldp	x19, x20, [sp, #16]
  412d14:	ldp	x21, x22, [sp, #32]
  412d18:	ldr	x23, [sp, #48]
  412d1c:	ldp	x29, x30, [sp], #64
  412d20:	b	4103f8 <ferror@plt+0xc468>
  412d24:	bl	40f388 <ferror@plt+0xb3f8>
  412d28:	mov	x21, x0
  412d2c:	b	412c70 <ferror@plt+0xece0>
  412d30:	mov	x0, x21
  412d34:	bl	410c08 <ferror@plt+0xcc78>
  412d38:	cbz	w0, 412cdc <ferror@plt+0xed4c>
  412d3c:	nop
  412d40:	mov	x0, x20
  412d44:	blr	x19
  412d48:	cbnz	w0, 412d40 <ferror@plt+0xedb0>
  412d4c:	mov	x0, x21
  412d50:	bl	410db8 <ferror@plt+0xce28>
  412d54:	cbnz	x22, 412c90 <ferror@plt+0xed00>
  412d58:	ldp	x19, x20, [sp, #16]
  412d5c:	ldp	x21, x22, [sp, #32]
  412d60:	ldr	x23, [sp, #48]
  412d64:	ldp	x29, x30, [sp], #64
  412d68:	ret
  412d6c:	bl	40f388 <ferror@plt+0xb3f8>
  412d70:	b	412cd4 <ferror@plt+0xed44>
  412d74:	nop
  412d78:	mov	x3, x2
  412d7c:	mov	x4, #0x0                   	// #0
  412d80:	mov	x2, x1
  412d84:	mov	w1, #0x0                   	// #0
  412d88:	b	412c40 <ferror@plt+0xecb0>
  412d8c:	nop
  412d90:	stp	x29, x30, [sp, #-288]!
  412d94:	mov	x29, sp
  412d98:	stp	x19, x20, [sp, #16]
  412d9c:	dmb	ish
  412da0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  412da4:	add	x19, x19, #0xa28
  412da8:	ldr	x0, [x19, #600]
  412dac:	cbz	x0, 412dc0 <ferror@plt+0xee30>
  412db0:	ldr	x0, [x19, #264]
  412db4:	ldp	x19, x20, [sp, #16]
  412db8:	ldp	x29, x30, [sp], #288
  412dbc:	ret
  412dc0:	add	x20, x19, #0x258
  412dc4:	mov	x0, x20
  412dc8:	bl	427798 <ferror@plt+0x23808>
  412dcc:	cbz	w0, 412db0 <ferror@plt+0xee20>
  412dd0:	add	x0, sp, #0xa0
  412dd4:	bl	4036e0 <sigfillset@plt>
  412dd8:	add	x1, sp, #0xa0
  412ddc:	add	x2, sp, #0x20
  412de0:	mov	w0, #0x2                   	// #2
  412de4:	bl	403490 <pthread_sigmask@plt>
  412de8:	bl	40f268 <ferror@plt+0xb2d8>
  412dec:	mov	x3, x0
  412df0:	mov	x2, #0x0                   	// #0
  412df4:	adrp	x1, 411000 <ferror@plt+0xd070>
  412df8:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  412dfc:	add	x1, x1, #0xd00
  412e00:	add	x0, x0, #0x730
  412e04:	str	x3, [x19, #264]
  412e08:	bl	427a68 <ferror@plt+0x23ad8>
  412e0c:	mov	x2, #0x0                   	// #0
  412e10:	add	x1, sp, #0x20
  412e14:	mov	w0, #0x2                   	// #2
  412e18:	bl	403490 <pthread_sigmask@plt>
  412e1c:	mov	x0, x20
  412e20:	mov	x1, #0x1                   	// #1
  412e24:	bl	427838 <ferror@plt+0x238a8>
  412e28:	ldr	x0, [x19, #264]
  412e2c:	ldp	x19, x20, [sp, #16]
  412e30:	ldp	x29, x30, [sp], #288
  412e34:	ret
  412e38:	stp	x29, x30, [sp, #-192]!
  412e3c:	mov	x29, sp
  412e40:	str	x19, [sp, #16]
  412e44:	mov	w19, w0
  412e48:	bl	412d90 <ferror@plt+0xee00>
  412e4c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412e50:	add	x1, x1, #0xa28
  412e54:	sxtw	x0, w19
  412e58:	add	x1, x1, #0x118
  412e5c:	ldr	w2, [x1, x0, lsl #2]
  412e60:	add	w2, w2, #0x1
  412e64:	str	w2, [x1, x0, lsl #2]
  412e68:	ldr	w0, [x1, x0, lsl #2]
  412e6c:	cmp	w0, #0x1
  412e70:	b.eq	412e80 <ferror@plt+0xeef0>  // b.none
  412e74:	ldr	x19, [sp, #16]
  412e78:	ldp	x29, x30, [sp], #192
  412e7c:	ret
  412e80:	adrp	x1, 40e000 <ferror@plt+0xa070>
  412e84:	add	x1, x1, #0x130
  412e88:	add	x0, sp, #0x30
  412e8c:	str	x1, [sp, #40]
  412e90:	bl	403810 <sigemptyset@plt>
  412e94:	mov	w3, #0x1                   	// #1
  412e98:	add	x1, sp, #0x28
  412e9c:	movk	w3, #0x1000, lsl #16
  412ea0:	mov	w0, w19
  412ea4:	mov	x2, #0x0                   	// #0
  412ea8:	str	w3, [sp, #176]
  412eac:	bl	4039d0 <sigaction@plt>
  412eb0:	ldr	x19, [sp, #16]
  412eb4:	ldp	x29, x30, [sp], #192
  412eb8:	ret
  412ebc:	nop
  412ec0:	stp	x29, x30, [sp, #-48]!
  412ec4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412ec8:	add	x1, x1, #0x5f0
  412ecc:	mov	x29, sp
  412ed0:	stp	x19, x20, [sp, #16]
  412ed4:	sxtw	x20, w0
  412ed8:	add	x0, x1, #0xc0
  412edc:	mov	w1, #0x68                  	// #104
  412ee0:	str	x21, [sp, #32]
  412ee4:	bl	40f440 <ferror@plt+0xb4b0>
  412ee8:	mov	x21, x0
  412eec:	adrp	x19, 49b000 <ferror@plt+0x97070>
  412ef0:	add	x19, x19, #0xa28
  412ef4:	add	x0, x19, #0x110
  412ef8:	stp	w20, wzr, [x21, #96]
  412efc:	bl	42fb00 <ferror@plt+0x2bb70>
  412f00:	mov	w0, w20
  412f04:	bl	412e38 <ferror@plt+0xeea8>
  412f08:	ldr	x0, [x19, #544]
  412f0c:	mov	x1, x21
  412f10:	bl	41eec0 <ferror@plt+0x1af30>
  412f14:	str	x0, [x19, #544]
  412f18:	ldr	w0, [x19, x20, lsl #2]
  412f1c:	cbz	w0, 412f28 <ferror@plt+0xef98>
  412f20:	mov	w0, #0x1                   	// #1
  412f24:	str	w0, [x21, #100]
  412f28:	add	x0, x19, #0x110
  412f2c:	bl	42fb28 <ferror@plt+0x2bb98>
  412f30:	mov	x0, x21
  412f34:	ldp	x19, x20, [sp, #16]
  412f38:	ldr	x21, [sp, #32]
  412f3c:	ldp	x29, x30, [sp], #48
  412f40:	ret
  412f44:	nop
  412f48:	stp	x29, x30, [sp, #-48]!
  412f4c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  412f50:	add	x1, x1, #0x5f0
  412f54:	mov	x29, sp
  412f58:	stp	x19, x20, [sp, #16]
  412f5c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  412f60:	add	x20, x20, #0xa28
  412f64:	str	x21, [sp, #32]
  412f68:	mov	w21, w0
  412f6c:	add	x0, x1, #0xf0
  412f70:	mov	w1, #0x70                  	// #112
  412f74:	bl	40f440 <ferror@plt+0xb4b0>
  412f78:	mov	x19, x0
  412f7c:	add	x0, x20, #0x110
  412f80:	str	w21, [x19, #96]
  412f84:	bl	42fb00 <ferror@plt+0x2bb70>
  412f88:	mov	w0, #0x11                  	// #17
  412f8c:	bl	412e38 <ferror@plt+0xeea8>
  412f90:	ldr	x0, [x20, #560]
  412f94:	mov	x1, x19
  412f98:	bl	41eec0 <ferror@plt+0x1af30>
  412f9c:	mov	x3, x0
  412fa0:	add	x1, x19, #0x64
  412fa4:	mov	w0, w21
  412fa8:	mov	w2, #0x1                   	// #1
  412fac:	str	x3, [x20, #560]
  412fb0:	bl	403f00 <waitpid@plt>
  412fb4:	cmp	w0, #0x0
  412fb8:	b.le	412fc4 <ferror@plt+0xf034>
  412fbc:	mov	w0, #0x1                   	// #1
  412fc0:	str	w0, [x19, #104]
  412fc4:	add	x0, x20, #0x110
  412fc8:	bl	42fb28 <ferror@plt+0x2bb98>
  412fcc:	mov	x0, x19
  412fd0:	ldp	x19, x20, [sp, #16]
  412fd4:	ldr	x21, [sp, #32]
  412fd8:	ldp	x29, x30, [sp], #48
  412fdc:	ret
  412fe0:	stp	x29, x30, [sp, #-64]!
  412fe4:	mov	x29, sp
  412fe8:	stp	x19, x20, [sp, #16]
  412fec:	cbz	x2, 41305c <ferror@plt+0xf0cc>
  412ff0:	mov	x20, x2
  412ff4:	stp	x21, x22, [sp, #32]
  412ff8:	mov	w21, w0
  412ffc:	mov	x22, x3
  413000:	mov	w0, w1
  413004:	str	x23, [sp, #48]
  413008:	mov	x23, x4
  41300c:	bl	412f48 <ferror@plt+0xefb8>
  413010:	mov	x19, x0
  413014:	cbnz	w21, 413090 <ferror@plt+0xf100>
  413018:	mov	x3, x23
  41301c:	mov	x2, x22
  413020:	mov	x1, x20
  413024:	mov	x0, x19
  413028:	bl	40fb78 <ferror@plt+0xbbe8>
  41302c:	mov	x1, #0x0                   	// #0
  413030:	mov	x0, x19
  413034:	bl	40f508 <ferror@plt+0xb578>
  413038:	mov	w20, w0
  41303c:	mov	x0, x19
  413040:	bl	4103f8 <ferror@plt+0xc468>
  413044:	mov	w0, w20
  413048:	ldp	x19, x20, [sp, #16]
  41304c:	ldp	x21, x22, [sp, #32]
  413050:	ldr	x23, [sp, #48]
  413054:	ldp	x29, x30, [sp], #64
  413058:	ret
  41305c:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  413060:	add	x1, x1, #0x738
  413064:	add	x1, x1, #0x640
  413068:	mov	w20, #0x0                   	// #0
  41306c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  413070:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413074:	add	x2, x2, #0x718
  413078:	add	x0, x0, #0x108
  41307c:	bl	414da8 <ferror@plt+0x10e18>
  413080:	mov	w0, w20
  413084:	ldp	x19, x20, [sp, #16]
  413088:	ldp	x29, x30, [sp], #64
  41308c:	ret
  413090:	mov	w1, w21
  413094:	bl	40fc98 <ferror@plt+0xbd08>
  413098:	b	413018 <ferror@plt+0xf088>
  41309c:	nop
  4130a0:	mov	x4, x1
  4130a4:	mov	x3, x2
  4130a8:	mov	w1, w0
  4130ac:	mov	x2, x4
  4130b0:	mov	w0, #0x0                   	// #0
  4130b4:	mov	x4, #0x0                   	// #0
  4130b8:	b	412fe0 <ferror@plt+0xf050>
  4130bc:	nop
  4130c0:	stp	x29, x30, [sp, #-32]!
  4130c4:	adrp	x2, 49b000 <ferror@plt+0x97070>
  4130c8:	mov	x29, sp
  4130cc:	ldr	x3, [x2, #1808]
  4130d0:	stp	x19, x20, [sp, #16]
  4130d4:	mul	x20, x0, x1
  4130d8:	mov	x0, x20
  4130dc:	blr	x3
  4130e0:	mov	x19, x0
  4130e4:	cbz	x0, 4130f4 <ferror@plt+0xf164>
  4130e8:	mov	x2, x20
  4130ec:	mov	w1, #0x0                   	// #0
  4130f0:	bl	403880 <memset@plt>
  4130f4:	mov	x0, x19
  4130f8:	ldp	x19, x20, [sp, #16]
  4130fc:	ldp	x29, x30, [sp], #32
  413100:	ret
  413104:	nop
  413108:	stp	x29, x30, [sp, #-48]!
  41310c:	mov	x29, sp
  413110:	stp	x19, x20, [sp, #16]
  413114:	adrp	x19, 49b000 <ferror@plt+0x97070>
  413118:	add	x19, x19, #0xc88
  41311c:	mov	w20, w0
  413120:	mov	x0, x19
  413124:	stp	x21, x22, [sp, #32]
  413128:	mov	x21, x1
  41312c:	mov	w22, w2
  413130:	bl	42fb00 <ferror@plt+0x2bb70>
  413134:	ldr	x0, [x19, #8]
  413138:	cbz	x0, 4131dc <ferror@plt+0xf24c>
  41313c:	cmp	w22, #0x0
  413140:	mov	w2, w20
  413144:	cset	w1, ne  // ne = any
  413148:	and	w3, w20, #0x1
  41314c:	cmp	x21, #0xfff
  413150:	bfi	w2, w1, #2, #30
  413154:	add	w1, w2, w2, lsl #12
  413158:	b.hi	4131a4 <ferror@plt+0xf214>  // b.pmore
  41315c:	add	x1, x21, w1, sxtw
  413160:	ldr	w2, [x0, x1, lsl #2]
  413164:	add	w2, w2, #0x1
  413168:	str	w2, [x0, x1, lsl #2]
  41316c:	cbz	w22, 413190 <ferror@plt+0xf200>
  413170:	cbz	w3, 4131bc <ferror@plt+0xf22c>
  413174:	ldr	x0, [x19, #16]
  413178:	add	x0, x0, x21
  41317c:	str	x0, [x19, #16]
  413180:	tbz	w20, #2, 413190 <ferror@plt+0xf200>
  413184:	ldr	x0, [x19, #24]
  413188:	add	x21, x0, x21
  41318c:	str	x21, [x19, #24]
  413190:	mov	x0, x19
  413194:	ldp	x19, x20, [sp, #16]
  413198:	ldp	x21, x22, [sp, #32]
  41319c:	ldp	x29, x30, [sp], #48
  4131a0:	b	42fb28 <ferror@plt+0x2bb98>
  4131a4:	add	w1, w1, #0x1, lsl #12
  4131a8:	sxtw	x1, w1
  4131ac:	ldr	w2, [x0, x1, lsl #2]
  4131b0:	add	w2, w2, #0x1
  4131b4:	str	w2, [x0, x1, lsl #2]
  4131b8:	b	41316c <ferror@plt+0xf1dc>
  4131bc:	ldr	x1, [x19, #32]
  4131c0:	mov	x0, x19
  4131c4:	add	x21, x1, x21
  4131c8:	str	x21, [x19, #32]
  4131cc:	ldp	x19, x20, [sp, #16]
  4131d0:	ldp	x21, x22, [sp, #32]
  4131d4:	ldp	x29, x30, [sp], #48
  4131d8:	b	42fb28 <ferror@plt+0x2bb98>
  4131dc:	mov	x1, #0x4                   	// #4
  4131e0:	mov	x0, #0x8008                	// #32776
  4131e4:	bl	4038f0 <calloc@plt>
  4131e8:	str	x0, [x19, #8]
  4131ec:	cbnz	x0, 41313c <ferror@plt+0xf1ac>
  4131f0:	b	413190 <ferror@plt+0xf200>
  4131f4:	nop
  4131f8:	stp	x29, x30, [sp, #-32]!
  4131fc:	mov	x29, sp
  413200:	stp	x19, x20, [sp, #16]
  413204:	mov	x20, x1
  413208:	cbz	x0, 41329c <ferror@plt+0xf30c>
  41320c:	ldur	x5, [x0, #-16]
  413210:	cbnz	x5, 41325c <ferror@plt+0xf2cc>
  413214:	sub	x0, x0, #0x10
  413218:	add	x1, x1, #0x10
  41321c:	bl	403960 <realloc@plt>
  413220:	mov	x19, x0
  413224:	cbz	x0, 41327c <ferror@plt+0xf2ec>
  413228:	ldr	x1, [x19, #8]
  41322c:	mov	w2, #0x1                   	// #1
  413230:	mov	w0, #0x2                   	// #2
  413234:	bl	413108 <ferror@plt+0xf178>
  413238:	stp	xzr, x20, [x19]
  41323c:	mov	x1, x20
  413240:	mov	w2, #0x1                   	// #1
  413244:	mov	w0, #0x3                   	// #3
  413248:	bl	413108 <ferror@plt+0xf178>
  41324c:	add	x0, x19, #0x10
  413250:	ldp	x19, x20, [sp, #16]
  413254:	ldp	x29, x30, [sp], #32
  413258:	ret
  41325c:	mov	x3, x0
  413260:	mov	x4, x1
  413264:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  413268:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41326c:	add	x2, x2, #0xd90
  413270:	add	x0, x0, #0x108
  413274:	mov	w1, #0x10                  	// #16
  413278:	bl	414ae8 <ferror@plt+0x10b58>
  41327c:	mov	x1, x20
  413280:	mov	w2, #0x0                   	// #0
  413284:	mov	w0, #0x3                   	// #3
  413288:	bl	413108 <ferror@plt+0xf178>
  41328c:	mov	x0, #0x0                   	// #0
  413290:	ldp	x19, x20, [sp, #16]
  413294:	ldp	x29, x30, [sp], #32
  413298:	ret
  41329c:	add	x0, x1, #0x10
  4132a0:	bl	403790 <malloc@plt>
  4132a4:	mov	x19, x0
  4132a8:	cbnz	x0, 413238 <ferror@plt+0xf2a8>
  4132ac:	b	41327c <ferror@plt+0xf2ec>
  4132b0:	stp	x29, x30, [sp, #-32]!
  4132b4:	mov	x29, sp
  4132b8:	ldur	x4, [x0, #-16]
  4132bc:	str	x19, [sp, #16]
  4132c0:	mov	x19, x0
  4132c4:	cbz	x4, 41330c <ferror@plt+0xf37c>
  4132c8:	mov	x3, x19
  4132cc:	mov	w1, #0x10                  	// #16
  4132d0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4132d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4132d8:	add	x2, x2, #0xdd0
  4132dc:	add	x0, x0, #0x108
  4132e0:	bl	414ae8 <ferror@plt+0x10b58>
  4132e4:	ldur	x1, [x19, #-8]
  4132e8:	mov	w2, #0x0                   	// #0
  4132ec:	mov	w0, #0x0                   	// #0
  4132f0:	bl	413108 <ferror@plt+0xf178>
  4132f4:	ldur	x0, [x19, #-16]
  4132f8:	add	x0, x0, #0x1
  4132fc:	stur	x0, [x19, #-16]
  413300:	ldr	x19, [sp, #16]
  413304:	ldp	x29, x30, [sp], #32
  413308:	ret
  41330c:	ldur	x1, [x19, #-8]
  413310:	mov	w2, #0x1                   	// #1
  413314:	mov	w0, #0x0                   	// #0
  413318:	bl	413108 <ferror@plt+0xf178>
  41331c:	ldur	x2, [x19, #-8]
  413320:	mov	x0, x19
  413324:	mov	w1, #0xaa                  	// #170
  413328:	bl	403880 <memset@plt>
  41332c:	ldur	x0, [x19, #-16]
  413330:	add	x0, x0, #0x1
  413334:	stur	x0, [x19, #-16]
  413338:	ldr	x19, [sp, #16]
  41333c:	ldp	x29, x30, [sp], #32
  413340:	ret
  413344:	nop
  413348:	stp	x29, x30, [sp, #-112]!
  41334c:	mov	x29, sp
  413350:	stp	x21, x22, [sp, #32]
  413354:	lsl	w22, w1, #2
  413358:	orr	w4, w22, #0x1
  41335c:	stp	x27, x28, [sp, #80]
  413360:	adrp	x27, 43f000 <ferror@plt+0x3b070>
  413364:	add	x2, x27, #0xf78
  413368:	orr	w3, w22, #0x3
  41336c:	str	x2, [sp, #104]
  413370:	orr	w2, w22, #0x2
  413374:	add	w1, w22, w1, lsl #14
  413378:	add	w3, w3, w3, lsl #12
  41337c:	add	w4, w4, w4, lsl #12
  413380:	add	w2, w2, w2, lsl #12
  413384:	add	x22, x0, w1, sxtw #2
  413388:	stp	x19, x20, [sp, #16]
  41338c:	mov	x19, #0x0                   	// #0
  413390:	stp	x23, x24, [sp, #48]
  413394:	add	x24, x0, w3, sxtw #2
  413398:	add	x23, x0, w2, sxtw #2
  41339c:	mov	w3, #0x1                   	// #1
  4133a0:	stp	x25, x26, [sp, #64]
  4133a4:	adrp	x26, 43f000 <ferror@plt+0x3b070>
  4133a8:	add	x25, x0, w4, sxtw #2
  4133ac:	add	x26, x26, #0xf48
  4133b0:	b	4133f8 <ferror@plt+0xf468>
  4133b4:	mov	w2, w20
  4133b8:	mov	w3, w21
  4133bc:	mov	w4, w28
  4133c0:	sub	x6, x2, x3
  4133c4:	mov	w5, w27
  4133c8:	cmp	x19, #0x1, lsl #12
  4133cc:	add	x6, x6, x4
  4133d0:	b.eq	413478 <ferror@plt+0xf4e8>  // b.none
  4133d4:	sub	x6, x6, x5
  4133d8:	mov	x0, x26
  4133dc:	mul	x6, x6, x19
  4133e0:	bl	4150f0 <ferror@plt+0x11160>
  4133e4:	mov	w3, #0x0                   	// #0
  4133e8:	add	x19, x19, #0x1
  4133ec:	mov	x0, #0x1001                	// #4097
  4133f0:	cmp	x19, x0
  4133f4:	b.eq	413498 <ferror@plt+0xf508>  // b.none
  4133f8:	ldr	w20, [x25, x19, lsl #2]
  4133fc:	mov	w1, w19
  413400:	ldr	w28, [x24, x19, lsl #2]
  413404:	ldr	w21, [x22, x19, lsl #2]
  413408:	ldr	w27, [x23, x19, lsl #2]
  41340c:	orr	w0, w20, w28
  413410:	orr	w2, w21, w27
  413414:	orr	w0, w0, w2
  413418:	cbz	w0, 4133e8 <ferror@plt+0xf458>
  41341c:	cbz	w3, 4133b4 <ferror@plt+0xf424>
  413420:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  413424:	add	x0, x0, #0xe08
  413428:	str	w19, [sp, #100]
  41342c:	bl	4150f0 <ferror@plt+0x11160>
  413430:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  413434:	add	x0, x0, #0xe58
  413438:	bl	4150f0 <ferror@plt+0x11160>
  41343c:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  413440:	add	x0, x0, #0xea8
  413444:	bl	4150f0 <ferror@plt+0x11160>
  413448:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  41344c:	add	x0, x0, #0xef8
  413450:	bl	4150f0 <ferror@plt+0x11160>
  413454:	mov	w2, w20
  413458:	mov	w3, w21
  41345c:	mov	w4, w28
  413460:	sub	x6, x2, x3
  413464:	ldr	w1, [sp, #100]
  413468:	mov	w5, w27
  41346c:	cmp	x19, #0x1, lsl #12
  413470:	add	x6, x6, x4
  413474:	b.ne	4133d4 <ferror@plt+0xf444>  // b.any
  413478:	ldr	x0, [sp, #104]
  41347c:	mov	w1, w19
  413480:	add	x19, x19, #0x1
  413484:	bl	4150f0 <ferror@plt+0x11160>
  413488:	mov	x0, #0x1001                	// #4097
  41348c:	mov	w3, #0x0                   	// #0
  413490:	cmp	x19, x0
  413494:	b.ne	4133f8 <ferror@plt+0xf468>  // b.any
  413498:	cbnz	w3, 4134b8 <ferror@plt+0xf528>
  41349c:	ldp	x19, x20, [sp, #16]
  4134a0:	ldp	x21, x22, [sp, #32]
  4134a4:	ldp	x23, x24, [sp, #48]
  4134a8:	ldp	x25, x26, [sp, #64]
  4134ac:	ldp	x27, x28, [sp, #80]
  4134b0:	ldp	x29, x30, [sp], #112
  4134b4:	ret
  4134b8:	ldp	x19, x20, [sp, #16]
  4134bc:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  4134c0:	ldp	x21, x22, [sp, #32]
  4134c4:	add	x0, x0, #0xfb0
  4134c8:	ldp	x23, x24, [sp, #48]
  4134cc:	ldp	x25, x26, [sp, #64]
  4134d0:	ldp	x27, x28, [sp, #80]
  4134d4:	ldp	x29, x30, [sp], #112
  4134d8:	b	4150f0 <ferror@plt+0x11160>
  4134dc:	nop
  4134e0:	stp	x29, x30, [sp, #-32]!
  4134e4:	mov	x29, sp
  4134e8:	stp	x19, x20, [sp, #16]
  4134ec:	mov	x20, x0
  4134f0:	add	x0, x0, #0x10
  4134f4:	bl	403790 <malloc@plt>
  4134f8:	mov	x19, x0
  4134fc:	mov	x1, x20
  413500:	cbz	x0, 413528 <ferror@plt+0xf598>
  413504:	mov	w2, #0x1                   	// #1
  413508:	mov	w0, w2
  41350c:	stp	xzr, x20, [x19]
  413510:	add	x19, x19, #0x10
  413514:	bl	413108 <ferror@plt+0xf178>
  413518:	mov	x0, x19
  41351c:	ldp	x19, x20, [sp, #16]
  413520:	ldp	x29, x30, [sp], #32
  413524:	ret
  413528:	mov	w2, #0x0                   	// #0
  41352c:	mov	w0, #0x1                   	// #1
  413530:	bl	413108 <ferror@plt+0xf178>
  413534:	b	413518 <ferror@plt+0xf588>
  413538:	cbnz	x0, 413544 <ferror@plt+0xf5b4>
  41353c:	mov	x0, #0x0                   	// #0
  413540:	ret
  413544:	stp	x29, x30, [sp, #-32]!
  413548:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41354c:	mov	x29, sp
  413550:	ldr	x1, [x1, #1808]
  413554:	str	x19, [sp, #16]
  413558:	mov	x19, x0
  41355c:	blr	x1
  413560:	cbz	x0, 413570 <ferror@plt+0xf5e0>
  413564:	ldr	x19, [sp, #16]
  413568:	ldp	x29, x30, [sp], #32
  41356c:	ret
  413570:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  413574:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  413578:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41357c:	mov	x4, x19
  413580:	add	x3, x3, #0xfc0
  413584:	add	x2, x2, #0xfd0
  413588:	add	x0, x0, #0x108
  41358c:	mov	w1, #0x4                   	// #4
  413590:	bl	414ae8 <ferror@plt+0x10b58>
  413594:	b	413594 <ferror@plt+0xf604>
  413598:	cbnz	x0, 4135a4 <ferror@plt+0xf614>
  41359c:	mov	x0, #0x0                   	// #0
  4135a0:	ret
  4135a4:	stp	x29, x30, [sp, #-32]!
  4135a8:	adrp	x2, 49b000 <ferror@plt+0x97070>
  4135ac:	mov	x1, x0
  4135b0:	mov	x29, sp
  4135b4:	ldr	x2, [x2, #1832]
  4135b8:	str	x19, [sp, #16]
  4135bc:	mov	x19, x0
  4135c0:	mov	x0, #0x1                   	// #1
  4135c4:	blr	x2
  4135c8:	cbz	x0, 4135d8 <ferror@plt+0xf648>
  4135cc:	ldr	x19, [sp, #16]
  4135d0:	ldp	x29, x30, [sp], #32
  4135d4:	ret
  4135d8:	adrp	x3, 43f000 <ferror@plt+0x3b070>
  4135dc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4135e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4135e4:	mov	x4, x19
  4135e8:	add	x3, x3, #0xff8
  4135ec:	add	x2, x2, #0xfd0
  4135f0:	add	x0, x0, #0x108
  4135f4:	mov	w1, #0x4                   	// #4
  4135f8:	bl	414ae8 <ferror@plt+0x10b58>
  4135fc:	b	4135fc <ferror@plt+0xf66c>
  413600:	stp	x29, x30, [sp, #-32]!
  413604:	mov	x29, sp
  413608:	cbnz	x1, 413628 <ferror@plt+0xf698>
  41360c:	cbz	x0, 41361c <ferror@plt+0xf68c>
  413610:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413614:	ldr	x1, [x1, #1824]
  413618:	blr	x1
  41361c:	mov	x0, #0x0                   	// #0
  413620:	ldp	x29, x30, [sp], #32
  413624:	ret
  413628:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41362c:	str	x19, [sp, #16]
  413630:	mov	x19, x1
  413634:	ldr	x2, [x2, #1816]
  413638:	blr	x2
  41363c:	cbz	x0, 41364c <ferror@plt+0xf6bc>
  413640:	ldr	x19, [sp, #16]
  413644:	ldp	x29, x30, [sp], #32
  413648:	ret
  41364c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  413650:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  413654:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413658:	mov	x4, x19
  41365c:	add	x3, x3, #0x8
  413660:	add	x2, x2, #0xfd0
  413664:	add	x0, x0, #0x108
  413668:	mov	w1, #0x4                   	// #4
  41366c:	bl	414ae8 <ferror@plt+0x10b58>
  413670:	b	413670 <ferror@plt+0xf6e0>
  413674:	nop
  413678:	cbz	x0, 41368c <ferror@plt+0xf6fc>
  41367c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413680:	ldr	x1, [x1, #1824]
  413684:	mov	x16, x1
  413688:	br	x16
  41368c:	ret
  413690:	mov	x2, x0
  413694:	dmb	ish
  413698:	ldr	x0, [x2]
  41369c:	ldxr	x3, [x2]
  4136a0:	cmp	x3, x0
  4136a4:	b.ne	4136b0 <ferror@plt+0xf720>  // b.any
  4136a8:	stlxr	w4, xzr, [x2]
  4136ac:	cbnz	w4, 41369c <ferror@plt+0xf70c>
  4136b0:	dmb	ish
  4136b4:	b.ne	413694 <ferror@plt+0xf704>  // b.any
  4136b8:	cbz	x0, 4136c4 <ferror@plt+0xf734>
  4136bc:	mov	x16, x1
  4136c0:	br	x16
  4136c4:	ret
  4136c8:	cbnz	x0, 4136d0 <ferror@plt+0xf740>
  4136cc:	ret
  4136d0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4136d4:	ldr	x1, [x1, #1840]
  4136d8:	mov	x16, x1
  4136dc:	br	x16
  4136e0:	stp	x29, x30, [sp, #-32]!
  4136e4:	mov	x29, sp
  4136e8:	stp	x19, x20, [sp, #16]
  4136ec:	mov	x19, #0x0                   	// #0
  4136f0:	cbz	x0, 413718 <ferror@plt+0xf788>
  4136f4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4136f8:	mov	x20, x0
  4136fc:	ldr	x1, [x1, #1840]
  413700:	blr	x1
  413704:	mov	x19, x0
  413708:	cbz	x0, 413718 <ferror@plt+0xf788>
  41370c:	mov	x2, x20
  413710:	mov	w1, #0x0                   	// #0
  413714:	bl	403880 <memset@plt>
  413718:	mov	x0, x19
  41371c:	ldp	x19, x20, [sp, #16]
  413720:	ldp	x29, x30, [sp], #32
  413724:	ret
  413728:	cbnz	x1, 413750 <ferror@plt+0xf7c0>
  41372c:	cbz	x0, 413760 <ferror@plt+0xf7d0>
  413730:	stp	x29, x30, [sp, #-16]!
  413734:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413738:	mov	x29, sp
  41373c:	ldr	x1, [x1, #1824]
  413740:	blr	x1
  413744:	mov	x0, #0x0                   	// #0
  413748:	ldp	x29, x30, [sp], #16
  41374c:	ret
  413750:	adrp	x2, 49b000 <ferror@plt+0x97070>
  413754:	ldr	x2, [x2, #1848]
  413758:	mov	x16, x2
  41375c:	br	x16
  413760:	mov	x0, #0x0                   	// #0
  413764:	ret
  413768:	mov	x4, x0
  41376c:	mov	x5, x1
  413770:	cbz	x1, 41377c <ferror@plt+0xf7ec>
  413774:	umulh	x0, x0, x1
  413778:	cbnz	x0, 413784 <ferror@plt+0xf7f4>
  41377c:	mul	x0, x5, x4
  413780:	b	413538 <ferror@plt+0xf5a8>
  413784:	stp	x29, x30, [sp, #-16]!
  413788:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41378c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413790:	mov	x29, sp
  413794:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413798:	add	x3, x3, #0x18
  41379c:	add	x2, x2, #0x28
  4137a0:	add	x0, x0, #0x108
  4137a4:	mov	w1, #0x4                   	// #4
  4137a8:	bl	414ae8 <ferror@plt+0x10b58>
  4137ac:	b	4137ac <ferror@plt+0xf81c>
  4137b0:	mov	x4, x0
  4137b4:	mov	x5, x1
  4137b8:	cbz	x1, 4137c4 <ferror@plt+0xf834>
  4137bc:	umulh	x0, x0, x1
  4137c0:	cbnz	x0, 4137cc <ferror@plt+0xf83c>
  4137c4:	mul	x0, x5, x4
  4137c8:	b	413598 <ferror@plt+0xf608>
  4137cc:	stp	x29, x30, [sp, #-16]!
  4137d0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4137d4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4137d8:	mov	x29, sp
  4137dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4137e0:	add	x3, x3, #0x50
  4137e4:	add	x2, x2, #0x28
  4137e8:	add	x0, x0, #0x108
  4137ec:	mov	w1, #0x4                   	// #4
  4137f0:	bl	414ae8 <ferror@plt+0x10b58>
  4137f4:	b	4137f4 <ferror@plt+0xf864>
  4137f8:	mov	x4, x1
  4137fc:	mov	x5, x2
  413800:	cbz	x2, 41380c <ferror@plt+0xf87c>
  413804:	umulh	x1, x1, x2
  413808:	cbnz	x1, 413814 <ferror@plt+0xf884>
  41380c:	mul	x1, x5, x4
  413810:	b	413600 <ferror@plt+0xf670>
  413814:	stp	x29, x30, [sp, #-16]!
  413818:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41381c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413820:	mov	x29, sp
  413824:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413828:	add	x3, x3, #0x60
  41382c:	add	x2, x2, #0x28
  413830:	add	x0, x0, #0x108
  413834:	mov	w1, #0x4                   	// #4
  413838:	bl	414ae8 <ferror@plt+0x10b58>
  41383c:	b	41383c <ferror@plt+0xf8ac>
  413840:	cbnz	x1, 41384c <ferror@plt+0xf8bc>
  413844:	mov	x0, #0x0                   	// #0
  413848:	ret
  41384c:	umulh	x2, x0, x1
  413850:	cbnz	x2, 413844 <ferror@plt+0xf8b4>
  413854:	mul	x0, x1, x0
  413858:	cbz	x0, 413844 <ferror@plt+0xf8b4>
  41385c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413860:	ldr	x1, [x1, #1840]
  413864:	mov	x16, x1
  413868:	br	x16
  41386c:	nop
  413870:	cbz	x1, 41387c <ferror@plt+0xf8ec>
  413874:	umulh	x2, x0, x1
  413878:	cbnz	x2, 413884 <ferror@plt+0xf8f4>
  41387c:	mul	x0, x1, x0
  413880:	b	4136e0 <ferror@plt+0xf750>
  413884:	mov	x0, #0x0                   	// #0
  413888:	ret
  41388c:	nop
  413890:	cbz	x2, 41389c <ferror@plt+0xf90c>
  413894:	umulh	x3, x1, x2
  413898:	cbnz	x3, 4138a4 <ferror@plt+0xf914>
  41389c:	mul	x1, x2, x1
  4138a0:	b	413728 <ferror@plt+0xf798>
  4138a4:	mov	x0, #0x0                   	// #0
  4138a8:	ret
  4138ac:	nop
  4138b0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4138b4:	ldr	w0, [x0, #3248]
  4138b8:	cmp	w0, #0x0
  4138bc:	cset	w0, eq  // eq = none
  4138c0:	ret
  4138c4:	nop
  4138c8:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4138cc:	add	x1, x1, #0xc88
  4138d0:	ldr	w2, [x1, #40]
  4138d4:	cbnz	w2, 413954 <ferror@plt+0xf9c4>
  4138d8:	ldr	x2, [x0]
  4138dc:	cbz	x2, 41393c <ferror@plt+0xf9ac>
  4138e0:	ldr	x3, [x0, #8]
  4138e4:	cbz	x3, 41393c <ferror@plt+0xf9ac>
  4138e8:	ldr	x8, [x0, #16]
  4138ec:	cbz	x8, 41393c <ferror@plt+0xf9ac>
  4138f0:	ldp	x6, x5, [x0, #24]
  4138f4:	adrp	x9, 49b000 <ferror@plt+0x97070>
  4138f8:	ldr	x4, [x0, #40]
  4138fc:	adrp	x7, 413000 <ferror@plt+0xf070>
  413900:	add	x0, x9, #0x710
  413904:	add	x7, x7, #0xc0
  413908:	str	x2, [x9, #1808]
  41390c:	cmp	x6, #0x0
  413910:	csel	x6, x7, x6, eq  // eq = none
  413914:	cmp	x5, #0x0
  413918:	csel	x5, x5, x2, ne  // ne = any
  41391c:	cmp	x4, #0x0
  413920:	csel	x4, x4, x3, ne  // ne = any
  413924:	mov	w2, #0x1                   	// #1
  413928:	stp	x3, x8, [x0, #8]
  41392c:	stp	x6, x5, [x0, #24]
  413930:	str	x4, [x0, #40]
  413934:	str	w2, [x1, #40]
  413938:	ret
  41393c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413940:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  413944:	add	x2, x2, #0x70
  413948:	add	x0, x0, #0x108
  41394c:	mov	w1, #0x10                  	// #16
  413950:	b	414ae8 <ferror@plt+0x10b58>
  413954:	adrp	x2, 440000 <ferror@plt+0x3c070>
  413958:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41395c:	add	x2, x2, #0xc0
  413960:	add	x0, x0, #0x108
  413964:	mov	w1, #0x10                  	// #16
  413968:	b	414ae8 <ferror@plt+0x10b58>
  41396c:	nop
  413970:	sub	sp, sp, #0x50
  413974:	sub	sp, sp, #0x20, lsl #12
  413978:	stp	x29, x30, [sp]
  41397c:	mov	x29, sp
  413980:	stp	x19, x20, [sp, #16]
  413984:	adrp	x19, 49b000 <ferror@plt+0x97070>
  413988:	add	x19, x19, #0xc88
  41398c:	mov	x0, x19
  413990:	bl	42fb00 <ferror@plt+0x2bb70>
  413994:	ldr	x1, [x19, #8]
  413998:	cbz	x1, 413a48 <ferror@plt+0xfab8>
  41399c:	mov	x2, #0x20                  	// #32
  4139a0:	add	x0, sp, #0x30
  4139a4:	movk	x2, #0x2, lsl #16
  4139a8:	stp	x21, x22, [sp, #32]
  4139ac:	ldp	x20, x22, [x19, #16]
  4139b0:	ldr	x21, [x19, #32]
  4139b4:	bl	403460 <memcpy@plt>
  4139b8:	mov	x0, x19
  4139bc:	bl	42fb28 <ferror@plt+0x2bb98>
  4139c0:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4139c4:	add	x0, x0, #0x108
  4139c8:	bl	4150f0 <ferror@plt+0x11160>
  4139cc:	mov	w1, #0x1                   	// #1
  4139d0:	add	x0, sp, #0x30
  4139d4:	bl	413348 <ferror@plt+0xf3b8>
  4139d8:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4139dc:	add	x0, x0, #0x140
  4139e0:	bl	4150f0 <ferror@plt+0x11160>
  4139e4:	add	x0, sp, #0x30
  4139e8:	mov	w1, #0x0                   	// #0
  4139ec:	bl	413348 <ferror@plt+0xf3b8>
  4139f0:	ucvtf	d3, x20
  4139f4:	ucvtf	d1, x21
  4139f8:	ucvtf	d0, x22
  4139fc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  413a00:	fmov	d2, x0
  413a04:	sub	x4, x20, x21
  413a08:	mov	x2, x22
  413a0c:	mov	x3, x21
  413a10:	fdiv	d1, d1, d3
  413a14:	mov	x1, x20
  413a18:	fdiv	d0, d0, d3
  413a1c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413a20:	add	x0, x0, #0x170
  413a24:	fmul	d1, d1, d2
  413a28:	fmul	d0, d0, d2
  413a2c:	bl	4150f0 <ferror@plt+0x11160>
  413a30:	ldp	x29, x30, [sp]
  413a34:	ldp	x19, x20, [sp, #16]
  413a38:	ldp	x21, x22, [sp, #32]
  413a3c:	add	sp, sp, #0x50
  413a40:	add	sp, sp, #0x20, lsl #12
  413a44:	ret
  413a48:	mov	x0, x19
  413a4c:	bl	42fb28 <ferror@plt+0x2bb98>
  413a50:	ldp	x29, x30, [sp]
  413a54:	ldp	x19, x20, [sp, #16]
  413a58:	add	sp, sp, #0x50
  413a5c:	add	sp, sp, #0x20, lsl #12
  413a60:	ret
  413a64:	nop
  413a68:	stp	x29, x30, [sp, #-32]!
  413a6c:	mov	x29, sp
  413a70:	stp	x19, x20, [sp, #16]
  413a74:	mov	x20, x0
  413a78:	mov	x0, #0x1                   	// #1
  413a7c:	mul	x20, x20, x1
  413a80:	add	x1, x20, #0x10
  413a84:	bl	4038f0 <calloc@plt>
  413a88:	mov	x1, x20
  413a8c:	mov	x19, x0
  413a90:	cbz	x0, 413ab8 <ferror@plt+0xfb28>
  413a94:	mov	w2, #0x1                   	// #1
  413a98:	mov	w0, #0x5                   	// #5
  413a9c:	stp	xzr, x20, [x19]
  413aa0:	add	x19, x19, #0x10
  413aa4:	bl	413108 <ferror@plt+0xf178>
  413aa8:	mov	x0, x19
  413aac:	ldp	x19, x20, [sp, #16]
  413ab0:	ldp	x29, x30, [sp], #32
  413ab4:	ret
  413ab8:	mov	w2, #0x0                   	// #0
  413abc:	mov	w0, #0x5                   	// #5
  413ac0:	bl	413108 <ferror@plt+0xf178>
  413ac4:	bl	413970 <ferror@plt+0xf9e0>
  413ac8:	b	413aa8 <ferror@plt+0xfb18>
  413acc:	nop
  413ad0:	stp	x29, x30, [sp, #-32]!
  413ad4:	mov	x29, sp
  413ad8:	bl	4131f8 <ferror@plt+0xf268>
  413adc:	cbz	x0, 413ae8 <ferror@plt+0xfb58>
  413ae0:	ldp	x29, x30, [sp], #32
  413ae4:	ret
  413ae8:	str	x0, [sp, #24]
  413aec:	bl	413970 <ferror@plt+0xf9e0>
  413af0:	ldr	x0, [sp, #24]
  413af4:	ldp	x29, x30, [sp], #32
  413af8:	ret
  413afc:	nop
  413b00:	stp	x29, x30, [sp, #-32]!
  413b04:	mov	x29, sp
  413b08:	bl	4134e0 <ferror@plt+0xf550>
  413b0c:	cbz	x0, 413b18 <ferror@plt+0xfb88>
  413b10:	ldp	x29, x30, [sp], #32
  413b14:	ret
  413b18:	str	x0, [sp, #24]
  413b1c:	bl	413970 <ferror@plt+0xf9e0>
  413b20:	ldr	x0, [sp, #24]
  413b24:	ldp	x29, x30, [sp], #32
  413b28:	ret
  413b2c:	nop
  413b30:	stp	x29, x30, [sp, #-32]!
  413b34:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413b38:	mov	x29, sp
  413b3c:	stp	x19, x20, [sp, #16]
  413b40:	ldr	x19, [x1, #3256]
  413b44:	cbz	x19, 413b68 <ferror@plt+0xfbd8>
  413b48:	mov	x20, x0
  413b4c:	b	413b58 <ferror@plt+0xfbc8>
  413b50:	ldr	x19, [x19, #24]
  413b54:	cbz	x19, 413b68 <ferror@plt+0xfbd8>
  413b58:	ldr	x0, [x19]
  413b5c:	mov	x1, x20
  413b60:	bl	403ad0 <strcmp@plt>
  413b64:	cbnz	w0, 413b50 <ferror@plt+0xfbc0>
  413b68:	mov	x0, x19
  413b6c:	ldp	x19, x20, [sp, #16]
  413b70:	ldp	x29, x30, [sp], #32
  413b74:	ret
  413b78:	stp	x29, x30, [sp, #-32]!
  413b7c:	mov	x29, sp
  413b80:	stp	x19, x20, [sp, #16]
  413b84:	mov	x20, x0
  413b88:	mov	x0, #0x20                  	// #32
  413b8c:	bl	413538 <ferror@plt+0xf5a8>
  413b90:	mov	x19, x0
  413b94:	mov	x0, x20
  413b98:	bl	41f7f8 <ferror@plt+0x1b868>
  413b9c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  413ba0:	mov	x4, x0
  413ba4:	mov	w3, #0x5                   	// #5
  413ba8:	str	x4, [x19]
  413bac:	ldr	x2, [x1, #3256]
  413bb0:	str	w3, [x19, #8]
  413bb4:	stp	xzr, x2, [x19, #16]
  413bb8:	mov	x0, x19
  413bbc:	str	x19, [x1, #3256]
  413bc0:	ldp	x19, x20, [sp, #16]
  413bc4:	ldp	x29, x30, [sp], #32
  413bc8:	ret
  413bcc:	nop
  413bd0:	stp	x29, x30, [sp, #-32]!
  413bd4:	mov	x29, sp
  413bd8:	stp	x19, x20, [sp, #16]
  413bdc:	mov	w20, w0
  413be0:	mov	x19, x1
  413be4:	mov	x0, x19
  413be8:	bl	4034d0 <strlen@plt>
  413bec:	mov	x1, x19
  413bf0:	mov	x2, x0
  413bf4:	mov	w0, w20
  413bf8:	bl	403a20 <write@plt>
  413bfc:	cmn	w0, #0x1
  413c00:	b.eq	413c10 <ferror@plt+0xfc80>  // b.none
  413c04:	ldp	x19, x20, [sp, #16]
  413c08:	ldp	x29, x30, [sp], #32
  413c0c:	ret
  413c10:	bl	403e80 <__errno_location@plt>
  413c14:	ldr	w0, [x0]
  413c18:	cmp	w0, #0x4
  413c1c:	b.eq	413be4 <ferror@plt+0xfc54>  // b.none
  413c20:	ldp	x19, x20, [sp, #16]
  413c24:	ldp	x29, x30, [sp], #32
  413c28:	ret
  413c2c:	nop
  413c30:	cmp	w2, #0x10
  413c34:	b.eq	413cb8 <ferror@plt+0xfd28>  // b.none
  413c38:	cbz	x1, 413cb0 <ferror@plt+0xfd20>
  413c3c:	mov	w2, w2
  413c40:	mov	x3, x1
  413c44:	mov	w4, #0x0                   	// #0
  413c48:	cmp	x3, x2
  413c4c:	add	w4, w4, #0x1
  413c50:	udiv	x3, x3, x2
  413c54:	b.cs	413c48 <ferror@plt+0xfcb8>  // b.hs, b.nlast
  413c58:	cmp	w4, #0x18
  413c5c:	b.gt	413cb0 <ferror@plt+0xfd20>
  413c60:	add	x0, x0, w4, sxtw
  413c64:	mov	x4, x0
  413c68:	b	413c84 <ferror@plt+0xfcf4>
  413c6c:	add	w3, w3, #0x30
  413c70:	sturb	w3, [x4, #-1]
  413c74:	cmp	x1, x2
  413c78:	sub	x4, x4, #0x1
  413c7c:	mov	x1, x5
  413c80:	b.cc	413cb0 <ferror@plt+0xfd20>  // b.lo, b.ul, b.last
  413c84:	udiv	x5, x1, x2
  413c88:	msub	x3, x5, x2, x1
  413c8c:	cmp	x3, #0x9
  413c90:	and	w3, w3, #0xff
  413c94:	add	w6, w3, #0x57
  413c98:	b.ls	413c6c <ferror@plt+0xfcdc>  // b.plast
  413c9c:	sturb	w6, [x4, #-1]
  413ca0:	cmp	x1, x2
  413ca4:	sub	x4, x4, #0x1
  413ca8:	mov	x1, x5
  413cac:	b.cs	413c84 <ferror@plt+0xfcf4>  // b.hs, b.nlast
  413cb0:	strb	wzr, [x0]
  413cb4:	ret
  413cb8:	mov	w3, #0x7830                	// #30768
  413cbc:	strh	w3, [x0], #2
  413cc0:	b	413c38 <ferror@plt+0xfca8>
  413cc4:	nop
  413cc8:	stp	x29, x30, [sp, #-48]!
  413ccc:	and	w2, w1, #0xfffffffc
  413cd0:	cmp	w2, #0x20
  413cd4:	mov	x29, sp
  413cd8:	stp	x19, x20, [sp, #16]
  413cdc:	mov	w20, w1
  413ce0:	mov	x19, x0
  413ce4:	str	x21, [sp, #32]
  413ce8:	b.eq	413e4c <ferror@plt+0xfebc>  // b.none
  413cec:	b.gt	413d44 <ferror@plt+0xfdb4>
  413cf0:	cmp	w2, #0x8
  413cf4:	b.eq	413df0 <ferror@plt+0xfe60>  // b.none
  413cf8:	cmp	w2, #0x10
  413cfc:	b.ne	413d88 <ferror@plt+0xfdf8>  // b.any
  413d00:	mov	x0, #0x4157                	// #16727
  413d04:	movk	x0, #0x4e52, lsl #16
  413d08:	movk	x0, #0x4e49, lsl #32
  413d0c:	movk	x0, #0x47, lsl #48
  413d10:	str	x0, [x19]
  413d14:	mov	w21, #0x2                   	// #2
  413d18:	tbnz	w20, #0, 413db0 <ferror@plt+0xfe20>
  413d1c:	mov	x0, x19
  413d20:	bl	4034d0 <strlen@plt>
  413d24:	mov	w1, #0x2a20                	// #10784
  413d28:	movk	w1, #0x2a, lsl #16
  413d2c:	str	w1, [x19, x0]
  413d30:	mov	w0, w21
  413d34:	ldp	x19, x20, [sp, #16]
  413d38:	ldr	x21, [sp, #32]
  413d3c:	ldp	x29, x30, [sp], #48
  413d40:	ret
  413d44:	cmp	w2, #0x40
  413d48:	b.eq	413e68 <ferror@plt+0xfed8>  // b.none
  413d4c:	cmp	w2, #0x80
  413d50:	b.ne	413e10 <ferror@plt+0xfe80>  // b.any
  413d54:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413d58:	add	x0, x0, #0x1f0
  413d5c:	mov	w21, #0x1                   	// #1
  413d60:	ldr	w1, [x0]
  413d64:	ldrh	w0, [x0, #4]
  413d68:	str	w1, [x19]
  413d6c:	strh	w0, [x19, #4]
  413d70:	tbnz	w20, #0, 413db0 <ferror@plt+0xfe20>
  413d74:	mov	w0, w21
  413d78:	ldp	x19, x20, [sp, #16]
  413d7c:	ldr	x21, [sp, #32]
  413d80:	ldp	x29, x30, [sp], #48
  413d84:	ret
  413d88:	cmp	w2, #0x4
  413d8c:	b.ne	413e0c <ferror@plt+0xfe7c>  // b.any
  413d90:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413d94:	add	x0, x0, #0x1d0
  413d98:	mov	w21, #0x2                   	// #2
  413d9c:	ldr	w1, [x0]
  413da0:	ldrh	w0, [x0, #4]
  413da4:	str	w1, [x19]
  413da8:	strh	w0, [x19, #4]
  413dac:	tbz	w20, #0, 413d1c <ferror@plt+0xfd8c>
  413db0:	mov	x0, x19
  413db4:	bl	4034d0 <strlen@plt>
  413db8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413dbc:	add	x1, x1, #0x200
  413dc0:	add	x2, x19, x0
  413dc4:	ldr	x3, [x1]
  413dc8:	str	x3, [x19, x0]
  413dcc:	ldr	w0, [x1, #8]
  413dd0:	str	w0, [x2, #8]
  413dd4:	tst	w20, #0x1c
  413dd8:	b.ne	413d1c <ferror@plt+0xfd8c>  // b.any
  413ddc:	mov	w0, w21
  413de0:	ldp	x19, x20, [sp, #16]
  413de4:	ldr	x21, [sp, #32]
  413de8:	ldp	x29, x30, [sp], #48
  413dec:	ret
  413df0:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413df4:	add	x0, x0, #0x1d8
  413df8:	ldr	x1, [x0]
  413dfc:	str	x1, [x19]
  413e00:	ldrb	w0, [x0, #8]
  413e04:	strb	w0, [x19, #8]
  413e08:	b	413d14 <ferror@plt+0xfd84>
  413e0c:	cbz	w1, 413e88 <ferror@plt+0xfef8>
  413e10:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413e14:	add	x0, x0, #0x1f8
  413e18:	sxtw	x1, w2
  413e1c:	ldr	w3, [x0]
  413e20:	ldrb	w0, [x0, #4]
  413e24:	str	w3, [x19]
  413e28:	strb	w0, [x19, #4]
  413e2c:	cbz	w2, 413e9c <ferror@plt+0xff0c>
  413e30:	add	x0, x19, #0x4
  413e34:	mov	w2, #0x10                  	// #16
  413e38:	bl	413c30 <ferror@plt+0xfca0>
  413e3c:	and	w21, w20, #0x1
  413e40:	tbnz	w20, #0, 413db0 <ferror@plt+0xfe20>
  413e44:	mov	w21, #0x1                   	// #1
  413e48:	b	413dd4 <ferror@plt+0xfe44>
  413e4c:	mov	x0, #0x654d                	// #25933
  413e50:	mov	w21, #0x2                   	// #2
  413e54:	movk	x0, #0x7373, lsl #16
  413e58:	movk	x0, #0x6761, lsl #32
  413e5c:	movk	x0, #0x65, lsl #48
  413e60:	str	x0, [x19]
  413e64:	b	413d70 <ferror@plt+0xfde0>
  413e68:	adrp	x0, 440000 <ferror@plt+0x3c070>
  413e6c:	add	x0, x0, #0x1e8
  413e70:	mov	w21, #0x1                   	// #1
  413e74:	ldr	w1, [x0]
  413e78:	ldrb	w0, [x0, #4]
  413e7c:	str	w1, [x19]
  413e80:	strb	w0, [x19, #4]
  413e84:	b	413d70 <ferror@plt+0xfde0>
  413e88:	mov	w0, #0x4f4c                	// #20300
  413e8c:	mov	w21, #0x1                   	// #1
  413e90:	movk	w0, #0x47, lsl #16
  413e94:	str	w0, [x19]
  413e98:	b	413d74 <ferror@plt+0xfde4>
  413e9c:	mov	w0, #0x30                  	// #48
  413ea0:	strh	w0, [x19, #4]
  413ea4:	b	413e3c <ferror@plt+0xfeac>
  413ea8:	stp	x29, x30, [sp, #-144]!
  413eac:	mov	x29, sp
  413eb0:	stp	x19, x20, [sp, #16]
  413eb4:	stp	x21, x22, [sp, #32]
  413eb8:	mov	x21, x2
  413ebc:	mov	x22, x0
  413ec0:	add	x0, sp, #0x50
  413ec4:	bl	413cc8 <ferror@plt+0xfd38>
  413ec8:	cmp	x21, #0x0
  413ecc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413ed0:	add	x1, x1, #0x210
  413ed4:	mov	w19, w0
  413ed8:	csel	x21, x1, x21, eq  // eq = none
  413edc:	bl	403760 <getpid@plt>
  413ee0:	cbz	w0, 413f8c <ferror@plt+0xfffc>
  413ee4:	add	x20, sp, #0x30
  413ee8:	sxtw	x1, w0
  413eec:	mov	w2, #0xa                   	// #10
  413ef0:	mov	x0, x20
  413ef4:	bl	413c30 <ferror@plt+0xfca0>
  413ef8:	cbz	x22, 413f9c <ferror@plt+0x1000c>
  413efc:	mov	w0, w19
  413f00:	adrp	x1, 43b000 <ferror@plt+0x37070>
  413f04:	add	x1, x1, #0xcb0
  413f08:	bl	413bd0 <ferror@plt+0xfc40>
  413f0c:	mov	w0, w19
  413f10:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413f14:	add	x1, x1, #0x220
  413f18:	bl	413bd0 <ferror@plt+0xfc40>
  413f1c:	mov	x1, x20
  413f20:	mov	w0, w19
  413f24:	bl	413bd0 <ferror@plt+0xfc40>
  413f28:	mov	w0, w19
  413f2c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413f30:	add	x1, x1, #0x230
  413f34:	bl	413bd0 <ferror@plt+0xfc40>
  413f38:	mov	x1, x22
  413f3c:	mov	w0, w19
  413f40:	bl	413bd0 <ferror@plt+0xfc40>
  413f44:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413f48:	mov	w0, w19
  413f4c:	add	x1, x1, #0x238
  413f50:	bl	413bd0 <ferror@plt+0xfc40>
  413f54:	add	x1, sp, #0x50
  413f58:	mov	w0, w19
  413f5c:	bl	413bd0 <ferror@plt+0xfc40>
  413f60:	mov	w0, w19
  413f64:	adrp	x1, 442000 <ferror@plt+0x3e070>
  413f68:	add	x1, x1, #0xf48
  413f6c:	bl	413bd0 <ferror@plt+0xfc40>
  413f70:	mov	x1, x21
  413f74:	mov	w0, w19
  413f78:	bl	413bd0 <ferror@plt+0xfc40>
  413f7c:	ldp	x19, x20, [sp, #16]
  413f80:	ldp	x21, x22, [sp, #32]
  413f84:	ldp	x29, x30, [sp], #144
  413f88:	ret
  413f8c:	mov	w0, #0x30                  	// #48
  413f90:	strh	w0, [sp, #48]
  413f94:	add	x20, sp, #0x30
  413f98:	cbnz	x22, 413efc <ferror@plt+0xff6c>
  413f9c:	mov	w0, w19
  413fa0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413fa4:	add	x1, x1, #0x240
  413fa8:	bl	413bd0 <ferror@plt+0xfc40>
  413fac:	mov	w0, w19
  413fb0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413fb4:	add	x1, x1, #0x220
  413fb8:	bl	413bd0 <ferror@plt+0xfc40>
  413fbc:	mov	x1, x20
  413fc0:	mov	w0, w19
  413fc4:	bl	413bd0 <ferror@plt+0xfc40>
  413fc8:	mov	w0, w19
  413fcc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  413fd0:	add	x1, x1, #0x230
  413fd4:	bl	413bd0 <ferror@plt+0xfc40>
  413fd8:	b	413f54 <ferror@plt+0xffc4>
  413fdc:	nop
  413fe0:	stp	x29, x30, [sp, #-32]!
  413fe4:	mov	x29, sp
  413fe8:	str	x19, [sp, #16]
  413fec:	mov	x19, x0
  413ff0:	ldr	w0, [x0, #8]
  413ff4:	cmp	w0, #0x5
  413ff8:	b.eq	414008 <ferror@plt+0x10078>  // b.none
  413ffc:	ldr	x19, [sp, #16]
  414000:	ldp	x29, x30, [sp], #32
  414004:	ret
  414008:	ldr	x0, [x19, #16]
  41400c:	cbnz	x0, 413ffc <ferror@plt+0x1006c>
  414010:	adrp	x1, 49b000 <ferror@plt+0x97070>
  414014:	ldr	x0, [x1, #3256]
  414018:	cbz	x0, 413ffc <ferror@plt+0x1006c>
  41401c:	cmp	x19, x0
  414020:	b.eq	41405c <ferror@plt+0x100cc>  // b.none
  414024:	nop
  414028:	mov	x1, x0
  41402c:	ldr	x0, [x0, #24]
  414030:	cmp	x19, x0
  414034:	cbz	x0, 413ffc <ferror@plt+0x1006c>
  414038:	b.ne	414028 <ferror@plt+0x10098>  // b.any
  41403c:	ldr	x0, [x19, #24]
  414040:	str	x0, [x1, #24]
  414044:	ldr	x0, [x19]
  414048:	bl	413678 <ferror@plt+0xf6e8>
  41404c:	mov	x0, x19
  414050:	ldr	x19, [sp, #16]
  414054:	ldp	x29, x30, [sp], #32
  414058:	b	413678 <ferror@plt+0xf6e8>
  41405c:	ldr	x0, [x19, #24]
  414060:	str	x0, [x1, #3256]
  414064:	b	414044 <ferror@plt+0x100b4>
  414068:	stp	x29, x30, [sp, #-64]!
  41406c:	mov	x2, #0x0                   	// #0
  414070:	mov	x29, sp
  414074:	stp	x19, x20, [sp, #16]
  414078:	mov	x20, x1
  41407c:	mov	x19, x0
  414080:	mov	x1, #0xffffffffffffffff    	// #-1
  414084:	bl	42bf78 <ferror@plt+0x27fe8>
  414088:	cbz	w0, 4140cc <ferror@plt+0x1013c>
  41408c:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414090:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414094:	mov	x2, x20
  414098:	add	x4, x4, #0x268
  41409c:	add	x3, x3, #0x270
  4140a0:	add	x7, sp, #0x38
  4140a4:	mov	x0, x19
  4140a8:	mov	x6, #0x0                   	// #0
  4140ac:	mov	x5, #0x0                   	// #0
  4140b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4140b4:	str	xzr, [sp, #56]
  4140b8:	bl	435cb0 <ferror@plt+0x31d20>
  4140bc:	cbz	x0, 4141a0 <ferror@plt+0x10210>
  4140c0:	ldp	x19, x20, [sp, #16]
  4140c4:	ldp	x29, x30, [sp], #64
  4140c8:	ret
  4140cc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  4140d0:	add	x0, x0, #0x248
  4140d4:	str	x21, [sp, #32]
  4140d8:	bl	422308 <ferror@plt+0x1e378>
  4140dc:	ldrb	w2, [x19]
  4140e0:	adrp	x21, 440000 <ferror@plt+0x3c070>
  4140e4:	mov	x20, x0
  4140e8:	add	x21, x21, #0x260
  4140ec:	cbnz	w2, 41410c <ferror@plt+0x1017c>
  4140f0:	b	414174 <ferror@plt+0x101e4>
  4140f4:	tbz	w2, #7, 414148 <ferror@plt+0x101b8>
  4140f8:	mov	x1, x21
  4140fc:	mov	x0, x20
  414100:	bl	423340 <ferror@plt+0x1f3b0>
  414104:	ldrb	w2, [x19, #1]!
  414108:	cbz	w2, 414174 <ferror@plt+0x101e4>
  41410c:	cmp	w2, #0x1f
  414110:	sub	w1, w2, #0x9
  414114:	ccmp	w2, #0xd, #0x4, ls  // ls = plast
  414118:	and	w1, w1, #0xff
  41411c:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  414120:	b.hi	4140f8 <ferror@plt+0x10168>  // b.pmore
  414124:	sub	w1, w2, #0x7f
  414128:	and	w1, w1, #0xff
  41412c:	cmp	w1, #0x20
  414130:	b.ls	4140f8 <ferror@plt+0x10168>  // b.plast
  414134:	cmp	w2, #0xd
  414138:	b.ne	4140f4 <ferror@plt+0x10164>  // b.any
  41413c:	ldrb	w0, [x19, #1]
  414140:	cmp	w0, #0xa
  414144:	b.ne	4140f8 <ferror@plt+0x10168>  // b.any
  414148:	ldp	x0, x3, [x20, #8]
  41414c:	add	x1, x0, #0x1
  414150:	cmp	x1, x3
  414154:	b.cs	414190 <ferror@plt+0x10200>  // b.hs, b.nlast
  414158:	ldr	x3, [x20]
  41415c:	str	x1, [x20, #8]
  414160:	strb	w2, [x3, x0]
  414164:	ldp	x1, x0, [x20]
  414168:	strb	wzr, [x1, x0]
  41416c:	ldrb	w2, [x19, #1]!
  414170:	cbnz	w2, 41410c <ferror@plt+0x1017c>
  414174:	mov	x0, x20
  414178:	mov	w1, #0x0                   	// #0
  41417c:	bl	421c98 <ferror@plt+0x1dd08>
  414180:	ldp	x19, x20, [sp, #16]
  414184:	ldr	x21, [sp, #32]
  414188:	ldp	x29, x30, [sp], #64
  41418c:	ret
  414190:	mov	x0, x20
  414194:	mov	x1, #0xffffffffffffffff    	// #-1
  414198:	bl	422598 <ferror@plt+0x1e608>
  41419c:	b	414104 <ferror@plt+0x10174>
  4141a0:	adrp	x3, 49b000 <ferror@plt+0x97070>
  4141a4:	add	x3, x3, #0xcb8
  4141a8:	ldr	w0, [x3, #8]
  4141ac:	cbz	w0, 4141c4 <ferror@plt+0x10234>
  4141b0:	ldr	x0, [sp, #56]
  4141b4:	bl	409578 <ferror@plt+0x55e8>
  4141b8:	mov	x0, x19
  4141bc:	bl	41f7f8 <ferror@plt+0x1b868>
  4141c0:	b	4140c0 <ferror@plt+0x10130>
  4141c4:	ldr	x2, [sp, #56]
  4141c8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4141cc:	mov	w4, #0x1                   	// #1
  4141d0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4141d4:	ldr	x0, [x0, #2352]
  4141d8:	add	x1, x1, #0x278
  4141dc:	ldr	x2, [x2, #8]
  4141e0:	str	w4, [x3, #8]
  4141e4:	bl	403f40 <fprintf@plt>
  4141e8:	b	4141b0 <ferror@plt+0x10220>
  4141ec:	nop
  4141f0:	stp	x29, x30, [sp, #-192]!
  4141f4:	mov	x29, sp
  4141f8:	stp	x19, x20, [sp, #16]
  4141fc:	mov	w19, w1
  414200:	and	w1, w1, #0x3c
  414204:	stp	x21, x22, [sp, #32]
  414208:	mov	x20, x0
  41420c:	mov	x21, x2
  414210:	mov	x22, x3
  414214:	orr	w1, w1, w19, asr #8
  414218:	cbz	w1, 414448 <ferror@plt+0x104b8>
  41421c:	tbnz	w19, #0, 414494 <ferror@plt+0x10504>
  414220:	mov	w1, w19
  414224:	add	x0, sp, #0x80
  414228:	stp	x23, x24, [sp, #48]
  41422c:	bl	413cc8 <ferror@plt+0xfd38>
  414230:	mov	w24, w0
  414234:	mov	x0, #0x0                   	// #0
  414238:	str	w24, [sp, #108]
  41423c:	bl	422308 <ferror@plt+0x1e378>
  414240:	adrp	x23, 43b000 <ferror@plt+0x37070>
  414244:	add	x1, x23, #0xcb0
  414248:	str	x1, [sp, #96]
  41424c:	tst	w19, #0x1c
  414250:	mov	x22, x0
  414254:	b.ne	4144b8 <ferror@plt+0x10528>  // b.any
  414258:	and	w19, w19, #0xfffffffc
  41425c:	cbz	x20, 4144f0 <ferror@plt+0x10560>
  414260:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414264:	ldr	w0, [x0, #2344]
  414268:	bics	wzr, w19, w0
  41426c:	b.eq	414510 <ferror@plt+0x10580>  // b.none
  414270:	mov	x1, x20
  414274:	mov	x0, x22
  414278:	bl	422130 <ferror@plt+0x1e1a0>
  41427c:	ldp	x0, x2, [x22, #8]
  414280:	add	x1, x0, #0x1
  414284:	cmp	x1, x2
  414288:	b.cs	4144dc <ferror@plt+0x1054c>  // b.hs, b.nlast
  41428c:	ldr	x2, [x22]
  414290:	str	x1, [x22, #8]
  414294:	mov	w1, #0x2d                  	// #45
  414298:	strb	w1, [x2, x0]
  41429c:	ldp	x1, x0, [x22]
  4142a0:	strb	wzr, [x1, x0]
  4142a4:	add	x1, sp, #0x80
  4142a8:	mov	x0, x22
  4142ac:	bl	422130 <ferror@plt+0x1e1a0>
  4142b0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4142b4:	mov	x0, x22
  4142b8:	add	x1, x1, #0xf48
  4142bc:	bl	422130 <ferror@plt+0x1e1a0>
  4142c0:	cbz	x21, 41455c <ferror@plt+0x105cc>
  4142c4:	mov	x0, x21
  4142c8:	bl	422308 <ferror@plt+0x1e378>
  4142cc:	ldp	x24, x23, [x0]
  4142d0:	mov	x21, x0
  4142d4:	add	x0, x24, x23
  4142d8:	mov	x19, x24
  4142dc:	mov	x20, x24
  4142e0:	cmp	x24, x0
  4142e4:	b.cs	4143e0 <ferror@plt+0x10450>  // b.hs, b.nlast
  4142e8:	stp	x25, x26, [sp, #64]
  4142ec:	adrp	x25, 440000 <ferror@plt+0x3c070>
  4142f0:	adrp	x26, 440000 <ferror@plt+0x3c070>
  4142f4:	add	x25, x25, #0x2e8
  4142f8:	add	x26, x26, #0x260
  4142fc:	stp	x27, x28, [sp, #80]
  414300:	b	41433c <ferror@plt+0x103ac>
  414304:	cmp	w6, #0x1
  414308:	ccmp	w2, #0x1f, #0x2, hi  // hi = pmore
  41430c:	b.ls	414380 <ferror@plt+0x103f0>  // b.plast
  414310:	cmp	w5, #0x20
  414314:	b.ls	414380 <ferror@plt+0x103f0>  // b.plast
  414318:	adrp	x1, 45a000 <ferror@plt+0x56070>
  41431c:	ldrb	w0, [x19]
  414320:	mov	x20, x24
  414324:	ldr	x1, [x1, #1184]
  414328:	ldrb	w0, [x1, x0]
  41432c:	add	x19, x19, x0
  414330:	add	x0, x24, x23
  414334:	cmp	x19, x0
  414338:	b.cs	4143d8 <ferror@plt+0x10448>  // b.hs, b.nlast
  41433c:	mov	x1, #0xffffffffffffffff    	// #-1
  414340:	sub	x27, x19, x20
  414344:	mov	x0, x19
  414348:	bl	42aeb0 <ferror@plt+0x26f20>
  41434c:	mov	w2, w0
  414350:	and	x28, x27, #0xffffffff
  414354:	mov	x0, x25
  414358:	mov	w1, w2
  41435c:	sub	w6, w2, #0x9
  414360:	cmn	w2, #0x3
  414364:	b.hi	414570 <ferror@plt+0x105e0>  // b.pmore
  414368:	sub	w5, w2, #0x7f
  41436c:	cmp	w2, #0xd
  414370:	b.ne	414304 <ferror@plt+0x10374>  // b.any
  414374:	ldrb	w2, [x19, #1]
  414378:	cmp	w2, #0xa
  41437c:	b.eq	414318 <ferror@plt+0x10388>  // b.none
  414380:	bl	41f9b8 <ferror@plt+0x1ba28>
  414384:	adrp	x3, 45a000 <ferror@plt+0x56070>
  414388:	ldrb	w2, [x19]
  41438c:	mov	x1, x28
  414390:	mov	x19, x0
  414394:	ldr	x3, [x3, #1184]
  414398:	mov	x0, x21
  41439c:	ldrb	w2, [x3, x2]
  4143a0:	bl	422dd8 <ferror@plt+0x1ee48>
  4143a4:	mov	x2, x19
  4143a8:	mov	x1, x28
  4143ac:	mov	x0, x21
  4143b0:	bl	4224d0 <ferror@plt+0x1e540>
  4143b4:	mov	x0, x19
  4143b8:	add	w19, w27, #0x6
  4143bc:	bl	413678 <ferror@plt+0xf6e8>
  4143c0:	ldp	x20, x23, [x21]
  4143c4:	mov	x24, x20
  4143c8:	add	x19, x20, x19
  4143cc:	add	x0, x24, x23
  4143d0:	cmp	x19, x0
  4143d4:	b.cc	41433c <ferror@plt+0x103ac>  // b.lo, b.ul, b.last
  4143d8:	ldp	x25, x26, [sp, #64]
  4143dc:	ldp	x27, x28, [sp, #80]
  4143e0:	add	x0, sp, #0x78
  4143e4:	bl	434bf0 <ferror@plt+0x30c60>
  4143e8:	cbz	w0, 4145c0 <ferror@plt+0x10630>
  4143ec:	ldr	x1, [x21]
  4143f0:	mov	x0, x22
  4143f4:	bl	422130 <ferror@plt+0x1e1a0>
  4143f8:	mov	x0, x21
  4143fc:	mov	w1, #0x1                   	// #1
  414400:	bl	421c98 <ferror@plt+0x1dd08>
  414404:	ldr	x1, [sp, #96]
  414408:	mov	x0, x22
  41440c:	bl	422130 <ferror@plt+0x1e1a0>
  414410:	mov	x0, x22
  414414:	mov	w1, #0x0                   	// #0
  414418:	bl	421c98 <ferror@plt+0x1dd08>
  41441c:	mov	x1, x0
  414420:	mov	x19, x0
  414424:	ldr	w0, [sp, #108]
  414428:	bl	413bd0 <ferror@plt+0xfc40>
  41442c:	mov	x0, x19
  414430:	bl	413678 <ferror@plt+0xf6e8>
  414434:	ldp	x19, x20, [sp, #16]
  414438:	ldp	x21, x22, [sp, #32]
  41443c:	ldp	x23, x24, [sp, #48]
  414440:	ldp	x29, x30, [sp], #192
  414444:	ret
  414448:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41444c:	add	x0, x0, #0x2a0
  414450:	stp	x23, x24, [sp, #48]
  414454:	bl	409040 <ferror@plt+0x50b0>
  414458:	tst	w19, #0xc0
  41445c:	mov	x23, x0
  414460:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  414464:	b.eq	4144c8 <ferror@plt+0x10538>  // b.none
  414468:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41446c:	add	x1, x1, #0x2b8
  414470:	bl	403ad0 <strcmp@plt>
  414474:	cbz	w0, 41448c <ferror@plt+0x104fc>
  414478:	cbz	x20, 4144c8 <ferror@plt+0x10538>
  41447c:	mov	x0, x23
  414480:	mov	x1, x20
  414484:	bl	403dd0 <strstr@plt>
  414488:	cbz	x0, 4144c8 <ferror@plt+0x10538>
  41448c:	ldp	x23, x24, [sp, #48]
  414490:	tbz	w19, #0, 414220 <ferror@plt+0x10290>
  414494:	mov	x3, x22
  414498:	mov	x2, x21
  41449c:	mov	w1, w19
  4144a0:	mov	x0, x20
  4144a4:	bl	413ea8 <ferror@plt+0xff18>
  4144a8:	ldp	x19, x20, [sp, #16]
  4144ac:	ldp	x21, x22, [sp, #32]
  4144b0:	ldp	x29, x30, [sp], #192
  4144b4:	ret
  4144b8:	and	w19, w19, #0xfffffffc
  4144bc:	bl	422130 <ferror@plt+0x1e1a0>
  4144c0:	cbnz	x20, 414260 <ferror@plt+0x102d0>
  4144c4:	b	4144f0 <ferror@plt+0x10560>
  4144c8:	ldp	x19, x20, [sp, #16]
  4144cc:	ldp	x21, x22, [sp, #32]
  4144d0:	ldp	x23, x24, [sp, #48]
  4144d4:	ldp	x29, x30, [sp], #192
  4144d8:	ret
  4144dc:	mov	x0, x22
  4144e0:	mov	w2, #0x2d                  	// #45
  4144e4:	mov	x1, #0xffffffffffffffff    	// #-1
  4144e8:	bl	422598 <ferror@plt+0x1e608>
  4144ec:	b	4142a4 <ferror@plt+0x10314>
  4144f0:	mov	x0, x22
  4144f4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4144f8:	add	x1, x1, #0x2c0
  4144fc:	bl	422130 <ferror@plt+0x1e1a0>
  414500:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414504:	ldr	w0, [x0, #2344]
  414508:	bics	wzr, w19, w0
  41450c:	b.ne	4142a4 <ferror@plt+0x10314>  // b.any
  414510:	bl	42de80 <ferror@plt+0x29ef0>
  414514:	mov	x19, x0
  414518:	cbz	x0, 4145e8 <ferror@plt+0x10658>
  41451c:	bl	403760 <getpid@plt>
  414520:	sxtw	x3, w0
  414524:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414528:	mov	x2, x19
  41452c:	add	x1, x1, #0x2d8
  414530:	mov	x0, x22
  414534:	bl	423340 <ferror@plt+0x1f3b0>
  414538:	cbnz	x20, 414270 <ferror@plt+0x102e0>
  41453c:	add	x1, sp, #0x80
  414540:	mov	x0, x22
  414544:	bl	422130 <ferror@plt+0x1e1a0>
  414548:	adrp	x1, 442000 <ferror@plt+0x3e070>
  41454c:	mov	x0, x22
  414550:	add	x1, x1, #0xf48
  414554:	bl	422130 <ferror@plt+0x1e1a0>
  414558:	cbnz	x21, 4142c4 <ferror@plt+0x10334>
  41455c:	mov	x0, x22
  414560:	adrp	x1, 440000 <ferror@plt+0x3c070>
  414564:	add	x1, x1, #0x210
  414568:	bl	422130 <ferror@plt+0x1e1a0>
  41456c:	b	414404 <ferror@plt+0x10474>
  414570:	ldrb	w1, [x19]
  414574:	mov	x0, x26
  414578:	add	w19, w27, #0x4
  41457c:	bl	41f9b8 <ferror@plt+0x1ba28>
  414580:	mov	x20, x0
  414584:	mov	x1, x28
  414588:	mov	x2, #0x1                   	// #1
  41458c:	mov	x0, x21
  414590:	bl	422dd8 <ferror@plt+0x1ee48>
  414594:	mov	x2, x20
  414598:	mov	x1, x28
  41459c:	mov	x0, x21
  4145a0:	bl	4224d0 <ferror@plt+0x1e540>
  4145a4:	ldr	x1, [x21]
  4145a8:	mov	x0, x20
  4145ac:	add	x19, x1, x19
  4145b0:	bl	413678 <ferror@plt+0xf6e8>
  4145b4:	ldp	x20, x23, [x21]
  4145b8:	mov	x24, x20
  4145bc:	b	414330 <ferror@plt+0x103a0>
  4145c0:	ldr	x0, [x21]
  4145c4:	ldr	x1, [sp, #120]
  4145c8:	bl	414068 <ferror@plt+0x100d8>
  4145cc:	mov	x19, x0
  4145d0:	mov	x1, x19
  4145d4:	mov	x0, x22
  4145d8:	bl	422130 <ferror@plt+0x1e1a0>
  4145dc:	mov	x0, x19
  4145e0:	bl	413678 <ferror@plt+0xf6e8>
  4145e4:	b	4143f8 <ferror@plt+0x10468>
  4145e8:	bl	403760 <getpid@plt>
  4145ec:	sxtw	x2, w0
  4145f0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4145f4:	mov	x0, x22
  4145f8:	add	x1, x1, #0x2c8
  4145fc:	bl	423340 <ferror@plt+0x1f3b0>
  414600:	cbz	x20, 41453c <ferror@plt+0x105ac>
  414604:	b	414270 <ferror@plt+0x102e0>
  414608:	stp	x29, x30, [sp, #-16]!
  41460c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414610:	mov	x29, sp
  414614:	ldr	w0, [x0, #3268]
  414618:	cbz	w0, 414624 <ferror@plt+0x10694>
  41461c:	mov	w0, #0x1                   	// #1
  414620:	bl	4034a0 <_exit@plt>
  414624:	bl	403a40 <abort@plt>
  414628:	stp	x29, x30, [sp, #-32]!
  41462c:	mov	w1, #0xfd                  	// #253
  414630:	mov	x29, sp
  414634:	stp	x19, x20, [sp, #16]
  414638:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41463c:	add	x19, x19, #0xcb8
  414640:	add	x19, x19, #0x10
  414644:	mov	w20, w0
  414648:	and	w20, w20, w1
  41464c:	mov	x0, x19
  414650:	bl	42fb00 <ferror@plt+0x2bb70>
  414654:	orr	w20, w20, #0x4
  414658:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41465c:	mov	x0, x19
  414660:	ldr	w19, [x1, #2348]
  414664:	str	w20, [x1, #2348]
  414668:	bl	42fb28 <ferror@plt+0x2bb98>
  41466c:	mov	w0, w19
  414670:	ldp	x19, x20, [sp, #16]
  414674:	ldp	x29, x30, [sp], #32
  414678:	ret
  41467c:	nop
  414680:	stp	x29, x30, [sp, #-48]!
  414684:	cmp	x0, #0x0
  414688:	and	w1, w1, #0xfffffffd
  41468c:	mov	x29, sp
  414690:	stp	x19, x20, [sp, #16]
  414694:	mov	x19, x0
  414698:	adrp	x0, 43b000 <ferror@plt+0x37070>
  41469c:	add	x0, x0, #0xe10
  4146a0:	str	x21, [sp, #32]
  4146a4:	adrp	x21, 49b000 <ferror@plt+0x97070>
  4146a8:	add	x21, x21, #0xcb8
  4146ac:	csel	x19, x0, x19, eq  // eq = none
  4146b0:	orr	w20, w1, #0x4
  4146b4:	add	x0, x21, #0x10
  4146b8:	bl	42fb00 <ferror@plt+0x2bb70>
  4146bc:	mov	x0, x19
  4146c0:	bl	413b30 <ferror@plt+0xfba0>
  4146c4:	cbz	x0, 4146f0 <ferror@plt+0x10760>
  4146c8:	ldr	w19, [x0, #8]
  4146cc:	str	w20, [x0, #8]
  4146d0:	bl	413fe0 <ferror@plt+0x10050>
  4146d4:	add	x0, x21, #0x10
  4146d8:	bl	42fb28 <ferror@plt+0x2bb98>
  4146dc:	mov	w0, w19
  4146e0:	ldp	x19, x20, [sp, #16]
  4146e4:	ldr	x21, [sp, #32]
  4146e8:	ldp	x29, x30, [sp], #48
  4146ec:	ret
  4146f0:	mov	x0, x19
  4146f4:	bl	413b78 <ferror@plt+0xfbe8>
  4146f8:	b	4146c8 <ferror@plt+0x10738>
  4146fc:	nop
  414700:	stp	x29, x30, [sp, #-48]!
  414704:	mov	x29, sp
  414708:	stp	x19, x20, [sp, #16]
  41470c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  414710:	add	x19, x19, #0xcb8
  414714:	stp	x21, x22, [sp, #32]
  414718:	add	x22, x19, #0x10
  41471c:	mov	x21, x1
  414720:	mov	x20, x0
  414724:	mov	x0, x22
  414728:	bl	42fb00 <ferror@plt+0x2bb70>
  41472c:	str	x21, [x19, #24]
  414730:	adrp	x1, 49b000 <ferror@plt+0x97070>
  414734:	mov	x0, x22
  414738:	ldr	x19, [x1, #1912]
  41473c:	str	x20, [x1, #1912]
  414740:	bl	42fb28 <ferror@plt+0x2bb98>
  414744:	mov	x0, x19
  414748:	ldp	x19, x20, [sp, #16]
  41474c:	ldp	x21, x22, [sp, #32]
  414750:	ldp	x29, x30, [sp], #48
  414754:	ret
  414758:	stp	x29, x30, [sp, #-48]!
  41475c:	mov	x29, sp
  414760:	stp	x19, x20, [sp, #16]
  414764:	adrp	x19, 49b000 <ferror@plt+0x97070>
  414768:	add	x19, x19, #0xcb8
  41476c:	stp	x21, x22, [sp, #32]
  414770:	add	x22, x19, #0x10
  414774:	mov	x20, x1
  414778:	mov	x21, x0
  41477c:	mov	x0, x22
  414780:	bl	42fb00 <ferror@plt+0x2bb70>
  414784:	stp	x21, x20, [x19, #32]
  414788:	mov	x0, x22
  41478c:	ldp	x19, x20, [sp, #16]
  414790:	ldp	x21, x22, [sp, #32]
  414794:	ldp	x29, x30, [sp], #48
  414798:	b	42fb28 <ferror@plt+0x2bb98>
  41479c:	nop
  4147a0:	stp	x29, x30, [sp, #-240]!
  4147a4:	mov	x29, sp
  4147a8:	stp	x23, x24, [sp, #48]
  4147ac:	ands	w23, w1, #0xfffffffc
  4147b0:	b.ne	4147c0 <ferror@plt+0x10830>  // b.any
  4147b4:	ldp	x23, x24, [sp, #48]
  4147b8:	ldp	x29, x30, [sp], #240
  4147bc:	ret
  4147c0:	mov	x24, x0
  4147c4:	mov	x0, x2
  4147c8:	ldp	x4, x5, [x3]
  4147cc:	stp	x19, x20, [sp, #16]
  4147d0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4147d4:	ldp	x2, x3, [x3, #16]
  4147d8:	add	x19, x19, #0xcb8
  4147dc:	stp	x21, x22, [sp, #32]
  4147e0:	mov	w21, w1
  4147e4:	add	x1, sp, #0x90
  4147e8:	stp	x4, x5, [sp, #144]
  4147ec:	stp	x2, x3, [sp, #160]
  4147f0:	bl	41f978 <ferror@plt+0x1b9e8>
  4147f4:	mov	x22, x0
  4147f8:	ldr	x1, [x19, #48]
  4147fc:	cbz	x1, 41487c <ferror@plt+0x108ec>
  414800:	ldr	x20, [x1]
  414804:	mov	x0, x1
  414808:	bl	41f240 <ferror@plt+0x1b2b0>
  41480c:	mov	x2, x0
  414810:	mov	x1, x24
  414814:	str	x2, [x19, #48]
  414818:	ldr	x0, [x20]
  41481c:	bl	4233b8 <ferror@plt+0x1f428>
  414820:	cbnz	w0, 414a94 <ferror@plt+0x10b04>
  414824:	ldr	w1, [x20, #8]
  414828:	bics	wzr, w1, w23
  41482c:	b.eq	414aa4 <ferror@plt+0x10b14>  // b.none
  414830:	stp	x25, x26, [sp, #64]
  414834:	stp	x27, x28, [sp, #80]
  414838:	add	x0, sp, #0xb0
  41483c:	bl	413cc8 <ferror@plt+0xfd38>
  414840:	ldr	x2, [x20, #16]
  414844:	add	x1, sp, #0xb0
  414848:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41484c:	add	x0, x0, #0x2f0
  414850:	bl	41f9b8 <ferror@plt+0x1ba28>
  414854:	mov	x2, x0
  414858:	mov	w1, w23
  41485c:	mov	x3, #0x0                   	// #0
  414860:	mov	x20, x0
  414864:	mov	x0, x24
  414868:	bl	4141f0 <ferror@plt+0x10260>
  41486c:	orr	w23, w23, #0x2
  414870:	mov	x0, x20
  414874:	bl	413678 <ferror@plt+0xf6e8>
  414878:	b	414884 <ferror@plt+0x108f4>
  41487c:	stp	x25, x26, [sp, #64]
  414880:	stp	x27, x28, [sp, #80]
  414884:	sxtw	x26, w23
  414888:	mov	w27, #0x40                  	// #64
  41488c:	nop
  414890:	sub	w27, w27, #0x1
  414894:	lsr	x0, x26, x27
  414898:	tbnz	w0, #0, 4148c4 <ferror@plt+0x10934>
  41489c:	cbnz	w27, 414890 <ferror@plt+0x10900>
  4148a0:	mov	x0, x22
  4148a4:	bl	413678 <ferror@plt+0xf6e8>
  4148a8:	ldp	x19, x20, [sp, #16]
  4148ac:	ldp	x21, x22, [sp, #32]
  4148b0:	ldp	x25, x26, [sp, #64]
  4148b4:	ldp	x27, x28, [sp, #80]
  4148b8:	ldp	x23, x24, [sp, #48]
  4148bc:	ldp	x29, x30, [sp], #240
  4148c0:	ret
  4148c4:	cmp	x24, #0x0
  4148c8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4148cc:	add	x0, x0, #0xe10
  4148d0:	adrp	x28, 49b000 <ferror@plt+0x97070>
  4148d4:	csel	x0, x24, x0, ne  // ne = any
  4148d8:	str	x0, [sp, #120]
  4148dc:	add	x0, x28, #0x92c
  4148e0:	mov	w25, #0x1                   	// #1
  4148e4:	str	x0, [sp, #128]
  4148e8:	adrp	x0, 413000 <ferror@plt+0xf070>
  4148ec:	add	x0, x0, #0xea8
  4148f0:	str	x0, [sp, #136]
  4148f4:	nop
  4148f8:	lsl	w28, w25, w27
  4148fc:	tst	w23, w28
  414900:	b.eq	414a2c <ferror@plt+0x10a9c>  // b.none
  414904:	tst	x21, #0x2
  414908:	orr	w0, w28, #0x2
  41490c:	csel	w28, w0, w28, ne  // ne = any
  414910:	tst	x21, #0x1
  414914:	orr	w1, w28, #0x1
  414918:	add	x0, x19, #0x10
  41491c:	csel	w28, w1, w28, ne  // ne = any
  414920:	bl	42fb00 <ferror@plt+0x2bb70>
  414924:	add	x0, x19, #0x38
  414928:	bl	42fed8 <ferror@plt+0x2bf48>
  41492c:	mov	x20, x0
  414930:	ldr	x0, [sp, #120]
  414934:	bl	413b30 <ferror@plt+0xfba0>
  414938:	orr	w1, w28, #0x1
  41493c:	cmp	w20, #0x0
  414940:	csel	w28, w1, w28, ne  // ne = any
  414944:	mov	w2, #0x5                   	// #5
  414948:	add	w1, w20, #0x1
  41494c:	cbz	x0, 414954 <ferror@plt+0x109c4>
  414950:	ldr	w2, [x0, #8]
  414954:	ldr	x3, [sp, #128]
  414958:	ldr	w7, [x3]
  41495c:	orr	w3, w28, #0x2
  414960:	orr	w2, w2, w7
  414964:	tst	w2, w28
  414968:	csel	w28, w3, w28, ne  // ne = any
  41496c:	and	w2, w28, #0x1
  414970:	str	w2, [sp, #116]
  414974:	tbnz	w28, #0, 414a70 <ferror@plt+0x10ae0>
  414978:	cmp	x0, #0x0
  41497c:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  414980:	b.eq	414a80 <ferror@plt+0x10af0>  // b.none
  414984:	ldr	x0, [x0, #16]
  414988:	cbnz	x0, 414998 <ferror@plt+0x10a08>
  41498c:	b	414a80 <ferror@plt+0x10af0>
  414990:	ldr	x0, [x0, #24]
  414994:	cbz	x0, 414a80 <ferror@plt+0x10af0>
  414998:	ldr	w2, [x0, #4]
  41499c:	bics	wzr, w28, w2
  4149a0:	b.ne	414990 <ferror@plt+0x10a00>  // b.any
  4149a4:	ldp	x2, x3, [x0, #8]
  4149a8:	str	x2, [sp, #104]
  4149ac:	nop
  4149b0:	add	x0, x19, #0x10
  4149b4:	str	x3, [sp, #96]
  4149b8:	str	w1, [sp, #112]
  4149bc:	bl	42fb28 <ferror@plt+0x2bb98>
  4149c0:	ldr	w1, [sp, #112]
  4149c4:	add	x0, x19, #0x38
  4149c8:	mov	w1, w1
  4149cc:	bl	42fef0 <ferror@plt+0x2bf60>
  4149d0:	ldp	x3, x4, [sp, #96]
  4149d4:	mov	x0, x24
  4149d8:	mov	x2, x22
  4149dc:	mov	w1, w28
  4149e0:	blr	x4
  4149e4:	and	w0, w28, #0x6
  4149e8:	cmp	w0, #0x2
  4149ec:	b.ne	414a10 <ferror@plt+0x10a80>  // b.any
  4149f0:	ldr	x7, [x19, #32]
  4149f4:	cbz	x7, 414a10 <ferror@plt+0x10a80>
  4149f8:	ldr	x3, [x19, #40]
  4149fc:	mov	x2, x22
  414a00:	mov	w1, w28
  414a04:	mov	x0, x24
  414a08:	blr	x7
  414a0c:	cbz	w0, 414a60 <ferror@plt+0x10ad0>
  414a10:	tbz	w28, #1, 414a60 <ferror@plt+0x10ad0>
  414a14:	ldr	w0, [x19, #12]
  414a18:	cbz	w0, 414a50 <ferror@plt+0x10ac0>
  414a1c:	bl	414608 <ferror@plt+0x10678>
  414a20:	sub	w27, w27, #0x1
  414a24:	lsr	x0, x26, x27
  414a28:	tbnz	w0, #0, 4148f8 <ferror@plt+0x10968>
  414a2c:	cmp	w27, #0x0
  414a30:	b.gt	414a20 <ferror@plt+0x10a90>
  414a34:	mov	x0, x22
  414a38:	bl	413678 <ferror@plt+0xf6e8>
  414a3c:	ldp	x19, x20, [sp, #16]
  414a40:	ldp	x21, x22, [sp, #32]
  414a44:	ldp	x25, x26, [sp, #64]
  414a48:	ldp	x27, x28, [sp, #80]
  414a4c:	b	4148b8 <ferror@plt+0x10928>
  414a50:	ldr	w0, [sp, #116]
  414a54:	cbnz	w0, 414ae0 <ferror@plt+0x10b50>
  414a58:	mov	w0, #0x5                   	// #5
  414a5c:	bl	403510 <raise@plt>
  414a60:	mov	w1, w20
  414a64:	add	x0, x19, #0x38
  414a68:	bl	42fef0 <ferror@plt+0x2bf60>
  414a6c:	b	414a2c <ferror@plt+0x10a9c>
  414a70:	ldr	x0, [sp, #136]
  414a74:	mov	x3, #0x0                   	// #0
  414a78:	str	x0, [sp, #104]
  414a7c:	b	4149b0 <ferror@plt+0x10a20>
  414a80:	adrp	x0, 49b000 <ferror@plt+0x97070>
  414a84:	ldr	x3, [x19, #24]
  414a88:	ldr	x0, [x0, #1912]
  414a8c:	str	x0, [sp, #104]
  414a90:	b	4149b0 <ferror@plt+0x10a20>
  414a94:	ldr	w1, [x20, #8]
  414a98:	stp	x25, x26, [sp, #64]
  414a9c:	stp	x27, x28, [sp, #80]
  414aa0:	b	414838 <ferror@plt+0x108a8>
  414aa4:	ldr	x0, [x20, #16]
  414aa8:	mov	x1, x22
  414aac:	bl	41a0b8 <ferror@plt+0x16128>
  414ab0:	cbz	w0, 414a94 <ferror@plt+0x10b04>
  414ab4:	ldr	x0, [x20]
  414ab8:	bl	413678 <ferror@plt+0xf6e8>
  414abc:	ldr	x0, [x20, #16]
  414ac0:	bl	413678 <ferror@plt+0xf6e8>
  414ac4:	mov	x0, x20
  414ac8:	bl	413678 <ferror@plt+0xf6e8>
  414acc:	mov	x0, x22
  414ad0:	bl	413678 <ferror@plt+0xf6e8>
  414ad4:	ldp	x19, x20, [sp, #16]
  414ad8:	ldp	x21, x22, [sp, #32]
  414adc:	b	4147b4 <ferror@plt+0x10824>
  414ae0:	bl	403a40 <abort@plt>
  414ae4:	nop
  414ae8:	stp	x29, x30, [sp, #-256]!
  414aec:	mov	w9, #0xffffffd8            	// #-40
  414af0:	mov	w8, #0xffffff80            	// #-128
  414af4:	mov	x29, sp
  414af8:	add	x10, sp, #0xd0
  414afc:	add	x11, sp, #0x100
  414b00:	stp	x11, x11, [sp, #48]
  414b04:	str	x10, [sp, #64]
  414b08:	stp	w9, w8, [sp, #72]
  414b0c:	ldp	x10, x11, [sp, #48]
  414b10:	stp	x10, x11, [sp, #16]
  414b14:	ldp	x8, x9, [sp, #64]
  414b18:	stp	x8, x9, [sp, #32]
  414b1c:	str	q0, [sp, #80]
  414b20:	str	q1, [sp, #96]
  414b24:	str	q2, [sp, #112]
  414b28:	str	q3, [sp, #128]
  414b2c:	str	q4, [sp, #144]
  414b30:	str	q5, [sp, #160]
  414b34:	str	q6, [sp, #176]
  414b38:	str	q7, [sp, #192]
  414b3c:	stp	x3, x4, [sp, #216]
  414b40:	add	x3, sp, #0x10
  414b44:	stp	x5, x6, [sp, #232]
  414b48:	str	x7, [sp, #248]
  414b4c:	bl	4147a0 <ferror@plt+0x10810>
  414b50:	ldp	x29, x30, [sp], #256
  414b54:	ret
  414b58:	stp	x29, x30, [sp, #-64]!
  414b5c:	tst	w1, #0xfffffffc
  414b60:	mov	x29, sp
  414b64:	b.ne	414b9c <ferror@plt+0x10c0c>  // b.any
  414b68:	mov	w1, #0x8                   	// #8
  414b6c:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414b70:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414b74:	add	x4, x4, #0x318
  414b78:	add	x3, x3, #0x4a8
  414b7c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414b80:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414b84:	add	x2, x2, #0x340
  414b88:	add	x0, x0, #0x108
  414b8c:	bl	414ae8 <ferror@plt+0x10b58>
  414b90:	mov	w0, #0x0                   	// #0
  414b94:	ldp	x29, x30, [sp], #64
  414b98:	ret
  414b9c:	stp	x23, x24, [sp, #48]
  414ba0:	mov	x24, x2
  414ba4:	cbz	x2, 414c38 <ferror@plt+0x10ca8>
  414ba8:	cmp	x0, #0x0
  414bac:	stp	x21, x22, [sp, #32]
  414bb0:	mov	w22, w1
  414bb4:	adrp	x1, 43b000 <ferror@plt+0x37070>
  414bb8:	add	x1, x1, #0xe10
  414bbc:	mov	x21, x0
  414bc0:	mov	x23, x3
  414bc4:	csel	x21, x1, x21, eq  // eq = none
  414bc8:	mov	x0, #0x20                  	// #32
  414bcc:	stp	x19, x20, [sp, #16]
  414bd0:	bl	413538 <ferror@plt+0xf5a8>
  414bd4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  414bd8:	add	x20, x20, #0xcb8
  414bdc:	mov	x19, x0
  414be0:	add	x0, x20, #0x10
  414be4:	bl	42fb00 <ferror@plt+0x2bb70>
  414be8:	mov	x0, x21
  414bec:	bl	413b30 <ferror@plt+0xfba0>
  414bf0:	mov	x4, x0
  414bf4:	cbz	x0, 414c70 <ferror@plt+0x10ce0>
  414bf8:	ldr	w1, [x20, #88]
  414bfc:	add	x0, x20, #0x10
  414c00:	ldr	x2, [x4, #16]
  414c04:	add	w1, w1, #0x1
  414c08:	stp	w1, w22, [x19]
  414c0c:	stp	x24, x23, [x19, #8]
  414c10:	str	x2, [x19, #24]
  414c14:	str	x19, [x4, #16]
  414c18:	str	w1, [x20, #88]
  414c1c:	bl	42fb28 <ferror@plt+0x2bb98>
  414c20:	ldr	w0, [x20, #88]
  414c24:	ldp	x19, x20, [sp, #16]
  414c28:	ldp	x21, x22, [sp, #32]
  414c2c:	ldp	x23, x24, [sp, #48]
  414c30:	ldp	x29, x30, [sp], #64
  414c34:	ret
  414c38:	mov	w1, #0x8                   	// #8
  414c3c:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414c40:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414c44:	add	x4, x4, #0x360
  414c48:	add	x3, x3, #0x4a8
  414c4c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414c50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414c54:	add	x2, x2, #0x340
  414c58:	add	x0, x0, #0x108
  414c5c:	bl	414ae8 <ferror@plt+0x10b58>
  414c60:	mov	w0, #0x0                   	// #0
  414c64:	ldp	x23, x24, [sp, #48]
  414c68:	ldp	x29, x30, [sp], #64
  414c6c:	ret
  414c70:	mov	x0, x21
  414c74:	bl	413b78 <ferror@plt+0xfbe8>
  414c78:	mov	x4, x0
  414c7c:	b	414bf8 <ferror@plt+0x10c68>
  414c80:	cbnz	w1, 414cb0 <ferror@plt+0x10d20>
  414c84:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414c88:	add	x3, x3, #0x4a8
  414c8c:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414c90:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414c94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414c98:	add	x3, x3, #0x18
  414c9c:	add	x4, x4, #0x378
  414ca0:	add	x2, x2, #0x340
  414ca4:	add	x0, x0, #0x108
  414ca8:	mov	w1, #0x8                   	// #8
  414cac:	b	414ae8 <ferror@plt+0x10b58>
  414cb0:	stp	x29, x30, [sp, #-48]!
  414cb4:	cmp	x0, #0x0
  414cb8:	mov	x29, sp
  414cbc:	stp	x21, x22, [sp, #32]
  414cc0:	mov	x21, x0
  414cc4:	adrp	x22, 49b000 <ferror@plt+0x97070>
  414cc8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  414ccc:	add	x22, x22, #0xcb8
  414cd0:	add	x0, x0, #0xe10
  414cd4:	stp	x19, x20, [sp, #16]
  414cd8:	csel	x21, x0, x21, eq  // eq = none
  414cdc:	mov	w20, w1
  414ce0:	add	x0, x22, #0x10
  414ce4:	bl	42fb00 <ferror@plt+0x2bb70>
  414ce8:	mov	x0, x21
  414cec:	bl	413b30 <ferror@plt+0xfba0>
  414cf0:	cbz	x0, 414d48 <ferror@plt+0x10db8>
  414cf4:	ldr	x19, [x0, #16]
  414cf8:	cbz	x19, 414d48 <ferror@plt+0x10db8>
  414cfc:	mov	x1, #0x0                   	// #0
  414d00:	b	414d10 <ferror@plt+0x10d80>
  414d04:	mov	x1, x19
  414d08:	mov	x19, x2
  414d0c:	cbz	x2, 414d48 <ferror@plt+0x10db8>
  414d10:	ldr	w3, [x19]
  414d14:	ldr	x2, [x19, #24]
  414d18:	cmp	w3, w20
  414d1c:	b.ne	414d04 <ferror@plt+0x10d74>  // b.any
  414d20:	cbz	x1, 414d84 <ferror@plt+0x10df4>
  414d24:	str	x2, [x1, #24]
  414d28:	bl	413fe0 <ferror@plt+0x10050>
  414d2c:	add	x0, x22, #0x10
  414d30:	bl	42fb28 <ferror@plt+0x2bb98>
  414d34:	mov	x0, x19
  414d38:	ldp	x19, x20, [sp, #16]
  414d3c:	ldp	x21, x22, [sp, #32]
  414d40:	ldp	x29, x30, [sp], #48
  414d44:	b	413678 <ferror@plt+0xf6e8>
  414d48:	add	x0, x22, #0x10
  414d4c:	bl	42fb28 <ferror@plt+0x2bb98>
  414d50:	mov	x5, x21
  414d54:	mov	w4, w20
  414d58:	ldp	x19, x20, [sp, #16]
  414d5c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414d60:	ldp	x21, x22, [sp, #32]
  414d64:	add	x3, x3, #0x388
  414d68:	ldp	x29, x30, [sp], #48
  414d6c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414d70:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414d74:	add	x2, x2, #0x398
  414d78:	add	x0, x0, #0x108
  414d7c:	mov	w1, #0x10                  	// #16
  414d80:	b	414ae8 <ferror@plt+0x10b58>
  414d84:	str	x2, [x0, #16]
  414d88:	bl	413fe0 <ferror@plt+0x10050>
  414d8c:	add	x0, x22, #0x10
  414d90:	bl	42fb28 <ferror@plt+0x2bb98>
  414d94:	mov	x0, x19
  414d98:	ldp	x19, x20, [sp, #16]
  414d9c:	ldp	x21, x22, [sp, #32]
  414da0:	ldp	x29, x30, [sp], #48
  414da4:	b	413678 <ferror@plt+0xf6e8>
  414da8:	mov	x3, x1
  414dac:	mov	x4, x2
  414db0:	mov	w1, #0x8                   	// #8
  414db4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414db8:	add	x2, x2, #0x340
  414dbc:	b	414ae8 <ferror@plt+0x10b58>
  414dc0:	sub	sp, sp, #0x70
  414dc4:	stp	x29, x30, [sp, #32]
  414dc8:	add	x29, sp, #0x20
  414dcc:	stp	x19, x20, [sp, #48]
  414dd0:	mov	x19, x3
  414dd4:	mov	x20, x4
  414dd8:	mov	w3, w2
  414ddc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414de0:	add	x2, x2, #0x3d0
  414de4:	stp	x21, x22, [sp, #64]
  414de8:	mov	x21, x0
  414dec:	mov	x22, x1
  414df0:	add	x0, sp, #0x50
  414df4:	mov	x1, #0x20                  	// #32
  414df8:	bl	42f070 <ferror@plt+0x2b0e0>
  414dfc:	ldrb	w0, [x19]
  414e00:	cbz	x20, 414e98 <ferror@plt+0x10f08>
  414e04:	cbnz	w0, 414e88 <ferror@plt+0x10ef8>
  414e08:	adrp	x6, 43b000 <ferror@plt+0x37070>
  414e0c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414e10:	add	x6, x6, #0xe10
  414e14:	add	x2, x2, #0x228
  414e18:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  414e1c:	add	x0, x0, #0x2f8
  414e20:	stp	x20, x0, [sp]
  414e24:	mov	x5, x19
  414e28:	add	x3, sp, #0x50
  414e2c:	str	xzr, [sp, #16]
  414e30:	mov	x1, x22
  414e34:	adrp	x7, 440000 <ferror@plt+0x3c070>
  414e38:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414e3c:	add	x7, x7, #0x3d8
  414e40:	add	x4, x4, #0x3f8
  414e44:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414e48:	add	x0, x0, #0x400
  414e4c:	bl	41fa48 <ferror@plt+0x1bab8>
  414e50:	mov	x19, x0
  414e54:	mov	x3, x19
  414e58:	adrp	x2, 442000 <ferror@plt+0x3e070>
  414e5c:	add	x2, x2, #0x230
  414e60:	mov	w1, #0x10                  	// #16
  414e64:	mov	x0, x21
  414e68:	bl	414ae8 <ferror@plt+0x10b58>
  414e6c:	mov	x0, x19
  414e70:	bl	413678 <ferror@plt+0xf6e8>
  414e74:	ldp	x29, x30, [sp, #32]
  414e78:	ldp	x19, x20, [sp, #48]
  414e7c:	ldp	x21, x22, [sp, #64]
  414e80:	add	sp, sp, #0x70
  414e84:	ret
  414e88:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414e8c:	add	x2, x2, #0x228
  414e90:	mov	x6, x2
  414e94:	b	414e18 <ferror@plt+0x10e88>
  414e98:	cbnz	w0, 414ee8 <ferror@plt+0x10f58>
  414e9c:	adrp	x6, 43b000 <ferror@plt+0x37070>
  414ea0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414ea4:	add	x6, x6, #0xe10
  414ea8:	add	x2, x2, #0x228
  414eac:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414eb0:	add	x0, x0, #0x408
  414eb4:	stp	x0, xzr, [sp]
  414eb8:	mov	x5, x19
  414ebc:	add	x3, sp, #0x50
  414ec0:	mov	x1, x22
  414ec4:	adrp	x7, 441000 <ferror@plt+0x3d070>
  414ec8:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414ecc:	add	x7, x7, #0x6f8
  414ed0:	add	x4, x4, #0x3f8
  414ed4:	adrp	x0, 440000 <ferror@plt+0x3c070>
  414ed8:	add	x0, x0, #0x400
  414edc:	bl	41fa48 <ferror@plt+0x1bab8>
  414ee0:	mov	x19, x0
  414ee4:	b	414e54 <ferror@plt+0x10ec4>
  414ee8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414eec:	add	x2, x2, #0x228
  414ef0:	mov	x6, x2
  414ef4:	b	414eac <ferror@plt+0x10f1c>
  414ef8:	cmp	x4, #0x0
  414efc:	adrp	x7, 440000 <ferror@plt+0x3c070>
  414f00:	adrp	x8, 440000 <ferror@plt+0x3c070>
  414f04:	add	x7, x7, #0x458
  414f08:	add	x8, x8, #0x428
  414f0c:	mov	x6, x4
  414f10:	mov	x5, x3
  414f14:	mov	w4, w2
  414f18:	mov	x3, x1
  414f1c:	csel	x2, x8, x7, ne  // ne = any
  414f20:	stp	x29, x30, [sp, #-16]!
  414f24:	mov	w1, #0x4                   	// #4
  414f28:	mov	x29, sp
  414f2c:	bl	414ae8 <ferror@plt+0x10b58>
  414f30:	bl	414608 <ferror@plt+0x10678>
  414f34:	nop
  414f38:	cbnz	w1, 414f68 <ferror@plt+0x10fd8>
  414f3c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414f40:	add	x3, x3, #0x4a8
  414f44:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414f48:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414f4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  414f50:	add	x3, x3, #0x30
  414f54:	add	x4, x4, #0x488
  414f58:	add	x2, x2, #0x340
  414f5c:	add	x0, x0, #0x108
  414f60:	mov	w1, #0x8                   	// #8
  414f64:	b	414ae8 <ferror@plt+0x10b58>
  414f68:	stp	x29, x30, [sp, #-48]!
  414f6c:	mov	x29, sp
  414f70:	stp	x21, x22, [sp, #32]
  414f74:	mov	x21, x2
  414f78:	cbz	x2, 414fdc <ferror@plt+0x1104c>
  414f7c:	mov	x22, x0
  414f80:	mov	x0, #0x18                  	// #24
  414f84:	stp	x19, x20, [sp, #16]
  414f88:	mov	w20, w1
  414f8c:	bl	413538 <ferror@plt+0xf5a8>
  414f90:	mov	x19, x0
  414f94:	mov	x0, x22
  414f98:	bl	41f7f8 <ferror@plt+0x1b868>
  414f9c:	mov	x1, x0
  414fa0:	mov	x0, x21
  414fa4:	str	x1, [x19]
  414fa8:	str	w20, [x19, #8]
  414fac:	adrp	x20, 49b000 <ferror@plt+0x97070>
  414fb0:	add	x20, x20, #0xcb8
  414fb4:	bl	41f7f8 <ferror@plt+0x1b868>
  414fb8:	str	x0, [x19, #16]
  414fbc:	mov	x1, x19
  414fc0:	ldr	x0, [x20, #48]
  414fc4:	bl	41ee78 <ferror@plt+0x1aee8>
  414fc8:	ldp	x21, x22, [sp, #32]
  414fcc:	str	x0, [x20, #48]
  414fd0:	ldp	x19, x20, [sp, #16]
  414fd4:	ldp	x29, x30, [sp], #48
  414fd8:	ret
  414fdc:	ldp	x21, x22, [sp, #32]
  414fe0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  414fe4:	ldp	x29, x30, [sp], #48
  414fe8:	add	x3, x3, #0x4a8
  414fec:	add	x3, x3, #0x30
  414ff0:	adrp	x4, 440000 <ferror@plt+0x3c070>
  414ff4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  414ff8:	add	x4, x4, #0x498
  414ffc:	add	x2, x2, #0x340
  415000:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415004:	mov	w1, #0x8                   	// #8
  415008:	add	x0, x0, #0x108
  41500c:	b	414ae8 <ferror@plt+0x10b58>
  415010:	adrp	x4, 49b000 <ferror@plt+0x97070>
  415014:	ldr	x4, [x4, #3304]
  415018:	cbz	x4, 41509c <ferror@plt+0x1110c>
  41501c:	stp	x29, x30, [sp, #-128]!
  415020:	mov	x29, sp
  415024:	str	x23, [sp, #48]
  415028:	ldr	x23, [x4]
  41502c:	stp	x19, x20, [sp, #16]
  415030:	mov	x20, x1
  415034:	mov	x19, x0
  415038:	add	x0, sp, #0x40
  41503c:	ldr	w1, [x23, #8]
  415040:	stp	x21, x22, [sp, #32]
  415044:	mov	w21, w2
  415048:	mov	x22, x3
  41504c:	bl	413cc8 <ferror@plt+0xfd38>
  415050:	ldr	x2, [x23, #16]
  415054:	add	x1, sp, #0x40
  415058:	adrp	x0, 440000 <ferror@plt+0x3c070>
  41505c:	add	x0, x0, #0x2f0
  415060:	bl	41f9b8 <ferror@plt+0x1ba28>
  415064:	mov	x4, x0
  415068:	mov	x3, x22
  41506c:	mov	w2, w21
  415070:	mov	x1, x20
  415074:	mov	x23, x0
  415078:	mov	x0, x19
  41507c:	bl	4269c8 <ferror@plt+0x22a38>
  415080:	mov	x0, x23
  415084:	bl	413678 <ferror@plt+0xf6e8>
  415088:	ldp	x19, x20, [sp, #16]
  41508c:	ldp	x21, x22, [sp, #32]
  415090:	ldr	x23, [sp, #48]
  415094:	ldp	x29, x30, [sp], #128
  415098:	ret
  41509c:	ret
  4150a0:	stp	x29, x30, [sp, #-48]!
  4150a4:	mov	x29, sp
  4150a8:	stp	x19, x20, [sp, #16]
  4150ac:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4150b0:	add	x19, x19, #0xcb8
  4150b4:	stp	x21, x22, [sp, #32]
  4150b8:	add	x21, x19, #0x10
  4150bc:	mov	x20, x0
  4150c0:	mov	x0, x21
  4150c4:	bl	42fb00 <ferror@plt+0x2bb70>
  4150c8:	ldr	x22, [x19, #96]
  4150cc:	mov	x0, x21
  4150d0:	str	x20, [x19, #96]
  4150d4:	bl	42fb28 <ferror@plt+0x2bb98>
  4150d8:	mov	x0, x22
  4150dc:	ldp	x19, x20, [sp, #16]
  4150e0:	ldp	x21, x22, [sp, #32]
  4150e4:	ldp	x29, x30, [sp], #48
  4150e8:	ret
  4150ec:	nop
  4150f0:	stp	x29, x30, [sp, #-320]!
  4150f4:	mov	x29, sp
  4150f8:	str	q0, [sp, #128]
  4150fc:	str	q1, [sp, #144]
  415100:	str	q2, [sp, #160]
  415104:	str	q3, [sp, #176]
  415108:	str	q4, [sp, #192]
  41510c:	str	q5, [sp, #208]
  415110:	str	q6, [sp, #224]
  415114:	str	q7, [sp, #240]
  415118:	stp	x1, x2, [sp, #264]
  41511c:	stp	x3, x4, [sp, #280]
  415120:	stp	x5, x6, [sp, #296]
  415124:	str	x7, [sp, #312]
  415128:	cbz	x0, 4151b0 <ferror@plt+0x11220>
  41512c:	add	x1, sp, #0x140
  415130:	stp	x1, x1, [sp, #96]
  415134:	add	x4, sp, #0x100
  415138:	mov	w3, #0xffffffc8            	// #-56
  41513c:	mov	w2, #0xffffff80            	// #-128
  415140:	str	x4, [sp, #112]
  415144:	add	x1, sp, #0x30
  415148:	stp	w3, w2, [sp, #120]
  41514c:	ldp	x2, x3, [sp, #96]
  415150:	stp	x2, x3, [sp, #48]
  415154:	ldp	x2, x3, [sp, #112]
  415158:	stp	x19, x20, [sp, #16]
  41515c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  415160:	add	x19, x19, #0xcb8
  415164:	str	x21, [sp, #32]
  415168:	add	x21, x19, #0x10
  41516c:	stp	x2, x3, [sp, #64]
  415170:	bl	41f978 <ferror@plt+0x1b9e8>
  415174:	mov	x20, x0
  415178:	mov	x0, x21
  41517c:	bl	42fb00 <ferror@plt+0x2bb70>
  415180:	ldr	x19, [x19, #96]
  415184:	mov	x0, x21
  415188:	bl	42fb28 <ferror@plt+0x2bb98>
  41518c:	cbz	x19, 4151e4 <ferror@plt+0x11254>
  415190:	mov	x0, x20
  415194:	blr	x19
  415198:	mov	x0, x20
  41519c:	bl	413678 <ferror@plt+0xf6e8>
  4151a0:	ldp	x19, x20, [sp, #16]
  4151a4:	ldr	x21, [sp, #32]
  4151a8:	ldp	x29, x30, [sp], #320
  4151ac:	ret
  4151b0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4151b4:	add	x3, x3, #0x4a8
  4151b8:	add	x3, x3, #0x48
  4151bc:	mov	w1, #0x8                   	// #8
  4151c0:	adrp	x4, 43c000 <ferror@plt+0x38070>
  4151c4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4151c8:	add	x4, x4, #0xdb8
  4151cc:	add	x2, x2, #0x340
  4151d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4151d4:	add	x0, x0, #0x108
  4151d8:	bl	414ae8 <ferror@plt+0x10b58>
  4151dc:	ldp	x29, x30, [sp], #320
  4151e0:	ret
  4151e4:	add	x0, sp, #0x58
  4151e8:	bl	434bf0 <ferror@plt+0x30c60>
  4151ec:	cbz	w0, 41520c <ferror@plt+0x1127c>
  4151f0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4151f4:	mov	x0, x20
  4151f8:	ldr	x1, [x19, #2360]
  4151fc:	bl	4034f0 <fputs@plt>
  415200:	ldr	x0, [x19, #2360]
  415204:	bl	403cb0 <fflush@plt>
  415208:	b	415198 <ferror@plt+0x11208>
  41520c:	ldr	x1, [sp, #88]
  415210:	adrp	x19, 49b000 <ferror@plt+0x97070>
  415214:	mov	x0, x20
  415218:	bl	414068 <ferror@plt+0x100d8>
  41521c:	mov	x21, x0
  415220:	ldr	x1, [x19, #2360]
  415224:	bl	4034f0 <fputs@plt>
  415228:	mov	x0, x21
  41522c:	bl	413678 <ferror@plt+0xf6e8>
  415230:	b	415200 <ferror@plt+0x11270>
  415234:	nop
  415238:	stp	x29, x30, [sp, #-48]!
  41523c:	mov	x29, sp
  415240:	stp	x19, x20, [sp, #16]
  415244:	adrp	x19, 49b000 <ferror@plt+0x97070>
  415248:	add	x19, x19, #0xcb8
  41524c:	stp	x21, x22, [sp, #32]
  415250:	add	x21, x19, #0x10
  415254:	mov	x20, x0
  415258:	mov	x0, x21
  41525c:	bl	42fb00 <ferror@plt+0x2bb70>
  415260:	ldr	x22, [x19, #104]
  415264:	mov	x0, x21
  415268:	str	x20, [x19, #104]
  41526c:	bl	42fb28 <ferror@plt+0x2bb98>
  415270:	mov	x0, x22
  415274:	ldp	x19, x20, [sp, #16]
  415278:	ldp	x21, x22, [sp, #32]
  41527c:	ldp	x29, x30, [sp], #48
  415280:	ret
  415284:	nop
  415288:	stp	x29, x30, [sp, #-320]!
  41528c:	mov	x29, sp
  415290:	str	q0, [sp, #128]
  415294:	str	q1, [sp, #144]
  415298:	str	q2, [sp, #160]
  41529c:	str	q3, [sp, #176]
  4152a0:	str	q4, [sp, #192]
  4152a4:	str	q5, [sp, #208]
  4152a8:	str	q6, [sp, #224]
  4152ac:	str	q7, [sp, #240]
  4152b0:	stp	x1, x2, [sp, #264]
  4152b4:	stp	x3, x4, [sp, #280]
  4152b8:	stp	x5, x6, [sp, #296]
  4152bc:	str	x7, [sp, #312]
  4152c0:	cbz	x0, 415348 <ferror@plt+0x113b8>
  4152c4:	add	x1, sp, #0x140
  4152c8:	stp	x1, x1, [sp, #96]
  4152cc:	add	x4, sp, #0x100
  4152d0:	mov	w3, #0xffffffc8            	// #-56
  4152d4:	mov	w2, #0xffffff80            	// #-128
  4152d8:	str	x4, [sp, #112]
  4152dc:	add	x1, sp, #0x30
  4152e0:	stp	w3, w2, [sp, #120]
  4152e4:	ldp	x2, x3, [sp, #96]
  4152e8:	stp	x2, x3, [sp, #48]
  4152ec:	ldp	x2, x3, [sp, #112]
  4152f0:	stp	x19, x20, [sp, #16]
  4152f4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4152f8:	add	x19, x19, #0xcb8
  4152fc:	str	x21, [sp, #32]
  415300:	add	x21, x19, #0x10
  415304:	stp	x2, x3, [sp, #64]
  415308:	bl	41f978 <ferror@plt+0x1b9e8>
  41530c:	mov	x20, x0
  415310:	mov	x0, x21
  415314:	bl	42fb00 <ferror@plt+0x2bb70>
  415318:	ldr	x19, [x19, #104]
  41531c:	mov	x0, x21
  415320:	bl	42fb28 <ferror@plt+0x2bb98>
  415324:	cbz	x19, 41537c <ferror@plt+0x113ec>
  415328:	mov	x0, x20
  41532c:	blr	x19
  415330:	mov	x0, x20
  415334:	bl	413678 <ferror@plt+0xf6e8>
  415338:	ldp	x19, x20, [sp, #16]
  41533c:	ldr	x21, [sp, #32]
  415340:	ldp	x29, x30, [sp], #320
  415344:	ret
  415348:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41534c:	add	x3, x3, #0x4a8
  415350:	add	x3, x3, #0x50
  415354:	mov	w1, #0x8                   	// #8
  415358:	adrp	x4, 43c000 <ferror@plt+0x38070>
  41535c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  415360:	add	x4, x4, #0xdb8
  415364:	add	x2, x2, #0x340
  415368:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41536c:	add	x0, x0, #0x108
  415370:	bl	414ae8 <ferror@plt+0x10b58>
  415374:	ldp	x29, x30, [sp], #320
  415378:	ret
  41537c:	add	x0, sp, #0x58
  415380:	bl	434bf0 <ferror@plt+0x30c60>
  415384:	cbz	w0, 4153a4 <ferror@plt+0x11414>
  415388:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41538c:	mov	x0, x20
  415390:	ldr	x1, [x19, #2352]
  415394:	bl	4034f0 <fputs@plt>
  415398:	ldr	x0, [x19, #2352]
  41539c:	bl	403cb0 <fflush@plt>
  4153a0:	b	415330 <ferror@plt+0x113a0>
  4153a4:	ldr	x1, [sp, #88]
  4153a8:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4153ac:	mov	x0, x20
  4153b0:	bl	414068 <ferror@plt+0x100d8>
  4153b4:	mov	x21, x0
  4153b8:	ldr	x1, [x19, #2352]
  4153bc:	bl	4034f0 <fputs@plt>
  4153c0:	mov	x0, x21
  4153c4:	bl	413678 <ferror@plt+0xf6e8>
  4153c8:	b	415398 <ferror@plt+0x11408>
  4153cc:	nop
  4153d0:	mov	x4, x1
  4153d4:	stp	x29, x30, [sp, #-64]!
  4153d8:	mov	x2, x0
  4153dc:	mov	x29, sp
  4153e0:	ldp	x6, x7, [x4]
  4153e4:	stp	x6, x7, [sp, #16]
  4153e8:	add	x3, sp, #0x10
  4153ec:	ldp	x4, x5, [x4, #16]
  4153f0:	add	x0, sp, #0x3f
  4153f4:	mov	x1, #0x1                   	// #1
  4153f8:	stp	x4, x5, [sp, #32]
  4153fc:	bl	403df0 <vsnprintf@plt>
  415400:	add	w0, w0, #0x1
  415404:	ldp	x29, x30, [sp], #64
  415408:	sxtw	x0, w0
  41540c:	ret
  415410:	adrp	x0, 49b000 <ferror@plt+0x97070>
  415414:	mov	w1, #0x1                   	// #1
  415418:	str	w1, [x0, #3268]
  41541c:	ret
  415420:	mov	x2, x0
  415424:	mov	x0, x1
  415428:	mov	x1, x2
  41542c:	b	40b7a0 <ferror@plt+0x7810>
  415430:	cmp	w2, #0x0
  415434:	mov	w5, #0x3                   	// #3
  415438:	csinc	w5, w5, wzr, eq  // eq = none
  41543c:	cbz	x1, 4154a0 <ferror@plt+0x11510>
  415440:	ldr	w4, [x1, #72]
  415444:	cmp	w4, #0x0
  415448:	b.le	4154a0 <ferror@plt+0x11510>
  41544c:	ldr	x3, [x1, #64]
  415450:	cmp	x1, x0
  415454:	sub	w4, w4, #0x1
  415458:	mov	w6, #0x30                  	// #48
  41545c:	add	x1, x3, #0x3c
  415460:	and	w2, w2, #0x1
  415464:	add	x0, x3, #0xc
  415468:	csel	w2, w2, wzr, ne  // ne = any
  41546c:	umaddl	x3, w4, w6, x1
  415470:	cbz	w2, 41547c <ferror@plt+0x114ec>
  415474:	ldr	w1, [x0]
  415478:	tbz	w1, #1, 415494 <ferror@plt+0x11504>
  41547c:	ldur	x1, [x0, #-12]
  415480:	ldrb	w1, [x1]
  415484:	cbz	w1, 415494 <ferror@plt+0x11504>
  415488:	ldr	w1, [x0]
  41548c:	tst	w5, w1
  415490:	b.eq	4154a8 <ferror@plt+0x11518>  // b.none
  415494:	add	x0, x0, #0x30
  415498:	cmp	x3, x0
  41549c:	b.ne	415470 <ferror@plt+0x114e0>  // b.any
  4154a0:	mov	w0, #0x0                   	// #0
  4154a4:	ret
  4154a8:	mov	w0, #0x1                   	// #1
  4154ac:	ret
  4154b0:	cbz	x1, 4154f0 <ferror@plt+0x11560>
  4154b4:	ldrsw	x4, [x1, #72]
  4154b8:	cbz	x4, 4154f0 <ferror@plt+0x11560>
  4154bc:	ldr	x1, [x1, #64]
  4154c0:	mov	x2, #0x0                   	// #0
  4154c4:	add	x1, x1, #0x8
  4154c8:	b	4154d4 <ferror@plt+0x11544>
  4154cc:	cmp	x2, x4
  4154d0:	b.eq	4154f0 <ferror@plt+0x11560>  // b.none
  4154d4:	ldrb	w3, [x1]
  4154d8:	add	x2, x2, #0x1
  4154dc:	add	x1, x1, #0x30
  4154e0:	cmp	w3, #0x68
  4154e4:	b.ne	4154cc <ferror@plt+0x1153c>  // b.any
  4154e8:	mov	w0, #0x1                   	// #1
  4154ec:	ret
  4154f0:	cbz	x0, 41553c <ferror@plt+0x115ac>
  4154f4:	ldr	x1, [x0]
  4154f8:	ldrsw	x4, [x1, #72]
  4154fc:	cbz	x4, 415530 <ferror@plt+0x115a0>
  415500:	ldr	x1, [x1, #64]
  415504:	mov	x2, #0x0                   	// #0
  415508:	add	x1, x1, #0x8
  41550c:	b	415518 <ferror@plt+0x11588>
  415510:	cmp	x4, x2
  415514:	b.eq	415530 <ferror@plt+0x115a0>  // b.none
  415518:	ldrb	w3, [x1]
  41551c:	add	x2, x2, #0x1
  415520:	add	x1, x1, #0x30
  415524:	cmp	w3, #0x68
  415528:	b.ne	415510 <ferror@plt+0x11580>  // b.any
  41552c:	b	4154e8 <ferror@plt+0x11558>
  415530:	ldr	x0, [x0, #8]
  415534:	cbnz	x0, 4154f4 <ferror@plt+0x11564>
  415538:	ret
  41553c:	mov	w0, #0x0                   	// #0
  415540:	ret
  415544:	nop
  415548:	cbz	x0, 4155ac <ferror@plt+0x1161c>
  41554c:	stp	x29, x30, [sp, #-32]!
  415550:	mov	x29, sp
  415554:	str	x19, [sp, #16]
  415558:	mov	x19, x0
  41555c:	ldr	x0, [x0]
  415560:	bl	413678 <ferror@plt+0xf6e8>
  415564:	ldr	x0, [x19, #8]
  415568:	bl	413678 <ferror@plt+0xf6e8>
  41556c:	ldr	x0, [x19, #16]
  415570:	bl	413678 <ferror@plt+0xf6e8>
  415574:	ldr	x0, [x19, #64]
  415578:	bl	413678 <ferror@plt+0xf6e8>
  41557c:	ldr	x1, [x19, #24]
  415580:	cbz	x1, 41558c <ferror@plt+0x115fc>
  415584:	ldr	x0, [x19, #32]
  415588:	blr	x1
  41558c:	ldr	x1, [x19, #48]
  415590:	cbz	x1, 41559c <ferror@plt+0x1160c>
  415594:	ldr	x0, [x19, #56]
  415598:	blr	x1
  41559c:	mov	x0, x19
  4155a0:	ldr	x19, [sp, #16]
  4155a4:	ldp	x29, x30, [sp], #32
  4155a8:	b	413678 <ferror@plt+0xf6e8>
  4155ac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4155b0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4155b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4155b8:	add	x2, x2, #0x508
  4155bc:	add	x1, x1, #0xa70
  4155c0:	add	x0, x0, #0x108
  4155c4:	b	414da8 <ferror@plt+0x10e18>
  4155c8:	stp	x29, x30, [sp, #-64]!
  4155cc:	mov	x29, sp
  4155d0:	stp	x19, x20, [sp, #16]
  4155d4:	ldr	x20, [x0]
  4155d8:	stp	x21, x22, [sp, #32]
  4155dc:	mov	x22, x0
  4155e0:	cbz	x20, 41565c <ferror@plt+0x116cc>
  4155e4:	mov	w21, w1
  4155e8:	str	x23, [sp, #48]
  4155ec:	mov	w23, #0x2d                  	// #45
  4155f0:	b	415624 <ferror@plt+0x11694>
  4155f4:	ldr	x0, [x1]
  4155f8:	strb	w23, [x0]
  4155fc:	ldp	x0, x1, [x19]
  415600:	ldr	x0, [x0]
  415604:	add	x0, x0, #0x1
  415608:	bl	403cd0 <strcpy@plt>
  41560c:	ldr	x0, [x19, #8]
  415610:	bl	413678 <ferror@plt+0xf6e8>
  415614:	mov	x0, x19
  415618:	bl	413678 <ferror@plt+0xf6e8>
  41561c:	ldr	x20, [x20, #8]
  415620:	cbz	x20, 415654 <ferror@plt+0x116c4>
  415624:	ldr	x19, [x20]
  415628:	ldr	x0, [x19, #8]
  41562c:	cbz	w21, 415610 <ferror@plt+0x11680>
  415630:	ldr	x1, [x19]
  415634:	cbnz	x0, 4155f4 <ferror@plt+0x11664>
  415638:	str	xzr, [x1]
  41563c:	ldr	x0, [x19, #8]
  415640:	bl	413678 <ferror@plt+0xf6e8>
  415644:	mov	x0, x19
  415648:	bl	413678 <ferror@plt+0xf6e8>
  41564c:	ldr	x20, [x20, #8]
  415650:	cbnz	x20, 415624 <ferror@plt+0x11694>
  415654:	ldr	x20, [x22]
  415658:	ldr	x23, [sp, #48]
  41565c:	mov	x0, x20
  415660:	bl	40d5f8 <ferror@plt+0x9668>
  415664:	ldp	x19, x20, [sp, #16]
  415668:	str	xzr, [x22]
  41566c:	ldp	x21, x22, [sp, #32]
  415670:	ldp	x29, x30, [sp], #64
  415674:	ret
  415678:	stp	x29, x30, [sp, #-64]!
  41567c:	mov	x29, sp
  415680:	stp	x21, x22, [sp, #32]
  415684:	cbz	x0, 415700 <ferror@plt+0x11770>
  415688:	stp	x19, x20, [sp, #16]
  41568c:	mov	x20, x0
  415690:	ldrb	w19, [x0]
  415694:	cbz	w19, 415734 <ferror@plt+0x117a4>
  415698:	adrp	x0, 45a000 <ferror@plt+0x56070>
  41569c:	str	x23, [sp, #48]
  4156a0:	mov	x22, #0x0                   	// #0
  4156a4:	ldr	x23, [x0, #1184]
  4156a8:	mov	x0, x20
  4156ac:	bl	42aa70 <ferror@plt+0x26ae0>
  4156b0:	mov	w21, w0
  4156b4:	bl	429148 <ferror@plt+0x251b8>
  4156b8:	mov	w1, w0
  4156bc:	mov	w0, w21
  4156c0:	cbnz	w1, 4156d4 <ferror@plt+0x11744>
  4156c4:	bl	429210 <ferror@plt+0x25280>
  4156c8:	cmp	w0, #0x0
  4156cc:	cinc	x22, x22, ne  // ne = any
  4156d0:	add	x22, x22, #0x1
  4156d4:	and	x19, x19, #0xff
  4156d8:	ldrb	w0, [x23, x19]
  4156dc:	add	x20, x20, x0
  4156e0:	ldrb	w19, [x20]
  4156e4:	cbnz	w19, 4156a8 <ferror@plt+0x11718>
  4156e8:	ldp	x19, x20, [sp, #16]
  4156ec:	ldr	x23, [sp, #48]
  4156f0:	mov	x0, x22
  4156f4:	ldp	x21, x22, [sp, #32]
  4156f8:	ldp	x29, x30, [sp], #64
  4156fc:	ret
  415700:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415704:	add	x1, x1, #0xa70
  415708:	add	x1, x1, #0x18
  41570c:	mov	x22, #0x0                   	// #0
  415710:	adrp	x2, 440000 <ferror@plt+0x3c070>
  415714:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415718:	add	x2, x2, #0x518
  41571c:	add	x0, x0, #0x108
  415720:	bl	414da8 <ferror@plt+0x10e18>
  415724:	mov	x0, x22
  415728:	ldp	x21, x22, [sp, #32]
  41572c:	ldp	x29, x30, [sp], #64
  415730:	ret
  415734:	mov	x22, #0x0                   	// #0
  415738:	ldp	x19, x20, [sp, #16]
  41573c:	b	4156f0 <ferror@plt+0x11760>
  415740:	stp	x29, x30, [sp, #-80]!
  415744:	mov	x29, sp
  415748:	stp	x23, x24, [sp, #48]
  41574c:	mov	x24, x1
  415750:	ldr	w1, [x0, #72]
  415754:	cmp	w1, #0x0
  415758:	b.le	415830 <ferror@plt+0x118a0>
  41575c:	mov	w23, #0x0                   	// #0
  415760:	stp	x19, x20, [sp, #16]
  415764:	stp	x21, x22, [sp, #32]
  415768:	mov	x22, #0x0                   	// #0
  41576c:	mov	w21, #0x0                   	// #0
  415770:	str	x25, [sp, #64]
  415774:	mov	x25, x0
  415778:	b	4157e0 <ferror@plt+0x11850>
  41577c:	bl	415678 <ferror@plt+0x116e8>
  415780:	add	w20, w0, #0x4
  415784:	ldr	w1, [x19, #16]
  415788:	ldrb	w2, [x19, #8]
  41578c:	cmp	w2, #0x0
  415790:	csel	w20, w0, w20, eq  // eq = none
  415794:	cbz	w1, 4157c4 <ferror@plt+0x11834>
  415798:	cmp	w1, #0x3
  41579c:	b.eq	415824 <ferror@plt+0x11894>  // b.none
  4157a0:	ldr	x0, [x19, #40]
  4157a4:	cbz	x0, 4157c4 <ferror@plt+0x11834>
  4157a8:	ldr	x2, [x25, #40]
  4157ac:	cbz	x2, 4157b8 <ferror@plt+0x11828>
  4157b0:	ldr	x1, [x25, #56]
  4157b4:	blr	x2
  4157b8:	bl	415678 <ferror@plt+0x116e8>
  4157bc:	add	x0, x0, #0x1
  4157c0:	add	w20, w20, w0
  4157c4:	cmp	w23, w20
  4157c8:	ldr	w1, [x25, #72]
  4157cc:	csel	w23, w23, w20, ge  // ge = tcont
  4157d0:	add	w21, w21, #0x1
  4157d4:	add	x22, x22, #0x30
  4157d8:	cmp	w1, w21
  4157dc:	b.le	415808 <ferror@plt+0x11878>
  4157e0:	ldr	x19, [x25, #64]
  4157e4:	add	x19, x19, x22
  4157e8:	ldr	w0, [x19, #12]
  4157ec:	tbnz	w0, #0, 4157d0 <ferror@plt+0x11840>
  4157f0:	mov	x1, x19
  4157f4:	mov	x0, x24
  4157f8:	bl	40c780 <ferror@plt+0x87f0>
  4157fc:	cbnz	x0, 41577c <ferror@plt+0x117ec>
  415800:	ldr	x0, [x19]
  415804:	b	41577c <ferror@plt+0x117ec>
  415808:	mov	w0, w23
  41580c:	ldp	x19, x20, [sp, #16]
  415810:	ldp	x21, x22, [sp, #32]
  415814:	ldp	x23, x24, [sp, #48]
  415818:	ldr	x25, [sp, #64]
  41581c:	ldp	x29, x30, [sp], #80
  415820:	ret
  415824:	ldr	w0, [x19, #12]
  415828:	tbnz	w0, #3, 4157c4 <ferror@plt+0x11834>
  41582c:	b	4157a0 <ferror@plt+0x11810>
  415830:	mov	w23, #0x0                   	// #0
  415834:	mov	w0, w23
  415838:	ldp	x23, x24, [sp, #48]
  41583c:	ldp	x29, x30, [sp], #80
  415840:	ret
  415844:	nop
  415848:	stp	x29, x30, [sp, #-80]!
  41584c:	mov	x29, sp
  415850:	stp	x19, x20, [sp, #16]
  415854:	mov	x20, x3
  415858:	mov	w19, w2
  41585c:	stp	x21, x22, [sp, #32]
  415860:	stp	x23, x24, [sp, #48]
  415864:	mov	x23, x0
  415868:	mov	x24, x4
  41586c:	mov	x0, x5
  415870:	str	x25, [sp, #64]
  415874:	mov	x25, x1
  415878:	mov	x1, x3
  41587c:	bl	40c780 <ferror@plt+0x87f0>
  415880:	mov	x22, x0
  415884:	cbz	x0, 415970 <ferror@plt+0x119e0>
  415888:	mov	x0, #0x0                   	// #0
  41588c:	bl	422308 <ferror@plt+0x1e378>
  415890:	ldrb	w2, [x20, #8]
  415894:	mov	x21, x0
  415898:	cbz	w2, 41594c <ferror@plt+0x119bc>
  41589c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4158a0:	mov	x3, x22
  4158a4:	add	x1, x1, #0x528
  4158a8:	bl	423340 <ferror@plt+0x1f3b0>
  4158ac:	ldr	x0, [x20, #40]
  4158b0:	cbz	x0, 4158d8 <ferror@plt+0x11948>
  4158b4:	ldr	x3, [x23]
  4158b8:	cbz	x3, 4158c4 <ferror@plt+0x11934>
  4158bc:	ldr	x1, [x25]
  4158c0:	blr	x3
  4158c4:	mov	x2, x0
  4158c8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4158cc:	mov	x0, x21
  4158d0:	add	x1, x1, #0x540
  4158d4:	bl	423340 <ferror@plt+0x1f3b0>
  4158d8:	ldr	x22, [x21]
  4158dc:	add	w19, w19, #0x4
  4158e0:	mov	x0, x22
  4158e4:	bl	415678 <ferror@plt+0x116e8>
  4158e8:	ldr	x5, [x20, #32]
  4158ec:	sub	w19, w19, w0
  4158f0:	cbz	x5, 415960 <ferror@plt+0x119d0>
  4158f4:	ldr	x2, [x23]
  4158f8:	cbz	x2, 41590c <ferror@plt+0x1197c>
  4158fc:	ldr	x1, [x25]
  415900:	mov	x0, x5
  415904:	blr	x2
  415908:	mov	x5, x0
  41590c:	adrp	x4, 43b000 <ferror@plt+0x37070>
  415910:	add	x4, x4, #0xe10
  415914:	mov	w3, w19
  415918:	mov	x2, x22
  41591c:	mov	x0, x24
  415920:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415924:	add	x1, x1, #0x548
  415928:	bl	423340 <ferror@plt+0x1f3b0>
  41592c:	mov	x0, x21
  415930:	mov	w1, #0x1                   	// #1
  415934:	ldp	x19, x20, [sp, #16]
  415938:	ldp	x21, x22, [sp, #32]
  41593c:	ldp	x23, x24, [sp, #48]
  415940:	ldr	x25, [sp, #64]
  415944:	ldp	x29, x30, [sp], #80
  415948:	b	421c98 <ferror@plt+0x1dd08>
  41594c:	mov	x2, x22
  415950:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415954:	add	x1, x1, #0x538
  415958:	bl	423340 <ferror@plt+0x1f3b0>
  41595c:	b	4158ac <ferror@plt+0x1191c>
  415960:	adrp	x4, 43b000 <ferror@plt+0x37070>
  415964:	add	x4, x4, #0xe10
  415968:	mov	x5, x4
  41596c:	b	415914 <ferror@plt+0x11984>
  415970:	ldr	x22, [x20]
  415974:	b	415888 <ferror@plt+0x118f8>
  415978:	stp	x29, x30, [sp, #-48]!
  41597c:	mov	x29, sp
  415980:	ldr	x3, [x0]
  415984:	stp	x19, x20, [sp, #16]
  415988:	mov	x20, x2
  41598c:	stp	x21, x22, [sp, #32]
  415990:	mov	x21, x0
  415994:	mov	w22, w1
  415998:	cbnz	x3, 4159a8 <ferror@plt+0x11a18>
  41599c:	b	4159cc <ferror@plt+0x11a3c>
  4159a0:	ldr	x3, [x3, #8]
  4159a4:	cbz	x3, 4159cc <ferror@plt+0x11a3c>
  4159a8:	ldr	x19, [x3]
  4159ac:	ldr	x4, [x19, #8]
  4159b0:	cmp	x4, x20
  4159b4:	b.ne	4159a0 <ferror@plt+0x11a10>  // b.any
  4159b8:	mov	x0, x19
  4159bc:	ldp	x19, x20, [sp, #16]
  4159c0:	ldp	x21, x22, [sp, #32]
  4159c4:	ldp	x29, x30, [sp], #48
  4159c8:	ret
  4159cc:	mov	x0, #0x28                  	// #40
  4159d0:	bl	413598 <ferror@plt+0xf608>
  4159d4:	mov	x19, x0
  4159d8:	mov	x1, x0
  4159dc:	ldr	x0, [x21]
  4159e0:	str	w22, [x19]
  4159e4:	str	x20, [x19, #8]
  4159e8:	bl	40d6c8 <ferror@plt+0x9738>
  4159ec:	str	x0, [x21]
  4159f0:	mov	x0, x19
  4159f4:	ldp	x19, x20, [sp, #16]
  4159f8:	ldp	x21, x22, [sp, #32]
  4159fc:	ldp	x29, x30, [sp], #48
  415a00:	ret
  415a04:	nop
  415a08:	stp	x29, x30, [sp, #-48]!
  415a0c:	mov	x29, sp
  415a10:	stp	x19, x20, [sp, #16]
  415a14:	mov	x19, x0
  415a18:	mov	x20, x2
  415a1c:	mov	x0, #0x10                  	// #16
  415a20:	str	x21, [sp, #32]
  415a24:	mov	x21, x1
  415a28:	bl	413598 <ferror@plt+0xf608>
  415a2c:	mov	x1, x0
  415a30:	ldr	x0, [x19]
  415a34:	stp	x21, x20, [x1]
  415a38:	bl	40d6c8 <ferror@plt+0x9738>
  415a3c:	ldr	x21, [sp, #32]
  415a40:	str	x0, [x19]
  415a44:	ldp	x19, x20, [sp, #16]
  415a48:	ldp	x29, x30, [sp], #48
  415a4c:	ret
  415a50:	stp	x29, x30, [sp, #-32]!
  415a54:	mov	x29, sp
  415a58:	str	x19, [sp, #16]
  415a5c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  415a60:	ldr	w0, [x19, #3368]
  415a64:	cbnz	w0, 415a78 <ferror@plt+0x11ae8>
  415a68:	adrp	x0, 440000 <ferror@plt+0x3c070>
  415a6c:	add	x0, x0, #0x558
  415a70:	bl	41a418 <ferror@plt+0x16488>
  415a74:	str	w0, [x19, #3368]
  415a78:	ldr	x19, [sp, #16]
  415a7c:	ldp	x29, x30, [sp], #32
  415a80:	ret
  415a84:	nop
  415a88:	stp	x29, x30, [sp, #-112]!
  415a8c:	mov	x29, sp
  415a90:	stp	x19, x20, [sp, #16]
  415a94:	mov	x20, x2
  415a98:	ldr	w19, [x2, #16]
  415a9c:	stp	x21, x22, [sp, #32]
  415aa0:	mov	x22, x1
  415aa4:	mov	x21, x3
  415aa8:	stp	x23, x24, [sp, #48]
  415aac:	mov	x24, x4
  415ab0:	mov	x23, x5
  415ab4:	stp	x25, x26, [sp, #64]
  415ab8:	mov	x25, x0
  415abc:	cbz	x3, 415ca4 <ferror@plt+0x11d14>
  415ac0:	cmp	w19, #0x5
  415ac4:	b.eq	415ec0 <ferror@plt+0x11f30>  // b.none
  415ac8:	b.hi	415b38 <ferror@plt+0x11ba8>  // b.pmore
  415acc:	cmp	w19, #0x2
  415ad0:	b.eq	415e50 <ferror@plt+0x11ec0>  // b.none
  415ad4:	b.ls	415bb0 <ferror@plt+0x11c20>  // b.plast
  415ad8:	cmp	w19, #0x3
  415adc:	b.eq	415de8 <ferror@plt+0x11e58>  // b.none
  415ae0:	mov	x0, x3
  415ae4:	bl	41f7f8 <ferror@plt+0x1b868>
  415ae8:	ldr	x2, [x20, #24]
  415aec:	mov	x22, x0
  415af0:	mov	w1, #0x4                   	// #4
  415af4:	add	x0, x25, #0x48
  415af8:	mov	w19, #0x1                   	// #1
  415afc:	bl	415978 <ferror@plt+0x119e8>
  415b00:	mov	x21, x0
  415b04:	ldr	x0, [x0, #24]
  415b08:	bl	413678 <ferror@plt+0xf6e8>
  415b0c:	ldr	x0, [x20, #24]
  415b10:	ldr	x1, [x0]
  415b14:	stp	x1, x22, [x21, #16]
  415b18:	str	x22, [x0]
  415b1c:	mov	w0, w19
  415b20:	ldp	x19, x20, [sp, #16]
  415b24:	ldp	x21, x22, [sp, #32]
  415b28:	ldp	x23, x24, [sp, #48]
  415b2c:	ldp	x25, x26, [sp, #64]
  415b30:	ldp	x29, x30, [sp], #112
  415b34:	ret
  415b38:	cmp	w19, #0x7
  415b3c:	b.eq	415cdc <ferror@plt+0x11d4c>  // b.none
  415b40:	cmp	w19, #0x8
  415b44:	b.ne	415c0c <ferror@plt+0x11c7c>  // b.any
  415b48:	bl	403e80 <__errno_location@plt>
  415b4c:	mov	x22, x0
  415b50:	add	x1, sp, #0x68
  415b54:	mov	x0, x21
  415b58:	mov	w2, #0x0                   	// #0
  415b5c:	str	wzr, [x22]
  415b60:	bl	41fdb0 <ferror@plt+0x1be20>
  415b64:	mov	x26, x0
  415b68:	ldrb	w1, [x21]
  415b6c:	cbz	w1, 415dbc <ferror@plt+0x11e2c>
  415b70:	ldr	x0, [sp, #104]
  415b74:	ldrb	w0, [x0]
  415b78:	cbnz	w0, 415dbc <ferror@plt+0x11e2c>
  415b7c:	ldr	w0, [x22]
  415b80:	cmp	w0, #0x22
  415b84:	b.eq	415f1c <ferror@plt+0x11f8c>  // b.none
  415b88:	ldr	x2, [x20, #24]
  415b8c:	mov	w1, w19
  415b90:	add	x0, x25, #0x48
  415b94:	mov	w19, #0x1                   	// #1
  415b98:	bl	415978 <ferror@plt+0x119e8>
  415b9c:	ldr	x1, [x20, #24]
  415ba0:	ldr	x2, [x1]
  415ba4:	str	x2, [x0, #16]
  415ba8:	str	x26, [x1]
  415bac:	b	415b1c <ferror@plt+0x11b8c>
  415bb0:	cbz	w19, 415cb0 <ferror@plt+0x11d20>
  415bb4:	cmp	w19, #0x1
  415bb8:	b.ne	415fc8 <ferror@plt+0x12038>  // b.any
  415bbc:	mov	x0, x3
  415bc0:	mov	x4, x5
  415bc4:	mov	x3, #0x0                   	// #0
  415bc8:	mov	x2, #0x0                   	// #0
  415bcc:	mov	x1, #0xffffffffffffffff    	// #-1
  415bd0:	bl	436188 <ferror@plt+0x321f8>
  415bd4:	mov	x21, x0
  415bd8:	cbz	x0, 415e18 <ferror@plt+0x11e88>
  415bdc:	ldr	x2, [x20, #24]
  415be0:	mov	w1, w19
  415be4:	add	x0, x25, #0x48
  415be8:	bl	415978 <ferror@plt+0x119e8>
  415bec:	mov	x22, x0
  415bf0:	ldr	x0, [x0, #24]
  415bf4:	bl	413678 <ferror@plt+0xf6e8>
  415bf8:	ldr	x0, [x20, #24]
  415bfc:	ldr	x1, [x0]
  415c00:	stp	x1, x21, [x22, #16]
  415c04:	str	x21, [x0]
  415c08:	b	415b1c <ferror@plt+0x11b8c>
  415c0c:	cmp	w19, #0x6
  415c10:	b.ne	415fc8 <ferror@plt+0x12038>  // b.any
  415c14:	mov	x0, x3
  415c18:	bl	41f7f8 <ferror@plt+0x1b868>
  415c1c:	ldr	x2, [x20, #24]
  415c20:	mov	x22, x0
  415c24:	mov	w1, #0x5                   	// #5
  415c28:	add	x0, x25, #0x48
  415c2c:	bl	415978 <ferror@plt+0x119e8>
  415c30:	ldr	w1, [x0, #24]
  415c34:	mov	x21, x0
  415c38:	cbz	w1, 415eec <ferror@plt+0x11f5c>
  415c3c:	ldr	x0, [x0, #32]
  415c40:	add	w1, w1, #0x2
  415c44:	mov	x2, #0x8                   	// #8
  415c48:	sxtw	x1, w1
  415c4c:	bl	4137f8 <ferror@plt+0xf868>
  415c50:	str	x0, [x21, #32]
  415c54:	ldrsw	x1, [x21, #24]
  415c58:	mov	w19, #0x1                   	// #1
  415c5c:	ldp	x23, x24, [sp, #48]
  415c60:	ldp	x25, x26, [sp, #64]
  415c64:	str	x22, [x0, x1, lsl #3]
  415c68:	ldrsw	x0, [x21, #24]
  415c6c:	ldr	x1, [x21, #32]
  415c70:	add	x0, x0, #0x1
  415c74:	str	xzr, [x1, x0, lsl #3]
  415c78:	ldr	x1, [x20, #24]
  415c7c:	ldr	w0, [x21, #24]
  415c80:	ldr	x2, [x21, #32]
  415c84:	add	w0, w0, w19
  415c88:	str	w0, [x21, #24]
  415c8c:	mov	w0, w19
  415c90:	str	x2, [x1]
  415c94:	ldp	x19, x20, [sp, #16]
  415c98:	ldp	x21, x22, [sp, #32]
  415c9c:	ldp	x29, x30, [sp], #112
  415ca0:	ret
  415ca4:	cmp	w19, #0x3
  415ca8:	b.eq	415d48 <ferror@plt+0x11db8>  // b.none
  415cac:	cbnz	w19, 415e20 <ferror@plt+0x11e90>
  415cb0:	ldr	x2, [x20, #24]
  415cb4:	mov	w1, #0x0                   	// #0
  415cb8:	add	x0, x25, #0x48
  415cbc:	mov	w19, #0x1                   	// #1
  415cc0:	bl	415978 <ferror@plt+0x119e8>
  415cc4:	ldr	w1, [x20, #12]
  415cc8:	ldr	x0, [x20, #24]
  415ccc:	tst	x1, #0x4
  415cd0:	cset	w1, eq  // eq = none
  415cd4:	str	w1, [x0]
  415cd8:	b	415b1c <ferror@plt+0x11b8c>
  415cdc:	str	d8, [sp, #80]
  415ce0:	bl	403e80 <__errno_location@plt>
  415ce4:	mov	x22, x0
  415ce8:	add	x1, sp, #0x68
  415cec:	mov	x0, x21
  415cf0:	str	wzr, [x22]
  415cf4:	bl	41fc10 <ferror@plt+0x1bc80>
  415cf8:	fmov	d8, d0
  415cfc:	ldrb	w0, [x21]
  415d00:	cbz	w0, 415f78 <ferror@plt+0x11fe8>
  415d04:	ldr	x0, [sp, #104]
  415d08:	ldrb	w0, [x0]
  415d0c:	cbnz	w0, 415f78 <ferror@plt+0x11fe8>
  415d10:	ldr	w0, [x22]
  415d14:	cmp	w0, #0x22
  415d18:	b.eq	415f48 <ferror@plt+0x11fb8>  // b.none
  415d1c:	ldr	x2, [x20, #24]
  415d20:	mov	w1, w19
  415d24:	add	x0, x25, #0x48
  415d28:	mov	w19, #0x1                   	// #1
  415d2c:	bl	415978 <ferror@plt+0x119e8>
  415d30:	ldr	x1, [x20, #24]
  415d34:	ldr	d0, [x1]
  415d38:	str	d0, [x0, #16]
  415d3c:	str	d8, [x1]
  415d40:	ldr	d8, [sp, #80]
  415d44:	b	415b1c <ferror@plt+0x11b8c>
  415d48:	ldr	w0, [x2, #12]
  415d4c:	mov	w1, #0x28                  	// #40
  415d50:	tst	w0, w1
  415d54:	b.eq	415e20 <ferror@plt+0x11e90>  // b.none
  415d58:	tbz	w0, #5, 415dec <ferror@plt+0x11e5c>
  415d5c:	nop
  415d60:	ldr	x2, [x22]
  415d64:	mov	x3, x23
  415d68:	ldr	x4, [x20, #24]
  415d6c:	mov	x1, x21
  415d70:	mov	x0, x24
  415d74:	blr	x4
  415d78:	cmp	w0, #0x0
  415d7c:	mov	w19, w0
  415d80:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  415d84:	b.eq	415db0 <ferror@plt+0x11e20>  // b.none
  415d88:	ldr	x0, [x23]
  415d8c:	cbnz	x0, 415db0 <ferror@plt+0x11e20>
  415d90:	bl	415a50 <ferror@plt+0x11ac0>
  415d94:	mov	w1, w0
  415d98:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415d9c:	mov	x4, x24
  415da0:	mov	x0, x23
  415da4:	add	x3, x3, #0x608
  415da8:	mov	w2, #0x2                   	// #2
  415dac:	bl	4096e8 <ferror@plt+0x5758>
  415db0:	mov	x0, x21
  415db4:	bl	413678 <ferror@plt+0xf6e8>
  415db8:	b	415b1c <ferror@plt+0x11b8c>
  415dbc:	bl	415a50 <ferror@plt+0x11ac0>
  415dc0:	mov	w19, #0x0                   	// #0
  415dc4:	mov	w1, w0
  415dc8:	mov	x5, x24
  415dcc:	mov	x4, x21
  415dd0:	mov	x0, x23
  415dd4:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415dd8:	mov	w2, #0x1                   	// #1
  415ddc:	add	x3, x3, #0x5b8
  415de0:	bl	4096e8 <ferror@plt+0x5758>
  415de4:	b	415b1c <ferror@plt+0x11b8c>
  415de8:	ldr	w0, [x2, #12]
  415dec:	tbnz	w0, #3, 415f08 <ferror@plt+0x11f78>
  415df0:	tbz	w0, #4, 415fa8 <ferror@plt+0x12018>
  415df4:	mov	x0, x21
  415df8:	bl	41f7f8 <ferror@plt+0x1b868>
  415dfc:	mov	x21, x0
  415e00:	ldr	w1, [x20, #12]
  415e04:	mov	w0, #0x28                  	// #40
  415e08:	tst	w1, w0
  415e0c:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  415e10:	b.ne	415d60 <ferror@plt+0x11dd0>  // b.any
  415e14:	nop
  415e18:	mov	w19, #0x0                   	// #0
  415e1c:	b	415b1c <ferror@plt+0x11b8c>
  415e20:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415e24:	add	x3, x3, #0xa70
  415e28:	adrp	x4, 440000 <ferror@plt+0x3c070>
  415e2c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415e30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415e34:	add	x3, x3, #0x30
  415e38:	add	x4, x4, #0x578
  415e3c:	add	x1, x1, #0x5a8
  415e40:	add	x0, x0, #0x108
  415e44:	mov	w2, #0x478                 	// #1144
  415e48:	str	d8, [sp, #80]
  415e4c:	bl	426b10 <ferror@plt+0x22b80>
  415e50:	bl	403e80 <__errno_location@plt>
  415e54:	mov	x26, x0
  415e58:	add	x1, sp, #0x68
  415e5c:	mov	x0, x21
  415e60:	mov	w2, #0x0                   	// #0
  415e64:	str	wzr, [x26]
  415e68:	bl	403b40 <strtol@plt>
  415e6c:	mov	x22, x0
  415e70:	ldrb	w1, [x21]
  415e74:	cbz	w1, 415dbc <ferror@plt+0x11e2c>
  415e78:	ldr	x0, [sp, #104]
  415e7c:	ldrb	w0, [x0]
  415e80:	cbnz	w0, 415dbc <ferror@plt+0x11e2c>
  415e84:	cmp	x22, w22, sxtw
  415e88:	b.ne	415f1c <ferror@plt+0x11f8c>  // b.any
  415e8c:	ldr	w0, [x26]
  415e90:	cmp	w0, #0x22
  415e94:	b.eq	415f1c <ferror@plt+0x11f8c>  // b.none
  415e98:	ldr	x2, [x20, #24]
  415e9c:	mov	w1, w19
  415ea0:	add	x0, x25, #0x48
  415ea4:	mov	w19, #0x1                   	// #1
  415ea8:	bl	415978 <ferror@plt+0x119e8>
  415eac:	ldr	x1, [x20, #24]
  415eb0:	ldr	w2, [x1]
  415eb4:	str	w2, [x0, #16]
  415eb8:	str	w22, [x1]
  415ebc:	b	415b1c <ferror@plt+0x11b8c>
  415ec0:	mov	x0, x3
  415ec4:	mov	x4, x5
  415ec8:	mov	x3, #0x0                   	// #0
  415ecc:	mov	x2, #0x0                   	// #0
  415ed0:	mov	x1, #0xffffffffffffffff    	// #-1
  415ed4:	bl	436188 <ferror@plt+0x321f8>
  415ed8:	mov	x22, x0
  415edc:	cbz	x0, 415e18 <ferror@plt+0x11e88>
  415ee0:	mov	w1, w19
  415ee4:	ldr	x2, [x20, #24]
  415ee8:	b	415c28 <ferror@plt+0x11c98>
  415eec:	ldr	x1, [x20, #24]
  415ef0:	mov	x0, #0x10                  	// #16
  415ef4:	ldr	x1, [x1]
  415ef8:	str	x1, [x21, #16]
  415efc:	bl	413538 <ferror@plt+0xf5a8>
  415f00:	str	x0, [x21, #32]
  415f04:	b	415c54 <ferror@plt+0x11cc4>
  415f08:	mov	w1, #0x28                  	// #40
  415f0c:	mov	x21, #0x0                   	// #0
  415f10:	tst	w0, w1
  415f14:	b.ne	415d60 <ferror@plt+0x11dd0>  // b.any
  415f18:	b	415e18 <ferror@plt+0x11e88>
  415f1c:	bl	415a50 <ferror@plt+0x11ac0>
  415f20:	mov	w19, #0x0                   	// #0
  415f24:	mov	w1, w0
  415f28:	mov	x5, x24
  415f2c:	mov	x4, x21
  415f30:	mov	x0, x23
  415f34:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415f38:	mov	w2, #0x1                   	// #1
  415f3c:	add	x3, x3, #0x5e0
  415f40:	bl	4096e8 <ferror@plt+0x5758>
  415f44:	b	415b1c <ferror@plt+0x11b8c>
  415f48:	bl	415a50 <ferror@plt+0x11ac0>
  415f4c:	mov	w1, w0
  415f50:	mov	x5, x24
  415f54:	mov	x4, x21
  415f58:	mov	x0, x23
  415f5c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415f60:	mov	w2, #0x1                   	// #1
  415f64:	add	x3, x3, #0x648
  415f68:	bl	4096e8 <ferror@plt+0x5758>
  415f6c:	mov	w19, #0x0                   	// #0
  415f70:	ldr	d8, [sp, #80]
  415f74:	b	415b1c <ferror@plt+0x11b8c>
  415f78:	bl	415a50 <ferror@plt+0x11ac0>
  415f7c:	mov	w1, w0
  415f80:	mov	x5, x24
  415f84:	mov	x4, x21
  415f88:	mov	x0, x23
  415f8c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415f90:	mov	w2, #0x1                   	// #1
  415f94:	add	x3, x3, #0x620
  415f98:	bl	4096e8 <ferror@plt+0x5758>
  415f9c:	mov	w19, #0x0                   	// #0
  415fa0:	ldr	d8, [sp, #80]
  415fa4:	b	415b1c <ferror@plt+0x11b8c>
  415fa8:	mov	x0, x21
  415fac:	mov	x4, x23
  415fb0:	mov	x3, #0x0                   	// #0
  415fb4:	mov	x2, #0x0                   	// #0
  415fb8:	mov	x1, #0xffffffffffffffff    	// #-1
  415fbc:	bl	436188 <ferror@plt+0x321f8>
  415fc0:	mov	x21, x0
  415fc4:	b	415e00 <ferror@plt+0x11e70>
  415fc8:	adrp	x3, 440000 <ferror@plt+0x3c070>
  415fcc:	add	x3, x3, #0xa70
  415fd0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  415fd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  415fd8:	add	x3, x3, #0x30
  415fdc:	add	x1, x1, #0x5a8
  415fe0:	add	x0, x0, #0x108
  415fe4:	mov	x4, #0x0                   	// #0
  415fe8:	mov	w2, #0x548                 	// #1352
  415fec:	str	d8, [sp, #80]
  415ff0:	bl	426b10 <ferror@plt+0x22b80>
  415ff4:	nop
  415ff8:	stp	x29, x30, [sp, #-160]!
  415ffc:	mov	x29, sp
  416000:	stp	x25, x26, [sp, #64]
  416004:	ldr	w25, [x1, #72]
  416008:	str	x6, [sp, #104]
  41600c:	stp	x7, x0, [sp, #128]
  416010:	cmp	w25, #0x0
  416014:	b.le	4162b0 <ferror@plt+0x12320>
  416018:	stp	x21, x22, [sp, #32]
  41601c:	mov	x22, x1
  416020:	mov	x1, x0
  416024:	adrp	x0, 440000 <ferror@plt+0x3c070>
  416028:	add	x0, x0, #0x670
  41602c:	add	x1, x1, #0x50
  416030:	mov	x21, x3
  416034:	mov	w26, w4
  416038:	stp	x19, x20, [sp, #16]
  41603c:	stp	x23, x24, [sp, #48]
  416040:	mov	x23, x2
  416044:	mov	x24, x5
  416048:	stp	x27, x28, [sp, #80]
  41604c:	mov	x27, #0x0                   	// #0
  416050:	str	x1, [sp, #112]
  416054:	str	x0, [sp, #144]
  416058:	add	x0, x22, #0x20
  41605c:	str	x0, [sp, #152]
  416060:	b	4160b0 <ferror@plt+0x12120>
  416064:	cmp	w3, #0x3
  416068:	b.eq	41618c <ferror@plt+0x121fc>  // b.none
  41606c:	mov	x0, x28
  416070:	bl	4034d0 <strlen@plt>
  416074:	mov	x3, x0
  416078:	mov	x1, x28
  41607c:	mov	x0, x21
  416080:	sxtw	x28, w3
  416084:	mov	x2, x28
  416088:	bl	403830 <strncmp@plt>
  41608c:	mov	w5, w0
  416090:	cbnz	w0, 4160a4 <ferror@plt+0x12114>
  416094:	ldrb	w0, [x21, x28]
  416098:	cmp	w0, #0x3d
  41609c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4160a0:	b.eq	4161a8 <ferror@plt+0x12218>  // b.none
  4160a4:	add	x27, x27, #0x1
  4160a8:	cmp	w25, w27
  4160ac:	b.le	4162a0 <ferror@plt+0x12310>
  4160b0:	ldr	w20, [x23]
  4160b4:	ldr	w0, [x24]
  4160b8:	cmp	w20, w0
  4160bc:	b.ge	4162a0 <ferror@plt+0x12310>  // b.tcont
  4160c0:	add	x19, x27, x27, lsl #1
  4160c4:	ldr	x0, [x22, #64]
  4160c8:	lsl	x19, x19, #4
  4160cc:	add	x2, x0, x19
  4160d0:	cbz	w26, 4160dc <ferror@plt+0x1214c>
  4160d4:	ldr	w1, [x2, #12]
  4160d8:	tbnz	w1, #6, 4160a4 <ferror@plt+0x12114>
  4160dc:	ldr	w3, [x2, #16]
  4160e0:	ldr	x28, [x0, x19]
  4160e4:	cbnz	w3, 416064 <ferror@plt+0x120d4>
  4160e8:	mov	x1, x28
  4160ec:	mov	x0, x21
  4160f0:	bl	403ad0 <strcmp@plt>
  4160f4:	cbnz	w0, 41606c <ferror@plt+0x120dc>
  4160f8:	mov	x1, x28
  4160fc:	mov	x2, #0x0                   	// #0
  416100:	adrp	x0, 440000 <ferror@plt+0x3c070>
  416104:	add	x0, x0, #0x670
  416108:	bl	41fa48 <ferror@plt+0x1bab8>
  41610c:	mov	x4, x0
  416110:	ldr	x2, [x22, #64]
  416114:	add	x1, x22, #0x20
  416118:	mov	x20, x0
  41611c:	mov	x3, #0x0                   	// #0
  416120:	add	x2, x2, x19
  416124:	ldp	x5, x19, [sp, #128]
  416128:	mov	x0, x19
  41612c:	bl	415a88 <ferror@plt+0x11af8>
  416130:	mov	w5, w0
  416134:	mov	x0, x20
  416138:	str	w5, [sp, #112]
  41613c:	bl	413678 <ferror@plt+0xf6e8>
  416140:	ldr	x0, [sp, #104]
  416144:	mov	x2, #0x0                   	// #0
  416148:	ldrsw	x3, [x23]
  41614c:	ldr	x1, [x0]
  416150:	add	x0, x19, #0x50
  416154:	add	x1, x1, x3, lsl #3
  416158:	bl	415a08 <ferror@plt+0x11a78>
  41615c:	ldr	x1, [sp, #160]
  416160:	mov	w0, #0x1                   	// #1
  416164:	ldr	w5, [sp, #112]
  416168:	ldp	x19, x20, [sp, #16]
  41616c:	ldp	x21, x22, [sp, #32]
  416170:	ldp	x23, x24, [sp, #48]
  416174:	ldp	x27, x28, [sp, #80]
  416178:	str	w0, [x1]
  41617c:	mov	w0, w5
  416180:	ldp	x25, x26, [sp, #64]
  416184:	ldp	x29, x30, [sp], #160
  416188:	ret
  41618c:	ldr	w0, [x2, #12]
  416190:	tbz	w0, #3, 41606c <ferror@plt+0x120dc>
  416194:	mov	x1, x28
  416198:	mov	x0, x21
  41619c:	bl	403ad0 <strcmp@plt>
  4161a0:	cbnz	w0, 41606c <ferror@plt+0x120dc>
  4161a4:	b	4160f8 <ferror@plt+0x12168>
  4161a8:	ldr	x0, [sp, #104]
  4161ac:	mov	x2, #0x0                   	// #0
  4161b0:	str	w5, [sp, #124]
  4161b4:	ldr	x1, [x0]
  4161b8:	ldr	x0, [sp, #112]
  4161bc:	add	x1, x1, w20, sxtw #3
  4161c0:	bl	415a08 <ferror@plt+0x11a78>
  4161c4:	ldr	x1, [x22, #64]
  4161c8:	mov	x2, #0x0                   	// #0
  4161cc:	ldr	x0, [sp, #144]
  4161d0:	ldr	x1, [x1, x19]
  4161d4:	bl	41fa48 <ferror@plt+0x1bab8>
  4161d8:	mov	x25, x0
  4161dc:	ldrb	w1, [x21, x28]
  4161e0:	add	x3, x28, #0x1
  4161e4:	ldr	w5, [sp, #124]
  4161e8:	add	x20, x21, x3
  4161ec:	cmp	w1, #0x3d
  4161f0:	b.eq	416254 <ferror@plt+0x122c4>  // b.none
  4161f4:	ldr	x2, [x22, #64]
  4161f8:	ldr	w0, [x24]
  4161fc:	add	x2, x2, x19
  416200:	ldr	w1, [x23]
  416204:	sub	w0, w0, #0x1
  416208:	cmp	w1, w0
  41620c:	ldr	w0, [x2, #16]
  416210:	b.ge	416318 <ferror@plt+0x12388>  // b.tcont
  416214:	cmp	w0, #0x3
  416218:	sxtw	x1, w1
  41621c:	ldr	x0, [sp, #104]
  416220:	add	x3, x1, #0x1
  416224:	ldr	x0, [x0]
  416228:	add	x1, x0, x3, lsl #3
  41622c:	ldr	x20, [x0, x3, lsl #3]
  416230:	b.ne	41623c <ferror@plt+0x122ac>  // b.any
  416234:	ldr	w0, [x2, #12]
  416238:	tbnz	w0, #5, 4162c4 <ferror@plt+0x12334>
  41623c:	ldr	x0, [sp, #112]
  416240:	mov	x2, #0x0                   	// #0
  416244:	bl	415a08 <ferror@plt+0x11a78>
  416248:	ldr	w0, [x23]
  41624c:	add	w0, w0, #0x1
  416250:	str	w0, [x23]
  416254:	ldp	x5, x0, [sp, #128]
  416258:	mov	x3, x20
  41625c:	ldr	x1, [sp, #152]
  416260:	mov	x4, x25
  416264:	ldr	x2, [x22, #64]
  416268:	add	x2, x2, x19
  41626c:	bl	415a88 <ferror@plt+0x11af8>
  416270:	mov	w5, w0
  416274:	cbz	w0, 4162f4 <ferror@plt+0x12364>
  416278:	mov	x0, x25
  41627c:	bl	413678 <ferror@plt+0xf6e8>
  416280:	ldr	x0, [sp, #160]
  416284:	mov	w1, #0x1                   	// #1
  416288:	add	x27, x27, #0x1
  41628c:	str	w1, [x0]
  416290:	ldr	w25, [x22, #72]
  416294:	cmp	w25, w27
  416298:	b.gt	4160b0 <ferror@plt+0x12120>
  41629c:	nop
  4162a0:	ldp	x19, x20, [sp, #16]
  4162a4:	ldp	x21, x22, [sp, #32]
  4162a8:	ldp	x23, x24, [sp, #48]
  4162ac:	ldp	x27, x28, [sp, #80]
  4162b0:	mov	w5, #0x1                   	// #1
  4162b4:	mov	w0, w5
  4162b8:	ldp	x25, x26, [sp, #64]
  4162bc:	ldp	x29, x30, [sp], #160
  4162c0:	ret
  4162c4:	ldrb	w0, [x20]
  4162c8:	cmp	w0, #0x2d
  4162cc:	b.ne	41623c <ferror@plt+0x122ac>  // b.any
  4162d0:	ldp	x5, x0, [sp, #128]
  4162d4:	add	x1, x22, #0x20
  4162d8:	mov	x4, x25
  4162dc:	mov	x3, #0x0                   	// #0
  4162e0:	bl	415a88 <ferror@plt+0x11af8>
  4162e4:	mov	w5, w0
  4162e8:	ldr	x2, [sp, #160]
  4162ec:	mov	w1, #0x1                   	// #1
  4162f0:	str	w1, [x2]
  4162f4:	str	w5, [sp, #104]
  4162f8:	mov	x0, x25
  4162fc:	bl	413678 <ferror@plt+0xf6e8>
  416300:	ldr	w5, [sp, #104]
  416304:	ldp	x19, x20, [sp, #16]
  416308:	ldp	x21, x22, [sp, #32]
  41630c:	ldp	x23, x24, [sp, #48]
  416310:	ldp	x27, x28, [sp, #80]
  416314:	b	4162b4 <ferror@plt+0x12324>
  416318:	cmp	w0, #0x3
  41631c:	b.ne	416328 <ferror@plt+0x12398>  // b.any
  416320:	ldr	w0, [x2, #12]
  416324:	tbnz	w0, #5, 4162d0 <ferror@plt+0x12340>
  416328:	str	w5, [sp, #104]
  41632c:	bl	415a50 <ferror@plt+0x11ac0>
  416330:	mov	w1, w0
  416334:	mov	x4, x25
  416338:	ldr	x0, [sp, #128]
  41633c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  416340:	mov	w2, #0x1                   	// #1
  416344:	add	x3, x3, #0x678
  416348:	bl	4096e8 <ferror@plt+0x5758>
  41634c:	b	4162f8 <ferror@plt+0x12368>
  416350:	stp	x29, x30, [sp, #-144]!
  416354:	mov	x29, sp
  416358:	stp	x25, x26, [sp, #64]
  41635c:	mov	x26, x1
  416360:	ldr	w1, [x1, #72]
  416364:	stp	x3, x5, [sp, #104]
  416368:	cmp	w1, #0x0
  41636c:	str	x6, [sp, #120]
  416370:	b.le	4164c0 <ferror@plt+0x12530>
  416374:	stp	x19, x20, [sp, #16]
  416378:	mov	x20, x0
  41637c:	sxtw	x0, w2
  416380:	add	x0, x0, #0x1
  416384:	mov	w19, w2
  416388:	mov	x25, #0x0                   	// #0
  41638c:	stp	x21, x22, [sp, #32]
  416390:	lsl	x0, x0, #3
  416394:	adrp	x22, 440000 <ferror@plt+0x3c070>
  416398:	mov	x21, x7
  41639c:	add	x22, x22, #0x690
  4163a0:	stp	x23, x24, [sp, #48]
  4163a4:	add	x24, x26, #0x20
  4163a8:	stp	x27, x28, [sp, #80]
  4163ac:	and	w27, w4, #0xff
  4163b0:	str	x0, [sp, #128]
  4163b4:	b	4163c4 <ferror@plt+0x12434>
  4163b8:	add	x25, x25, #0x1
  4163bc:	cmp	w1, w25
  4163c0:	b.le	4164b0 <ferror@plt+0x12520>
  4163c4:	add	x5, x25, x25, lsl #1
  4163c8:	ldr	x0, [x26, #64]
  4163cc:	lsl	x23, x5, #4
  4163d0:	add	x0, x0, x23
  4163d4:	ldrb	w0, [x0, #8]
  4163d8:	cmp	w0, w27
  4163dc:	b.ne	4163b8 <ferror@plt+0x12428>  // b.any
  4163e0:	mov	w1, w27
  4163e4:	mov	x0, x22
  4163e8:	bl	41f9b8 <ferror@plt+0x1ba28>
  4163ec:	mov	x28, x0
  4163f0:	ldr	x2, [x26, #64]
  4163f4:	add	x2, x2, x23
  4163f8:	ldr	w0, [x2, #16]
  4163fc:	cbz	w0, 4164e4 <ferror@plt+0x12554>
  416400:	cmp	w0, #0x3
  416404:	b.eq	416508 <ferror@plt+0x12578>  // b.none
  416408:	ldr	x1, [sp, #104]
  41640c:	ldr	w1, [x1]
  416410:	cmp	w1, w19
  416414:	b.gt	416584 <ferror@plt+0x125f4>
  416418:	ldr	x1, [sp, #112]
  41641c:	ldr	w1, [x1]
  416420:	sub	w1, w1, #0x1
  416424:	cmp	w1, w19
  416428:	b.le	4164d4 <ferror@plt+0x12544>
  41642c:	cmp	w0, #0x3
  416430:	ldp	x1, x0, [sp, #120]
  416434:	ldr	x3, [x1]
  416438:	add	x1, x3, x0
  41643c:	ldr	x3, [x3, x0]
  416440:	b.ne	41644c <ferror@plt+0x124bc>  // b.any
  416444:	ldr	w0, [x2, #12]
  416448:	tbnz	w0, #5, 416518 <ferror@plt+0x12588>
  41644c:	str	x3, [sp, #136]
  416450:	add	x0, x20, #0x50
  416454:	mov	x2, #0x0                   	// #0
  416458:	bl	415a08 <ferror@plt+0x11a78>
  41645c:	ldr	x1, [sp, #104]
  416460:	add	w0, w19, #0x1
  416464:	ldr	x3, [sp, #136]
  416468:	mov	x5, x21
  41646c:	ldr	x2, [x26, #64]
  416470:	str	w0, [x1]
  416474:	mov	x4, x28
  416478:	mov	x1, x24
  41647c:	add	x2, x2, x23
  416480:	mov	x0, x20
  416484:	bl	415a88 <ferror@plt+0x11af8>
  416488:	cbz	w0, 416500 <ferror@plt+0x12570>
  41648c:	mov	x0, x28
  416490:	bl	413678 <ferror@plt+0xf6e8>
  416494:	ldr	x0, [sp, #144]
  416498:	mov	w1, #0x1                   	// #1
  41649c:	add	x25, x25, #0x1
  4164a0:	str	w1, [x0]
  4164a4:	ldr	w1, [x26, #72]
  4164a8:	cmp	w1, w25
  4164ac:	b.gt	4163c4 <ferror@plt+0x12434>
  4164b0:	ldp	x19, x20, [sp, #16]
  4164b4:	ldp	x21, x22, [sp, #32]
  4164b8:	ldp	x23, x24, [sp, #48]
  4164bc:	ldp	x27, x28, [sp, #80]
  4164c0:	mov	w5, #0x1                   	// #1
  4164c4:	mov	w0, w5
  4164c8:	ldp	x25, x26, [sp, #64]
  4164cc:	ldp	x29, x30, [sp], #144
  4164d0:	ret
  4164d4:	cmp	w0, #0x3
  4164d8:	b.ne	416530 <ferror@plt+0x125a0>  // b.any
  4164dc:	ldr	w0, [x2, #12]
  4164e0:	tbz	w0, #5, 416530 <ferror@plt+0x125a0>
  4164e4:	mov	x3, #0x0                   	// #0
  4164e8:	mov	x5, x21
  4164ec:	mov	x4, x28
  4164f0:	mov	x1, x24
  4164f4:	mov	x0, x20
  4164f8:	bl	415a88 <ferror@plt+0x11af8>
  4164fc:	cbnz	w0, 41648c <ferror@plt+0x124fc>
  416500:	str	w0, [sp, #104]
  416504:	b	416558 <ferror@plt+0x125c8>
  416508:	ldr	w1, [x2, #12]
  41650c:	tbz	w1, #3, 416408 <ferror@plt+0x12478>
  416510:	mov	x3, #0x0                   	// #0
  416514:	b	4164e8 <ferror@plt+0x12558>
  416518:	ldrb	w0, [x3]
  41651c:	str	x3, [sp, #136]
  416520:	cmp	w0, #0x2d
  416524:	b.ne	416450 <ferror@plt+0x124c0>  // b.any
  416528:	mov	x3, #0x0                   	// #0
  41652c:	b	4164e8 <ferror@plt+0x12558>
  416530:	bl	415a50 <ferror@plt+0x11ac0>
  416534:	mov	w1, w0
  416538:	mov	w5, #0x0                   	// #0
  41653c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  416540:	mov	x4, x28
  416544:	add	x3, x3, #0x678
  416548:	mov	x0, x21
  41654c:	mov	w2, #0x1                   	// #1
  416550:	str	w5, [sp, #104]
  416554:	bl	4096e8 <ferror@plt+0x5758>
  416558:	mov	x0, x28
  41655c:	bl	413678 <ferror@plt+0xf6e8>
  416560:	ldr	w5, [sp, #104]
  416564:	ldp	x19, x20, [sp, #16]
  416568:	mov	w0, w5
  41656c:	ldp	x21, x22, [sp, #32]
  416570:	ldp	x23, x24, [sp, #48]
  416574:	ldp	x25, x26, [sp, #64]
  416578:	ldp	x27, x28, [sp, #80]
  41657c:	ldp	x29, x30, [sp], #144
  416580:	ret
  416584:	bl	415a50 <ferror@plt+0x11ac0>
  416588:	mov	w1, w0
  41658c:	mov	w5, #0x0                   	// #0
  416590:	mov	x4, x28
  416594:	mov	x0, x21
  416598:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41659c:	mov	w2, #0x2                   	// #2
  4165a0:	add	x3, x3, #0x608
  4165a4:	str	w5, [sp, #104]
  4165a8:	bl	4096e8 <ferror@plt+0x5758>
  4165ac:	b	416558 <ferror@plt+0x125c8>
  4165b0:	stp	x29, x30, [sp, #-32]!
  4165b4:	mov	x29, sp
  4165b8:	stp	x19, x20, [sp, #16]
  4165bc:	mov	x20, x0
  4165c0:	mov	x0, #0x58                  	// #88
  4165c4:	bl	413598 <ferror@plt+0xf608>
  4165c8:	mov	x19, x0
  4165cc:	mov	x0, x20
  4165d0:	bl	41f7f8 <ferror@plt+0x1b868>
  4165d4:	mov	x2, x0
  4165d8:	mov	x0, x19
  4165dc:	ldrb	w1, [x19, #56]
  4165e0:	str	x2, [x19, #8]
  4165e4:	and	w1, w1, #0xfffffffc
  4165e8:	orr	w1, w1, #0x1
  4165ec:	strb	w1, [x19, #56]
  4165f0:	ldp	x19, x20, [sp, #16]
  4165f4:	ldp	x29, x30, [sp], #32
  4165f8:	ret
  4165fc:	nop
  416600:	cbz	x0, 41669c <ferror@plt+0x1270c>
  416604:	stp	x29, x30, [sp, #-32]!
  416608:	adrp	x1, 415000 <ferror@plt+0x11070>
  41660c:	add	x1, x1, #0x548
  416610:	mov	x29, sp
  416614:	stp	x19, x20, [sp, #16]
  416618:	mov	x19, x0
  41661c:	ldr	x0, [x0]
  416620:	bl	40d618 <ferror@plt+0x9688>
  416624:	ldr	x0, [x19, #64]
  416628:	cbz	x0, 416630 <ferror@plt+0x126a0>
  41662c:	bl	415548 <ferror@plt+0x115b8>
  416630:	ldr	x20, [x19, #72]
  416634:	cbz	x20, 41664c <ferror@plt+0x126bc>
  416638:	ldr	x0, [x20]
  41663c:	bl	413678 <ferror@plt+0xf6e8>
  416640:	ldr	x20, [x20, #8]
  416644:	cbnz	x20, 416638 <ferror@plt+0x126a8>
  416648:	ldr	x20, [x19, #72]
  41664c:	mov	x0, x20
  416650:	bl	40d5f8 <ferror@plt+0x9668>
  416654:	str	xzr, [x19, #72]
  416658:	mov	w1, #0x0                   	// #0
  41665c:	add	x0, x19, #0x50
  416660:	bl	4155c8 <ferror@plt+0x11638>
  416664:	ldr	x0, [x19, #8]
  416668:	bl	413678 <ferror@plt+0xf6e8>
  41666c:	ldr	x0, [x19, #16]
  416670:	bl	413678 <ferror@plt+0xf6e8>
  416674:	ldr	x0, [x19, #24]
  416678:	bl	413678 <ferror@plt+0xf6e8>
  41667c:	ldr	x1, [x19, #40]
  416680:	cbz	x1, 41668c <ferror@plt+0x126fc>
  416684:	ldr	x0, [x19, #48]
  416688:	blr	x1
  41668c:	mov	x0, x19
  416690:	ldp	x19, x20, [sp, #16]
  416694:	ldp	x29, x30, [sp], #32
  416698:	b	413678 <ferror@plt+0xf6e8>
  41669c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4166a0:	add	x1, x1, #0xa70
  4166a4:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4166a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4166ac:	add	x1, x1, #0x40
  4166b0:	add	x2, x2, #0xa0
  4166b4:	add	x0, x0, #0x108
  4166b8:	b	414da8 <ferror@plt+0x10e18>
  4166bc:	nop
  4166c0:	cbz	x0, 4166d4 <ferror@plt+0x12744>
  4166c4:	ldrb	w2, [x0, #56]
  4166c8:	bfxil	w2, w1, #0, #1
  4166cc:	strb	w2, [x0, #56]
  4166d0:	ret
  4166d4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4166d8:	add	x1, x1, #0xa70
  4166dc:	add	x1, x1, #0x58
  4166e0:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4166e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4166e8:	add	x2, x2, #0xa0
  4166ec:	add	x0, x0, #0x108
  4166f0:	b	414da8 <ferror@plt+0x10e18>
  4166f4:	nop
  4166f8:	cbz	x0, 416708 <ferror@plt+0x12778>
  4166fc:	ldrb	w0, [x0, #56]
  416700:	and	w0, w0, #0x1
  416704:	ret
  416708:	stp	x29, x30, [sp, #-16]!
  41670c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416710:	add	x1, x1, #0xa70
  416714:	mov	x29, sp
  416718:	add	x1, x1, #0x80
  41671c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416720:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416724:	add	x2, x2, #0xa0
  416728:	add	x0, x0, #0x108
  41672c:	bl	414da8 <ferror@plt+0x10e18>
  416730:	mov	w0, #0x0                   	// #0
  416734:	ldp	x29, x30, [sp], #16
  416738:	ret
  41673c:	nop
  416740:	cbz	x0, 416754 <ferror@plt+0x127c4>
  416744:	ldrb	w2, [x0, #56]
  416748:	bfi	w2, w1, #1, #1
  41674c:	strb	w2, [x0, #56]
  416750:	ret
  416754:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416758:	add	x1, x1, #0xa70
  41675c:	add	x1, x1, #0xa8
  416760:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416764:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416768:	add	x2, x2, #0xa0
  41676c:	add	x0, x0, #0x108
  416770:	b	414da8 <ferror@plt+0x10e18>
  416774:	nop
  416778:	cbz	x0, 416788 <ferror@plt+0x127f8>
  41677c:	ldrb	w0, [x0, #56]
  416780:	ubfx	x0, x0, #1, #1
  416784:	ret
  416788:	stp	x29, x30, [sp, #-16]!
  41678c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416790:	add	x1, x1, #0xa70
  416794:	mov	x29, sp
  416798:	add	x1, x1, #0xd8
  41679c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4167a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4167a4:	add	x2, x2, #0xa0
  4167a8:	add	x0, x0, #0x108
  4167ac:	bl	414da8 <ferror@plt+0x10e18>
  4167b0:	mov	w0, #0x0                   	// #0
  4167b4:	ldp	x29, x30, [sp], #16
  4167b8:	ret
  4167bc:	nop
  4167c0:	cbz	x0, 416888 <ferror@plt+0x128f8>
  4167c4:	stp	x29, x30, [sp, #-64]!
  4167c8:	mov	x29, sp
  4167cc:	stp	x21, x22, [sp, #32]
  4167d0:	mov	x21, x1
  4167d4:	cbz	x1, 4168a8 <ferror@plt+0x12918>
  4167d8:	stp	x19, x20, [sp, #16]
  4167dc:	ldr	x20, [x1]
  4167e0:	cbz	x20, 4168d0 <ferror@plt+0x12940>
  4167e4:	mov	x22, x0
  4167e8:	ldr	x0, [x1, #8]
  4167ec:	cbz	x0, 4168fc <ferror@plt+0x1296c>
  4167f0:	ldr	x0, [x1, #16]
  4167f4:	cbz	x0, 416928 <ferror@plt+0x12998>
  4167f8:	ldr	x19, [x22]
  4167fc:	cbz	x19, 416868 <ferror@plt+0x128d8>
  416800:	stp	x23, x24, [sp, #48]
  416804:	adrp	x24, 440000 <ferror@plt+0x3c070>
  416808:	adrp	x23, 43e000 <ferror@plt+0x3a070>
  41680c:	add	x24, x24, #0x6f0
  416810:	add	x23, x23, #0x108
  416814:	b	416844 <ferror@plt+0x128b4>
  416818:	cbz	x1, 416838 <ferror@plt+0x128a8>
  41681c:	bl	403ad0 <strcmp@plt>
  416820:	cbnz	w0, 416838 <ferror@plt+0x128a8>
  416824:	mov	x3, x20
  416828:	mov	x2, x24
  41682c:	mov	x0, x23
  416830:	mov	w1, #0x10                  	// #16
  416834:	bl	414ae8 <ferror@plt+0x10b58>
  416838:	ldr	x19, [x19, #8]
  41683c:	cbz	x19, 416860 <ferror@plt+0x128d0>
  416840:	ldr	x20, [x21]
  416844:	mov	x0, x20
  416848:	ldr	x1, [x19]
  41684c:	ldr	x1, [x1]
  416850:	cbnz	x20, 416818 <ferror@plt+0x12888>
  416854:	cbz	x1, 416824 <ferror@plt+0x12894>
  416858:	ldr	x19, [x19, #8]
  41685c:	cbnz	x19, 416840 <ferror@plt+0x128b0>
  416860:	ldp	x23, x24, [sp, #48]
  416864:	ldr	x19, [x22]
  416868:	mov	x1, x21
  41686c:	mov	x0, x19
  416870:	bl	40d668 <ferror@plt+0x96d8>
  416874:	ldp	x19, x20, [sp, #16]
  416878:	str	x0, [x22]
  41687c:	ldp	x21, x22, [sp, #32]
  416880:	ldp	x29, x30, [sp], #64
  416884:	ret
  416888:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41688c:	add	x1, x1, #0xa70
  416890:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416894:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416898:	add	x1, x1, #0x108
  41689c:	add	x2, x2, #0xa0
  4168a0:	add	x0, x0, #0x108
  4168a4:	b	414da8 <ferror@plt+0x10e18>
  4168a8:	ldp	x21, x22, [sp, #32]
  4168ac:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4168b0:	ldp	x29, x30, [sp], #64
  4168b4:	add	x1, x1, #0xa70
  4168b8:	add	x1, x1, #0x108
  4168bc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4168c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4168c4:	add	x2, x2, #0x508
  4168c8:	add	x0, x0, #0x108
  4168cc:	b	414da8 <ferror@plt+0x10e18>
  4168d0:	ldp	x19, x20, [sp, #16]
  4168d4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4168d8:	ldp	x21, x22, [sp, #32]
  4168dc:	add	x1, x1, #0xa70
  4168e0:	ldp	x29, x30, [sp], #64
  4168e4:	add	x1, x1, #0x108
  4168e8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4168ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4168f0:	add	x2, x2, #0x698
  4168f4:	add	x0, x0, #0x108
  4168f8:	b	414da8 <ferror@plt+0x10e18>
  4168fc:	ldp	x19, x20, [sp, #16]
  416900:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416904:	ldp	x21, x22, [sp, #32]
  416908:	add	x1, x1, #0xa70
  41690c:	ldp	x29, x30, [sp], #64
  416910:	add	x1, x1, #0x108
  416914:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416918:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41691c:	add	x2, x2, #0x6b0
  416920:	add	x0, x0, #0x108
  416924:	b	414da8 <ferror@plt+0x10e18>
  416928:	ldp	x19, x20, [sp, #16]
  41692c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416930:	ldp	x21, x22, [sp, #32]
  416934:	add	x1, x1, #0xa70
  416938:	ldp	x29, x30, [sp], #64
  41693c:	add	x1, x1, #0x108
  416940:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416944:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416948:	add	x2, x2, #0x6d0
  41694c:	add	x0, x0, #0x108
  416950:	b	414da8 <ferror@plt+0x10e18>
  416954:	nop
  416958:	cbz	x0, 416988 <ferror@plt+0x129f8>
  41695c:	cbz	x1, 4169a8 <ferror@plt+0x12a18>
  416960:	ldr	x2, [x0, #64]
  416964:	cbnz	x2, 416970 <ferror@plt+0x129e0>
  416968:	str	x1, [x0, #64]
  41696c:	ret
  416970:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416974:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  416978:	add	x2, x2, #0x730
  41697c:	add	x0, x0, #0x108
  416980:	mov	w1, #0x10                  	// #16
  416984:	b	414ae8 <ferror@plt+0x10b58>
  416988:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41698c:	add	x1, x1, #0xa70
  416990:	add	x1, x1, #0x128
  416994:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  416998:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41699c:	add	x2, x2, #0xa0
  4169a0:	add	x0, x0, #0x108
  4169a4:	b	414da8 <ferror@plt+0x10e18>
  4169a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4169ac:	add	x1, x1, #0xa70
  4169b0:	add	x1, x1, #0x128
  4169b4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4169b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4169bc:	add	x2, x2, #0x508
  4169c0:	add	x0, x0, #0x108
  4169c4:	b	414da8 <ferror@plt+0x10e18>
  4169c8:	cbz	x0, 4169d4 <ferror@plt+0x12a44>
  4169cc:	ldr	x0, [x0, #64]
  4169d0:	ret
  4169d4:	stp	x29, x30, [sp, #-16]!
  4169d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4169dc:	add	x1, x1, #0xa70
  4169e0:	mov	x29, sp
  4169e4:	add	x1, x1, #0x148
  4169e8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4169ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4169f0:	add	x2, x2, #0xa0
  4169f4:	add	x0, x0, #0x108
  4169f8:	bl	414da8 <ferror@plt+0x10e18>
  4169fc:	mov	x0, #0x0                   	// #0
  416a00:	ldp	x29, x30, [sp], #16
  416a04:	ret
  416a08:	sub	sp, sp, #0x490
  416a0c:	stp	x29, x30, [sp]
  416a10:	mov	x29, sp
  416a14:	stp	x19, x20, [sp, #16]
  416a18:	mov	x19, x0
  416a1c:	stp	x21, x22, [sp, #32]
  416a20:	stp	x23, x24, [sp, #48]
  416a24:	stp	x25, x26, [sp, #64]
  416a28:	stp	x27, x28, [sp, #80]
  416a2c:	str	x0, [sp, #112]
  416a30:	mov	x0, #0x400                 	// #1024
  416a34:	str	x2, [sp, #128]
  416a38:	str	w1, [sp, #140]
  416a3c:	bl	421c48 <ferror@plt+0x1dcb8>
  416a40:	ldr	x3, [x19, #64]
  416a44:	mov	x27, x0
  416a48:	cbz	x3, 416f3c <ferror@plt+0x12fac>
  416a4c:	ldr	w1, [x3, #72]
  416a50:	cmp	w1, #0x0
  416a54:	b.le	416f3c <ferror@plt+0x12fac>
  416a58:	ldr	x0, [x3, #64]
  416a5c:	sub	w1, w1, #0x1
  416a60:	mov	w4, #0x30                  	// #48
  416a64:	add	x2, x0, #0x30
  416a68:	umaddl	x2, w1, w4, x2
  416a6c:	b	416a7c <ferror@plt+0x12aec>
  416a70:	add	x0, x0, #0x30
  416a74:	cmp	x2, x0
  416a78:	b.eq	416f3c <ferror@plt+0x12fac>  // b.none
  416a7c:	ldr	x1, [x0]
  416a80:	ldrb	w1, [x1]
  416a84:	cbnz	w1, 416a70 <ferror@plt+0x12ae0>
  416a88:	ldr	x2, [x3, #40]
  416a8c:	ldr	x19, [x0, #40]
  416a90:	cbz	x2, 416aa4 <ferror@plt+0x12b14>
  416a94:	ldr	x1, [x3, #56]
  416a98:	mov	x0, x19
  416a9c:	blr	x2
  416aa0:	mov	x19, x0
  416aa4:	bl	42de80 <ferror@plt+0x29ef0>
  416aa8:	mov	x3, x0
  416aac:	adrp	x4, 440000 <ferror@plt+0x3c070>
  416ab0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416ab4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416ab8:	add	x4, x4, #0x760
  416abc:	add	x2, x2, #0x770
  416ac0:	mov	x0, x27
  416ac4:	add	x1, x1, #0x778
  416ac8:	bl	423340 <ferror@plt+0x1f3b0>
  416acc:	cbz	x19, 416aec <ferror@plt+0x12b5c>
  416ad0:	mov	x0, x27
  416ad4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416ad8:	add	x1, x1, #0x6f8
  416adc:	bl	422130 <ferror@plt+0x1e1a0>
  416ae0:	mov	x1, x19
  416ae4:	mov	x0, x27
  416ae8:	bl	422130 <ferror@plt+0x1e1a0>
  416aec:	ldr	x19, [sp, #112]
  416af0:	ldr	x0, [x19, #8]
  416af4:	cbz	x0, 416b28 <ferror@plt+0x12b98>
  416af8:	mov	x0, x27
  416afc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  416b00:	add	x1, x1, #0x6f8
  416b04:	bl	422130 <ferror@plt+0x1e1a0>
  416b08:	ldr	x2, [x19, #32]
  416b0c:	cbz	x2, 417280 <ferror@plt+0x132f0>
  416b10:	ldr	x0, [x19, #8]
  416b14:	ldr	x1, [x19, #48]
  416b18:	blr	x2
  416b1c:	mov	x1, x0
  416b20:	mov	x0, x27
  416b24:	bl	422130 <ferror@plt+0x1e1a0>
  416b28:	adrp	x19, 440000 <ferror@plt+0x3c070>
  416b2c:	add	x19, x19, #0x788
  416b30:	mov	x1, x19
  416b34:	mov	x0, x27
  416b38:	bl	422130 <ferror@plt+0x1e1a0>
  416b3c:	ldr	x1, [sp, #112]
  416b40:	ldr	x0, [x1, #16]
  416b44:	cbz	x0, 416b70 <ferror@plt+0x12be0>
  416b48:	ldr	x2, [x1, #32]
  416b4c:	cbz	x2, 416b58 <ferror@plt+0x12bc8>
  416b50:	ldr	x1, [x1, #48]
  416b54:	blr	x2
  416b58:	mov	x1, x0
  416b5c:	mov	x0, x27
  416b60:	bl	422130 <ferror@plt+0x1e1a0>
  416b64:	mov	x1, x19
  416b68:	mov	x0, x27
  416b6c:	bl	422130 <ferror@plt+0x1e1a0>
  416b70:	mov	x2, #0x400                 	// #1024
  416b74:	add	x21, sp, #0x90
  416b78:	mov	w1, #0x0                   	// #0
  416b7c:	mov	x0, x21
  416b80:	bl	403880 <memset@plt>
  416b84:	adrp	x1, 40d000 <ferror@plt+0x9070>
  416b88:	adrp	x0, 40d000 <ferror@plt+0x9070>
  416b8c:	add	x1, x1, #0x2b0
  416b90:	add	x0, x0, #0x2d0
  416b94:	bl	40c368 <ferror@plt+0x83d8>
  416b98:	mov	x22, x0
  416b9c:	mov	x1, #0x0                   	// #0
  416ba0:	adrp	x3, 413000 <ferror@plt+0xf070>
  416ba4:	mov	x2, #0x0                   	// #0
  416ba8:	add	x3, x3, #0x678
  416bac:	mov	x0, #0x0                   	// #0
  416bb0:	bl	40c2c0 <ferror@plt+0x8330>
  416bb4:	ldr	x1, [sp, #112]
  416bb8:	mov	x24, x0
  416bbc:	ldr	x1, [x1, #64]
  416bc0:	cbz	x1, 416c44 <ferror@plt+0x12cb4>
  416bc4:	ldr	w0, [x1, #72]
  416bc8:	cmp	w0, #0x0
  416bcc:	b.le	416c44 <ferror@plt+0x12cb4>
  416bd0:	mov	x19, #0x0                   	// #0
  416bd4:	mov	w25, #0x0                   	// #0
  416bd8:	mov	w23, #0x1                   	// #1
  416bdc:	b	416c00 <ferror@plt+0x12c70>
  416be0:	ldr	x0, [sp, #112]
  416be4:	strb	wzr, [x20, #8]
  416be8:	add	w25, w25, #0x1
  416bec:	add	x19, x19, #0x30
  416bf0:	ldr	x1, [x0, #64]
  416bf4:	ldr	w0, [x1, #72]
  416bf8:	cmp	w0, w25
  416bfc:	b.le	416c44 <ferror@plt+0x12cb4>
  416c00:	ldr	x1, [x1, #64]
  416c04:	mov	x0, x22
  416c08:	add	x20, x1, x19
  416c0c:	ldr	x1, [x1, x19]
  416c10:	mov	x2, x20
  416c14:	bl	40caa0 <ferror@plt+0x8b10>
  416c18:	ldrb	w0, [x20, #8]
  416c1c:	ldr	w1, [x21, x0, lsl #2]
  416c20:	cbnz	w1, 416be0 <ferror@plt+0x12c50>
  416c24:	str	w23, [x21, x0, lsl #2]
  416c28:	add	w25, w25, #0x1
  416c2c:	ldr	x0, [sp, #112]
  416c30:	add	x19, x19, #0x30
  416c34:	ldr	x1, [x0, #64]
  416c38:	ldr	w0, [x1, #72]
  416c3c:	cmp	w0, w25
  416c40:	b.gt	416c00 <ferror@plt+0x12c70>
  416c44:	ldr	x0, [sp, #112]
  416c48:	adrp	x28, 440000 <ferror@plt+0x3c070>
  416c4c:	add	x1, x28, #0x790
  416c50:	str	x1, [sp, #120]
  416c54:	mov	w23, #0x1                   	// #1
  416c58:	ldr	x0, [x0]
  416c5c:	str	x0, [sp, #104]
  416c60:	cbz	x0, 416d10 <ferror@plt+0x12d80>
  416c64:	nop
  416c68:	ldr	x0, [sp, #104]
  416c6c:	mov	x26, #0x0                   	// #0
  416c70:	mov	w19, #0x0                   	// #0
  416c74:	ldr	x20, [x0]
  416c78:	ldr	w0, [x20, #72]
  416c7c:	cmp	w0, #0x0
  416c80:	b.gt	416ca8 <ferror@plt+0x12d18>
  416c84:	b	416d00 <ferror@plt+0x12d70>
  416c88:	ldr	w1, [x28, #12]
  416c8c:	tbnz	w1, #6, 416ce8 <ferror@plt+0x12d58>
  416c90:	strb	wzr, [x28, #8]
  416c94:	add	w19, w19, #0x1
  416c98:	add	x26, x26, #0x30
  416c9c:	ldr	w0, [x20, #72]
  416ca0:	cmp	w0, w19
  416ca4:	b.le	416d00 <ferror@plt+0x12d70>
  416ca8:	ldr	x25, [x20, #64]
  416cac:	mov	x0, x22
  416cb0:	add	x28, x25, x26
  416cb4:	ldr	x1, [x25, x26]
  416cb8:	bl	40c780 <ferror@plt+0x87f0>
  416cbc:	cbz	x0, 416f34 <ferror@plt+0x12fa4>
  416cc0:	ldr	w0, [x28, #12]
  416cc4:	ldr	x5, [x25, x26]
  416cc8:	tbz	w0, #6, 416f10 <ferror@plt+0x12f80>
  416ccc:	mov	x2, x28
  416cd0:	mov	x0, x22
  416cd4:	mov	x1, x5
  416cd8:	bl	40caa0 <ferror@plt+0x8b10>
  416cdc:	ldrb	w0, [x28, #8]
  416ce0:	ldr	w1, [x21, x0, lsl #2]
  416ce4:	cbnz	w1, 416c88 <ferror@plt+0x12cf8>
  416ce8:	str	w23, [x21, x0, lsl #2]
  416cec:	add	w19, w19, #0x1
  416cf0:	ldr	w0, [x20, #72]
  416cf4:	add	x26, x26, #0x30
  416cf8:	cmp	w0, w19
  416cfc:	b.gt	416ca8 <ferror@plt+0x12d18>
  416d00:	ldr	x0, [sp, #104]
  416d04:	ldr	x0, [x0, #8]
  416d08:	str	x0, [sp, #104]
  416d0c:	cbnz	x0, 416c68 <ferror@plt+0x12cd8>
  416d10:	mov	x0, x22
  416d14:	bl	40cce8 <ferror@plt+0x8d58>
  416d18:	ldr	x1, [sp, #112]
  416d1c:	ldrb	w0, [x1, #56]
  416d20:	ldr	x20, [x1]
  416d24:	tbnz	w0, #0, 416f68 <ferror@plt+0x12fd8>
  416d28:	ldr	x0, [sp, #112]
  416d2c:	mov	w19, #0x0                   	// #0
  416d30:	ldr	x8, [x0, #64]
  416d34:	cbz	x8, 416d4c <ferror@plt+0x12dbc>
  416d38:	mov	x0, x8
  416d3c:	mov	x1, x24
  416d40:	bl	415740 <ferror@plt+0x117b0>
  416d44:	cmp	w19, w0
  416d48:	csel	w19, w19, w0, ge  // ge = tcont
  416d4c:	cbz	x20, 416dc4 <ferror@plt+0x12e34>
  416d50:	adrp	x21, 440000 <ferror@plt+0x3c070>
  416d54:	add	x21, x21, #0x7b8
  416d58:	b	416d78 <ferror@plt+0x12de8>
  416d5c:	mov	x0, x22
  416d60:	mov	x1, x24
  416d64:	bl	415740 <ferror@plt+0x117b0>
  416d68:	cmp	w19, w0
  416d6c:	ldr	x20, [x20, #8]
  416d70:	csel	w19, w19, w0, ge  // ge = tcont
  416d74:	cbz	x20, 416dc4 <ferror@plt+0x12e34>
  416d78:	ldr	x0, [sp, #112]
  416d7c:	ldr	x22, [x20]
  416d80:	ldrb	w0, [x0, #56]
  416d84:	tbz	w0, #0, 416d5c <ferror@plt+0x12dcc>
  416d88:	mov	x0, x21
  416d8c:	bl	415678 <ferror@plt+0x116e8>
  416d90:	mov	x23, x0
  416d94:	ldr	x0, [x22]
  416d98:	bl	415678 <ferror@plt+0x116e8>
  416d9c:	add	w0, w23, w0
  416da0:	cmp	w19, w0
  416da4:	mov	x1, x24
  416da8:	csel	w19, w19, w0, ge  // ge = tcont
  416dac:	mov	x0, x22
  416db0:	bl	415740 <ferror@plt+0x117b0>
  416db4:	cmp	w19, w0
  416db8:	ldr	x20, [x20, #8]
  416dbc:	csel	w19, w19, w0, ge  // ge = tcont
  416dc0:	cbnz	x20, 416d78 <ferror@plt+0x12de8>
  416dc4:	ldr	x0, [sp, #112]
  416dc8:	ldr	x8, [x0, #64]
  416dcc:	add	w20, w19, #0x4
  416dd0:	ldr	x0, [sp, #128]
  416dd4:	cbz	x0, 416fa4 <ferror@plt+0x13014>
  416dd8:	ldr	x1, [sp, #128]
  416ddc:	mov	x0, x8
  416de0:	mov	w2, #0x0                   	// #0
  416de4:	bl	415430 <ferror@plt+0x114a0>
  416de8:	cbz	w0, 416ea0 <ferror@plt+0x12f10>
  416dec:	ldr	x1, [sp, #128]
  416df0:	ldr	x2, [x1, #40]
  416df4:	ldr	x0, [x1, #8]
  416df8:	cbz	x2, 416e04 <ferror@plt+0x12e74>
  416dfc:	ldr	x1, [x1, #56]
  416e00:	blr	x2
  416e04:	mov	x1, x0
  416e08:	adrp	x21, 43b000 <ferror@plt+0x37070>
  416e0c:	mov	x0, x27
  416e10:	add	x26, x21, #0xcb0
  416e14:	bl	422130 <ferror@plt+0x1e1a0>
  416e18:	mov	x0, x27
  416e1c:	mov	x1, x26
  416e20:	bl	422130 <ferror@plt+0x1e1a0>
  416e24:	ldr	x0, [sp, #128]
  416e28:	ldr	w6, [x0, #72]
  416e2c:	cmp	w6, #0x0
  416e30:	b.le	416e94 <ferror@plt+0x12f04>
  416e34:	ldr	x0, [sp, #128]
  416e38:	mov	x19, #0x0                   	// #0
  416e3c:	mov	w22, #0x0                   	// #0
  416e40:	add	x25, x0, #0x28
  416e44:	add	x23, x0, #0x38
  416e48:	ldr	x21, [sp, #128]
  416e4c:	add	w22, w22, #0x1
  416e50:	ldr	x0, [x21, #64]
  416e54:	add	x3, x0, x19
  416e58:	ldr	w1, [x3, #12]
  416e5c:	tbnz	w1, #0, 416e88 <ferror@plt+0x12ef8>
  416e60:	ldr	x0, [x0, x19]
  416e64:	mov	x5, x24
  416e68:	mov	x4, x27
  416e6c:	mov	w2, w20
  416e70:	mov	x1, x23
  416e74:	ldrb	w7, [x0]
  416e78:	mov	x0, x25
  416e7c:	cbz	w7, 416e88 <ferror@plt+0x12ef8>
  416e80:	bl	415848 <ferror@plt+0x118b8>
  416e84:	ldr	w6, [x21, #72]
  416e88:	add	x19, x19, #0x30
  416e8c:	cmp	w6, w22
  416e90:	b.gt	416e48 <ferror@plt+0x12eb8>
  416e94:	mov	x1, x26
  416e98:	mov	x0, x27
  416e9c:	bl	422130 <ferror@plt+0x1e1a0>
  416ea0:	ldr	w0, [sp, #140]
  416ea4:	cbnz	w0, 417120 <ferror@plt+0x13190>
  416ea8:	ldr	x1, [sp, #112]
  416eac:	ldr	x0, [x1, #24]
  416eb0:	cbz	x0, 416ee0 <ferror@plt+0x12f50>
  416eb4:	ldr	x2, [x1, #32]
  416eb8:	cbz	x2, 416ec4 <ferror@plt+0x12f34>
  416ebc:	ldr	x1, [x1, #48]
  416ec0:	blr	x2
  416ec4:	mov	x1, x0
  416ec8:	mov	x0, x27
  416ecc:	bl	422130 <ferror@plt+0x1e1a0>
  416ed0:	adrp	x1, 43b000 <ferror@plt+0x37070>
  416ed4:	mov	x0, x27
  416ed8:	add	x1, x1, #0xcb0
  416edc:	bl	422130 <ferror@plt+0x1e1a0>
  416ee0:	mov	x0, x24
  416ee4:	bl	40cce8 <ferror@plt+0x8d58>
  416ee8:	mov	x0, x27
  416eec:	mov	w1, #0x0                   	// #0
  416ef0:	ldp	x29, x30, [sp]
  416ef4:	ldp	x19, x20, [sp, #16]
  416ef8:	ldp	x21, x22, [sp, #32]
  416efc:	ldp	x23, x24, [sp, #48]
  416f00:	ldp	x25, x26, [sp, #64]
  416f04:	ldp	x27, x28, [sp, #80]
  416f08:	add	sp, sp, #0x490
  416f0c:	b	421c98 <ferror@plt+0x1dd08>
  416f10:	ldr	x1, [x20]
  416f14:	mov	x2, x5
  416f18:	ldr	x0, [sp, #120]
  416f1c:	bl	41f9b8 <ferror@plt+0x1ba28>
  416f20:	mov	x2, x0
  416f24:	mov	x1, x28
  416f28:	mov	x0, x24
  416f2c:	bl	40caa0 <ferror@plt+0x8b10>
  416f30:	b	416cdc <ferror@plt+0x12d4c>
  416f34:	ldr	x5, [x25, x26]
  416f38:	b	416ccc <ferror@plt+0x12d3c>
  416f3c:	bl	42de80 <ferror@plt+0x29ef0>
  416f40:	mov	x3, x0
  416f44:	adrp	x4, 440000 <ferror@plt+0x3c070>
  416f48:	mov	x0, x27
  416f4c:	add	x4, x4, #0x760
  416f50:	adrp	x2, 440000 <ferror@plt+0x3c070>
  416f54:	adrp	x1, 440000 <ferror@plt+0x3c070>
  416f58:	add	x2, x2, #0x770
  416f5c:	add	x1, x1, #0x778
  416f60:	bl	423340 <ferror@plt+0x1f3b0>
  416f64:	b	416aec <ferror@plt+0x12b5c>
  416f68:	adrp	x0, 440000 <ferror@plt+0x3c070>
  416f6c:	add	x0, x0, #0x798
  416f70:	bl	415678 <ferror@plt+0x116e8>
  416f74:	mov	x21, x0
  416f78:	mov	w19, w0
  416f7c:	cbz	x20, 417180 <ferror@plt+0x131f0>
  416f80:	adrp	x0, 440000 <ferror@plt+0x3c070>
  416f84:	add	x0, x0, #0x7a8
  416f88:	bl	415678 <ferror@plt+0x116e8>
  416f8c:	cmp	w21, w0
  416f90:	ldr	x1, [sp, #112]
  416f94:	csel	w19, w21, w0, ge  // ge = tcont
  416f98:	ldr	x8, [x1, #64]
  416f9c:	cbnz	x8, 416d38 <ferror@plt+0x12da8>
  416fa0:	b	416d50 <ferror@plt+0x12dc0>
  416fa4:	ldr	x1, [sp, #112]
  416fa8:	ldrb	w0, [x1, #56]
  416fac:	ldr	x22, [x1]
  416fb0:	tbnz	w0, #0, 41728c <ferror@plt+0x132fc>
  416fb4:	ldr	w0, [sp, #140]
  416fb8:	cbz	w0, 417190 <ferror@plt+0x13200>
  416fbc:	mov	x1, x8
  416fc0:	mov	x0, x8
  416fc4:	mov	w2, #0x1                   	// #1
  416fc8:	bl	415430 <ferror@plt+0x114a0>
  416fcc:	cbnz	w0, 417140 <ferror@plt+0x131b0>
  416fd0:	cbz	x22, 416ea8 <ferror@plt+0x12f18>
  416fd4:	mov	x7, x22
  416fd8:	b	416fe4 <ferror@plt+0x13054>
  416fdc:	ldr	x7, [x7, #8]
  416fe0:	cbz	x7, 416ea8 <ferror@plt+0x12f18>
  416fe4:	ldr	x1, [x7]
  416fe8:	mov	x0, x8
  416fec:	mov	w2, #0x1                   	// #1
  416ff0:	bl	415430 <ferror@plt+0x114a0>
  416ff4:	cbz	w0, 416fdc <ferror@plt+0x1304c>
  416ff8:	mov	x0, x27
  416ffc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417000:	adrp	x21, 43b000 <ferror@plt+0x37070>
  417004:	add	x1, x1, #0x858
  417008:	add	x26, x21, #0xcb0
  41700c:	bl	422130 <ferror@plt+0x1e1a0>
  417010:	mov	x1, x26
  417014:	mov	x0, x27
  417018:	bl	422130 <ferror@plt+0x1e1a0>
  41701c:	ldr	x0, [sp, #112]
  417020:	ldr	x6, [x0, #64]
  417024:	cbz	x6, 417098 <ferror@plt+0x13108>
  417028:	ldr	w0, [x6, #72]
  41702c:	cmp	w0, #0x0
  417030:	b.le	417098 <ferror@plt+0x13108>
  417034:	mov	x19, #0x0                   	// #0
  417038:	mov	w23, #0x0                   	// #0
  41703c:	nop
  417040:	ldr	x0, [x6, #64]
  417044:	add	w23, w23, #0x1
  417048:	add	x3, x0, x19
  41704c:	ldr	w1, [x3, #12]
  417050:	tbnz	w1, #0, 417080 <ferror@plt+0x130f0>
  417054:	ldr	x2, [x0, x19]
  417058:	add	x1, x6, #0x38
  41705c:	add	x0, x6, #0x28
  417060:	mov	x5, x24
  417064:	mov	x4, x27
  417068:	ldrb	w7, [x2]
  41706c:	mov	w2, w20
  417070:	cbz	w7, 417080 <ferror@plt+0x130f0>
  417074:	bl	415848 <ferror@plt+0x118b8>
  417078:	ldr	x0, [sp, #112]
  41707c:	ldr	x6, [x0, #64]
  417080:	add	x19, x19, #0x30
  417084:	ldr	w0, [x6, #72]
  417088:	cmp	w0, w23
  41708c:	b.gt	417040 <ferror@plt+0x130b0>
  417090:	cbz	x22, 417110 <ferror@plt+0x13180>
  417094:	nop
  417098:	ldr	x25, [x22]
  41709c:	mov	x23, #0x0                   	// #0
  4170a0:	mov	w19, #0x0                   	// #0
  4170a4:	add	x21, x25, #0x38
  4170a8:	add	x28, x25, #0x28
  4170ac:	ldr	w6, [x25, #72]
  4170b0:	cmp	w6, #0x0
  4170b4:	b.le	417108 <ferror@plt+0x13178>
  4170b8:	ldr	x3, [x25, #64]
  4170bc:	add	w19, w19, #0x1
  4170c0:	add	x3, x3, x23
  4170c4:	add	x23, x23, #0x30
  4170c8:	ldr	w0, [x3, #12]
  4170cc:	tbz	w0, #1, 417100 <ferror@plt+0x13170>
  4170d0:	tbnz	w0, #0, 417100 <ferror@plt+0x13170>
  4170d4:	ldr	x0, [x3]
  4170d8:	mov	x5, x24
  4170dc:	mov	x4, x27
  4170e0:	mov	w2, w20
  4170e4:	mov	x1, x21
  4170e8:	ldrb	w7, [x0]
  4170ec:	mov	x0, x28
  4170f0:	cbz	w7, 417100 <ferror@plt+0x13170>
  4170f4:	bl	415848 <ferror@plt+0x118b8>
  4170f8:	ldr	w6, [x25, #72]
  4170fc:	nop
  417100:	cmp	w6, w19
  417104:	b.gt	4170b8 <ferror@plt+0x13128>
  417108:	ldr	x22, [x22, #8]
  41710c:	cbnz	x22, 417098 <ferror@plt+0x13108>
  417110:	mov	x1, x26
  417114:	mov	x0, x27
  417118:	bl	422130 <ferror@plt+0x1e1a0>
  41711c:	b	416ea8 <ferror@plt+0x12f18>
  417120:	ldr	x0, [sp, #112]
  417124:	mov	w2, #0x1                   	// #1
  417128:	ldr	x8, [x0, #64]
  41712c:	ldr	x22, [x0]
  417130:	mov	x1, x8
  417134:	mov	x0, x8
  417138:	bl	415430 <ferror@plt+0x114a0>
  41713c:	cbz	w0, 416fd0 <ferror@plt+0x13040>
  417140:	mov	x0, x27
  417144:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417148:	adrp	x21, 43b000 <ferror@plt+0x37070>
  41714c:	add	x1, x1, #0x858
  417150:	add	x26, x21, #0xcb0
  417154:	bl	422130 <ferror@plt+0x1e1a0>
  417158:	mov	x1, x26
  41715c:	mov	x0, x27
  417160:	bl	422130 <ferror@plt+0x1e1a0>
  417164:	ldr	x0, [sp, #112]
  417168:	ldr	x6, [x0, #64]
  41716c:	cbz	x6, 417090 <ferror@plt+0x13100>
  417170:	ldr	w0, [x6, #72]
  417174:	cmp	w0, #0x0
  417178:	b.gt	417034 <ferror@plt+0x130a4>
  41717c:	b	417090 <ferror@plt+0x13100>
  417180:	ldr	x0, [sp, #112]
  417184:	ldr	x8, [x0, #64]
  417188:	cbnz	x8, 416d38 <ferror@plt+0x12da8>
  41718c:	b	416dcc <ferror@plt+0x12e3c>
  417190:	cbz	x22, 417380 <ferror@plt+0x133f0>
  417194:	adrp	x25, 43b000 <ferror@plt+0x37070>
  417198:	add	x25, x25, #0xcb0
  41719c:	b	4171a8 <ferror@plt+0x13218>
  4171a0:	ldr	x22, [x22, #8]
  4171a4:	cbz	x22, 417274 <ferror@plt+0x132e4>
  4171a8:	ldr	x21, [x22]
  4171ac:	mov	x0, x8
  4171b0:	mov	w2, #0x0                   	// #0
  4171b4:	mov	x1, x21
  4171b8:	bl	415430 <ferror@plt+0x114a0>
  4171bc:	cbz	w0, 4171a0 <ferror@plt+0x13210>
  4171c0:	ldr	x1, [x21, #8]
  4171c4:	mov	x0, x27
  4171c8:	bl	422130 <ferror@plt+0x1e1a0>
  4171cc:	mov	x1, x25
  4171d0:	mov	x0, x27
  4171d4:	bl	422130 <ferror@plt+0x1e1a0>
  4171d8:	ldr	w6, [x21, #72]
  4171dc:	cmp	w6, #0x0
  4171e0:	b.le	417258 <ferror@plt+0x132c8>
  4171e4:	add	x8, x21, #0x28
  4171e8:	add	x28, x21, #0x38
  4171ec:	mov	w23, #0x0                   	// #0
  4171f0:	mov	x19, #0x0                   	// #0
  4171f4:	b	417204 <ferror@plt+0x13274>
  4171f8:	add	x19, x19, #0x30
  4171fc:	cmp	w6, w23
  417200:	b.le	417258 <ferror@plt+0x132c8>
  417204:	ldr	x0, [x21, #64]
  417208:	add	w23, w23, #0x1
  41720c:	add	x3, x0, x19
  417210:	ldr	w1, [x3, #12]
  417214:	tst	x1, #0x3
  417218:	b.ne	4171f8 <ferror@plt+0x13268>  // b.any
  41721c:	ldr	x0, [x0, x19]
  417220:	mov	x5, x24
  417224:	mov	x4, x27
  417228:	mov	w2, w20
  41722c:	mov	x1, x28
  417230:	ldrb	w7, [x0]
  417234:	mov	x0, x8
  417238:	cbz	w7, 4171f8 <ferror@plt+0x13268>
  41723c:	str	x8, [sp, #104]
  417240:	bl	415848 <ferror@plt+0x118b8>
  417244:	ldr	w6, [x21, #72]
  417248:	add	x19, x19, #0x30
  41724c:	ldr	x8, [sp, #104]
  417250:	cmp	w6, w23
  417254:	b.gt	417204 <ferror@plt+0x13274>
  417258:	mov	x1, x25
  41725c:	mov	x0, x27
  417260:	bl	422130 <ferror@plt+0x1e1a0>
  417264:	ldr	x22, [x22, #8]
  417268:	ldr	x0, [sp, #112]
  41726c:	ldr	x8, [x0, #64]
  417270:	cbnz	x22, 4171a8 <ferror@plt+0x13218>
  417274:	ldr	x0, [sp, #112]
  417278:	ldr	x22, [x0]
  41727c:	b	416fbc <ferror@plt+0x1302c>
  417280:	ldr	x0, [sp, #112]
  417284:	ldr	x1, [x0, #8]
  417288:	b	416b20 <ferror@plt+0x12b90>
  41728c:	mov	x1, x8
  417290:	mov	x0, x22
  417294:	bl	4154b0 <ferror@plt+0x11520>
  417298:	cmp	w0, #0x0
  41729c:	mov	w0, #0x68                  	// #104
  4172a0:	mov	w3, #0x3f                  	// #63
  4172a4:	adrp	x6, 440000 <ferror@plt+0x3c070>
  4172a8:	csel	w3, w3, w0, ne  // ne = any
  4172ac:	adrp	x5, 440000 <ferror@plt+0x3c070>
  4172b0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4172b4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4172b8:	add	x6, x6, #0x7c0
  4172bc:	add	x5, x5, #0x7d8
  4172c0:	add	x2, x2, #0x7e0
  4172c4:	mov	w4, w19
  4172c8:	add	x1, x1, #0x7f0
  4172cc:	mov	x0, x27
  4172d0:	bl	423340 <ferror@plt+0x1f3b0>
  4172d4:	cbz	x22, 417360 <ferror@plt+0x133d0>
  4172d8:	adrp	x21, 440000 <ferror@plt+0x3c070>
  4172dc:	sub	w19, w19, #0x1
  4172e0:	add	x21, x21, #0x840
  4172e4:	mov	w2, w20
  4172e8:	mov	x0, x27
  4172ec:	adrp	x4, 440000 <ferror@plt+0x3c070>
  4172f0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4172f4:	add	x4, x4, #0x808
  4172f8:	add	x3, x3, #0x820
  4172fc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417300:	add	x1, x1, #0x830
  417304:	bl	423340 <ferror@plt+0x1f3b0>
  417308:	ldr	x0, [sp, #112]
  41730c:	mov	w2, #0x0                   	// #0
  417310:	ldr	x7, [x22]
  417314:	ldr	x0, [x0, #64]
  417318:	mov	x1, x7
  41731c:	bl	415430 <ferror@plt+0x114a0>
  417320:	cbz	w0, 417358 <ferror@plt+0x133c8>
  417324:	ldr	x2, [x7, #40]
  417328:	ldr	x23, [x7]
  41732c:	ldr	x4, [x7, #16]
  417330:	cbz	x2, 417344 <ferror@plt+0x133b4>
  417334:	ldr	x1, [x7, #56]
  417338:	mov	x0, x4
  41733c:	blr	x2
  417340:	mov	x4, x0
  417344:	mov	x3, x23
  417348:	mov	w2, w19
  41734c:	mov	x1, x21
  417350:	mov	x0, x27
  417354:	bl	423340 <ferror@plt+0x1f3b0>
  417358:	ldr	x22, [x22, #8]
  41735c:	cbnz	x22, 417308 <ferror@plt+0x13378>
  417360:	mov	x0, x27
  417364:	adrp	x1, 43b000 <ferror@plt+0x37070>
  417368:	add	x1, x1, #0xcb0
  41736c:	bl	422130 <ferror@plt+0x1e1a0>
  417370:	ldr	x0, [sp, #112]
  417374:	ldr	x22, [x0]
  417378:	ldr	x8, [x0, #64]
  41737c:	b	416fb4 <ferror@plt+0x13024>
  417380:	mov	x1, x8
  417384:	mov	x0, x8
  417388:	mov	w2, #0x1                   	// #1
  41738c:	bl	415430 <ferror@plt+0x114a0>
  417390:	cbz	w0, 416ea8 <ferror@plt+0x12f18>
  417394:	mov	x0, x27
  417398:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41739c:	adrp	x21, 43b000 <ferror@plt+0x37070>
  4173a0:	add	x1, x1, #0x858
  4173a4:	add	x26, x21, #0xcb0
  4173a8:	bl	422130 <ferror@plt+0x1e1a0>
  4173ac:	mov	x1, x26
  4173b0:	mov	x0, x27
  4173b4:	bl	422130 <ferror@plt+0x1e1a0>
  4173b8:	ldr	x0, [sp, #112]
  4173bc:	ldr	x6, [x0, #64]
  4173c0:	cbz	x6, 417110 <ferror@plt+0x13180>
  4173c4:	ldr	w0, [x6, #72]
  4173c8:	cmp	w0, #0x0
  4173cc:	b.gt	417034 <ferror@plt+0x130a4>
  4173d0:	b	417110 <ferror@plt+0x13180>
  4173d4:	nop
  4173d8:	stp	x29, x30, [sp, #-32]!
  4173dc:	mov	x29, sp
  4173e0:	str	x19, [sp, #16]
  4173e4:	bl	416a08 <ferror@plt+0x12a78>
  4173e8:	mov	x19, x0
  4173ec:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4173f0:	mov	x1, x19
  4173f4:	add	x0, x0, #0x230
  4173f8:	bl	4150f0 <ferror@plt+0x11160>
  4173fc:	mov	x0, x19
  417400:	bl	413678 <ferror@plt+0xf6e8>
  417404:	mov	w0, #0x0                   	// #0
  417408:	bl	403500 <exit@plt>
  41740c:	nop
  417410:	stp	x29, x30, [sp, #-176]!
  417414:	mov	x29, sp
  417418:	stp	x19, x20, [sp, #16]
  41741c:	mov	x19, x0
  417420:	mov	x20, x3
  417424:	stp	x21, x22, [sp, #32]
  417428:	mov	x22, x1
  41742c:	mov	x21, x2
  417430:	stp	x23, x24, [sp, #48]
  417434:	stp	x25, x26, [sp, #64]
  417438:	stp	x27, x28, [sp, #80]
  41743c:	sub	sp, sp, #0x10
  417440:	bl	42de80 <ferror@plt+0x29ef0>
  417444:	cbz	x0, 4178f0 <ferror@plt+0x13960>
  417448:	ldr	x23, [x19]
  41744c:	cbz	x23, 417478 <ferror@plt+0x134e8>
  417450:	ldr	x1, [x23]
  417454:	ldr	x4, [x1, #80]
  417458:	cbz	x4, 417470 <ferror@plt+0x134e0>
  41745c:	ldr	x2, [x1, #32]
  417460:	mov	x3, x20
  417464:	mov	x0, x19
  417468:	blr	x4
  41746c:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417470:	ldr	x23, [x23, #8]
  417474:	cbnz	x23, 417450 <ferror@plt+0x134c0>
  417478:	ldr	x1, [x19, #64]
  41747c:	cbz	x1, 41749c <ferror@plt+0x1350c>
  417480:	ldr	x4, [x1, #80]
  417484:	cbz	x4, 41749c <ferror@plt+0x1350c>
  417488:	ldr	x2, [x1, #32]
  41748c:	mov	x3, x20
  417490:	mov	x0, x19
  417494:	blr	x4
  417498:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  41749c:	cmp	x22, #0x0
  4174a0:	cset	w26, ne  // ne = any
  4174a4:	cmp	x21, #0x0
  4174a8:	csel	w0, w26, wzr, ne  // ne = any
  4174ac:	str	w0, [x29, #124]
  4174b0:	cbz	w0, 417770 <ferror@plt+0x137e0>
  4174b4:	mov	w2, #0x1                   	// #1
  4174b8:	ldr	w6, [x22]
  4174bc:	str	w2, [x29, #156]
  4174c0:	cmp	w6, w2
  4174c4:	b.le	417770 <ferror@plt+0x137e0>
  4174c8:	add	x24, x29, #0xa0
  4174cc:	mov	w23, #0x0                   	// #0
  4174d0:	mov	w25, #0x0                   	// #0
  4174d4:	mov	w27, #0x0                   	// #0
  4174d8:	b	417578 <ferror@plt+0x135e8>
  4174dc:	ldr	w0, [x28, #72]
  4174e0:	cmp	w0, #0x0
  4174e4:	b.le	41759c <ferror@plt+0x1360c>
  4174e8:	sub	w0, w0, #0x1
  4174ec:	mov	x26, #0x0                   	// #0
  4174f0:	add	x0, x0, #0x1
  4174f4:	ldr	x2, [x28, #64]
  4174f8:	add	x0, x0, x0, lsl #1
  4174fc:	lsl	x0, x0, #4
  417500:	ldr	x4, [x2, x26]
  417504:	add	x7, x2, x26
  417508:	ldrb	w4, [x4]
  41750c:	cbnz	w4, 4178bc <ferror@plt+0x1392c>
  417510:	ldr	w0, [x7, #16]
  417514:	sub	w2, w0, #0x5
  417518:	cmp	w2, #0x1
  41751c:	ccmp	w0, #0x3, #0x4, hi  // hi = pmore
  417520:	b.ne	4178cc <ferror@plt+0x1393c>  // b.any
  417524:	add	x0, x19, #0x50
  417528:	mov	x2, #0x0                   	// #0
  41752c:	bl	415a08 <ferror@plt+0x11a78>
  417530:	ldrsw	x3, [x29, #156]
  417534:	adrp	x4, 43b000 <ferror@plt+0x37070>
  417538:	ldr	x0, [x21]
  41753c:	add	x1, x28, #0x20
  417540:	ldr	x2, [x28, #64]
  417544:	add	x4, x4, #0xe10
  417548:	ldr	x3, [x0, x3, lsl #3]
  41754c:	mov	x5, x20
  417550:	mov	x0, x19
  417554:	add	x2, x2, x26
  417558:	bl	415a88 <ferror@plt+0x11af8>
  41755c:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417560:	ldr	w6, [x22]
  417564:	ldr	w2, [x29, #156]
  417568:	add	w2, w2, #0x1
  41756c:	str	w2, [x29, #156]
  417570:	cmp	w2, w6
  417574:	b.ge	417754 <ferror@plt+0x137c4>  // b.tcont
  417578:	ldr	x3, [x21]
  41757c:	ldr	x26, [x3, w2, sxtw #3]
  417580:	str	wzr, [x29, #160]
  417584:	add	x1, x3, w2, sxtw #3
  417588:	ldrb	w0, [x26]
  41758c:	cmp	w0, #0x2d
  417590:	b.eq	4177f0 <ferror@plt+0x13860>  // b.none
  417594:	ldr	x28, [x19, #64]
  417598:	cbnz	x28, 4174dc <ferror@plt+0x1354c>
  41759c:	ldr	w2, [x29, #156]
  4175a0:	cbz	w25, 4178a8 <ferror@plt+0x13918>
  4175a4:	mov	w23, #0x0                   	// #0
  4175a8:	b	417568 <ferror@plt+0x135d8>
  4175ac:	ldrb	w0, [x19, #56]
  4175b0:	tbnz	w0, #1, 417898 <ferror@plt+0x13908>
  4175b4:	ldr	w0, [x29, #160]
  4175b8:	cbnz	w0, 417560 <ferror@plt+0x135d0>
  4175bc:	bl	415a50 <ferror@plt+0x11ac0>
  4175c0:	mov	w1, w0
  4175c4:	ldrsw	x5, [x29, #156]
  4175c8:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4175cc:	ldr	x4, [x21]
  4175d0:	add	x3, x3, #0x8a0
  4175d4:	mov	x0, x20
  4175d8:	mov	w2, #0x0                   	// #0
  4175dc:	ldr	x4, [x4, x5, lsl #3]
  4175e0:	bl	4096e8 <ferror@plt+0x5758>
  4175e4:	nop
  4175e8:	ldr	x21, [x19]
  4175ec:	cbz	x21, 417614 <ferror@plt+0x13684>
  4175f0:	ldr	x1, [x21]
  4175f4:	ldr	x4, [x1, #96]
  4175f8:	cbz	x4, 41760c <ferror@plt+0x1367c>
  4175fc:	ldr	x2, [x1, #32]
  417600:	mov	x3, x20
  417604:	mov	x0, x19
  417608:	blr	x4
  41760c:	ldr	x21, [x21, #8]
  417610:	cbnz	x21, 4175f0 <ferror@plt+0x13660>
  417614:	ldr	x1, [x19, #64]
  417618:	cbz	x1, 417634 <ferror@plt+0x136a4>
  41761c:	ldr	x4, [x1, #96]
  417620:	cbz	x4, 417634 <ferror@plt+0x136a4>
  417624:	ldr	x2, [x1, #32]
  417628:	mov	x3, x20
  41762c:	mov	x0, x19
  417630:	blr	x4
  417634:	ldr	x21, [x19, #72]
  417638:	cbnz	x21, 41766c <ferror@plt+0x136dc>
  41763c:	b	4176b0 <ferror@plt+0x13720>
  417640:	cmp	w0, #0x7
  417644:	b.eq	417744 <ferror@plt+0x137b4>  // b.none
  417648:	b.ls	4176ec <ferror@plt+0x1375c>  // b.plast
  41764c:	cmp	w0, #0x8
  417650:	b.ne	417708 <ferror@plt+0x13778>  // b.any
  417654:	ldp	x0, x1, [x20, #8]
  417658:	str	x1, [x0]
  41765c:	mov	x0, x20
  417660:	bl	413678 <ferror@plt+0xf6e8>
  417664:	ldr	x21, [x21, #8]
  417668:	cbz	x21, 4176ac <ferror@plt+0x1371c>
  41766c:	ldr	x20, [x21]
  417670:	ldr	w0, [x20]
  417674:	cmp	w0, #0x4
  417678:	b.eq	417730 <ferror@plt+0x137a0>  // b.none
  41767c:	b.hi	417640 <ferror@plt+0x136b0>  // b.pmore
  417680:	cmp	w0, #0x1
  417684:	b.eq	417730 <ferror@plt+0x137a0>  // b.none
  417688:	cmp	w0, #0x2
  41768c:	b.ne	417704 <ferror@plt+0x13774>  // b.any
  417690:	ldr	x0, [x20, #8]
  417694:	ldr	w1, [x20, #16]
  417698:	str	w1, [x0]
  41769c:	mov	x0, x20
  4176a0:	bl	413678 <ferror@plt+0xf6e8>
  4176a4:	ldr	x21, [x21, #8]
  4176a8:	cbnz	x21, 41766c <ferror@plt+0x136dc>
  4176ac:	ldr	x21, [x19, #72]
  4176b0:	mov	x0, x21
  4176b4:	bl	40d5f8 <ferror@plt+0x9668>
  4176b8:	str	xzr, [x19, #72]
  4176bc:	add	x0, x19, #0x50
  4176c0:	mov	w1, #0x0                   	// #0
  4176c4:	bl	4155c8 <ferror@plt+0x11638>
  4176c8:	mov	sp, x29
  4176cc:	mov	w0, #0x0                   	// #0
  4176d0:	ldp	x19, x20, [sp, #16]
  4176d4:	ldp	x21, x22, [sp, #32]
  4176d8:	ldp	x23, x24, [sp, #48]
  4176dc:	ldp	x25, x26, [sp, #64]
  4176e0:	ldp	x27, x28, [sp, #80]
  4176e4:	ldp	x29, x30, [sp], #176
  4176e8:	ret
  4176ec:	b.eq	417708 <ferror@plt+0x13778>  // b.none
  4176f0:	ldr	x0, [x20, #32]
  4176f4:	bl	4212a0 <ferror@plt+0x1d310>
  4176f8:	ldp	x0, x1, [x20, #8]
  4176fc:	str	x1, [x0]
  417700:	b	41765c <ferror@plt+0x136cc>
  417704:	cbz	w0, 417690 <ferror@plt+0x13700>
  417708:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41770c:	add	x3, x3, #0xa70
  417710:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417714:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  417718:	add	x3, x3, #0x180
  41771c:	add	x1, x1, #0x5a8
  417720:	add	x0, x0, #0x108
  417724:	mov	x4, #0x0                   	// #0
  417728:	mov	w2, #0x659                 	// #1625
  41772c:	bl	426b10 <ferror@plt+0x22b80>
  417730:	ldr	x0, [x20, #24]
  417734:	bl	413678 <ferror@plt+0xf6e8>
  417738:	ldp	x0, x1, [x20, #8]
  41773c:	str	x1, [x0]
  417740:	b	41765c <ferror@plt+0x136cc>
  417744:	ldr	x0, [x20, #8]
  417748:	ldr	d0, [x20, #16]
  41774c:	str	d0, [x0]
  417750:	b	41765c <ferror@plt+0x136cc>
  417754:	cmp	w23, #0x0
  417758:	b.le	417770 <ferror@plt+0x137e0>
  41775c:	ldr	x1, [x21]
  417760:	add	x0, x19, #0x50
  417764:	mov	x2, #0x0                   	// #0
  417768:	add	x1, x1, w23, sxtw #3
  41776c:	bl	415a08 <ferror@plt+0x11a78>
  417770:	ldr	x23, [x19]
  417774:	cbz	x23, 4177a0 <ferror@plt+0x13810>
  417778:	ldr	x1, [x23]
  41777c:	ldr	x4, [x1, #88]
  417780:	cbz	x4, 417798 <ferror@plt+0x13808>
  417784:	ldr	x2, [x1, #32]
  417788:	mov	x3, x20
  41778c:	mov	x0, x19
  417790:	blr	x4
  417794:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417798:	ldr	x23, [x23, #8]
  41779c:	cbnz	x23, 417778 <ferror@plt+0x137e8>
  4177a0:	ldr	x1, [x19, #64]
  4177a4:	cbz	x1, 4177c4 <ferror@plt+0x13834>
  4177a8:	ldr	x4, [x1, #88]
  4177ac:	cbz	x4, 4177c4 <ferror@plt+0x13834>
  4177b0:	ldr	x2, [x1, #32]
  4177b4:	mov	x3, x20
  4177b8:	mov	x0, x19
  4177bc:	blr	x4
  4177c0:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  4177c4:	ldr	w0, [x29, #124]
  4177c8:	cbnz	w0, 417984 <ferror@plt+0x139f4>
  4177cc:	mov	w0, #0x1                   	// #1
  4177d0:	mov	sp, x29
  4177d4:	ldp	x19, x20, [sp, #16]
  4177d8:	ldp	x21, x22, [sp, #32]
  4177dc:	ldp	x23, x24, [sp, #48]
  4177e0:	ldp	x25, x26, [sp, #64]
  4177e4:	ldp	x27, x28, [sp, #80]
  4177e8:	ldp	x29, x30, [sp], #176
  4177ec:	ret
  4177f0:	ldrb	w5, [x26, #1]
  4177f4:	eor	w0, w27, #0x1
  4177f8:	cmp	w5, #0x0
  4177fc:	csel	w0, w0, wzr, ne  // ne = any
  417800:	cbz	w0, 417594 <ferror@plt+0x13604>
  417804:	cmp	w5, #0x2d
  417808:	b.ne	417a2c <ferror@plt+0x13a9c>  // b.any
  41780c:	ldrb	w0, [x26, #2]
  417810:	cbz	w0, 417960 <ferror@plt+0x139d0>
  417814:	ldrb	w0, [x19, #56]
  417818:	add	x28, x26, #0x2
  41781c:	tbz	w0, #0, 417860 <ferror@plt+0x138d0>
  417820:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417824:	mov	x0, x28
  417828:	add	x1, x1, #0x7d8
  41782c:	bl	403ad0 <strcmp@plt>
  417830:	cbz	w0, 417de0 <ferror@plt+0x13e50>
  417834:	adrp	x1, 440000 <ferror@plt+0x3c070>
  417838:	mov	x0, x28
  41783c:	add	x1, x1, #0x820
  417840:	bl	403ad0 <strcmp@plt>
  417844:	cbz	w0, 417dd0 <ferror@plt+0x13e40>
  417848:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41784c:	mov	x0, x28
  417850:	add	x1, x1, #0x898
  417854:	mov	x2, #0x5                   	// #5
  417858:	bl	403830 <strncmp@plt>
  41785c:	cbz	w0, 417cec <ferror@plt+0x13d5c>
  417860:	ldr	x1, [x19, #64]
  417864:	cbz	x1, 417bdc <ferror@plt+0x13c4c>
  417868:	str	x24, [sp]
  41786c:	mov	x7, x20
  417870:	mov	x6, x21
  417874:	mov	x5, x22
  417878:	mov	x3, x28
  41787c:	add	x2, x29, #0x9c
  417880:	mov	x0, x19
  417884:	mov	w4, #0x0                   	// #0
  417888:	bl	415ff8 <ferror@plt+0x12068>
  41788c:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417890:	ldr	w0, [x29, #160]
  417894:	cbz	w0, 417bdc <ferror@plt+0x13c4c>
  417898:	ldr	w6, [x22]
  41789c:	mov	w27, #0x0                   	// #0
  4178a0:	ldr	w2, [x29, #156]
  4178a4:	b	417568 <ferror@plt+0x135d8>
  4178a8:	ldr	x0, [x3, w2, sxtw #3]
  4178ac:	ldrb	w0, [x0]
  4178b0:	cmp	w0, #0x2d
  4178b4:	csel	w23, w23, wzr, ne  // ne = any
  4178b8:	b	417568 <ferror@plt+0x135d8>
  4178bc:	add	x26, x26, #0x30
  4178c0:	cmp	x0, x26
  4178c4:	b.ne	417500 <ferror@plt+0x13570>  // b.any
  4178c8:	b	41759c <ferror@plt+0x1360c>
  4178cc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4178d0:	add	x1, x1, #0xa70
  4178d4:	add	x1, x1, #0x168
  4178d8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4178dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4178e0:	add	x2, x2, #0x8b8
  4178e4:	add	x0, x0, #0x108
  4178e8:	bl	414da8 <ferror@plt+0x10e18>
  4178ec:	b	4175e8 <ferror@plt+0x13658>
  4178f0:	cmp	x22, #0x0
  4178f4:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  4178f8:	b.eq	417904 <ferror@plt+0x13974>  // b.none
  4178fc:	ldr	w0, [x22]
  417900:	cbnz	w0, 417970 <ferror@plt+0x139e0>
  417904:	adrp	x0, 440000 <ferror@plt+0x3c070>
  417908:	add	x2, x29, #0xa8
  41790c:	add	x0, x0, #0x870
  417910:	add	x1, x29, #0xa0
  417914:	mov	x3, #0x0                   	// #0
  417918:	bl	40a4a0 <ferror@plt+0x6510>
  41791c:	cbz	w0, 417c38 <ferror@plt+0x13ca8>
  417920:	ldp	x23, x2, [x29, #160]
  417924:	mov	w1, #0x0                   	// #0
  417928:	mov	x0, x23
  41792c:	bl	403d60 <memchr@plt>
  417930:	cbz	x0, 417c38 <ferror@plt+0x13ca8>
  417934:	mov	x0, x23
  417938:	bl	40b2f0 <ferror@plt+0x7360>
  41793c:	mov	x23, x0
  417940:	ldr	x0, [x29, #160]
  417944:	bl	413678 <ferror@plt+0xf6e8>
  417948:	cbz	x23, 417c38 <ferror@plt+0x13ca8>
  41794c:	mov	x0, x23
  417950:	bl	42dec0 <ferror@plt+0x29f30>
  417954:	mov	x0, x23
  417958:	bl	413678 <ferror@plt+0xf6e8>
  41795c:	b	417448 <ferror@plt+0x134b8>
  417960:	mov	w23, w2
  417964:	mov	w27, #0x1                   	// #1
  417968:	ldr	w2, [x29, #156]
  41796c:	b	417568 <ferror@plt+0x135d8>
  417970:	ldr	x0, [x21]
  417974:	ldr	x0, [x0]
  417978:	bl	40b2f0 <ferror@plt+0x7360>
  41797c:	mov	x23, x0
  417980:	b	417948 <ferror@plt+0x139b8>
  417984:	add	x0, x19, #0x50
  417988:	mov	w1, #0x1                   	// #1
  41798c:	bl	4155c8 <ferror@plt+0x11638>
  417990:	mov	w0, #0x1                   	// #1
  417994:	ldr	w4, [x22]
  417998:	str	w0, [x29, #156]
  41799c:	cmp	w4, w0
  4179a0:	b.le	4177cc <ferror@plt+0x1383c>
  4179a4:	ldr	x3, [x21]
  4179a8:	mov	x5, #0x1                   	// #1
  4179ac:	nop
  4179b0:	mov	w6, w5
  4179b4:	mov	x0, x5
  4179b8:	ldr	x2, [x3, x0, lsl #3]
  4179bc:	mov	w1, w0
  4179c0:	cbnz	x2, 4179d4 <ferror@plt+0x13a44>
  4179c4:	add	w1, w0, #0x1
  4179c8:	add	x0, x0, #0x1
  4179cc:	cmp	w4, w0
  4179d0:	b.gt	4179b8 <ferror@plt+0x13a28>
  4179d4:	cmp	w1, w5
  4179d8:	b.gt	4179f4 <ferror@plt+0x13a64>
  4179dc:	ldr	w4, [x22]
  4179e0:	add	x5, x5, #0x1
  4179e4:	cmp	w4, w5
  4179e8:	b.gt	4179b0 <ferror@plt+0x13a20>
  4179ec:	mov	w0, #0x1                   	// #1
  4179f0:	b	4177d0 <ferror@plt+0x13840>
  4179f4:	sub	w6, w1, w6
  4179f8:	cmp	w1, w4
  4179fc:	sxtw	x1, w1
  417a00:	sub	x2, x3, w6, sxtw #3
  417a04:	b.ge	417a20 <ferror@plt+0x13a90>  // b.tcont
  417a08:	ldr	x0, [x3, x1, lsl #3]
  417a0c:	str	x0, [x2, x1, lsl #3]
  417a10:	str	xzr, [x3, x1, lsl #3]
  417a14:	add	x1, x1, #0x1
  417a18:	cmp	w4, w1
  417a1c:	b.gt	417a08 <ferror@plt+0x13a78>
  417a20:	sub	w4, w4, w6
  417a24:	str	w4, [x22]
  417a28:	b	4179e0 <ferror@plt+0x13a50>
  417a2c:	ldr	x0, [x19]
  417a30:	add	x5, x26, #0x1
  417a34:	ldr	x1, [x19, #64]
  417a38:	str	w2, [x29, #168]
  417a3c:	bl	4154b0 <ferror@plt+0x11520>
  417a40:	str	x5, [x29, #96]
  417a44:	str	w0, [x29, #112]
  417a48:	mov	x0, x5
  417a4c:	bl	4034d0 <strlen@plt>
  417a50:	sbfiz	x2, x0, #2, #32
  417a54:	mov	x28, x0
  417a58:	add	x0, x2, #0xf
  417a5c:	and	x0, x0, #0xfffffffffffffff0
  417a60:	mov	w1, #0x0                   	// #0
  417a64:	sub	sp, sp, x0
  417a68:	str	w28, [x29, #120]
  417a6c:	add	x3, sp, #0x10
  417a70:	str	x3, [x29, #104]
  417a74:	mov	x0, x3
  417a78:	bl	403880 <memset@plt>
  417a7c:	ldrb	w2, [x19, #56]
  417a80:	cmp	w28, #0x0
  417a84:	b.le	417db8 <ferror@plt+0x13e28>
  417a88:	add	x4, x26, #0x2
  417a8c:	sub	w28, w28, #0x1
  417a90:	ldp	x26, x3, [x29, #96]
  417a94:	add	x1, x28, x4
  417a98:	stp	x1, x3, [x29, #128]
  417a9c:	nop
  417aa0:	tbz	w2, #0, 417ac0 <ferror@plt+0x13b30>
  417aa4:	ldrb	w0, [x26]
  417aa8:	cmp	w0, #0x3f
  417aac:	b.eq	417de0 <ferror@plt+0x13e50>  // b.none
  417ab0:	cmp	w0, #0x68
  417ab4:	ldr	w0, [x29, #112]
  417ab8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  417abc:	b.eq	417de0 <ferror@plt+0x13e50>  // b.none
  417ac0:	ldr	x1, [x19, #64]
  417ac4:	str	wzr, [x29, #160]
  417ac8:	cbz	x1, 417b90 <ferror@plt+0x13c00>
  417acc:	ldrb	w4, [x26]
  417ad0:	mov	x7, x20
  417ad4:	ldr	w2, [x29, #156]
  417ad8:	mov	x6, x21
  417adc:	str	x24, [sp]
  417ae0:	mov	x5, x22
  417ae4:	add	x3, x29, #0xa8
  417ae8:	mov	x0, x19
  417aec:	bl	416350 <ferror@plt+0x123c0>
  417af0:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417af4:	ldr	w0, [x29, #160]
  417af8:	cbz	w0, 417b90 <ferror@plt+0x13c00>
  417afc:	ldrb	w1, [x19, #56]
  417b00:	mov	w2, w1
  417b04:	tbnz	w1, #1, 417b80 <ferror@plt+0x13bf0>
  417b08:	cbz	w0, 417b5c <ferror@plt+0x13bcc>
  417b0c:	mov	w2, w1
  417b10:	ldr	x3, [x29, #136]
  417b14:	add	x26, x26, #0x1
  417b18:	add	x3, x3, #0x4
  417b1c:	str	x3, [x29, #136]
  417b20:	ldr	x3, [x29, #128]
  417b24:	cmp	x3, x26
  417b28:	b.ne	417aa0 <ferror@plt+0x13b10>  // b.any
  417b2c:	tbnz	w1, #1, 417d34 <ferror@plt+0x13da4>
  417b30:	cbz	w0, 417b5c <ferror@plt+0x13bcc>
  417b34:	ldrsw	x3, [x29, #156]
  417b38:	add	x0, x19, #0x50
  417b3c:	ldr	x1, [x21]
  417b40:	mov	x2, #0x0                   	// #0
  417b44:	add	x1, x1, x3, lsl #3
  417b48:	bl	415a08 <ferror@plt+0x11a78>
  417b4c:	ldr	w0, [x29, #160]
  417b50:	ldr	w1, [x29, #168]
  417b54:	str	w1, [x29, #156]
  417b58:	cbnz	w0, 417560 <ferror@plt+0x135d0>
  417b5c:	ldrb	w0, [x19, #56]
  417b60:	tbz	w0, #1, 4175bc <ferror@plt+0x1362c>
  417b64:	mov	w25, #0x1                   	// #1
  417b68:	b	417560 <ferror@plt+0x135d0>
  417b6c:	ldrb	w1, [x19, #56]
  417b70:	ldr	w0, [x29, #160]
  417b74:	mov	w2, w1
  417b78:	tbz	w1, #1, 417b08 <ferror@plt+0x13b78>
  417b7c:	cbz	w0, 417b10 <ferror@plt+0x13b80>
  417b80:	ldr	x3, [x29, #136]
  417b84:	mov	w4, #0x1                   	// #1
  417b88:	str	w4, [x3]
  417b8c:	b	417b10 <ferror@plt+0x13b80>
  417b90:	ldr	x28, [x19]
  417b94:	cbnz	x28, 417bac <ferror@plt+0x13c1c>
  417b98:	b	417b6c <ferror@plt+0x13bdc>
  417b9c:	ldr	w0, [x29, #160]
  417ba0:	cbnz	w0, 417afc <ferror@plt+0x13b6c>
  417ba4:	ldr	x28, [x28, #8]
  417ba8:	cbz	x28, 417c28 <ferror@plt+0x13c98>
  417bac:	ldrb	w4, [x26]
  417bb0:	mov	x7, x20
  417bb4:	ldr	w2, [x29, #156]
  417bb8:	mov	x6, x21
  417bbc:	ldr	x1, [x28]
  417bc0:	str	x24, [sp]
  417bc4:	mov	x5, x22
  417bc8:	add	x3, x29, #0xa8
  417bcc:	mov	x0, x19
  417bd0:	bl	416350 <ferror@plt+0x123c0>
  417bd4:	cbnz	w0, 417b9c <ferror@plt+0x13c0c>
  417bd8:	b	4175e8 <ferror@plt+0x13658>
  417bdc:	ldr	x26, [x19]
  417be0:	cbnz	x26, 417bf8 <ferror@plt+0x13c68>
  417be4:	b	4175ac <ferror@plt+0x1361c>
  417be8:	ldr	w0, [x29, #160]
  417bec:	cbnz	w0, 417898 <ferror@plt+0x13908>
  417bf0:	ldr	x26, [x26, #8]
  417bf4:	cbz	x26, 417c4c <ferror@plt+0x13cbc>
  417bf8:	ldr	x1, [x26]
  417bfc:	str	x24, [sp]
  417c00:	mov	x7, x20
  417c04:	mov	x6, x21
  417c08:	mov	x5, x22
  417c0c:	mov	x3, x28
  417c10:	add	x2, x29, #0x9c
  417c14:	mov	x0, x19
  417c18:	mov	w4, #0x0                   	// #0
  417c1c:	bl	415ff8 <ferror@plt+0x12068>
  417c20:	cbnz	w0, 417be8 <ferror@plt+0x13c58>
  417c24:	b	4175e8 <ferror@plt+0x13658>
  417c28:	ldrb	w1, [x19, #56]
  417c2c:	mov	w2, w1
  417c30:	tbnz	w1, #1, 417b10 <ferror@plt+0x13b80>
  417c34:	b	417b5c <ferror@plt+0x13bcc>
  417c38:	mov	x23, #0x0                   	// #0
  417c3c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  417c40:	add	x0, x0, #0x888
  417c44:	bl	42dec0 <ferror@plt+0x29f30>
  417c48:	b	417954 <ferror@plt+0x139c4>
  417c4c:	mov	x0, x28
  417c50:	mov	w1, #0x2d                  	// #45
  417c54:	bl	403c40 <strchr@plt>
  417c58:	cbz	x0, 4175ac <ferror@plt+0x1361c>
  417c5c:	ldr	x26, [x19]
  417c60:	sub	x1, x0, x28
  417c64:	add	x0, x0, #0x1
  417c68:	str	x0, [x29, #112]
  417c6c:	str	x1, [x29, #128]
  417c70:	cbnz	x26, 417c80 <ferror@plt+0x13cf0>
  417c74:	b	4175ac <ferror@plt+0x1361c>
  417c78:	ldr	x26, [x26, #8]
  417c7c:	cbz	x26, 4175ac <ferror@plt+0x1361c>
  417c80:	ldr	x3, [x26]
  417c84:	mov	x1, x28
  417c88:	ldr	x2, [x29, #128]
  417c8c:	str	x3, [x29, #136]
  417c90:	ldr	x0, [x3]
  417c94:	bl	403830 <strncmp@plt>
  417c98:	ldr	x3, [x29, #136]
  417c9c:	cbnz	w0, 417c78 <ferror@plt+0x13ce8>
  417ca0:	mov	x1, x3
  417ca4:	str	x24, [sp]
  417ca8:	ldr	x3, [x29, #112]
  417cac:	mov	x7, x20
  417cb0:	mov	x6, x21
  417cb4:	mov	x5, x22
  417cb8:	add	x2, x29, #0x9c
  417cbc:	mov	x0, x19
  417cc0:	mov	w4, #0x1                   	// #1
  417cc4:	bl	415ff8 <ferror@plt+0x12068>
  417cc8:	cbz	w0, 4175e8 <ferror@plt+0x13658>
  417ccc:	ldr	w0, [x29, #160]
  417cd0:	cbz	w0, 417c78 <ferror@plt+0x13ce8>
  417cd4:	ldrb	w0, [x19, #56]
  417cd8:	tbz	w0, #1, 417560 <ferror@plt+0x135d0>
  417cdc:	ldr	w6, [x22]
  417ce0:	mov	w27, #0x0                   	// #0
  417ce4:	ldr	w2, [x29, #156]
  417ce8:	b	417568 <ferror@plt+0x135d8>
  417cec:	ldr	x0, [x19]
  417cf0:	str	x0, [x29, #112]
  417cf4:	mov	x3, x0
  417cf8:	cbz	x0, 417860 <ferror@plt+0x138d0>
  417cfc:	add	x26, x26, #0x7
  417d00:	ldr	x2, [x3]
  417d04:	mov	x0, x26
  417d08:	stp	x3, x2, [x29, #128]
  417d0c:	ldr	x1, [x2]
  417d10:	bl	403ad0 <strcmp@plt>
  417d14:	ldp	x3, x2, [x29, #128]
  417d18:	cbz	w0, 417dc4 <ferror@plt+0x13e34>
  417d1c:	ldr	x3, [x3, #8]
  417d20:	cbnz	x3, 417d00 <ferror@plt+0x13d70>
  417d24:	ldr	x1, [x19, #64]
  417d28:	cbnz	x1, 417868 <ferror@plt+0x138d8>
  417d2c:	ldr	x26, [x29, #112]
  417d30:	b	417bf8 <ferror@plt+0x13c68>
  417d34:	ldr	w0, [x29, #120]
  417d38:	mov	x28, #0x0                   	// #0
  417d3c:	mov	w26, #0x0                   	// #0
  417d40:	mov	x2, #0x0                   	// #0
  417d44:	add	w3, w0, #0x1
  417d48:	sxtw	x3, w3
  417d4c:	ldr	x0, [x29, #104]
  417d50:	ldr	w0, [x0, x28, lsl #2]
  417d54:	cbnz	w0, 417d6c <ferror@plt+0x13ddc>
  417d58:	cbz	x2, 417da0 <ferror@plt+0x13e10>
  417d5c:	ldr	x0, [x29, #96]
  417d60:	ldrb	w0, [x0, x28]
  417d64:	strb	w0, [x2, w26, sxtw]
  417d68:	add	w26, w26, #0x1
  417d6c:	ldr	w0, [x29, #120]
  417d70:	add	x28, x28, #0x1
  417d74:	cmp	w0, w28
  417d78:	b.gt	417d4c <ferror@plt+0x13dbc>
  417d7c:	cbz	x2, 417d84 <ferror@plt+0x13df4>
  417d80:	strb	wzr, [x2, w26, sxtw]
  417d84:	ldrsw	x3, [x29, #156]
  417d88:	add	x0, x19, #0x50
  417d8c:	ldr	x1, [x21]
  417d90:	add	x1, x1, x3, lsl #3
  417d94:	bl	415a08 <ferror@plt+0x11a78>
  417d98:	ldr	w0, [x29, #160]
  417d9c:	b	417b58 <ferror@plt+0x13bc8>
  417da0:	mov	x0, x3
  417da4:	str	x3, [x29, #136]
  417da8:	bl	413538 <ferror@plt+0xf5a8>
  417dac:	mov	x2, x0
  417db0:	ldr	x3, [x29, #136]
  417db4:	b	417d5c <ferror@plt+0x13dcc>
  417db8:	tbz	w2, #1, 417b5c <ferror@plt+0x13bcc>
  417dbc:	mov	x2, #0x0                   	// #0
  417dc0:	b	417d84 <ferror@plt+0x13df4>
  417dc4:	mov	x0, x19
  417dc8:	mov	w1, #0x0                   	// #0
  417dcc:	bl	4173d8 <ferror@plt+0x13448>
  417dd0:	mov	x0, x19
  417dd4:	mov	x2, #0x0                   	// #0
  417dd8:	mov	w1, #0x0                   	// #0
  417ddc:	bl	4173d8 <ferror@plt+0x13448>
  417de0:	mov	x0, x19
  417de4:	mov	x2, #0x0                   	// #0
  417de8:	mov	w1, #0x1                   	// #1
  417dec:	bl	4173d8 <ferror@plt+0x13448>
  417df0:	stp	x29, x30, [sp, #-64]!
  417df4:	mov	x29, sp
  417df8:	stp	x19, x20, [sp, #16]
  417dfc:	mov	x20, x3
  417e00:	stp	x21, x22, [sp, #32]
  417e04:	mov	x22, x2
  417e08:	mov	x21, x4
  417e0c:	stp	x23, x24, [sp, #48]
  417e10:	mov	x23, x1
  417e14:	mov	x24, x0
  417e18:	mov	x0, #0x68                  	// #104
  417e1c:	bl	413598 <ferror@plt+0xf608>
  417e20:	mov	x19, x0
  417e24:	mov	x0, x24
  417e28:	bl	41f7f8 <ferror@plt+0x1b868>
  417e2c:	mov	x1, x0
  417e30:	mov	x0, x23
  417e34:	str	x1, [x19]
  417e38:	bl	41f7f8 <ferror@plt+0x1b868>
  417e3c:	mov	x1, x0
  417e40:	str	x1, [x19, #8]
  417e44:	mov	x0, x22
  417e48:	bl	41f7f8 <ferror@plt+0x1b868>
  417e4c:	mov	x1, x0
  417e50:	ldp	x23, x24, [sp, #48]
  417e54:	stp	x1, x21, [x19, #16]
  417e58:	mov	x0, x19
  417e5c:	str	x20, [x19, #32]
  417e60:	ldp	x19, x20, [sp, #16]
  417e64:	ldp	x21, x22, [sp, #32]
  417e68:	ldp	x29, x30, [sp], #64
  417e6c:	ret
  417e70:	cbz	x1, 41804c <ferror@plt+0x140bc>
  417e74:	stp	x29, x30, [sp, #-64]!
  417e78:	mov	x29, sp
  417e7c:	stp	x19, x20, [sp, #16]
  417e80:	mov	x19, x0
  417e84:	ldr	x0, [x1]
  417e88:	stp	x21, x22, [sp, #32]
  417e8c:	mov	x22, x1
  417e90:	cbz	x0, 41806c <ferror@plt+0x140dc>
  417e94:	sub	x3, x1, #0x30
  417e98:	mov	x0, #0x30                  	// #48
  417e9c:	stp	x23, x24, [sp, #48]
  417ea0:	mov	w24, #0x0                   	// #0
  417ea4:	nop
  417ea8:	mov	x21, x0
  417eac:	add	x0, x0, #0x30
  417eb0:	add	w24, w24, #0x1
  417eb4:	ldr	x2, [x3, x0]
  417eb8:	cbnz	x2, 417ea8 <ferror@plt+0x13f18>
  417ebc:	ldr	w1, [x19, #72]
  417ec0:	mov	x2, #0x30                  	// #48
  417ec4:	ldr	x0, [x19, #64]
  417ec8:	add	w1, w24, w1
  417ecc:	mov	w20, #0x30                  	// #48
  417ed0:	sxtw	x1, w1
  417ed4:	bl	4137f8 <ferror@plt+0xf868>
  417ed8:	str	x0, [x19, #64]
  417edc:	ldr	w3, [x19, #72]
  417ee0:	mov	x1, x22
  417ee4:	mov	x2, x21
  417ee8:	smaddl	x0, w3, w20, x0
  417eec:	bl	403460 <memcpy@plt>
  417ef0:	ldr	w23, [x19, #72]
  417ef4:	add	w1, w24, w23
  417ef8:	cmp	w23, w1
  417efc:	b.ge	417fe8 <ferror@plt+0x14058>  // b.tcont
  417f00:	adrp	x21, 440000 <ferror@plt+0x3c070>
  417f04:	adrp	x22, 43e000 <ferror@plt+0x3a070>
  417f08:	smull	x20, w23, w20
  417f0c:	add	x21, x21, #0x968
  417f10:	add	x22, x22, #0x108
  417f14:	b	417f3c <ferror@plt+0x13fac>
  417f18:	tbnz	w3, #2, 418000 <ferror@plt+0x14070>
  417f1c:	cmp	w4, #0x3
  417f20:	b.ne	41803c <ferror@plt+0x140ac>  // b.any
  417f24:	ldr	w1, [x19, #72]
  417f28:	add	w23, w23, #0x1
  417f2c:	add	x20, x20, #0x30
  417f30:	add	w1, w24, w1
  417f34:	cmp	w23, w1
  417f38:	b.ge	417fe8 <ferror@plt+0x14058>  // b.tcont
  417f3c:	ldr	x1, [x19, #64]
  417f40:	add	x1, x1, x20
  417f44:	ldrb	w4, [x1, #8]
  417f48:	cmp	w4, #0x2d
  417f4c:	b.eq	417f68 <ferror@plt+0x13fd8>  // b.none
  417f50:	cbz	w4, 417f90 <ferror@plt+0x14000>
  417f54:	adrp	x2, 441000 <ferror@plt+0x3d070>
  417f58:	ubfiz	x0, x4, #1, #8
  417f5c:	ldr	x2, [x2, #3848]
  417f60:	ldrh	w0, [x2, x0]
  417f64:	tbnz	w0, #6, 417f90 <ferror@plt+0x14000>
  417f68:	ldr	x6, [x1]
  417f6c:	mov	w3, w4
  417f70:	ldr	x5, [x19]
  417f74:	mov	w1, #0x10                  	// #16
  417f78:	mov	x2, x21
  417f7c:	mov	x0, x22
  417f80:	bl	414ae8 <ferror@plt+0x10b58>
  417f84:	ldr	x1, [x19, #64]
  417f88:	add	x1, x1, x20
  417f8c:	strb	wzr, [x1, #8]
  417f90:	ldp	w3, w4, [x1, #12]
  417f94:	cbnz	w4, 417f18 <ferror@plt+0x13f88>
  417f98:	tst	w3, #0x38
  417f9c:	b.eq	417f24 <ferror@plt+0x13f94>  // b.none
  417fa0:	ldr	x6, [x1]
  417fa4:	mov	x0, x22
  417fa8:	ldr	x5, [x19]
  417fac:	mov	w1, #0x10                  	// #16
  417fb0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  417fb4:	add	x2, x2, #0xa00
  417fb8:	add	w23, w23, #0x1
  417fbc:	bl	414ae8 <ferror@plt+0x10b58>
  417fc0:	ldr	x0, [x19, #64]
  417fc4:	add	x0, x0, x20
  417fc8:	add	x20, x20, #0x30
  417fcc:	ldr	w1, [x0, #12]
  417fd0:	and	w1, w1, #0xffffffc7
  417fd4:	str	w1, [x0, #12]
  417fd8:	ldr	w1, [x19, #72]
  417fdc:	add	w1, w24, w1
  417fe0:	cmp	w23, w1
  417fe4:	b.lt	417f3c <ferror@plt+0x13fac>  // b.tstop
  417fe8:	ldp	x23, x24, [sp, #48]
  417fec:	ldp	x21, x22, [sp, #32]
  417ff0:	str	w1, [x19, #72]
  417ff4:	ldp	x19, x20, [sp, #16]
  417ff8:	ldp	x29, x30, [sp], #64
  417ffc:	ret
  418000:	mov	w3, w4
  418004:	mov	x0, x22
  418008:	ldr	x5, [x1]
  41800c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418010:	ldr	x4, [x19]
  418014:	mov	w1, #0x10                  	// #16
  418018:	add	x2, x2, #0x9b0
  41801c:	bl	414ae8 <ferror@plt+0x10b58>
  418020:	ldr	x1, [x19, #64]
  418024:	add	x1, x1, x20
  418028:	ldp	w0, w4, [x1, #12]
  41802c:	and	w0, w0, #0xfffffffb
  418030:	str	w0, [x1, #12]
  418034:	cmp	w4, #0x3
  418038:	b.eq	417f24 <ferror@plt+0x13f94>  // b.none
  41803c:	ldr	w3, [x1, #12]
  418040:	tst	w3, #0x38
  418044:	b.eq	417f24 <ferror@plt+0x13f94>  // b.none
  418048:	b	417fa0 <ferror@plt+0x14010>
  41804c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418050:	add	x1, x1, #0xa70
  418054:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418058:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41805c:	add	x1, x1, #0x198
  418060:	add	x2, x2, #0x958
  418064:	add	x0, x0, #0x108
  418068:	b	414da8 <ferror@plt+0x10e18>
  41806c:	ldrsw	x1, [x19, #72]
  418070:	mov	x2, #0x30                  	// #48
  418074:	ldr	x0, [x19, #64]
  418078:	bl	4137f8 <ferror@plt+0xf868>
  41807c:	str	x0, [x19, #64]
  418080:	ldr	w1, [x19, #72]
  418084:	b	417fec <ferror@plt+0x1405c>
  418088:	cbz	x0, 418094 <ferror@plt+0x14104>
  41808c:	stp	x1, x2, [x0, #80]
  418090:	ret
  418094:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418098:	add	x1, x1, #0xa70
  41809c:	add	x1, x1, #0x1b8
  4180a0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4180a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4180a8:	add	x2, x2, #0x508
  4180ac:	add	x0, x0, #0x108
  4180b0:	b	414da8 <ferror@plt+0x10e18>
  4180b4:	nop
  4180b8:	cbz	x0, 4180c4 <ferror@plt+0x14134>
  4180bc:	str	x1, [x0, #96]
  4180c0:	ret
  4180c4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4180c8:	add	x1, x1, #0xa70
  4180cc:	add	x1, x1, #0x1d8
  4180d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4180d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4180d8:	add	x2, x2, #0x508
  4180dc:	add	x0, x0, #0x108
  4180e0:	b	414da8 <ferror@plt+0x10e18>
  4180e4:	nop
  4180e8:	cbz	x0, 418134 <ferror@plt+0x141a4>
  4180ec:	stp	x29, x30, [sp, #-48]!
  4180f0:	mov	x29, sp
  4180f4:	stp	x21, x22, [sp, #32]
  4180f8:	mov	x22, x1
  4180fc:	mov	x21, x3
  418100:	ldr	x1, [x0, #48]
  418104:	stp	x19, x20, [sp, #16]
  418108:	mov	x19, x0
  41810c:	mov	x20, x2
  418110:	cbz	x1, 41811c <ferror@plt+0x1418c>
  418114:	ldr	x0, [x0, #56]
  418118:	blr	x1
  41811c:	stp	x22, x21, [x19, #40]
  418120:	str	x20, [x19, #56]
  418124:	ldp	x19, x20, [sp, #16]
  418128:	ldp	x21, x22, [sp, #32]
  41812c:	ldp	x29, x30, [sp], #48
  418130:	ret
  418134:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418138:	add	x1, x1, #0xa70
  41813c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418140:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418144:	add	x1, x1, #0x1f8
  418148:	add	x2, x2, #0x508
  41814c:	add	x0, x0, #0x108
  418150:	b	414da8 <ferror@plt+0x10e18>
  418154:	nop
  418158:	stp	x29, x30, [sp, #-32]!
  41815c:	mov	x29, sp
  418160:	str	x19, [sp, #16]
  418164:	mov	x19, x0
  418168:	cbz	x0, 418198 <ferror@plt+0x14208>
  41816c:	mov	x0, x1
  418170:	bl	41f7f8 <ferror@plt+0x1b868>
  418174:	mov	x2, x0
  418178:	mov	x0, x19
  41817c:	ldr	x19, [sp, #16]
  418180:	adrp	x3, 413000 <ferror@plt+0xf070>
  418184:	ldp	x29, x30, [sp], #32
  418188:	add	x3, x3, #0x678
  41818c:	adrp	x1, 415000 <ferror@plt+0x11070>
  418190:	add	x1, x1, #0x420
  418194:	b	4180e8 <ferror@plt+0x14158>
  418198:	ldr	x19, [sp, #16]
  41819c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4181a0:	ldp	x29, x30, [sp], #32
  4181a4:	add	x1, x1, #0xa70
  4181a8:	add	x1, x1, #0x220
  4181ac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4181b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4181b4:	add	x2, x2, #0x508
  4181b8:	add	x0, x0, #0x108
  4181bc:	b	414da8 <ferror@plt+0x10e18>
  4181c0:	cbz	x1, 418208 <ferror@plt+0x14278>
  4181c4:	stp	x29, x30, [sp, #-48]!
  4181c8:	mov	x29, sp
  4181cc:	stp	x19, x20, [sp, #16]
  4181d0:	mov	x19, x0
  4181d4:	mov	x20, x1
  4181d8:	ldr	x0, [x0, #64]
  4181dc:	str	x21, [sp, #32]
  4181e0:	mov	x21, x2
  4181e4:	cbz	x0, 418228 <ferror@plt+0x14298>
  4181e8:	mov	x1, x20
  4181ec:	bl	417e70 <ferror@plt+0x13ee0>
  4181f0:	mov	x1, x21
  4181f4:	ldr	x21, [sp, #32]
  4181f8:	ldr	x0, [x19, #64]
  4181fc:	ldp	x19, x20, [sp, #16]
  418200:	ldp	x29, x30, [sp], #48
  418204:	b	418158 <ferror@plt+0x141c8>
  418208:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41820c:	add	x1, x1, #0xa70
  418210:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418214:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418218:	add	x1, x1, #0x248
  41821c:	add	x2, x2, #0x958
  418220:	add	x0, x0, #0x108
  418224:	b	414da8 <ferror@plt+0x10e18>
  418228:	mov	x4, #0x0                   	// #0
  41822c:	mov	x3, #0x0                   	// #0
  418230:	mov	x2, #0x0                   	// #0
  418234:	mov	x1, #0x0                   	// #0
  418238:	mov	x0, #0x0                   	// #0
  41823c:	bl	417df0 <ferror@plt+0x13e60>
  418240:	str	x0, [x19, #64]
  418244:	mov	x1, x20
  418248:	bl	417e70 <ferror@plt+0x13ee0>
  41824c:	mov	x1, x21
  418250:	ldr	x21, [sp, #32]
  418254:	ldr	x0, [x19, #64]
  418258:	ldp	x19, x20, [sp, #16]
  41825c:	ldp	x29, x30, [sp], #48
  418260:	b	418158 <ferror@plt+0x141c8>
  418264:	nop
  418268:	cbz	x0, 4182b4 <ferror@plt+0x14324>
  41826c:	stp	x29, x30, [sp, #-48]!
  418270:	mov	x29, sp
  418274:	stp	x21, x22, [sp, #32]
  418278:	mov	x22, x1
  41827c:	mov	x21, x3
  418280:	ldr	x1, [x0, #40]
  418284:	stp	x19, x20, [sp, #16]
  418288:	mov	x19, x0
  41828c:	mov	x20, x2
  418290:	cbz	x1, 41829c <ferror@plt+0x1430c>
  418294:	ldr	x0, [x0, #48]
  418298:	blr	x1
  41829c:	stp	x22, x21, [x19, #32]
  4182a0:	str	x20, [x19, #48]
  4182a4:	ldp	x19, x20, [sp, #16]
  4182a8:	ldp	x21, x22, [sp, #32]
  4182ac:	ldp	x29, x30, [sp], #48
  4182b0:	ret
  4182b4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4182b8:	add	x1, x1, #0xa70
  4182bc:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4182c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4182c4:	add	x1, x1, #0x270
  4182c8:	add	x2, x2, #0xa0
  4182cc:	add	x0, x0, #0x108
  4182d0:	b	414da8 <ferror@plt+0x10e18>
  4182d4:	nop
  4182d8:	stp	x29, x30, [sp, #-32]!
  4182dc:	mov	x29, sp
  4182e0:	str	x19, [sp, #16]
  4182e4:	mov	x19, x0
  4182e8:	cbz	x0, 418318 <ferror@plt+0x14388>
  4182ec:	mov	x0, x1
  4182f0:	bl	41f7f8 <ferror@plt+0x1b868>
  4182f4:	mov	x2, x0
  4182f8:	mov	x0, x19
  4182fc:	ldr	x19, [sp, #16]
  418300:	adrp	x3, 413000 <ferror@plt+0xf070>
  418304:	ldp	x29, x30, [sp], #32
  418308:	add	x3, x3, #0x678
  41830c:	adrp	x1, 415000 <ferror@plt+0x11070>
  418310:	add	x1, x1, #0x420
  418314:	b	418268 <ferror@plt+0x142d8>
  418318:	ldr	x19, [sp, #16]
  41831c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418320:	ldp	x29, x30, [sp], #32
  418324:	add	x1, x1, #0xa70
  418328:	add	x1, x1, #0x298
  41832c:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  418330:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418334:	add	x2, x2, #0xa0
  418338:	add	x0, x0, #0x108
  41833c:	b	414da8 <ferror@plt+0x10e18>
  418340:	cbz	x0, 418378 <ferror@plt+0x143e8>
  418344:	stp	x29, x30, [sp, #-32]!
  418348:	mov	x29, sp
  41834c:	stp	x19, x20, [sp, #16]
  418350:	mov	x19, x0
  418354:	mov	x20, x1
  418358:	ldr	x0, [x0, #16]
  41835c:	bl	413678 <ferror@plt+0xf6e8>
  418360:	mov	x0, x20
  418364:	bl	41f7f8 <ferror@plt+0x1b868>
  418368:	str	x0, [x19, #16]
  41836c:	ldp	x19, x20, [sp, #16]
  418370:	ldp	x29, x30, [sp], #32
  418374:	ret
  418378:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41837c:	add	x1, x1, #0xa70
  418380:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  418384:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418388:	add	x1, x1, #0x2c0
  41838c:	add	x2, x2, #0xa0
  418390:	add	x0, x0, #0x108
  418394:	b	414da8 <ferror@plt+0x10e18>
  418398:	cbz	x0, 4183a4 <ferror@plt+0x14414>
  41839c:	ldr	x0, [x0, #16]
  4183a0:	ret
  4183a4:	stp	x29, x30, [sp, #-16]!
  4183a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4183ac:	add	x1, x1, #0xa70
  4183b0:	mov	x29, sp
  4183b4:	add	x1, x1, #0x2e0
  4183b8:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  4183bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4183c0:	add	x2, x2, #0xa0
  4183c4:	add	x0, x0, #0x108
  4183c8:	bl	414da8 <ferror@plt+0x10e18>
  4183cc:	mov	x0, #0x0                   	// #0
  4183d0:	ldp	x29, x30, [sp], #16
  4183d4:	ret
  4183d8:	cbz	x0, 418410 <ferror@plt+0x14480>
  4183dc:	stp	x29, x30, [sp, #-32]!
  4183e0:	mov	x29, sp
  4183e4:	stp	x19, x20, [sp, #16]
  4183e8:	mov	x19, x0
  4183ec:	mov	x20, x1
  4183f0:	ldr	x0, [x0, #24]
  4183f4:	bl	413678 <ferror@plt+0xf6e8>
  4183f8:	mov	x0, x20
  4183fc:	bl	41f7f8 <ferror@plt+0x1b868>
  418400:	str	x0, [x19, #24]
  418404:	ldp	x19, x20, [sp, #16]
  418408:	ldp	x29, x30, [sp], #32
  41840c:	ret
  418410:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418414:	add	x1, x1, #0xa70
  418418:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  41841c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418420:	add	x1, x1, #0x300
  418424:	add	x2, x2, #0xa0
  418428:	add	x0, x0, #0x108
  41842c:	b	414da8 <ferror@plt+0x10e18>
  418430:	cbz	x0, 41843c <ferror@plt+0x144ac>
  418434:	ldr	x0, [x0, #24]
  418438:	ret
  41843c:	stp	x29, x30, [sp, #-16]!
  418440:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418444:	add	x1, x1, #0xa70
  418448:	mov	x29, sp
  41844c:	add	x1, x1, #0x328
  418450:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  418454:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  418458:	add	x2, x2, #0xa0
  41845c:	add	x0, x0, #0x108
  418460:	bl	414da8 <ferror@plt+0x10e18>
  418464:	mov	x0, #0x0                   	// #0
  418468:	ldp	x29, x30, [sp], #16
  41846c:	ret
  418470:	stp	x29, x30, [sp, #-96]!
  418474:	mov	x29, sp
  418478:	stp	x21, x22, [sp, #32]
  41847c:	mov	x21, x0
  418480:	stp	x19, x20, [sp, #16]
  418484:	mov	x19, x1
  418488:	ldrb	w0, [x21], #1
  41848c:	cbz	w0, 4184dc <ferror@plt+0x1454c>
  418490:	stp	x23, x24, [sp, #48]
  418494:	mov	x23, x2
  418498:	adrp	x24, 45a000 <ferror@plt+0x56070>
  41849c:	stp	x25, x26, [sp, #64]
  4184a0:	mov	w25, #0x1                   	// #1
  4184a4:	cmp	w0, #0x2a
  4184a8:	b.eq	4184ec <ferror@plt+0x1455c>  // b.none
  4184ac:	cmp	w0, #0x3f
  4184b0:	b.ne	418574 <ferror@plt+0x145e4>  // b.any
  4184b4:	ldrb	w0, [x19]
  4184b8:	cbz	w0, 418540 <ferror@plt+0x145b0>
  4184bc:	ldr	x1, [x24, #1184]
  4184c0:	and	x0, x0, #0xff
  4184c4:	ldrb	w0, [x1, x0]
  4184c8:	add	x19, x19, x0
  4184cc:	ldrb	w0, [x21], #1
  4184d0:	cbnz	w0, 4184a4 <ferror@plt+0x14514>
  4184d4:	ldp	x23, x24, [sp, #48]
  4184d8:	ldp	x25, x26, [sp, #64]
  4184dc:	ldrb	w0, [x19]
  4184e0:	cmp	w0, #0x0
  4184e4:	cset	w0, eq  // eq = none
  4184e8:	b	41854c <ferror@plt+0x145bc>
  4184ec:	ldr	x22, [x24, #1184]
  4184f0:	str	w25, [x23]
  4184f4:	nop
  4184f8:	ldrb	w20, [x21], #1
  4184fc:	cmp	w20, #0x3f
  418500:	b.eq	41855c <ferror@plt+0x145cc>  // b.none
  418504:	cmp	w20, #0x2a
  418508:	b.eq	4184f8 <ferror@plt+0x14568>  // b.none
  41850c:	cbz	w20, 4185b8 <ferror@plt+0x14628>
  418510:	ldrb	w3, [x19]
  418514:	str	wzr, [sp, #92]
  418518:	cmp	w3, w20
  41851c:	b.ne	418538 <ferror@plt+0x145a8>  // b.any
  418520:	b	418588 <ferror@plt+0x145f8>
  418524:	ldrb	w0, [x22, x0]
  418528:	add	x19, x19, x0
  41852c:	ldrb	w3, [x19]
  418530:	cmp	w3, w20
  418534:	b.eq	418588 <ferror@plt+0x145f8>  // b.none
  418538:	and	x0, x3, #0xff
  41853c:	cbnz	w3, 418524 <ferror@plt+0x14594>
  418540:	ldp	x23, x24, [sp, #48]
  418544:	mov	w0, #0x0                   	// #0
  418548:	ldp	x25, x26, [sp, #64]
  41854c:	ldp	x19, x20, [sp, #16]
  418550:	ldp	x21, x22, [sp, #32]
  418554:	ldp	x29, x30, [sp], #96
  418558:	ret
  41855c:	ldrb	w0, [x19]
  418560:	and	x1, x0, #0xff
  418564:	cbz	w0, 418540 <ferror@plt+0x145b0>
  418568:	ldrb	w0, [x22, x1]
  41856c:	add	x19, x19, x0
  418570:	b	4184f8 <ferror@plt+0x14568>
  418574:	ldrb	w1, [x19]
  418578:	cmp	w1, w0
  41857c:	b.ne	418540 <ferror@plt+0x145b0>  // b.any
  418580:	add	x19, x19, #0x1
  418584:	b	4184cc <ferror@plt+0x1453c>
  418588:	add	x26, x19, #0x1
  41858c:	add	x2, sp, #0x5c
  418590:	mov	x1, x26
  418594:	mov	x0, x21
  418598:	bl	418470 <ferror@plt+0x144e0>
  41859c:	cbnz	w0, 4185b8 <ferror@plt+0x14628>
  4185a0:	ldr	w0, [sp, #92]
  4185a4:	cbnz	w0, 418540 <ferror@plt+0x145b0>
  4185a8:	ldrb	w3, [x19, #1]
  4185ac:	mov	x19, x26
  4185b0:	cbnz	w3, 418514 <ferror@plt+0x14584>
  4185b4:	b	4184cc <ferror@plt+0x1453c>
  4185b8:	mov	w0, #0x1                   	// #1
  4185bc:	ldp	x23, x24, [sp, #48]
  4185c0:	ldp	x25, x26, [sp, #64]
  4185c4:	b	41854c <ferror@plt+0x145bc>
  4185c8:	stp	x29, x30, [sp, #-176]!
  4185cc:	mov	x29, sp
  4185d0:	stp	x19, x20, [sp, #16]
  4185d4:	cbz	x0, 4186a0 <ferror@plt+0x14710>
  4185d8:	stp	x27, x28, [sp, #80]
  4185dc:	mov	x28, x2
  4185e0:	cbz	x2, 4186d0 <ferror@plt+0x14740>
  4185e4:	mov	x19, x0
  4185e8:	ldr	w0, [x0, #8]
  4185ec:	cmp	w0, w1
  4185f0:	b.hi	418630 <ferror@plt+0x146a0>  // b.pmore
  4185f4:	ldr	w0, [x19, #12]
  4185f8:	cmp	w0, w1
  4185fc:	b.cc	418630 <ferror@plt+0x146a0>  // b.lo, b.ul, b.last
  418600:	ldr	w0, [x19]
  418604:	cmp	w0, #0x2
  418608:	b.eq	418754 <ferror@plt+0x147c4>  // b.none
  41860c:	b.ls	418648 <ferror@plt+0x146b8>  // b.plast
  418610:	cmp	w0, #0x3
  418614:	b.eq	418784 <ferror@plt+0x147f4>  // b.none
  418618:	cmp	w0, #0x4
  41861c:	b.ne	418f58 <ferror@plt+0x14fc8>  // b.any
  418620:	ldr	w0, [x19, #4]
  418624:	cmp	w1, w0
  418628:	b.eq	418968 <ferror@plt+0x149d8>  // b.none
  41862c:	nop
  418630:	ldp	x27, x28, [sp, #80]
  418634:	mov	w19, #0x0                   	// #0
  418638:	mov	w0, w19
  41863c:	ldp	x19, x20, [sp, #16]
  418640:	ldp	x29, x30, [sp], #176
  418644:	ret
  418648:	cbz	w0, 418704 <ferror@plt+0x14774>
  41864c:	cbz	x3, 418984 <ferror@plt+0x149f4>
  418650:	ldr	x28, [x19, #16]
  418654:	ldrb	w0, [x28], #1
  418658:	cbz	w0, 41868c <ferror@plt+0x146fc>
  41865c:	cmp	w0, #0x2a
  418660:	b.eq	418a24 <ferror@plt+0x14a94>  // b.none
  418664:	cmp	w0, #0x3f
  418668:	b.eq	4189fc <ferror@plt+0x14a6c>  // b.none
  41866c:	ldrb	w1, [x3]
  418670:	cmp	w1, w0
  418674:	b.ne	418630 <ferror@plt+0x146a0>  // b.any
  418678:	mov	x4, x28
  41867c:	add	x3, x3, #0x1
  418680:	add	x28, x28, #0x1
  418684:	ldrb	w0, [x4]
  418688:	cbnz	w0, 41865c <ferror@plt+0x146cc>
  41868c:	ldrb	w0, [x3]
  418690:	ldp	x27, x28, [sp, #80]
  418694:	cmp	w0, #0x0
  418698:	cset	w19, eq  // eq = none
  41869c:	b	418638 <ferror@plt+0x146a8>
  4186a0:	mov	w19, #0x0                   	// #0
  4186a4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4186a8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4186ac:	add	x2, x2, #0xdc0
  4186b0:	add	x1, x1, #0xe28
  4186b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4186b8:	add	x0, x0, #0x108
  4186bc:	bl	414da8 <ferror@plt+0x10e18>
  4186c0:	mov	w0, w19
  4186c4:	ldp	x19, x20, [sp, #16]
  4186c8:	ldp	x29, x30, [sp], #176
  4186cc:	ret
  4186d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4186d4:	add	x2, x2, #0xdd0
  4186d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4186dc:	add	x1, x1, #0xe28
  4186e0:	mov	w19, #0x0                   	// #0
  4186e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4186e8:	add	x0, x0, #0x108
  4186ec:	bl	414da8 <ferror@plt+0x10e18>
  4186f0:	mov	w0, w19
  4186f4:	ldp	x19, x20, [sp, #16]
  4186f8:	ldp	x27, x28, [sp, #80]
  4186fc:	ldp	x29, x30, [sp], #176
  418700:	ret
  418704:	ldr	x3, [x19, #16]
  418708:	ldrb	w0, [x3], #1
  41870c:	cbz	w0, 418740 <ferror@plt+0x147b0>
  418710:	cmp	w0, #0x2a
  418714:	b.eq	4187f4 <ferror@plt+0x14864>  // b.none
  418718:	cmp	w0, #0x3f
  41871c:	b.eq	4187cc <ferror@plt+0x1483c>  // b.none
  418720:	ldrb	w1, [x28]
  418724:	cmp	w1, w0
  418728:	b.ne	418630 <ferror@plt+0x146a0>  // b.any
  41872c:	mov	x4, x3
  418730:	add	x28, x28, #0x1
  418734:	add	x3, x3, #0x1
  418738:	ldrb	w0, [x4]
  41873c:	cbnz	w0, 418710 <ferror@plt+0x14780>
  418740:	ldrb	w0, [x28]
  418744:	ldp	x27, x28, [sp, #80]
  418748:	cmp	w0, #0x0
  41874c:	cset	w19, eq  // eq = none
  418750:	b	418638 <ferror@plt+0x146a8>
  418754:	ldr	w2, [x19, #4]
  418758:	cmp	w1, w2
  41875c:	b.eq	418968 <ferror@plt+0x149d8>  // b.none
  418760:	cbz	w2, 4187c0 <ferror@plt+0x14830>
  418764:	ldr	x0, [x19, #16]
  418768:	mov	x1, x28
  41876c:	mov	w2, w2
  418770:	bl	403830 <strncmp@plt>
  418774:	cmp	w0, #0x0
  418778:	cset	w19, eq  // eq = none
  41877c:	ldp	x27, x28, [sp, #80]
  418780:	b	418638 <ferror@plt+0x146a8>
  418784:	ldr	w2, [x19, #4]
  418788:	cbz	w2, 4187c0 <ferror@plt+0x14830>
  41878c:	ldr	x0, [x19, #16]
  418790:	sub	w1, w1, w2
  418794:	add	x1, x28, x1
  418798:	bl	403ad0 <strcmp@plt>
  41879c:	cmp	w0, #0x0
  4187a0:	cset	w19, eq  // eq = none
  4187a4:	ldp	x27, x28, [sp, #80]
  4187a8:	b	418638 <ferror@plt+0x146a8>
  4187ac:	ldrb	w0, [x11, #1]
  4187b0:	cbnz	w0, 418d78 <ferror@plt+0x14de8>
  4187b4:	ldp	x21, x22, [sp, #32]
  4187b8:	ldp	x25, x26, [sp, #64]
  4187bc:	nop
  4187c0:	mov	w19, #0x1                   	// #1
  4187c4:	ldp	x27, x28, [sp, #80]
  4187c8:	b	418638 <ferror@plt+0x146a8>
  4187cc:	ldrb	w0, [x28]
  4187d0:	cbz	w0, 418630 <ferror@plt+0x146a0>
  4187d4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  4187d8:	and	x0, x0, #0xff
  4187dc:	mov	x4, x3
  4187e0:	add	x3, x3, #0x1
  4187e4:	ldr	x1, [x1, #1184]
  4187e8:	ldrb	w0, [x1, x0]
  4187ec:	add	x28, x28, x0
  4187f0:	b	418738 <ferror@plt+0x147a8>
  4187f4:	mov	x4, x3
  4187f8:	adrp	x0, 45a000 <ferror@plt+0x56070>
  4187fc:	ldr	x27, [x0, #1184]
  418800:	ldrb	w5, [x4], #1
  418804:	cmp	w5, #0x3f
  418808:	b.eq	41882c <ferror@plt+0x1489c>  // b.none
  41880c:	nop
  418810:	cmp	w5, #0x2a
  418814:	b.ne	418848 <ferror@plt+0x148b8>  // b.any
  418818:	mov	x3, x4
  41881c:	mov	x4, x3
  418820:	ldrb	w5, [x4], #1
  418824:	cmp	w5, #0x3f
  418828:	b.ne	418810 <ferror@plt+0x14880>  // b.any
  41882c:	ldrb	w0, [x28]
  418830:	and	x1, x0, #0xff
  418834:	cbz	w0, 418630 <ferror@plt+0x146a0>
  418838:	ldrb	w0, [x27, x1]
  41883c:	mov	x3, x4
  418840:	add	x28, x28, x0
  418844:	b	41881c <ferror@plt+0x1488c>
  418848:	cbz	w5, 4187c0 <ferror@plt+0x14830>
  41884c:	stp	x25, x26, [sp, #64]
  418850:	mov	x26, x4
  418854:	str	x3, [sp, #96]
  418858:	mov	w3, w5
  41885c:	b	418870 <ferror@plt+0x148e0>
  418860:	and	x1, x0, #0xff
  418864:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418868:	ldrb	w0, [x27, x1]
  41886c:	add	x28, x28, x0
  418870:	ldrb	w0, [x28]
  418874:	cmp	w3, w0
  418878:	b.ne	418860 <ferror@plt+0x148d0>  // b.any
  41887c:	ldr	x1, [sp, #96]
  418880:	add	x25, x28, #0x1
  418884:	ldrb	w0, [x26]
  418888:	add	x1, x1, #0x2
  41888c:	str	x1, [sp, #112]
  418890:	cbz	w0, 418f0c <ferror@plt+0x14f7c>
  418894:	mov	x4, x25
  418898:	mov	x9, x1
  41889c:	mov	w1, #0x0                   	// #0
  4188a0:	str	w3, [sp, #104]
  4188a4:	cmp	w0, #0x2a
  4188a8:	b.eq	418908 <ferror@plt+0x14978>  // b.none
  4188ac:	cmp	w0, #0x3f
  4188b0:	b.ne	418f44 <ferror@plt+0x14fb4>  // b.any
  4188b4:	ldrb	w0, [x4]
  4188b8:	cbz	w0, 4198c8 <ferror@plt+0x15938>
  4188bc:	and	x0, x0, #0xff
  4188c0:	ldrb	w0, [x27, x0]
  4188c4:	add	x4, x4, x0
  4188c8:	ldrb	w0, [x9], #1
  4188cc:	cbnz	w0, 4188a4 <ferror@plt+0x14914>
  4188d0:	ldrb	w0, [x4]
  4188d4:	ldr	w3, [sp, #104]
  4188d8:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  4188dc:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  4188e0:	ldrb	w0, [x28, #1]
  4188e4:	cbz	w0, 4189e8 <ferror@plt+0x14a58>
  4188e8:	mov	x28, x25
  4188ec:	b	418870 <ferror@plt+0x148e0>
  4188f0:	ldrb	w0, [x4]
  4188f4:	and	x1, x0, #0xff
  4188f8:	cbz	w0, 418960 <ferror@plt+0x149d0>
  4188fc:	ldrb	w0, [x27, x1]
  418900:	add	x4, x4, x0
  418904:	mov	x9, x5
  418908:	mov	x5, x9
  41890c:	ldrb	w6, [x5], #1
  418910:	cmp	w6, #0x3f
  418914:	b.eq	4188f0 <ferror@plt+0x14960>  // b.none
  418918:	cmp	w6, #0x2a
  41891c:	b.eq	418904 <ferror@plt+0x14974>  // b.none
  418920:	cbz	w6, 418f14 <ferror@plt+0x14f84>
  418924:	mov	x3, x26
  418928:	str	x28, [sp, #120]
  41892c:	mov	x28, x25
  418930:	ldrb	w0, [x4]
  418934:	cmp	w0, w6
  418938:	b.ne	418954 <ferror@plt+0x149c4>  // b.any
  41893c:	b	418f7c <ferror@plt+0x14fec>
  418940:	ldrb	w0, [x27, x1]
  418944:	add	x4, x4, x0
  418948:	ldrb	w0, [x4]
  41894c:	cmp	w6, w0
  418950:	b.eq	418f7c <ferror@plt+0x14fec>  // b.none
  418954:	and	x1, x0, #0xff
  418958:	cbnz	w0, 418940 <ferror@plt+0x149b0>
  41895c:	nop
  418960:	ldp	x25, x26, [sp, #64]
  418964:	b	418630 <ferror@plt+0x146a0>
  418968:	ldr	x0, [x19, #16]
  41896c:	mov	x1, x28
  418970:	bl	403ad0 <strcmp@plt>
  418974:	cmp	w0, #0x0
  418978:	cset	w19, eq  // eq = none
  41897c:	ldp	x27, x28, [sp, #80]
  418980:	b	418638 <ferror@plt+0x146a8>
  418984:	mov	w1, w1
  418988:	mov	x0, x2
  41898c:	bl	42c110 <ferror@plt+0x28180>
  418990:	mov	x3, x0
  418994:	ldr	x28, [x19, #16]
  418998:	mov	x4, x0
  41899c:	ldrb	w0, [x28], #1
  4189a0:	cbz	w0, 4189cc <ferror@plt+0x14a3c>
  4189a4:	cmp	w0, #0x2a
  4189a8:	b.eq	4190a8 <ferror@plt+0x15118>  // b.none
  4189ac:	cmp	w0, #0x3f
  4189b0:	b.eq	419088 <ferror@plt+0x150f8>  // b.none
  4189b4:	ldrb	w1, [x4]
  4189b8:	cmp	w1, w0
  4189bc:	b.ne	418f3c <ferror@plt+0x14fac>  // b.any
  4189c0:	add	x4, x4, #0x1
  4189c4:	ldrb	w0, [x28], #1
  4189c8:	cbnz	w0, 4189a4 <ferror@plt+0x14a14>
  4189cc:	ldrb	w0, [x4]
  4189d0:	cmp	w0, #0x0
  4189d4:	cset	w19, eq  // eq = none
  4189d8:	mov	x0, x3
  4189dc:	bl	413678 <ferror@plt+0xf6e8>
  4189e0:	ldp	x27, x28, [sp, #80]
  4189e4:	b	418638 <ferror@plt+0x146a8>
  4189e8:	mov	x4, x26
  4189ec:	mov	x28, x25
  4189f0:	ldp	x25, x26, [sp, #64]
  4189f4:	ldr	x3, [sp, #112]
  4189f8:	b	418738 <ferror@plt+0x147a8>
  4189fc:	ldrb	w0, [x3]
  418a00:	cbz	w0, 418630 <ferror@plt+0x146a0>
  418a04:	adrp	x1, 45a000 <ferror@plt+0x56070>
  418a08:	and	x0, x0, #0xff
  418a0c:	mov	x4, x28
  418a10:	add	x28, x28, #0x1
  418a14:	ldr	x1, [x1, #1184]
  418a18:	ldrb	w0, [x1, x0]
  418a1c:	add	x3, x3, x0
  418a20:	b	418684 <ferror@plt+0x146f4>
  418a24:	mov	x4, x28
  418a28:	adrp	x0, 45a000 <ferror@plt+0x56070>
  418a2c:	ldr	x27, [x0, #1184]
  418a30:	ldrb	w5, [x4], #1
  418a34:	cmp	w5, #0x3f
  418a38:	b.eq	418a5c <ferror@plt+0x14acc>  // b.none
  418a3c:	nop
  418a40:	cmp	w5, #0x2a
  418a44:	b.ne	418a78 <ferror@plt+0x14ae8>  // b.any
  418a48:	mov	x28, x4
  418a4c:	mov	x4, x28
  418a50:	ldrb	w5, [x4], #1
  418a54:	cmp	w5, #0x3f
  418a58:	b.ne	418a40 <ferror@plt+0x14ab0>  // b.any
  418a5c:	ldrb	w0, [x3]
  418a60:	and	x1, x0, #0xff
  418a64:	cbz	w0, 418630 <ferror@plt+0x146a0>
  418a68:	ldrb	w0, [x27, x1]
  418a6c:	mov	x28, x4
  418a70:	add	x3, x3, x0
  418a74:	b	418a4c <ferror@plt+0x14abc>
  418a78:	cbz	w5, 4187c0 <ferror@plt+0x14830>
  418a7c:	stp	x25, x26, [sp, #64]
  418a80:	mov	x26, x4
  418a84:	str	x28, [sp, #96]
  418a88:	mov	w28, w5
  418a8c:	b	418aa0 <ferror@plt+0x14b10>
  418a90:	and	x1, x0, #0xff
  418a94:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418a98:	ldrb	w0, [x27, x1]
  418a9c:	add	x3, x3, x0
  418aa0:	ldrb	w0, [x3]
  418aa4:	cmp	w28, w0
  418aa8:	b.ne	418a90 <ferror@plt+0x14b00>  // b.any
  418aac:	ldr	x1, [sp, #96]
  418ab0:	add	x25, x3, #0x1
  418ab4:	ldrb	w0, [x26]
  418ab8:	add	x1, x1, #0x2
  418abc:	str	x1, [sp, #112]
  418ac0:	cbz	w0, 419a48 <ferror@plt+0x15ab8>
  418ac4:	mov	x4, x25
  418ac8:	str	w28, [sp, #104]
  418acc:	mov	x28, x26
  418ad0:	mov	x26, x3
  418ad4:	mov	x9, x1
  418ad8:	mov	w1, #0x0                   	// #0
  418adc:	cmp	w0, #0x2a
  418ae0:	b.eq	418b48 <ferror@plt+0x14bb8>  // b.none
  418ae4:	cmp	w0, #0x3f
  418ae8:	b.ne	418f68 <ferror@plt+0x14fd8>  // b.any
  418aec:	ldrb	w0, [x4]
  418af0:	cbz	w0, 4199e8 <ferror@plt+0x15a58>
  418af4:	and	x0, x0, #0xff
  418af8:	ldrb	w0, [x27, x0]
  418afc:	add	x4, x4, x0
  418b00:	ldrb	w0, [x9], #1
  418b04:	cbnz	w0, 418adc <ferror@plt+0x14b4c>
  418b08:	ldrb	w0, [x4]
  418b0c:	mov	x3, x26
  418b10:	mov	x26, x28
  418b14:	ldr	w28, [sp, #104]
  418b18:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  418b1c:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  418b20:	ldrb	w0, [x3, #1]
  418b24:	cbz	w0, 418ec4 <ferror@plt+0x14f34>
  418b28:	mov	x3, x25
  418b2c:	b	418aa0 <ferror@plt+0x14b10>
  418b30:	ldrb	w0, [x4]
  418b34:	and	x1, x0, #0xff
  418b38:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418b3c:	ldrb	w0, [x27, x1]
  418b40:	add	x4, x4, x0
  418b44:	mov	x9, x5
  418b48:	mov	x5, x9
  418b4c:	ldrb	w6, [x5], #1
  418b50:	cmp	w6, #0x3f
  418b54:	b.eq	418b30 <ferror@plt+0x14ba0>  // b.none
  418b58:	cmp	w6, #0x2a
  418b5c:	b.eq	418b44 <ferror@plt+0x14bb4>  // b.none
  418b60:	cbz	w6, 418f14 <ferror@plt+0x14f84>
  418b64:	mov	x3, x28
  418b68:	mov	x28, x25
  418b6c:	str	x26, [sp, #120]
  418b70:	b	418b84 <ferror@plt+0x14bf4>
  418b74:	and	x1, x0, #0xff
  418b78:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418b7c:	ldrb	w0, [x27, x1]
  418b80:	add	x4, x4, x0
  418b84:	ldrb	w0, [x4]
  418b88:	cmp	w6, w0
  418b8c:	b.ne	418b74 <ferror@plt+0x14be4>  // b.any
  418b90:	ldrb	w0, [x5]
  418b94:	add	x25, x4, #0x1
  418b98:	add	x13, x9, #0x2
  418b9c:	cbz	w0, 419ab4 <ferror@plt+0x15b24>
  418ba0:	mov	x7, x25
  418ba4:	mov	w1, #0x0                   	// #0
  418ba8:	cmp	w0, #0x2a
  418bac:	b.eq	418c08 <ferror@plt+0x14c78>  // b.none
  418bb0:	cmp	w0, #0x3f
  418bb4:	b.ne	419130 <ferror@plt+0x151a0>  // b.any
  418bb8:	ldrb	w0, [x7]
  418bbc:	cbz	w0, 418bdc <ferror@plt+0x14c4c>
  418bc0:	and	x0, x0, #0xff
  418bc4:	ldrb	w0, [x27, x0]
  418bc8:	add	x7, x7, x0
  418bcc:	ldrb	w0, [x13], #1
  418bd0:	cbnz	w0, 418ba8 <ferror@plt+0x14c18>
  418bd4:	ldrb	w0, [x7]
  418bd8:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  418bdc:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  418be0:	ldrb	w0, [x4, #1]
  418be4:	cbz	w0, 418ed8 <ferror@plt+0x14f48>
  418be8:	mov	x4, x25
  418bec:	b	418b84 <ferror@plt+0x14bf4>
  418bf0:	ldrb	w0, [x7]
  418bf4:	and	x1, x0, #0xff
  418bf8:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418bfc:	ldrb	w0, [x27, x1]
  418c00:	add	x7, x7, x0
  418c04:	mov	x13, x8
  418c08:	mov	x8, x13
  418c0c:	ldrb	w10, [x8], #1
  418c10:	cmp	w10, #0x3f
  418c14:	b.eq	418bf0 <ferror@plt+0x14c60>  // b.none
  418c18:	cmp	w10, #0x2a
  418c1c:	b.eq	418c04 <ferror@plt+0x14c74>  // b.none
  418c20:	cbz	w10, 418f14 <ferror@plt+0x14f84>
  418c24:	str	x28, [sp, #128]
  418c28:	b	418c3c <ferror@plt+0x14cac>
  418c2c:	and	x1, x0, #0xff
  418c30:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418c34:	ldrb	w0, [x27, x1]
  418c38:	add	x7, x7, x0
  418c3c:	ldrb	w0, [x7]
  418c40:	cmp	w10, w0
  418c44:	b.ne	418c2c <ferror@plt+0x14c9c>  // b.any
  418c48:	ldrb	w0, [x8]
  418c4c:	add	x26, x7, #0x1
  418c50:	add	x18, x13, #0x2
  418c54:	cbz	w0, 419b0c <ferror@plt+0x15b7c>
  418c58:	mov	x11, x26
  418c5c:	mov	w1, #0x0                   	// #0
  418c60:	cmp	w0, #0x2a
  418c64:	b.eq	418cc0 <ferror@plt+0x14d30>  // b.none
  418c68:	cmp	w0, #0x3f
  418c6c:	b.ne	4193e8 <ferror@plt+0x15458>  // b.any
  418c70:	ldrb	w0, [x11]
  418c74:	cbz	w0, 418c94 <ferror@plt+0x14d04>
  418c78:	and	x0, x0, #0xff
  418c7c:	ldrb	w0, [x27, x0]
  418c80:	add	x11, x11, x0
  418c84:	ldrb	w0, [x18], #1
  418c88:	cbnz	w0, 418c60 <ferror@plt+0x14cd0>
  418c8c:	ldrb	w0, [x11]
  418c90:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  418c94:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  418c98:	ldrb	w0, [x7, #1]
  418c9c:	cbz	w0, 418ef8 <ferror@plt+0x14f68>
  418ca0:	mov	x7, x26
  418ca4:	b	418c3c <ferror@plt+0x14cac>
  418ca8:	ldrb	w0, [x11]
  418cac:	and	x1, x0, #0xff
  418cb0:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418cb4:	ldrb	w0, [x27, x1]
  418cb8:	add	x11, x11, x0
  418cbc:	mov	x18, x12
  418cc0:	mov	x12, x18
  418cc4:	ldrb	w14, [x12], #1
  418cc8:	cmp	w14, #0x3f
  418ccc:	b.eq	418ca8 <ferror@plt+0x14d18>  // b.none
  418cd0:	cmp	w14, #0x2a
  418cd4:	b.eq	418cbc <ferror@plt+0x14d2c>  // b.none
  418cd8:	cbz	w14, 418f14 <ferror@plt+0x14f84>
  418cdc:	str	x3, [sp, #136]
  418ce0:	mov	x3, x13
  418ce4:	mov	x13, x7
  418ce8:	mov	x7, x4
  418cec:	b	418d00 <ferror@plt+0x14d70>
  418cf0:	and	x1, x0, #0xff
  418cf4:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418cf8:	ldrb	w0, [x27, x1]
  418cfc:	add	x11, x11, x0
  418d00:	ldrb	w0, [x11]
  418d04:	cmp	w14, w0
  418d08:	b.ne	418cf0 <ferror@plt+0x14d60>  // b.any
  418d0c:	stp	x21, x22, [sp, #32]
  418d10:	add	x28, x11, #0x1
  418d14:	add	x21, x18, #0x2
  418d18:	ldrb	w0, [x12]
  418d1c:	cbz	w0, 4187ac <ferror@plt+0x1481c>
  418d20:	mov	x15, x28
  418d24:	stp	x23, x24, [sp, #48]
  418d28:	mov	x24, x3
  418d2c:	mov	w1, #0x0                   	// #0
  418d30:	cmp	w0, #0x2a
  418d34:	b.eq	418d9c <ferror@plt+0x14e0c>  // b.none
  418d38:	cmp	w0, #0x3f
  418d3c:	b.ne	419710 <ferror@plt+0x15780>  // b.any
  418d40:	ldrb	w0, [x15]
  418d44:	cbz	w0, 419b04 <ferror@plt+0x15b74>
  418d48:	and	x0, x0, #0xff
  418d4c:	ldrb	w0, [x27, x0]
  418d50:	add	x15, x15, x0
  418d54:	ldrb	w0, [x21], #1
  418d58:	cbnz	w0, 418d30 <ferror@plt+0x14da0>
  418d5c:	ldrb	w0, [x15]
  418d60:	mov	x3, x24
  418d64:	cbz	w0, 419aa4 <ferror@plt+0x15b14>
  418d68:	cbnz	w1, 4192c0 <ferror@plt+0x15330>
  418d6c:	ldrb	w0, [x11, #1]
  418d70:	cbz	w0, 419b50 <ferror@plt+0x15bc0>
  418d74:	ldp	x23, x24, [sp, #48]
  418d78:	mov	x11, x28
  418d7c:	ldp	x21, x22, [sp, #32]
  418d80:	b	418d00 <ferror@plt+0x14d70>
  418d84:	ldrb	w0, [x15]
  418d88:	and	x1, x0, #0xff
  418d8c:	cbz	w0, 4192c0 <ferror@plt+0x15330>
  418d90:	ldrb	w0, [x27, x1]
  418d94:	add	x15, x15, x0
  418d98:	mov	x21, x4
  418d9c:	mov	x4, x21
  418da0:	ldrb	w19, [x4], #1
  418da4:	cmp	w19, #0x3f
  418da8:	b.eq	418d84 <ferror@plt+0x14df4>  // b.none
  418dac:	cmp	w19, #0x2a
  418db0:	b.eq	418d98 <ferror@plt+0x14e08>  // b.none
  418db4:	cbnz	w19, 418dcc <ferror@plt+0x14e3c>
  418db8:	b	419aa4 <ferror@plt+0x15b14>
  418dbc:	and	x1, x0, #0xff
  418dc0:	cbz	w0, 4192c0 <ferror@plt+0x15330>
  418dc4:	ldrb	w0, [x27, x1]
  418dc8:	add	x15, x15, x0
  418dcc:	ldrb	w0, [x15]
  418dd0:	cmp	w19, w0
  418dd4:	b.ne	418dbc <ferror@plt+0x14e2c>  // b.any
  418dd8:	ldrb	w0, [x4]
  418ddc:	add	x3, x15, #0x1
  418de0:	add	x23, x21, #0x2
  418de4:	cbz	w0, 419bc0 <ferror@plt+0x15c30>
  418de8:	mov	x2, x21
  418dec:	mov	x20, x3
  418df0:	mov	x21, x3
  418df4:	mov	x3, x2
  418df8:	mov	w1, #0x0                   	// #0
  418dfc:	cmp	w0, #0x2a
  418e00:	b.eq	418e64 <ferror@plt+0x14ed4>  // b.none
  418e04:	cmp	w0, #0x3f
  418e08:	b.ne	419838 <ferror@plt+0x158a8>  // b.any
  418e0c:	ldrb	w0, [x20]
  418e10:	cbz	w0, 419bb0 <ferror@plt+0x15c20>
  418e14:	and	x0, x0, #0xff
  418e18:	ldrb	w0, [x27, x0]
  418e1c:	add	x20, x20, x0
  418e20:	ldrb	w0, [x23], #1
  418e24:	cbnz	w0, 418dfc <ferror@plt+0x14e6c>
  418e28:	mov	x0, x3
  418e2c:	mov	x3, x21
  418e30:	mov	x21, x0
  418e34:	ldrb	w0, [x20]
  418e38:	cbz	w0, 419aa4 <ferror@plt+0x15b14>
  418e3c:	cbnz	w1, 4192c0 <ferror@plt+0x15330>
  418e40:	ldrb	w0, [x15, #1]
  418e44:	cbz	w0, 418f1c <ferror@plt+0x14f8c>
  418e48:	mov	x15, x3
  418e4c:	b	418dcc <ferror@plt+0x14e3c>
  418e50:	ldrb	w0, [x20]
  418e54:	and	x1, x0, #0xff
  418e58:	cbz	w0, 4192c0 <ferror@plt+0x15330>
  418e5c:	ldrb	w0, [x27, x1]
  418e60:	add	x20, x20, x0
  418e64:	ldrb	w22, [x23], #1
  418e68:	cmp	w22, #0x3f
  418e6c:	b.eq	418e50 <ferror@plt+0x14ec0>  // b.none
  418e70:	cmp	w22, #0x2a
  418e74:	b.eq	418e64 <ferror@plt+0x14ed4>  // b.none
  418e78:	cbz	w22, 419aa4 <ferror@plt+0x15b14>
  418e7c:	ldrb	w0, [x20]
  418e80:	str	wzr, [sp, #172]
  418e84:	cmp	w0, w22
  418e88:	b.ne	418ea4 <ferror@plt+0x14f14>  // b.any
  418e8c:	b	419890 <ferror@plt+0x15900>
  418e90:	ldrb	w0, [x27, x1]
  418e94:	add	x20, x20, x0
  418e98:	ldrb	w0, [x20]
  418e9c:	cmp	w22, w0
  418ea0:	b.eq	419890 <ferror@plt+0x15900>  // b.none
  418ea4:	and	x1, x0, #0xff
  418ea8:	cbnz	w0, 418e90 <ferror@plt+0x14f00>
  418eac:	mov	w19, #0x0                   	// #0
  418eb0:	ldp	x21, x22, [sp, #32]
  418eb4:	ldp	x23, x24, [sp, #48]
  418eb8:	ldp	x25, x26, [sp, #64]
  418ebc:	ldp	x27, x28, [sp, #80]
  418ec0:	b	418638 <ferror@plt+0x146a8>
  418ec4:	mov	x4, x26
  418ec8:	mov	x3, x25
  418ecc:	ldp	x25, x26, [sp, #64]
  418ed0:	ldr	x28, [sp, #112]
  418ed4:	b	418684 <ferror@plt+0x146f4>
  418ed8:	mov	x0, x25
  418edc:	mov	x9, x5
  418ee0:	mov	x25, x28
  418ee4:	mov	x4, x0
  418ee8:	mov	x28, x3
  418eec:	mov	w1, #0x1                   	// #1
  418ef0:	ldr	x26, [sp, #120]
  418ef4:	b	418b00 <ferror@plt+0x14b70>
  418ef8:	mov	x7, x26
  418efc:	mov	x13, x8
  418f00:	mov	w1, #0x1                   	// #1
  418f04:	ldr	x28, [sp, #128]
  418f08:	b	418bcc <ferror@plt+0x14c3c>
  418f0c:	ldrb	w0, [x28, #1]
  418f10:	cbnz	w0, 4188e8 <ferror@plt+0x14958>
  418f14:	ldp	x25, x26, [sp, #64]
  418f18:	b	4187c0 <ferror@plt+0x14830>
  418f1c:	mov	x15, x3
  418f20:	mov	x21, x4
  418f24:	mov	w1, #0x1                   	// #1
  418f28:	b	418d54 <ferror@plt+0x14dc4>
  418f2c:	mov	x3, x23
  418f30:	ldp	x21, x22, [sp, #32]
  418f34:	ldp	x23, x24, [sp, #48]
  418f38:	ldp	x25, x26, [sp, #64]
  418f3c:	mov	w19, #0x0                   	// #0
  418f40:	b	4189d8 <ferror@plt+0x14a48>
  418f44:	ldrb	w2, [x4]
  418f48:	cmp	w2, w0
  418f4c:	b.ne	4198c8 <ferror@plt+0x15938>  // b.any
  418f50:	add	x4, x4, #0x1
  418f54:	b	4188c8 <ferror@plt+0x14938>
  418f58:	adrp	x2, 440000 <ferror@plt+0x3c070>
  418f5c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  418f60:	add	x2, x2, #0xde0
  418f64:	b	4186dc <ferror@plt+0x1474c>
  418f68:	ldrb	w2, [x4]
  418f6c:	cmp	w2, w0
  418f70:	b.ne	4199e8 <ferror@plt+0x15a58>  // b.any
  418f74:	add	x4, x4, #0x1
  418f78:	b	418b00 <ferror@plt+0x14b70>
  418f7c:	ldrb	w0, [x5]
  418f80:	add	x25, x4, #0x1
  418f84:	add	x13, x9, #0x2
  418f88:	cbz	w0, 419a58 <ferror@plt+0x15ac8>
  418f8c:	mov	x7, x25
  418f90:	mov	w1, #0x0                   	// #0
  418f94:	cmp	w0, #0x2a
  418f98:	b.eq	418ff4 <ferror@plt+0x15064>  // b.none
  418f9c:	cmp	w0, #0x3f
  418fa0:	b.ne	419074 <ferror@plt+0x150e4>  // b.any
  418fa4:	ldrb	w0, [x7]
  418fa8:	cbz	w0, 418fc8 <ferror@plt+0x15038>
  418fac:	and	x0, x0, #0xff
  418fb0:	ldrb	w0, [x27, x0]
  418fb4:	add	x7, x7, x0
  418fb8:	ldrb	w0, [x13], #1
  418fbc:	cbnz	w0, 418f94 <ferror@plt+0x15004>
  418fc0:	ldrb	w0, [x7]
  418fc4:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  418fc8:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  418fcc:	ldrb	w0, [x4, #1]
  418fd0:	cbz	w0, 419054 <ferror@plt+0x150c4>
  418fd4:	mov	x4, x25
  418fd8:	b	418930 <ferror@plt+0x149a0>
  418fdc:	ldrb	w0, [x7]
  418fe0:	and	x1, x0, #0xff
  418fe4:	cbz	w0, 418960 <ferror@plt+0x149d0>
  418fe8:	ldrb	w0, [x27, x1]
  418fec:	add	x7, x7, x0
  418ff0:	mov	x13, x8
  418ff4:	mov	x8, x13
  418ff8:	ldrb	w10, [x8], #1
  418ffc:	cmp	w10, #0x3f
  419000:	b.eq	418fdc <ferror@plt+0x1504c>  // b.none
  419004:	cmp	w10, #0x2a
  419008:	b.eq	418ff0 <ferror@plt+0x15060>  // b.none
  41900c:	cbz	w10, 418f14 <ferror@plt+0x14f84>
  419010:	str	x3, [sp, #128]
  419014:	mov	x3, x25
  419018:	mov	x25, x4
  41901c:	mov	x4, x9
  419020:	ldrb	w0, [x7]
  419024:	cmp	w0, w10
  419028:	b.ne	419044 <ferror@plt+0x150b4>  // b.any
  41902c:	b	419144 <ferror@plt+0x151b4>
  419030:	ldrb	w0, [x27, x1]
  419034:	add	x7, x7, x0
  419038:	ldrb	w0, [x7]
  41903c:	cmp	w10, w0
  419040:	b.eq	419144 <ferror@plt+0x151b4>  // b.none
  419044:	and	x1, x0, #0xff
  419048:	cbnz	w0, 419030 <ferror@plt+0x150a0>
  41904c:	ldp	x25, x26, [sp, #64]
  419050:	b	418630 <ferror@plt+0x146a0>
  419054:	mov	x26, x3
  419058:	mov	x3, x25
  41905c:	mov	x4, x3
  419060:	mov	x25, x28
  419064:	mov	x9, x5
  419068:	mov	w1, #0x1                   	// #1
  41906c:	ldr	x28, [sp, #120]
  419070:	b	4188c8 <ferror@plt+0x14938>
  419074:	ldrb	w2, [x7]
  419078:	cmp	w2, w0
  41907c:	b.ne	418fc8 <ferror@plt+0x15038>  // b.any
  419080:	add	x7, x7, #0x1
  419084:	b	418fb8 <ferror@plt+0x15028>
  419088:	ldrb	w0, [x4]
  41908c:	cbz	w0, 418f3c <ferror@plt+0x14fac>
  419090:	adrp	x1, 45a000 <ferror@plt+0x56070>
  419094:	and	x0, x0, #0xff
  419098:	ldr	x1, [x1, #1184]
  41909c:	ldrb	w0, [x1, x0]
  4190a0:	add	x4, x4, x0
  4190a4:	b	4189c4 <ferror@plt+0x14a34>
  4190a8:	adrp	x0, 45a000 <ferror@plt+0x56070>
  4190ac:	ldr	x7, [x0, #1184]
  4190b0:	mov	x5, x28
  4190b4:	ldrb	w6, [x5], #1
  4190b8:	cmp	w6, #0x3f
  4190bc:	b.eq	419114 <ferror@plt+0x15184>  // b.none
  4190c0:	cmp	w6, #0x2a
  4190c4:	b.ne	4190d0 <ferror@plt+0x15140>  // b.any
  4190c8:	mov	x28, x5
  4190cc:	b	4190b0 <ferror@plt+0x15120>
  4190d0:	cbz	w6, 419a08 <ferror@plt+0x15a78>
  4190d4:	mov	x27, x5
  4190d8:	str	x28, [sp, #96]
  4190dc:	mov	w28, w6
  4190e0:	ldrb	w0, [x4]
  4190e4:	cmp	w0, w28
  4190e8:	b.ne	419104 <ferror@plt+0x15174>  // b.any
  4190ec:	b	4192e4 <ferror@plt+0x15354>
  4190f0:	ldrb	w0, [x7, x1]
  4190f4:	add	x4, x4, x0
  4190f8:	ldrb	w0, [x4]
  4190fc:	cmp	w28, w0
  419100:	b.eq	4192e4 <ferror@plt+0x15354>  // b.none
  419104:	and	x1, x0, #0xff
  419108:	cbnz	w0, 4190f0 <ferror@plt+0x15160>
  41910c:	mov	w19, #0x0                   	// #0
  419110:	b	4189d8 <ferror@plt+0x14a48>
  419114:	ldrb	w0, [x4]
  419118:	and	x1, x0, #0xff
  41911c:	cbz	w0, 418f3c <ferror@plt+0x14fac>
  419120:	ldrb	w0, [x7, x1]
  419124:	mov	x28, x5
  419128:	add	x4, x4, x0
  41912c:	b	4190b0 <ferror@plt+0x15120>
  419130:	ldrb	w2, [x7]
  419134:	cmp	w2, w0
  419138:	b.ne	418bdc <ferror@plt+0x14c4c>  // b.any
  41913c:	add	x7, x7, #0x1
  419140:	b	418bcc <ferror@plt+0x14c3c>
  419144:	ldrb	w0, [x8]
  419148:	add	x26, x7, #0x1
  41914c:	add	x18, x13, #0x2
  419150:	cbz	w0, 419ac4 <ferror@plt+0x15b34>
  419154:	mov	x9, x26
  419158:	str	x3, [sp, #136]
  41915c:	mov	x3, x13
  419160:	mov	x13, x7
  419164:	mov	x7, x5
  419168:	mov	x5, x4
  41916c:	mov	w1, #0x0                   	// #0
  419170:	cmp	w0, #0x2a
  419174:	b.eq	4191e4 <ferror@plt+0x15254>  // b.none
  419178:	cmp	w0, #0x3f
  41917c:	b.ne	4192d0 <ferror@plt+0x15340>  // b.any
  419180:	ldrb	w0, [x9]
  419184:	cbz	w0, 419a68 <ferror@plt+0x15ad8>
  419188:	and	x0, x0, #0xff
  41918c:	ldrb	w0, [x27, x0]
  419190:	add	x9, x9, x0
  419194:	ldrb	w0, [x18], #1
  419198:	cbnz	w0, 419170 <ferror@plt+0x151e0>
  41919c:	ldrb	w0, [x9]
  4191a0:	mov	x4, x5
  4191a4:	mov	x5, x7
  4191a8:	mov	x7, x13
  4191ac:	mov	x13, x3
  4191b0:	ldr	x3, [sp, #136]
  4191b4:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  4191b8:	cbnz	w1, 418960 <ferror@plt+0x149d0>
  4191bc:	ldrb	w0, [x7, #1]
  4191c0:	cbz	w0, 419240 <ferror@plt+0x152b0>
  4191c4:	mov	x7, x26
  4191c8:	b	419020 <ferror@plt+0x15090>
  4191cc:	ldrb	w0, [x9]
  4191d0:	and	x1, x0, #0xff
  4191d4:	cbz	w0, 418960 <ferror@plt+0x149d0>
  4191d8:	ldrb	w0, [x27, x1]
  4191dc:	add	x9, x9, x0
  4191e0:	mov	x18, x11
  4191e4:	mov	x11, x18
  4191e8:	ldrb	w12, [x11], #1
  4191ec:	cmp	w12, #0x3f
  4191f0:	b.eq	4191cc <ferror@plt+0x1523c>  // b.none
  4191f4:	cmp	w12, #0x2a
  4191f8:	b.eq	4191e0 <ferror@plt+0x15250>  // b.none
  4191fc:	cbz	w12, 418f14 <ferror@plt+0x14f84>
  419200:	stp	x21, x22, [sp, #32]
  419204:	mov	x21, x3
  419208:	ldrb	w0, [x9]
  41920c:	cmp	w0, w12
  419210:	b.ne	41922c <ferror@plt+0x1529c>  // b.any
  419214:	b	4193fc <ferror@plt+0x1546c>
  419218:	ldrb	w0, [x27, x1]
  41921c:	add	x9, x9, x0
  419220:	ldrb	w0, [x9]
  419224:	cmp	w12, w0
  419228:	b.eq	4193fc <ferror@plt+0x1546c>  // b.none
  41922c:	and	x1, x0, #0xff
  419230:	cbnz	w0, 419218 <ferror@plt+0x15288>
  419234:	ldp	x21, x22, [sp, #32]
  419238:	ldp	x25, x26, [sp, #64]
  41923c:	b	418630 <ferror@plt+0x146a0>
  419240:	mov	x9, x4
  419244:	mov	x7, x26
  419248:	mov	x4, x25
  41924c:	mov	x13, x8
  419250:	mov	x25, x3
  419254:	mov	w1, #0x1                   	// #1
  419258:	ldr	x3, [sp, #128]
  41925c:	b	418fb8 <ferror@plt+0x15028>
  419260:	ldrb	w0, [x4]
  419264:	and	x1, x0, #0xff
  419268:	cbz	w0, 4192c0 <ferror@plt+0x15330>
  41926c:	ldrb	w0, [x27, x1]
  419270:	add	x4, x4, x0
  419274:	mov	x19, x14
  419278:	mov	x14, x19
  41927c:	ldrb	w15, [x14], #1
  419280:	cmp	w15, #0x3f
  419284:	b.eq	419260 <ferror@plt+0x152d0>  // b.none
  419288:	cmp	w15, #0x2a
  41928c:	b.eq	419274 <ferror@plt+0x152e4>  // b.none
  419290:	cbz	w15, 419aa4 <ferror@plt+0x15b14>
  419294:	ldrb	w0, [x4]
  419298:	cmp	w0, w15
  41929c:	b.ne	4192b8 <ferror@plt+0x15328>  // b.any
  4192a0:	b	419724 <ferror@plt+0x15794>
  4192a4:	ldrb	w0, [x27, x1]
  4192a8:	add	x4, x4, x0
  4192ac:	ldrb	w0, [x4]
  4192b0:	cmp	w15, w0
  4192b4:	b.eq	419724 <ferror@plt+0x15794>  // b.none
  4192b8:	and	x1, x0, #0xff
  4192bc:	cbnz	w0, 4192a4 <ferror@plt+0x15314>
  4192c0:	ldp	x21, x22, [sp, #32]
  4192c4:	ldp	x23, x24, [sp, #48]
  4192c8:	ldp	x25, x26, [sp, #64]
  4192cc:	b	418630 <ferror@plt+0x146a0>
  4192d0:	ldrb	w2, [x9]
  4192d4:	cmp	w2, w0
  4192d8:	b.ne	419a68 <ferror@plt+0x15ad8>  // b.any
  4192dc:	add	x9, x9, #0x1
  4192e0:	b	419194 <ferror@plt+0x15204>
  4192e4:	stp	x25, x26, [sp, #64]
  4192e8:	add	x26, x4, #0x1
  4192ec:	ldrb	w0, [x27]
  4192f0:	ldr	x1, [sp, #96]
  4192f4:	add	x11, x1, #0x2
  4192f8:	cbz	w0, 419ad4 <ferror@plt+0x15b44>
  4192fc:	mov	x5, x26
  419300:	str	x26, [sp, #104]
  419304:	mov	x26, x4
  419308:	mov	w1, #0x0                   	// #0
  41930c:	cmp	w0, #0x2a
  419310:	b.eq	419378 <ferror@plt+0x153e8>  // b.none
  419314:	cmp	w0, #0x3f
  419318:	b.ne	4193d4 <ferror@plt+0x15444>  // b.any
  41931c:	ldrb	w0, [x5]
  419320:	cbz	w0, 419a80 <ferror@plt+0x15af0>
  419324:	and	x0, x0, #0xff
  419328:	ldrb	w0, [x7, x0]
  41932c:	add	x5, x5, x0
  419330:	ldrb	w0, [x11], #1
  419334:	cbnz	w0, 41930c <ferror@plt+0x1537c>
  419338:	ldrb	w0, [x5]
  41933c:	mov	x4, x26
  419340:	ldr	x26, [sp, #104]
  419344:	cbz	w0, 419adc <ferror@plt+0x15b4c>
  419348:	cbnz	w1, 4193c8 <ferror@plt+0x15438>
  41934c:	ldrb	w0, [x4, #1]
  419350:	cbz	w0, 419a8c <ferror@plt+0x15afc>
  419354:	mov	x4, x26
  419358:	ldp	x25, x26, [sp, #64]
  41935c:	b	4190e0 <ferror@plt+0x15150>
  419360:	ldrb	w0, [x5]
  419364:	and	x1, x0, #0xff
  419368:	cbz	w0, 4193c8 <ferror@plt+0x15438>
  41936c:	ldrb	w0, [x7, x1]
  419370:	add	x5, x5, x0
  419374:	mov	x11, x4
  419378:	mov	x4, x11
  41937c:	ldrb	w6, [x4], #1
  419380:	cmp	w6, #0x3f
  419384:	b.eq	419360 <ferror@plt+0x153d0>  // b.none
  419388:	cmp	w6, #0x2a
  41938c:	b.eq	419374 <ferror@plt+0x153e4>  // b.none
  419390:	cbz	w6, 419adc <ferror@plt+0x15b4c>
  419394:	str	x26, [sp, #112]
  419398:	mov	x26, x4
  41939c:	ldrb	w0, [x5]
  4193a0:	cmp	w0, w6
  4193a4:	b.ne	4193c0 <ferror@plt+0x15430>  // b.any
  4193a8:	b	419478 <ferror@plt+0x154e8>
  4193ac:	ldrb	w0, [x7, x1]
  4193b0:	add	x5, x5, x0
  4193b4:	ldrb	w0, [x5]
  4193b8:	cmp	w6, w0
  4193bc:	b.eq	419478 <ferror@plt+0x154e8>  // b.none
  4193c0:	and	x1, x0, #0xff
  4193c4:	cbnz	w0, 4193ac <ferror@plt+0x1541c>
  4193c8:	mov	w19, #0x0                   	// #0
  4193cc:	ldp	x25, x26, [sp, #64]
  4193d0:	b	4189d8 <ferror@plt+0x14a48>
  4193d4:	ldrb	w2, [x5]
  4193d8:	cmp	w2, w0
  4193dc:	b.ne	419a80 <ferror@plt+0x15af0>  // b.any
  4193e0:	add	x5, x5, #0x1
  4193e4:	b	419330 <ferror@plt+0x153a0>
  4193e8:	ldrb	w2, [x11]
  4193ec:	cmp	w2, w0
  4193f0:	b.ne	418c94 <ferror@plt+0x14d04>  // b.any
  4193f4:	add	x11, x11, #0x1
  4193f8:	b	418c84 <ferror@plt+0x14cf4>
  4193fc:	stp	x23, x24, [sp, #48]
  419400:	add	x19, x18, #0x2
  419404:	add	x24, x9, #0x1
  419408:	ldrb	w0, [x11]
  41940c:	cbz	w0, 419b2c <ferror@plt+0x15b9c>
  419410:	mov	x4, x24
  419414:	mov	w1, #0x0                   	// #0
  419418:	cmp	w0, #0x2a
  41941c:	b.eq	419278 <ferror@plt+0x152e8>  // b.none
  419420:	cmp	w0, #0x3f
  419424:	b.ne	419464 <ferror@plt+0x154d4>  // b.any
  419428:	ldrb	w0, [x4]
  41942c:	cbz	w0, 41944c <ferror@plt+0x154bc>
  419430:	and	x0, x0, #0xff
  419434:	ldrb	w0, [x27, x0]
  419438:	add	x4, x4, x0
  41943c:	ldrb	w0, [x19], #1
  419440:	cbnz	w0, 419418 <ferror@plt+0x15488>
  419444:	ldrb	w0, [x4]
  419448:	cbz	w0, 419aa4 <ferror@plt+0x15b14>
  41944c:	cbnz	w1, 4192c0 <ferror@plt+0x15330>
  419450:	ldrb	w0, [x9, #1]
  419454:	cbz	w0, 419ae8 <ferror@plt+0x15b58>
  419458:	mov	x9, x24
  41945c:	ldp	x23, x24, [sp, #48]
  419460:	b	419208 <ferror@plt+0x15278>
  419464:	ldrb	w2, [x4]
  419468:	cmp	w2, w0
  41946c:	b.ne	41944c <ferror@plt+0x154bc>  // b.any
  419470:	add	x4, x4, #0x1
  419474:	b	41943c <ferror@plt+0x154ac>
  419478:	ldrb	w0, [x26]
  41947c:	add	x25, x5, #0x1
  419480:	add	x13, x11, #0x2
  419484:	cbz	w0, 419b1c <ferror@plt+0x15b8c>
  419488:	mov	x4, x25
  41948c:	mov	w1, #0x0                   	// #0
  419490:	cmp	w0, #0x2a
  419494:	b.eq	4194f0 <ferror@plt+0x15560>  // b.none
  419498:	cmp	w0, #0x3f
  41949c:	b.ne	4196fc <ferror@plt+0x1576c>  // b.any
  4194a0:	ldrb	w0, [x4]
  4194a4:	cbz	w0, 4194c4 <ferror@plt+0x15534>
  4194a8:	and	x0, x0, #0xff
  4194ac:	ldrb	w0, [x7, x0]
  4194b0:	add	x4, x4, x0
  4194b4:	ldrb	w0, [x13], #1
  4194b8:	cbnz	w0, 419490 <ferror@plt+0x15500>
  4194bc:	ldrb	w0, [x4]
  4194c0:	cbz	w0, 419adc <ferror@plt+0x15b4c>
  4194c4:	cbnz	w1, 4193c8 <ferror@plt+0x15438>
  4194c8:	ldrb	w0, [x5, #1]
  4194cc:	cbz	w0, 4196d4 <ferror@plt+0x15744>
  4194d0:	mov	x5, x25
  4194d4:	b	41939c <ferror@plt+0x1540c>
  4194d8:	ldrb	w0, [x4]
  4194dc:	and	x1, x0, #0xff
  4194e0:	cbz	w0, 4193c8 <ferror@plt+0x15438>
  4194e4:	ldrb	w0, [x7, x1]
  4194e8:	add	x4, x4, x0
  4194ec:	mov	x13, x8
  4194f0:	mov	x8, x13
  4194f4:	ldrb	w9, [x8], #1
  4194f8:	cmp	w9, #0x3f
  4194fc:	b.eq	4194d8 <ferror@plt+0x15548>  // b.none
  419500:	cmp	w9, #0x2a
  419504:	b.eq	4194ec <ferror@plt+0x1555c>  // b.none
  419508:	cbz	w9, 419adc <ferror@plt+0x15b4c>
  41950c:	str	w6, [sp, #128]
  419510:	b	419524 <ferror@plt+0x15594>
  419514:	and	x1, x0, #0xff
  419518:	cbz	w0, 4193c8 <ferror@plt+0x15438>
  41951c:	ldrb	w0, [x7, x1]
  419520:	add	x4, x4, x0
  419524:	ldrb	w0, [x4]
  419528:	cmp	w9, w0
  41952c:	b.ne	419514 <ferror@plt+0x15584>  // b.any
  419530:	stp	x23, x24, [sp, #48]
  419534:	add	x14, x13, #0x2
  419538:	add	x24, x4, #0x1
  41953c:	ldrb	w0, [x8]
  419540:	cbz	w0, 4199f8 <ferror@plt+0x15a68>
  419544:	mov	x6, x24
  419548:	mov	w1, #0x0                   	// #0
  41954c:	str	x4, [sp, #120]
  419550:	cmp	w0, #0x2a
  419554:	b.eq	4195b8 <ferror@plt+0x15628>  // b.none
  419558:	cmp	w0, #0x3f
  41955c:	b.ne	419814 <ferror@plt+0x15884>  // b.any
  419560:	ldrb	w0, [x6]
  419564:	cbz	w0, 419b78 <ferror@plt+0x15be8>
  419568:	and	x0, x0, #0xff
  41956c:	ldrb	w0, [x7, x0]
  419570:	add	x6, x6, x0
  419574:	ldrb	w0, [x14], #1
  419578:	cbnz	w0, 419550 <ferror@plt+0x155c0>
  41957c:	ldrb	w0, [x6]
  419580:	ldr	x4, [sp, #120]
  419584:	cbz	w0, 419a00 <ferror@plt+0x15a70>
  419588:	cbnz	w1, 419828 <ferror@plt+0x15898>
  41958c:	ldrb	w0, [x4, #1]
  419590:	cbz	w0, 419b38 <ferror@plt+0x15ba8>
  419594:	mov	x4, x24
  419598:	ldp	x23, x24, [sp, #48]
  41959c:	b	419524 <ferror@plt+0x15594>
  4195a0:	ldrb	w0, [x6]
  4195a4:	and	x1, x0, #0xff
  4195a8:	cbz	w0, 419828 <ferror@plt+0x15898>
  4195ac:	ldrb	w0, [x7, x1]
  4195b0:	add	x6, x6, x0
  4195b4:	mov	x14, x10
  4195b8:	mov	x10, x14
  4195bc:	ldrb	w12, [x10], #1
  4195c0:	cmp	w12, #0x3f
  4195c4:	b.eq	4195a0 <ferror@plt+0x15610>  // b.none
  4195c8:	cmp	w12, #0x2a
  4195cc:	b.eq	4195b4 <ferror@plt+0x15624>  // b.none
  4195d0:	cbz	w12, 419a00 <ferror@plt+0x15a70>
  4195d4:	str	w28, [sp, #136]
  4195d8:	b	4195ec <ferror@plt+0x1565c>
  4195dc:	and	x1, x0, #0xff
  4195e0:	cbz	w0, 419828 <ferror@plt+0x15898>
  4195e4:	ldrb	w0, [x7, x1]
  4195e8:	add	x6, x6, x0
  4195ec:	ldrb	w0, [x6]
  4195f0:	cmp	w12, w0
  4195f4:	b.ne	4195dc <ferror@plt+0x1564c>  // b.any
  4195f8:	ldrb	w0, [x10]
  4195fc:	add	x4, x6, #0x1
  419600:	add	x20, x14, #0x2
  419604:	cbz	w0, 419be4 <ferror@plt+0x15c54>
  419608:	mov	x18, x4
  41960c:	mov	x23, x3
  419610:	mov	w1, #0x0                   	// #0
  419614:	cmp	w0, #0x2a
  419618:	b.eq	419678 <ferror@plt+0x156e8>  // b.none
  41961c:	cmp	w0, #0x3f
  419620:	b.ne	41987c <ferror@plt+0x158ec>  // b.any
  419624:	ldrb	w0, [x18]
  419628:	cbz	w0, 419bf4 <ferror@plt+0x15c64>
  41962c:	and	x0, x0, #0xff
  419630:	ldrb	w0, [x7, x0]
  419634:	add	x18, x18, x0
  419638:	ldrb	w0, [x20], #1
  41963c:	cbnz	w0, 419614 <ferror@plt+0x15684>
  419640:	ldrb	w0, [x18]
  419644:	mov	x3, x23
  419648:	cbz	w0, 419a00 <ferror@plt+0x15a70>
  41964c:	cbnz	w1, 419828 <ferror@plt+0x15898>
  419650:	ldrb	w0, [x6, #1]
  419654:	cbz	w0, 4196e8 <ferror@plt+0x15758>
  419658:	mov	x6, x4
  41965c:	b	4195ec <ferror@plt+0x1565c>
  419660:	ldrb	w0, [x18]
  419664:	and	x1, x0, #0xff
  419668:	cbz	w0, 4196c0 <ferror@plt+0x15730>
  41966c:	ldrb	w0, [x7, x1]
  419670:	add	x18, x18, x0
  419674:	mov	x20, x15
  419678:	mov	x15, x20
  41967c:	ldrb	w19, [x15], #1
  419680:	cmp	w19, #0x3f
  419684:	b.eq	419660 <ferror@plt+0x156d0>  // b.none
  419688:	cmp	w19, #0x2a
  41968c:	b.eq	419674 <ferror@plt+0x156e4>  // b.none
  419690:	cbz	w19, 419c4c <ferror@plt+0x15cbc>
  419694:	ldrb	w0, [x18]
  419698:	cmp	w0, w19
  41969c:	b.ne	4196b8 <ferror@plt+0x15728>  // b.any
  4196a0:	b	4198d0 <ferror@plt+0x15940>
  4196a4:	ldrb	w0, [x7, x1]
  4196a8:	add	x18, x18, x0
  4196ac:	ldrb	w0, [x18]
  4196b0:	cmp	w19, w0
  4196b4:	b.eq	4198d0 <ferror@plt+0x15940>  // b.none
  4196b8:	and	x1, x0, #0xff
  4196bc:	cbnz	w0, 4196a4 <ferror@plt+0x15714>
  4196c0:	mov	x3, x23
  4196c4:	mov	w19, #0x0                   	// #0
  4196c8:	ldp	x23, x24, [sp, #48]
  4196cc:	ldp	x25, x26, [sp, #64]
  4196d0:	b	4189d8 <ferror@plt+0x14a48>
  4196d4:	mov	x11, x26
  4196d8:	mov	x5, x25
  4196dc:	mov	w1, #0x1                   	// #1
  4196e0:	ldr	x26, [sp, #112]
  4196e4:	b	419330 <ferror@plt+0x153a0>
  4196e8:	ldr	w28, [sp, #136]
  4196ec:	mov	x6, x4
  4196f0:	mov	x14, x10
  4196f4:	mov	w1, #0x1                   	// #1
  4196f8:	b	419574 <ferror@plt+0x155e4>
  4196fc:	ldrb	w2, [x4]
  419700:	cmp	w2, w0
  419704:	b.ne	4194c4 <ferror@plt+0x15534>  // b.any
  419708:	add	x4, x4, #0x1
  41970c:	b	4194b4 <ferror@plt+0x15524>
  419710:	ldrb	w2, [x15]
  419714:	cmp	w2, w0
  419718:	b.ne	419b04 <ferror@plt+0x15b74>  // b.any
  41971c:	add	x15, x15, #0x1
  419720:	b	418d54 <ferror@plt+0x14dc4>
  419724:	ldrb	w0, [x14]
  419728:	add	x3, x4, #0x1
  41972c:	add	x23, x19, #0x2
  419730:	cbz	w0, 419a9c <ferror@plt+0x15b0c>
  419734:	mov	x20, x3
  419738:	mov	w1, #0x0                   	// #0
  41973c:	cmp	w0, #0x2a
  419740:	b.eq	419798 <ferror@plt+0x15808>  // b.none
  419744:	cmp	w0, #0x3f
  419748:	b.ne	419800 <ferror@plt+0x15870>  // b.any
  41974c:	ldrb	w0, [x20]
  419750:	cbz	w0, 419770 <ferror@plt+0x157e0>
  419754:	and	x0, x0, #0xff
  419758:	ldrb	w0, [x27, x0]
  41975c:	add	x20, x20, x0
  419760:	ldrb	w0, [x23], #1
  419764:	cbnz	w0, 41973c <ferror@plt+0x157ac>
  419768:	ldrb	w0, [x20]
  41976c:	cbz	w0, 419aa4 <ferror@plt+0x15b14>
  419770:	cbnz	w1, 4192c0 <ferror@plt+0x15330>
  419774:	ldrb	w0, [x4, #1]
  419778:	cbz	w0, 4197f0 <ferror@plt+0x15860>
  41977c:	mov	x4, x3
  419780:	b	419294 <ferror@plt+0x15304>
  419784:	ldrb	w0, [x20]
  419788:	and	x1, x0, #0xff
  41978c:	cbz	w0, 4192c0 <ferror@plt+0x15330>
  419790:	ldrb	w0, [x27, x1]
  419794:	add	x20, x20, x0
  419798:	ldrb	w22, [x23], #1
  41979c:	cmp	w22, #0x3f
  4197a0:	b.eq	419784 <ferror@plt+0x157f4>  // b.none
  4197a4:	cmp	w22, #0x2a
  4197a8:	b.eq	419798 <ferror@plt+0x15808>  // b.none
  4197ac:	cbz	w22, 419aa4 <ferror@plt+0x15b14>
  4197b0:	ldrb	w0, [x20]
  4197b4:	stp	x5, x4, [sp, #144]
  4197b8:	mov	x4, x23
  4197bc:	mov	x23, x3
  4197c0:	str	wzr, [sp, #172]
  4197c4:	cmp	w0, w22
  4197c8:	b.ne	4197e4 <ferror@plt+0x15854>  // b.any
  4197cc:	b	41984c <ferror@plt+0x158bc>
  4197d0:	ldrb	w0, [x27, x1]
  4197d4:	add	x20, x20, x0
  4197d8:	ldrb	w0, [x20]
  4197dc:	cmp	w22, w0
  4197e0:	b.eq	41984c <ferror@plt+0x158bc>  // b.none
  4197e4:	and	x1, x0, #0xff
  4197e8:	cbnz	w0, 4197d0 <ferror@plt+0x15840>
  4197ec:	b	418eac <ferror@plt+0x14f1c>
  4197f0:	mov	x4, x3
  4197f4:	mov	x19, x14
  4197f8:	mov	w1, #0x1                   	// #1
  4197fc:	b	41943c <ferror@plt+0x154ac>
  419800:	ldrb	w2, [x20]
  419804:	cmp	w2, w0
  419808:	b.ne	419770 <ferror@plt+0x157e0>  // b.any
  41980c:	add	x20, x20, #0x1
  419810:	b	419760 <ferror@plt+0x157d0>
  419814:	ldrb	w2, [x6]
  419818:	cmp	w2, w0
  41981c:	b.ne	419b78 <ferror@plt+0x15be8>  // b.any
  419820:	add	x6, x6, #0x1
  419824:	b	419574 <ferror@plt+0x155e4>
  419828:	mov	w19, #0x0                   	// #0
  41982c:	ldp	x23, x24, [sp, #48]
  419830:	ldp	x25, x26, [sp, #64]
  419834:	b	4189d8 <ferror@plt+0x14a48>
  419838:	ldrb	w2, [x20]
  41983c:	cmp	w2, w0
  419840:	b.ne	419bb0 <ferror@plt+0x15c20>  // b.any
  419844:	add	x20, x20, #0x1
  419848:	b	418e20 <ferror@plt+0x14e90>
  41984c:	add	x5, x20, #0x1
  419850:	add	x2, sp, #0xac
  419854:	mov	x1, x5
  419858:	mov	x0, x4
  41985c:	bl	418470 <ferror@plt+0x144e0>
  419860:	cbnz	w0, 419b80 <ferror@plt+0x15bf0>
  419864:	ldr	w0, [sp, #172]
  419868:	cbnz	w0, 418eac <ferror@plt+0x14f1c>
  41986c:	ldrb	w0, [x20, #1]
  419870:	cbz	w0, 419b98 <ferror@plt+0x15c08>
  419874:	mov	x20, x5
  419878:	b	4197c0 <ferror@plt+0x15830>
  41987c:	ldrb	w2, [x18]
  419880:	cmp	w2, w0
  419884:	b.ne	419bf4 <ferror@plt+0x15c64>  // b.any
  419888:	add	x18, x18, #0x1
  41988c:	b	419638 <ferror@plt+0x156a8>
  419890:	add	x1, x20, #0x1
  419894:	add	x2, sp, #0xac
  419898:	mov	x0, x23
  41989c:	stp	x1, x3, [sp, #144]
  4198a0:	bl	418470 <ferror@plt+0x144e0>
  4198a4:	cbnz	w0, 419b80 <ferror@plt+0x15bf0>
  4198a8:	ldr	w0, [sp, #172]
  4198ac:	cbnz	w0, 418eac <ferror@plt+0x14f1c>
  4198b0:	ldp	x1, x3, [sp, #144]
  4198b4:	ldrb	w0, [x20, #1]
  4198b8:	mov	x20, x1
  4198bc:	cbnz	w0, 418e80 <ferror@plt+0x14ef0>
  4198c0:	mov	w1, #0x1                   	// #1
  4198c4:	b	418e20 <ferror@plt+0x14e90>
  4198c8:	ldr	w3, [sp, #104]
  4198cc:	b	4188dc <ferror@plt+0x1494c>
  4198d0:	stp	x21, x22, [sp, #32]
  4198d4:	add	x28, x20, #0x2
  4198d8:	add	x22, x18, #0x1
  4198dc:	ldrb	w0, [x15]
  4198e0:	cbz	w0, 419c2c <ferror@plt+0x15c9c>
  4198e4:	mov	x3, x20
  4198e8:	mov	x1, x22
  4198ec:	mov	x20, x18
  4198f0:	mov	x18, x15
  4198f4:	mov	x15, x14
  4198f8:	mov	x14, x4
  4198fc:	mov	w2, #0x0                   	// #0
  419900:	cmp	w0, #0x2a
  419904:	b.eq	419974 <ferror@plt+0x159e4>  // b.none
  419908:	cmp	w0, #0x3f
  41990c:	b.ne	4199d4 <ferror@plt+0x15a44>  // b.any
  419910:	ldrb	w0, [x1]
  419914:	cbz	w0, 419bfc <ferror@plt+0x15c6c>
  419918:	and	x0, x0, #0xff
  41991c:	ldrb	w0, [x7, x0]
  419920:	add	x1, x1, x0
  419924:	ldrb	w0, [x28], #1
  419928:	cbnz	w0, 419900 <ferror@plt+0x15970>
  41992c:	ldrb	w0, [x1]
  419930:	mov	x4, x14
  419934:	mov	x14, x15
  419938:	mov	x15, x18
  41993c:	mov	x18, x20
  419940:	mov	x20, x3
  419944:	cbz	w0, 419c34 <ferror@plt+0x15ca4>
  419948:	cbnz	w2, 418f2c <ferror@plt+0x14f9c>
  41994c:	ldrb	w0, [x18, #1]
  419950:	cbz	w0, 419bd0 <ferror@plt+0x15c40>
  419954:	mov	x18, x22
  419958:	ldp	x21, x22, [sp, #32]
  41995c:	b	419698 <ferror@plt+0x15708>
  419960:	ldrb	w0, [x1]
  419964:	and	x2, x0, #0xff
  419968:	cbz	w0, 418f2c <ferror@plt+0x14f9c>
  41996c:	ldrb	w0, [x7, x2]
  419970:	add	x1, x1, x0
  419974:	ldrb	w21, [x28], #1
  419978:	cmp	w21, #0x3f
  41997c:	b.eq	419960 <ferror@plt+0x159d0>  // b.none
  419980:	cmp	w21, #0x2a
  419984:	b.eq	419974 <ferror@plt+0x159e4>  // b.none
  419988:	cbz	w21, 419c34 <ferror@plt+0x15ca4>
  41998c:	str	wzr, [sp, #172]
  419990:	ldrb	w0, [x1]
  419994:	cmp	w21, w0
  419998:	b.ne	4199b4 <ferror@plt+0x15a24>  // b.any
  41999c:	b	419a10 <ferror@plt+0x15a80>
  4199a0:	ldrb	w0, [x7, x2]
  4199a4:	add	x1, x1, x0
  4199a8:	ldrb	w0, [x1]
  4199ac:	cmp	w21, w0
  4199b0:	b.eq	419a10 <ferror@plt+0x15a80>  // b.none
  4199b4:	and	x2, x0, #0xff
  4199b8:	cbnz	w0, 4199a0 <ferror@plt+0x15a10>
  4199bc:	mov	x3, x23
  4199c0:	mov	w19, #0x0                   	// #0
  4199c4:	ldp	x21, x22, [sp, #32]
  4199c8:	ldp	x23, x24, [sp, #48]
  4199cc:	ldp	x25, x26, [sp, #64]
  4199d0:	b	4189d8 <ferror@plt+0x14a48>
  4199d4:	ldrb	w4, [x1]
  4199d8:	cmp	w4, w0
  4199dc:	b.ne	419bfc <ferror@plt+0x15c6c>  // b.any
  4199e0:	add	x1, x1, #0x1
  4199e4:	b	419924 <ferror@plt+0x15994>
  4199e8:	mov	x3, x26
  4199ec:	mov	x26, x28
  4199f0:	ldr	w28, [sp, #104]
  4199f4:	b	418b1c <ferror@plt+0x14b8c>
  4199f8:	ldrb	w0, [x4, #1]
  4199fc:	cbnz	w0, 419594 <ferror@plt+0x15604>
  419a00:	ldp	x23, x24, [sp, #48]
  419a04:	ldp	x25, x26, [sp, #64]
  419a08:	mov	w19, #0x1                   	// #1
  419a0c:	b	4189d8 <ferror@plt+0x14a48>
  419a10:	mov	x4, x1
  419a14:	add	x2, sp, #0xac
  419a18:	add	x1, x1, #0x1
  419a1c:	mov	x0, x28
  419a20:	stp	x1, x3, [sp, #144]
  419a24:	bl	418470 <ferror@plt+0x144e0>
  419a28:	cbnz	w0, 419c14 <ferror@plt+0x15c84>
  419a2c:	ldr	w0, [sp, #172]
  419a30:	cbnz	w0, 4199bc <ferror@plt+0x15a2c>
  419a34:	ldrb	w0, [x4, #1]
  419a38:	ldp	x1, x3, [sp, #144]
  419a3c:	cbnz	w0, 41998c <ferror@plt+0x159fc>
  419a40:	mov	w2, #0x1                   	// #1
  419a44:	b	419924 <ferror@plt+0x15994>
  419a48:	ldrb	w0, [x3, #1]
  419a4c:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  419a50:	mov	x3, x25
  419a54:	b	418aa0 <ferror@plt+0x14b10>
  419a58:	ldrb	w0, [x4, #1]
  419a5c:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  419a60:	mov	x4, x25
  419a64:	b	418930 <ferror@plt+0x149a0>
  419a68:	mov	x4, x5
  419a6c:	mov	x5, x7
  419a70:	mov	x7, x13
  419a74:	mov	x13, x3
  419a78:	ldr	x3, [sp, #136]
  419a7c:	b	4191b8 <ferror@plt+0x15228>
  419a80:	mov	x4, x26
  419a84:	ldr	x26, [sp, #104]
  419a88:	b	419348 <ferror@plt+0x153b8>
  419a8c:	mov	x4, x26
  419a90:	mov	x28, x27
  419a94:	ldp	x25, x26, [sp, #64]
  419a98:	b	4189c4 <ferror@plt+0x14a34>
  419a9c:	ldrb	w0, [x4, #1]
  419aa0:	cbnz	w0, 41977c <ferror@plt+0x157ec>
  419aa4:	ldp	x21, x22, [sp, #32]
  419aa8:	ldp	x23, x24, [sp, #48]
  419aac:	ldp	x25, x26, [sp, #64]
  419ab0:	b	4187c0 <ferror@plt+0x14830>
  419ab4:	ldrb	w0, [x4, #1]
  419ab8:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  419abc:	mov	x4, x25
  419ac0:	b	418b84 <ferror@plt+0x14bf4>
  419ac4:	ldrb	w0, [x7, #1]
  419ac8:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  419acc:	mov	x7, x26
  419ad0:	b	419020 <ferror@plt+0x15090>
  419ad4:	ldrb	w0, [x4, #1]
  419ad8:	cbnz	w0, 419354 <ferror@plt+0x153c4>
  419adc:	mov	w19, #0x1                   	// #1
  419ae0:	ldp	x25, x26, [sp, #64]
  419ae4:	b	4189d8 <ferror@plt+0x14a48>
  419ae8:	mov	x3, x21
  419aec:	mov	x9, x24
  419af0:	mov	x18, x11
  419af4:	mov	w1, #0x1                   	// #1
  419af8:	ldp	x21, x22, [sp, #32]
  419afc:	ldp	x23, x24, [sp, #48]
  419b00:	b	419194 <ferror@plt+0x15204>
  419b04:	mov	x3, x24
  419b08:	b	418d68 <ferror@plt+0x14dd8>
  419b0c:	ldrb	w0, [x7, #1]
  419b10:	cbz	w0, 418f14 <ferror@plt+0x14f84>
  419b14:	mov	x7, x26
  419b18:	b	418c3c <ferror@plt+0x14cac>
  419b1c:	ldrb	w0, [x5, #1]
  419b20:	cbz	w0, 419adc <ferror@plt+0x15b4c>
  419b24:	mov	x5, x25
  419b28:	b	41939c <ferror@plt+0x1540c>
  419b2c:	ldrb	w0, [x9, #1]
  419b30:	cbnz	w0, 419458 <ferror@plt+0x154c8>
  419b34:	b	419aa4 <ferror@plt+0x15b14>
  419b38:	mov	x4, x24
  419b3c:	ldr	w6, [sp, #128]
  419b40:	mov	x13, x8
  419b44:	mov	w1, #0x1                   	// #1
  419b48:	ldp	x23, x24, [sp, #48]
  419b4c:	b	4194b4 <ferror@plt+0x15524>
  419b50:	mov	x4, x7
  419b54:	mov	x11, x28
  419b58:	mov	x7, x13
  419b5c:	mov	x18, x12
  419b60:	mov	x13, x3
  419b64:	mov	w1, #0x1                   	// #1
  419b68:	ldp	x21, x22, [sp, #32]
  419b6c:	ldp	x23, x24, [sp, #48]
  419b70:	ldr	x3, [sp, #136]
  419b74:	b	418c84 <ferror@plt+0x14cf4>
  419b78:	ldr	x4, [sp, #120]
  419b7c:	b	419588 <ferror@plt+0x155f8>
  419b80:	mov	w19, #0x1                   	// #1
  419b84:	ldp	x21, x22, [sp, #32]
  419b88:	ldp	x23, x24, [sp, #48]
  419b8c:	ldp	x25, x26, [sp, #64]
  419b90:	ldp	x27, x28, [sp, #80]
  419b94:	b	418638 <ferror@plt+0x146a8>
  419b98:	mov	x3, x23
  419b9c:	mov	x20, x5
  419ba0:	mov	x23, x4
  419ba4:	mov	w1, #0x1                   	// #1
  419ba8:	ldp	x5, x4, [sp, #144]
  419bac:	b	419760 <ferror@plt+0x157d0>
  419bb0:	mov	x0, x3
  419bb4:	mov	x3, x21
  419bb8:	mov	x21, x0
  419bbc:	b	418e3c <ferror@plt+0x14eac>
  419bc0:	ldrb	w0, [x15, #1]
  419bc4:	cbz	w0, 419aa4 <ferror@plt+0x15b14>
  419bc8:	mov	x15, x3
  419bcc:	b	418dcc <ferror@plt+0x14e3c>
  419bd0:	mov	x18, x22
  419bd4:	mov	x20, x15
  419bd8:	mov	w1, #0x1                   	// #1
  419bdc:	ldp	x21, x22, [sp, #32]
  419be0:	b	419638 <ferror@plt+0x156a8>
  419be4:	ldrb	w0, [x6, #1]
  419be8:	cbz	w0, 419a00 <ferror@plt+0x15a70>
  419bec:	mov	x6, x4
  419bf0:	b	4195ec <ferror@plt+0x1565c>
  419bf4:	mov	x3, x23
  419bf8:	b	41964c <ferror@plt+0x156bc>
  419bfc:	mov	x4, x14
  419c00:	mov	x14, x15
  419c04:	mov	x15, x18
  419c08:	mov	x18, x20
  419c0c:	mov	x20, x3
  419c10:	b	419948 <ferror@plt+0x159b8>
  419c14:	mov	x3, x23
  419c18:	mov	w19, #0x1                   	// #1
  419c1c:	ldp	x21, x22, [sp, #32]
  419c20:	ldp	x23, x24, [sp, #48]
  419c24:	ldp	x25, x26, [sp, #64]
  419c28:	b	4189d8 <ferror@plt+0x14a48>
  419c2c:	ldrb	w0, [x18, #1]
  419c30:	cbnz	w0, 419954 <ferror@plt+0x159c4>
  419c34:	mov	x3, x23
  419c38:	mov	w19, #0x1                   	// #1
  419c3c:	ldp	x21, x22, [sp, #32]
  419c40:	ldp	x23, x24, [sp, #48]
  419c44:	ldp	x25, x26, [sp, #64]
  419c48:	b	4189d8 <ferror@plt+0x14a48>
  419c4c:	mov	x3, x23
  419c50:	mov	w19, #0x1                   	// #1
  419c54:	ldp	x23, x24, [sp, #48]
  419c58:	ldp	x25, x26, [sp, #64]
  419c5c:	b	4189d8 <ferror@plt+0x14a48>
  419c60:	stp	x29, x30, [sp, #-48]!
  419c64:	mov	x29, sp
  419c68:	stp	x19, x20, [sp, #16]
  419c6c:	cbz	x0, 419e2c <ferror@plt+0x15e9c>
  419c70:	mov	x20, x0
  419c74:	mov	x0, #0x18                  	// #24
  419c78:	str	x21, [sp, #32]
  419c7c:	bl	413538 <ferror@plt+0xf5a8>
  419c80:	mov	x19, x0
  419c84:	mov	x0, x20
  419c88:	bl	4034d0 <strlen@plt>
  419c8c:	str	w0, [x19, #4]
  419c90:	add	w0, w0, #0x1
  419c94:	str	xzr, [x19, #8]
  419c98:	bl	413538 <ferror@plt+0xf5a8>
  419c9c:	str	x0, [x19, #16]
  419ca0:	ldrb	w6, [x20]
  419ca4:	mov	x21, x0
  419ca8:	cbz	w6, 419ef4 <ferror@plt+0x15f64>
  419cac:	ldr	w1, [x19, #4]
  419cb0:	mov	w13, #0xffffffff            	// #-1
  419cb4:	mov	x4, x0
  419cb8:	mov	w3, w13
  419cbc:	mov	w12, w13
  419cc0:	mov	w11, w13
  419cc4:	mov	w7, #0x0                   	// #0
  419cc8:	mov	w8, #0x0                   	// #0
  419ccc:	mov	w9, #0x0                   	// #0
  419cd0:	mov	w10, #0x3f                  	// #63
  419cd4:	nop
  419cd8:	cmp	w6, #0x2a
  419cdc:	b.eq	419e04 <ferror@plt+0x15e74>  // b.none
  419ce0:	cmp	w6, #0x3f
  419ce4:	b.eq	419dec <ferror@plt+0x15e5c>  // b.none
  419ce8:	mov	x5, x4
  419cec:	cbz	w8, 419d2c <ferror@plt+0x15d9c>
  419cf0:	sub	w5, w8, #0x1
  419cf4:	mov	x2, x4
  419cf8:	add	x5, x5, #0x1
  419cfc:	sub	w9, w7, w4
  419d00:	add	x5, x4, x5
  419d04:	nop
  419d08:	strb	w10, [x2], #1
  419d0c:	cmp	w3, #0x0
  419d10:	sub	w4, w2, #0x1
  419d14:	add	w4, w4, w9
  419d18:	csel	w3, w3, w4, ge  // ge = tcont
  419d1c:	cmp	x2, x5
  419d20:	b.ne	419d08 <ferror@plt+0x15d78>  // b.any
  419d24:	add	w7, w7, w8
  419d28:	sub	w13, w7, #0x1
  419d2c:	ldp	w4, w2, [x19, #8]
  419d30:	mov	w8, #0x0                   	// #0
  419d34:	mov	w9, #0x0                   	// #0
  419d38:	add	w4, w4, #0x1
  419d3c:	add	w2, w2, #0x1
  419d40:	stp	w4, w2, [x19, #8]
  419d44:	mov	x4, x5
  419d48:	add	w7, w7, #0x1
  419d4c:	strb	w6, [x4], #1
  419d50:	ldrb	w6, [x20, #1]!
  419d54:	cbnz	w6, 419cd8 <ferror@plt+0x15d48>
  419d58:	cbz	w8, 419f1c <ferror@plt+0x15f8c>
  419d5c:	sub	w2, w8, #0x1
  419d60:	mov	w13, w7
  419d64:	add	x2, x2, #0x1
  419d68:	mov	w0, #0x3f                  	// #63
  419d6c:	add	x2, x4, x2
  419d70:	strb	w0, [x4], #1
  419d74:	cmp	w3, #0x0
  419d78:	csel	w3, w3, w7, ge  // ge = tcont
  419d7c:	cmp	x2, x4
  419d80:	b.ne	419d70 <ferror@plt+0x15de0>  // b.any
  419d84:	cmp	w11, #0x0
  419d88:	mvn	w0, w3
  419d8c:	ccmp	w11, w12, #0x4, ge  // ge = tcont
  419d90:	strb	wzr, [x2]
  419d94:	lsr	w0, w0, #31
  419d98:	csinc	w0, w0, wzr, eq  // eq = none
  419d9c:	tbnz	w11, #31, 419e60 <ferror@plt+0x15ed0>
  419da0:	mov	w2, #0xffffffff            	// #-1
  419da4:	str	w2, [x19, #12]
  419da8:	cbnz	w0, 419dc0 <ferror@plt+0x15e30>
  419dac:	ldrb	w0, [x21]
  419db0:	cmp	w0, #0x2a
  419db4:	b.eq	419ecc <ferror@plt+0x15f3c>  // b.none
  419db8:	cbnz	w1, 419ea8 <ferror@plt+0x15f18>
  419dbc:	tbnz	w11, #31, 419f0c <ferror@plt+0x15f7c>
  419dc0:	sub	w0, w1, #0x1
  419dc4:	sub	w12, w0, w12
  419dc8:	cmp	w12, w11
  419dcc:	cset	w0, gt
  419dd0:	str	w0, [x19]
  419dd4:	cbnz	w0, 419e7c <ferror@plt+0x15eec>
  419dd8:	ldr	x21, [sp, #32]
  419ddc:	mov	x0, x19
  419de0:	ldp	x19, x20, [sp, #16]
  419de4:	ldp	x29, x30, [sp], #48
  419de8:	ret
  419dec:	ldp	w2, w0, [x19, #8]
  419df0:	add	w8, w8, #0x1
  419df4:	add	w2, w2, #0x1
  419df8:	add	w0, w0, #0x4
  419dfc:	stp	w2, w0, [x19, #8]
  419e00:	b	419d50 <ferror@plt+0x15dc0>
  419e04:	cbnz	w9, 419e20 <ferror@plt+0x15e90>
  419e08:	cmp	w11, #0x0
  419e0c:	mov	x5, x4
  419e10:	csel	w11, w11, w7, ge  // ge = tcont
  419e14:	mov	w12, w7
  419e18:	mov	w9, #0x1                   	// #1
  419e1c:	b	419d44 <ferror@plt+0x15db4>
  419e20:	sub	w1, w1, #0x1
  419e24:	str	w1, [x19, #4]
  419e28:	b	419d50 <ferror@plt+0x15dc0>
  419e2c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  419e30:	add	x1, x1, #0xe28
  419e34:	add	x1, x1, #0x10
  419e38:	mov	x19, #0x0                   	// #0
  419e3c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  419e40:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  419e44:	add	x2, x2, #0x498
  419e48:	add	x0, x0, #0x108
  419e4c:	bl	414da8 <ferror@plt+0x10e18>
  419e50:	mov	x0, x19
  419e54:	ldp	x19, x20, [sp, #16]
  419e58:	ldp	x29, x30, [sp], #48
  419e5c:	ret
  419e60:	cbz	w0, 419dac <ferror@plt+0x15e1c>
  419e64:	sub	w0, w1, #0x1
  419e68:	sub	w13, w0, w13
  419e6c:	cmp	w13, w3
  419e70:	cset	w0, gt
  419e74:	str	w0, [x19]
  419e78:	cbz	w0, 419dd8 <ferror@plt+0x15e48>
  419e7c:	mov	w1, w1
  419e80:	mov	x0, x21
  419e84:	bl	42c110 <ferror@plt+0x28180>
  419e88:	str	x0, [x19, #16]
  419e8c:	mov	x0, x21
  419e90:	bl	413678 <ferror@plt+0xf6e8>
  419e94:	mov	x0, x19
  419e98:	ldp	x19, x20, [sp, #16]
  419e9c:	ldr	x21, [sp, #32]
  419ea0:	ldp	x29, x30, [sp], #48
  419ea4:	ret
  419ea8:	sub	w0, w1, #0x1
  419eac:	ldrb	w2, [x21, w0, uxtw]
  419eb0:	cmp	w2, #0x2a
  419eb4:	b.ne	419dbc <ferror@plt+0x15e2c>  // b.any
  419eb8:	mov	w1, #0x2                   	// #2
  419ebc:	strb	wzr, [x21, w0, uxtw]
  419ec0:	ldr	x21, [sp, #32]
  419ec4:	stp	w1, w0, [x19]
  419ec8:	b	419ddc <ferror@plt+0x15e4c>
  419ecc:	sub	w2, w1, #0x1
  419ed0:	mov	w0, #0x3                   	// #3
  419ed4:	mov	x20, x2
  419ed8:	stp	w0, w2, [x19]
  419edc:	add	x1, x21, #0x1
  419ee0:	mov	x0, x21
  419ee4:	bl	403480 <memmove@plt>
  419ee8:	strb	wzr, [x21, w20, uxtw]
  419eec:	ldr	x21, [sp, #32]
  419ef0:	b	419ddc <ferror@plt+0x15e4c>
  419ef4:	ldr	w1, [x19, #4]
  419ef8:	mov	w11, #0xffffffff            	// #-1
  419efc:	strb	wzr, [x0]
  419f00:	mov	w12, w11
  419f04:	cbz	w1, 419dbc <ferror@plt+0x15e2c>
  419f08:	b	419ea8 <ferror@plt+0x15f18>
  419f0c:	mov	w0, #0x4                   	// #4
  419f10:	ldr	x21, [sp, #32]
  419f14:	str	w0, [x19]
  419f18:	b	419ddc <ferror@plt+0x15e4c>
  419f1c:	mov	x2, x4
  419f20:	b	419d84 <ferror@plt+0x15df4>
  419f24:	nop
  419f28:	cbz	x0, 419f54 <ferror@plt+0x15fc4>
  419f2c:	stp	x29, x30, [sp, #-32]!
  419f30:	mov	x29, sp
  419f34:	str	x19, [sp, #16]
  419f38:	mov	x19, x0
  419f3c:	ldr	x0, [x0, #16]
  419f40:	bl	413678 <ferror@plt+0xf6e8>
  419f44:	mov	x0, x19
  419f48:	ldr	x19, [sp, #16]
  419f4c:	ldp	x29, x30, [sp], #32
  419f50:	b	413678 <ferror@plt+0xf6e8>
  419f54:	adrp	x1, 440000 <ferror@plt+0x3c070>
  419f58:	add	x1, x1, #0xe28
  419f5c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  419f60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  419f64:	add	x1, x1, #0x28
  419f68:	add	x2, x2, #0xdc0
  419f6c:	add	x0, x0, #0x108
  419f70:	b	414da8 <ferror@plt+0x10e18>
  419f74:	nop
  419f78:	stp	x29, x30, [sp, #-16]!
  419f7c:	mov	x29, sp
  419f80:	cbz	x0, 419fbc <ferror@plt+0x1602c>
  419f84:	cbz	x1, 419fe8 <ferror@plt+0x16058>
  419f88:	mov	x2, x0
  419f8c:	mov	w0, #0x0                   	// #0
  419f90:	ldr	x3, [x1]
  419f94:	ldr	x4, [x2]
  419f98:	cmp	x4, x3
  419f9c:	b.ne	419fb4 <ferror@plt+0x16024>  // b.any
  419fa0:	ldr	x1, [x1, #16]
  419fa4:	ldr	x0, [x2, #16]
  419fa8:	bl	403ad0 <strcmp@plt>
  419fac:	cmp	w0, #0x0
  419fb0:	cset	w0, eq  // eq = none
  419fb4:	ldp	x29, x30, [sp], #16
  419fb8:	ret
  419fbc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  419fc0:	add	x1, x1, #0xe28
  419fc4:	add	x1, x1, #0x40
  419fc8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  419fcc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  419fd0:	add	x2, x2, #0xe08
  419fd4:	add	x0, x0, #0x108
  419fd8:	bl	414da8 <ferror@plt+0x10e18>
  419fdc:	mov	w0, #0x0                   	// #0
  419fe0:	ldp	x29, x30, [sp], #16
  419fe4:	ret
  419fe8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  419fec:	add	x1, x1, #0xe28
  419ff0:	add	x1, x1, #0x40
  419ff4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  419ff8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  419ffc:	add	x2, x2, #0xe18
  41a000:	add	x0, x0, #0x108
  41a004:	bl	414da8 <ferror@plt+0x10e18>
  41a008:	mov	w0, #0x0                   	// #0
  41a00c:	ldp	x29, x30, [sp], #16
  41a010:	ret
  41a014:	nop
  41a018:	stp	x29, x30, [sp, #-32]!
  41a01c:	mov	x29, sp
  41a020:	cbz	x0, 41a058 <ferror@plt+0x160c8>
  41a024:	stp	x19, x20, [sp, #16]
  41a028:	mov	x19, x1
  41a02c:	cbz	x1, 41a084 <ferror@plt+0x160f4>
  41a030:	mov	x20, x0
  41a034:	mov	x0, x1
  41a038:	bl	4034d0 <strlen@plt>
  41a03c:	mov	w1, w0
  41a040:	mov	x2, x19
  41a044:	mov	x0, x20
  41a048:	ldp	x19, x20, [sp, #16]
  41a04c:	mov	x3, #0x0                   	// #0
  41a050:	ldp	x29, x30, [sp], #32
  41a054:	b	4185c8 <ferror@plt+0x14638>
  41a058:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a05c:	add	x1, x1, #0xe28
  41a060:	add	x1, x1, #0x58
  41a064:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a068:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a06c:	add	x2, x2, #0xdc0
  41a070:	add	x0, x0, #0x108
  41a074:	bl	414da8 <ferror@plt+0x10e18>
  41a078:	mov	w0, #0x0                   	// #0
  41a07c:	ldp	x29, x30, [sp], #32
  41a080:	ret
  41a084:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a088:	add	x1, x1, #0xe28
  41a08c:	add	x1, x1, #0x58
  41a090:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a094:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a098:	add	x2, x2, #0xdd0
  41a09c:	add	x0, x0, #0x108
  41a0a0:	bl	414da8 <ferror@plt+0x10e18>
  41a0a4:	mov	w0, #0x0                   	// #0
  41a0a8:	ldp	x19, x20, [sp, #16]
  41a0ac:	ldp	x29, x30, [sp], #32
  41a0b0:	ret
  41a0b4:	nop
  41a0b8:	stp	x29, x30, [sp, #-32]!
  41a0bc:	mov	x29, sp
  41a0c0:	stp	x19, x20, [sp, #16]
  41a0c4:	cbz	x0, 41a110 <ferror@plt+0x16180>
  41a0c8:	mov	x19, x1
  41a0cc:	cbz	x1, 41a144 <ferror@plt+0x161b4>
  41a0d0:	bl	419c60 <ferror@plt+0x15cd0>
  41a0d4:	mov	x20, x0
  41a0d8:	mov	x0, x19
  41a0dc:	bl	4034d0 <strlen@plt>
  41a0e0:	mov	x2, x19
  41a0e4:	mov	w1, w0
  41a0e8:	mov	x3, #0x0                   	// #0
  41a0ec:	mov	x0, x20
  41a0f0:	bl	4185c8 <ferror@plt+0x14638>
  41a0f4:	mov	w19, w0
  41a0f8:	mov	x0, x20
  41a0fc:	bl	419f28 <ferror@plt+0x15f98>
  41a100:	mov	w0, w19
  41a104:	ldp	x19, x20, [sp, #16]
  41a108:	ldp	x29, x30, [sp], #32
  41a10c:	ret
  41a110:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a114:	add	x1, x1, #0xe28
  41a118:	add	x1, x1, #0x70
  41a11c:	mov	w19, #0x0                   	// #0
  41a120:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a124:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a128:	add	x2, x2, #0x498
  41a12c:	add	x0, x0, #0x108
  41a130:	bl	414da8 <ferror@plt+0x10e18>
  41a134:	mov	w0, w19
  41a138:	ldp	x19, x20, [sp, #16]
  41a13c:	ldp	x29, x30, [sp], #32
  41a140:	ret
  41a144:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a148:	add	x1, x1, #0xe28
  41a14c:	add	x1, x1, #0x70
  41a150:	mov	w19, #0x0                   	// #0
  41a154:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a158:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a15c:	add	x2, x2, #0xdd0
  41a160:	add	x0, x0, #0x108
  41a164:	bl	414da8 <ferror@plt+0x10e18>
  41a168:	mov	w0, w19
  41a16c:	ldp	x19, x20, [sp, #16]
  41a170:	ldp	x29, x30, [sp], #32
  41a174:	ret
  41a178:	mov	w1, w1
  41a17c:	b	4037d0 <poll@plt>
  41a180:	stp	x29, x30, [sp, #-64]!
  41a184:	mov	x29, sp
  41a188:	stp	x19, x20, [sp, #16]
  41a18c:	stp	x21, x22, [sp, #32]
  41a190:	mov	x21, x0
  41a194:	bl	4034d0 <strlen@plt>
  41a198:	add	x19, x0, #0x1
  41a19c:	cmp	x19, #0x7fc
  41a1a0:	b.hi	41a21c <ferror@plt+0x1628c>  // b.pmore
  41a1a4:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41a1a8:	str	x23, [sp, #48]
  41a1ac:	add	x23, x22, #0xd30
  41a1b0:	ldr	x3, [x22, #3376]
  41a1b4:	cbz	x3, 41a1d0 <ferror@plt+0x16240>
  41a1b8:	ldr	w2, [x23, #8]
  41a1bc:	mov	x1, #0xff8                 	// #4088
  41a1c0:	sxtw	x0, w2
  41a1c4:	sub	x1, x1, x0
  41a1c8:	cmp	x1, x19
  41a1cc:	b.cs	41a210 <ferror@plt+0x16280>  // b.hs, b.nlast
  41a1d0:	mov	x0, #0xff8                 	// #4088
  41a1d4:	bl	413538 <ferror@plt+0xf5a8>
  41a1d8:	mov	x3, x0
  41a1dc:	mov	w20, #0x0                   	// #0
  41a1e0:	str	x0, [x22, #3376]
  41a1e4:	mov	x1, x21
  41a1e8:	mov	x2, x19
  41a1ec:	mov	x0, x3
  41a1f0:	bl	403460 <memcpy@plt>
  41a1f4:	add	w2, w20, w19
  41a1f8:	str	w2, [x23, #8]
  41a1fc:	ldp	x19, x20, [sp, #16]
  41a200:	ldp	x21, x22, [sp, #32]
  41a204:	ldr	x23, [sp, #48]
  41a208:	ldp	x29, x30, [sp], #64
  41a20c:	ret
  41a210:	mov	w20, w2
  41a214:	add	x3, x3, x0
  41a218:	b	41a1e4 <ferror@plt+0x16254>
  41a21c:	mov	x0, x21
  41a220:	ldp	x19, x20, [sp, #16]
  41a224:	ldp	x21, x22, [sp, #32]
  41a228:	ldp	x29, x30, [sp], #64
  41a22c:	b	41f7f8 <ferror@plt+0x1b868>
  41a230:	stp	x29, x30, [sp, #-48]!
  41a234:	mov	x29, sp
  41a238:	str	x21, [sp, #32]
  41a23c:	mov	w21, #0x0                   	// #0
  41a240:	cbz	x0, 41a280 <ferror@plt+0x162f0>
  41a244:	stp	x19, x20, [sp, #16]
  41a248:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41a24c:	add	x20, x20, #0xd30
  41a250:	mov	x19, x0
  41a254:	add	x0, x20, #0x10
  41a258:	bl	42fb00 <ferror@plt+0x2bb70>
  41a25c:	mov	w21, #0x0                   	// #0
  41a260:	ldr	x0, [x20, #24]
  41a264:	cbz	x0, 41a274 <ferror@plt+0x162e4>
  41a268:	mov	x1, x19
  41a26c:	bl	40c780 <ferror@plt+0x87f0>
  41a270:	mov	w21, w0
  41a274:	add	x0, x20, #0x10
  41a278:	bl	42fb28 <ferror@plt+0x2bb98>
  41a27c:	ldp	x19, x20, [sp, #16]
  41a280:	mov	w0, w21
  41a284:	ldr	x21, [sp, #32]
  41a288:	ldp	x29, x30, [sp], #48
  41a28c:	ret
  41a290:	stp	x29, x30, [sp, #-48]!
  41a294:	mov	x29, sp
  41a298:	stp	x19, x20, [sp, #16]
  41a29c:	cbz	x0, 41a3c8 <ferror@plt+0x16438>
  41a2a0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41a2a4:	add	x19, x19, #0xd30
  41a2a8:	stp	x21, x22, [sp, #32]
  41a2ac:	mov	x21, x0
  41a2b0:	add	x0, x19, #0x10
  41a2b4:	bl	42fb00 <ferror@plt+0x2bb70>
  41a2b8:	ldr	x0, [x19, #24]
  41a2bc:	cbz	x0, 41a2d0 <ferror@plt+0x16340>
  41a2c0:	mov	x1, x21
  41a2c4:	bl	40c780 <ferror@plt+0x87f0>
  41a2c8:	mov	w20, w0
  41a2cc:	cbnz	w0, 41a360 <ferror@plt+0x163d0>
  41a2d0:	mov	x0, x21
  41a2d4:	bl	41a180 <ferror@plt+0x161f0>
  41a2d8:	ldr	w20, [x19, #32]
  41a2dc:	mov	x21, x0
  41a2e0:	tst	x20, #0x7ff
  41a2e4:	b.ne	41a324 <ferror@plt+0x16394>  // b.any
  41a2e8:	add	w20, w20, #0x800
  41a2ec:	mov	x1, #0x8                   	// #8
  41a2f0:	mov	x22, #0x0                   	// #0
  41a2f4:	sxtw	x0, w20
  41a2f8:	bl	413768 <ferror@plt+0xf7d8>
  41a2fc:	ldr	w2, [x19, #32]
  41a300:	mov	x20, x0
  41a304:	cbnz	w2, 41a404 <ferror@plt+0x16474>
  41a308:	add	x0, x20, x22
  41a30c:	mov	x2, #0x4000                	// #16384
  41a310:	mov	w1, #0x0                   	// #0
  41a314:	bl	403880 <memset@plt>
  41a318:	str	x20, [x19, #40]
  41a31c:	dmb	ish
  41a320:	ldr	w20, [x19, #32]
  41a324:	ldr	x0, [x19, #24]
  41a328:	cbz	x0, 41a37c <ferror@plt+0x163ec>
  41a32c:	ldr	x0, [x19, #40]
  41a330:	mov	w2, w20
  41a334:	str	x21, [x0, x2, lsl #3]
  41a338:	dmb	ish
  41a33c:	ldr	x0, [x19, #24]
  41a340:	mov	x1, x21
  41a344:	bl	40caa0 <ferror@plt+0x8b10>
  41a348:	add	x0, x19, #0x20
  41a34c:	ldxr	w1, [x0]
  41a350:	add	w1, w1, #0x1
  41a354:	stlxr	w2, w1, [x0]
  41a358:	cbnz	w2, 41a34c <ferror@plt+0x163bc>
  41a35c:	dmb	ish
  41a360:	add	x0, x19, #0x10
  41a364:	bl	42fb28 <ferror@plt+0x2bb98>
  41a368:	mov	w0, w20
  41a36c:	ldp	x19, x20, [sp, #16]
  41a370:	ldp	x21, x22, [sp, #32]
  41a374:	ldp	x29, x30, [sp], #48
  41a378:	ret
  41a37c:	cbnz	w20, 41a3dc <ferror@plt+0x1644c>
  41a380:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a384:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a388:	add	x1, x1, #0x2b0
  41a38c:	add	x0, x0, #0x2d0
  41a390:	bl	40c368 <ferror@plt+0x83d8>
  41a394:	str	x0, [x19, #24]
  41a398:	ldrsw	x3, [x19, #32]
  41a39c:	add	x1, x19, #0x20
  41a3a0:	ldr	x2, [x19, #40]
  41a3a4:	mov	x0, x1
  41a3a8:	str	xzr, [x2, x3, lsl #3]
  41a3ac:	ldxr	w1, [x0]
  41a3b0:	add	w1, w1, #0x1
  41a3b4:	stlxr	w2, w1, [x0]
  41a3b8:	cbnz	w2, 41a3ac <ferror@plt+0x1641c>
  41a3bc:	dmb	ish
  41a3c0:	ldr	w20, [x19, #32]
  41a3c4:	b	41a32c <ferror@plt+0x1639c>
  41a3c8:	mov	w20, #0x0                   	// #0
  41a3cc:	mov	w0, w20
  41a3d0:	ldp	x19, x20, [sp, #16]
  41a3d4:	ldp	x29, x30, [sp], #48
  41a3d8:	ret
  41a3dc:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41a3e0:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41a3e4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a3e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a3ec:	add	x4, x4, #0xeb0
  41a3f0:	add	x3, x3, #0xed8
  41a3f4:	add	x1, x1, #0xec8
  41a3f8:	add	x0, x0, #0x108
  41a3fc:	mov	w2, #0x122                 	// #290
  41a400:	bl	426b10 <ferror@plt+0x22b80>
  41a404:	ldr	x1, [x19, #40]
  41a408:	sbfiz	x22, x2, #3, #32
  41a40c:	mov	x2, x22
  41a410:	bl	403460 <memcpy@plt>
  41a414:	b	41a308 <ferror@plt+0x16378>
  41a418:	stp	x29, x30, [sp, #-64]!
  41a41c:	mov	x29, sp
  41a420:	stp	x19, x20, [sp, #16]
  41a424:	cbz	x0, 41a500 <ferror@plt+0x16570>
  41a428:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41a42c:	add	x19, x19, #0xd30
  41a430:	stp	x21, x22, [sp, #32]
  41a434:	mov	x21, x0
  41a438:	add	x0, x19, #0x10
  41a43c:	bl	42fb00 <ferror@plt+0x2bb70>
  41a440:	ldr	x0, [x19, #24]
  41a444:	cbz	x0, 41a478 <ferror@plt+0x164e8>
  41a448:	mov	x1, x21
  41a44c:	bl	40c780 <ferror@plt+0x87f0>
  41a450:	str	x0, [sp, #56]
  41a454:	mov	w20, w0
  41a458:	cbz	w0, 41a514 <ferror@plt+0x16584>
  41a45c:	add	x0, x19, #0x10
  41a460:	bl	42fb28 <ferror@plt+0x2bb98>
  41a464:	mov	w0, w20
  41a468:	ldp	x19, x20, [sp, #16]
  41a46c:	ldp	x21, x22, [sp, #32]
  41a470:	ldp	x29, x30, [sp], #64
  41a474:	ret
  41a478:	ldr	w20, [x19, #32]
  41a47c:	tst	x20, #0x7ff
  41a480:	b.ne	41a524 <ferror@plt+0x16594>  // b.any
  41a484:	add	w20, w20, #0x800
  41a488:	mov	x1, #0x8                   	// #8
  41a48c:	mov	x22, #0x0                   	// #0
  41a490:	sxtw	x0, w20
  41a494:	bl	413768 <ferror@plt+0xf7d8>
  41a498:	ldr	w2, [x19, #32]
  41a49c:	mov	x20, x0
  41a4a0:	cbnz	w2, 41a54c <ferror@plt+0x165bc>
  41a4a4:	add	x0, x20, x22
  41a4a8:	mov	x2, #0x4000                	// #16384
  41a4ac:	mov	w1, #0x0                   	// #0
  41a4b0:	bl	403880 <memset@plt>
  41a4b4:	str	x20, [x19, #40]
  41a4b8:	dmb	ish
  41a4bc:	ldr	w20, [x19, #32]
  41a4c0:	ldr	x0, [x19, #24]
  41a4c4:	cbz	x0, 41a560 <ferror@plt+0x165d0>
  41a4c8:	ldr	x0, [x19, #40]
  41a4cc:	mov	w2, w20
  41a4d0:	str	x21, [x0, x2, lsl #3]
  41a4d4:	dmb	ish
  41a4d8:	ldr	x0, [x19, #24]
  41a4dc:	mov	x1, x21
  41a4e0:	bl	40caa0 <ferror@plt+0x8b10>
  41a4e4:	add	x0, x19, #0x20
  41a4e8:	ldxr	w1, [x0]
  41a4ec:	add	w1, w1, #0x1
  41a4f0:	stlxr	w2, w1, [x0]
  41a4f4:	cbnz	w2, 41a4e8 <ferror@plt+0x16558>
  41a4f8:	dmb	ish
  41a4fc:	b	41a45c <ferror@plt+0x164cc>
  41a500:	mov	w20, #0x0                   	// #0
  41a504:	mov	w0, w20
  41a508:	ldp	x19, x20, [sp, #16]
  41a50c:	ldp	x29, x30, [sp], #64
  41a510:	ret
  41a514:	ldr	w20, [x19, #32]
  41a518:	tst	x20, #0x7ff
  41a51c:	b.ne	41a4c0 <ferror@plt+0x16530>  // b.any
  41a520:	b	41a484 <ferror@plt+0x164f4>
  41a524:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41a528:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41a52c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a530:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a534:	add	x4, x4, #0xeb0
  41a538:	add	x3, x3, #0xed8
  41a53c:	add	x1, x1, #0xec8
  41a540:	add	x0, x0, #0x108
  41a544:	mov	w2, #0x122                 	// #290
  41a548:	bl	426b10 <ferror@plt+0x22b80>
  41a54c:	ldr	x1, [x19, #40]
  41a550:	sbfiz	x22, x2, #3, #32
  41a554:	mov	x2, x22
  41a558:	bl	403460 <memcpy@plt>
  41a55c:	b	41a4a4 <ferror@plt+0x16514>
  41a560:	cbnz	w20, 41a524 <ferror@plt+0x16594>
  41a564:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a568:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a56c:	add	x1, x1, #0x2b0
  41a570:	add	x0, x0, #0x2d0
  41a574:	bl	40c368 <ferror@plt+0x83d8>
  41a578:	str	x0, [x19, #24]
  41a57c:	ldrsw	x3, [x19, #32]
  41a580:	add	x1, x19, #0x20
  41a584:	ldr	x2, [x19, #40]
  41a588:	mov	x0, x1
  41a58c:	str	xzr, [x2, x3, lsl #3]
  41a590:	ldxr	w1, [x0]
  41a594:	add	w1, w1, #0x1
  41a598:	stlxr	w2, w1, [x0]
  41a59c:	cbnz	w2, 41a590 <ferror@plt+0x16600>
  41a5a0:	dmb	ish
  41a5a4:	ldr	w20, [x19, #32]
  41a5a8:	b	41a4c8 <ferror@plt+0x16538>
  41a5ac:	nop
  41a5b0:	dmb	ish
  41a5b4:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41a5b8:	add	x1, x1, #0xd30
  41a5bc:	ldr	w2, [x1, #32]
  41a5c0:	dmb	ish
  41a5c4:	cmp	w2, w0
  41a5c8:	b.ls	41a5d8 <ferror@plt+0x16648>  // b.plast
  41a5cc:	ldr	x1, [x1, #40]
  41a5d0:	ldr	x0, [x1, w0, uxtw #3]
  41a5d4:	ret
  41a5d8:	mov	x0, #0x0                   	// #0
  41a5dc:	ret
  41a5e0:	stp	x29, x30, [sp, #-48]!
  41a5e4:	mov	x29, sp
  41a5e8:	stp	x19, x20, [sp, #16]
  41a5ec:	cbz	x0, 41a750 <ferror@plt+0x167c0>
  41a5f0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41a5f4:	add	x19, x19, #0xd30
  41a5f8:	mov	x20, x0
  41a5fc:	add	x0, x19, #0x10
  41a600:	bl	42fb00 <ferror@plt+0x2bb70>
  41a604:	ldr	x0, [x19, #24]
  41a608:	cbz	x0, 41a620 <ferror@plt+0x16690>
  41a60c:	mov	x1, x20
  41a610:	bl	40c780 <ferror@plt+0x87f0>
  41a614:	cbz	w0, 41a620 <ferror@plt+0x16690>
  41a618:	ubfiz	x20, x0, #3, #32
  41a61c:	b	41a6bc <ferror@plt+0x1672c>
  41a620:	mov	x0, x20
  41a624:	stp	x21, x22, [sp, #32]
  41a628:	bl	41a180 <ferror@plt+0x161f0>
  41a62c:	ldr	w3, [x19, #32]
  41a630:	mov	x21, x0
  41a634:	tst	x3, #0x7ff
  41a638:	b.ne	41a678 <ferror@plt+0x166e8>  // b.any
  41a63c:	add	w3, w3, #0x800
  41a640:	mov	x1, #0x8                   	// #8
  41a644:	mov	x22, #0x0                   	// #0
  41a648:	sxtw	x0, w3
  41a64c:	bl	413768 <ferror@plt+0xf7d8>
  41a650:	mov	x20, x0
  41a654:	ldr	w2, [x19, #32]
  41a658:	cbnz	w2, 41a764 <ferror@plt+0x167d4>
  41a65c:	add	x0, x20, x22
  41a660:	mov	x2, #0x4000                	// #16384
  41a664:	mov	w1, #0x0                   	// #0
  41a668:	bl	403880 <memset@plt>
  41a66c:	str	x20, [x19, #40]
  41a670:	dmb	ish
  41a674:	ldr	w3, [x19, #32]
  41a678:	ldr	x0, [x19, #24]
  41a67c:	cbz	x0, 41a6dc <ferror@plt+0x1674c>
  41a680:	ldr	x0, [x19, #40]
  41a684:	mov	w2, w3
  41a688:	ubfiz	x20, x3, #3, #32
  41a68c:	str	x21, [x0, x2, lsl #3]
  41a690:	dmb	ish
  41a694:	ldr	x0, [x19, #24]
  41a698:	mov	x1, x21
  41a69c:	bl	40caa0 <ferror@plt+0x8b10>
  41a6a0:	add	x0, x19, #0x20
  41a6a4:	ldxr	w1, [x0]
  41a6a8:	add	w1, w1, #0x1
  41a6ac:	stlxr	w2, w1, [x0]
  41a6b0:	cbnz	w2, 41a6a4 <ferror@plt+0x16714>
  41a6b4:	dmb	ish
  41a6b8:	ldp	x21, x22, [sp, #32]
  41a6bc:	add	x0, x19, #0x10
  41a6c0:	ldr	x1, [x19, #40]
  41a6c4:	ldr	x19, [x1, x20]
  41a6c8:	bl	42fb28 <ferror@plt+0x2bb98>
  41a6cc:	mov	x0, x19
  41a6d0:	ldp	x19, x20, [sp, #16]
  41a6d4:	ldp	x29, x30, [sp], #48
  41a6d8:	ret
  41a6dc:	cbnz	w3, 41a728 <ferror@plt+0x16798>
  41a6e0:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a6e4:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a6e8:	add	x1, x1, #0x2b0
  41a6ec:	add	x0, x0, #0x2d0
  41a6f0:	bl	40c368 <ferror@plt+0x83d8>
  41a6f4:	str	x0, [x19, #24]
  41a6f8:	ldrsw	x3, [x19, #32]
  41a6fc:	add	x1, x19, #0x20
  41a700:	ldr	x2, [x19, #40]
  41a704:	mov	x0, x1
  41a708:	str	xzr, [x2, x3, lsl #3]
  41a70c:	ldxr	w1, [x0]
  41a710:	add	w1, w1, #0x1
  41a714:	stlxr	w2, w1, [x0]
  41a718:	cbnz	w2, 41a70c <ferror@plt+0x1677c>
  41a71c:	dmb	ish
  41a720:	ldr	w3, [x19, #32]
  41a724:	b	41a680 <ferror@plt+0x166f0>
  41a728:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41a72c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41a730:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a734:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a738:	add	x4, x4, #0xeb0
  41a73c:	add	x3, x3, #0xed8
  41a740:	add	x1, x1, #0xec8
  41a744:	add	x0, x0, #0x108
  41a748:	mov	w2, #0x122                 	// #290
  41a74c:	bl	426b10 <ferror@plt+0x22b80>
  41a750:	mov	x19, #0x0                   	// #0
  41a754:	mov	x0, x19
  41a758:	ldp	x19, x20, [sp, #16]
  41a75c:	ldp	x29, x30, [sp], #48
  41a760:	ret
  41a764:	ldr	x1, [x19, #40]
  41a768:	sbfiz	x22, x2, #3, #32
  41a76c:	mov	x2, x22
  41a770:	bl	403460 <memcpy@plt>
  41a774:	b	41a65c <ferror@plt+0x166cc>
  41a778:	stp	x29, x30, [sp, #-64]!
  41a77c:	mov	x29, sp
  41a780:	stp	x19, x20, [sp, #16]
  41a784:	cbz	x0, 41a89c <ferror@plt+0x1690c>
  41a788:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41a78c:	add	x19, x19, #0xd30
  41a790:	stp	x21, x22, [sp, #32]
  41a794:	mov	x21, x0
  41a798:	add	x0, x19, #0x10
  41a79c:	bl	42fb00 <ferror@plt+0x2bb70>
  41a7a0:	ldr	x0, [x19, #24]
  41a7a4:	cbz	x0, 41a868 <ferror@plt+0x168d8>
  41a7a8:	mov	x1, x21
  41a7ac:	bl	40c780 <ferror@plt+0x87f0>
  41a7b0:	str	x0, [sp, #56]
  41a7b4:	ubfiz	x20, x0, #3, #32
  41a7b8:	cbnz	w0, 41a844 <ferror@plt+0x168b4>
  41a7bc:	ldr	w1, [x19, #32]
  41a7c0:	tst	x1, #0x7ff
  41a7c4:	b.ne	41a804 <ferror@plt+0x16874>  // b.any
  41a7c8:	add	w0, w1, #0x800
  41a7cc:	mov	x1, #0x8                   	// #8
  41a7d0:	mov	x22, #0x0                   	// #0
  41a7d4:	sxtw	x0, w0
  41a7d8:	bl	413768 <ferror@plt+0xf7d8>
  41a7dc:	ldr	w2, [x19, #32]
  41a7e0:	mov	x20, x0
  41a7e4:	cbnz	w2, 41a8fc <ferror@plt+0x1696c>
  41a7e8:	add	x0, x20, x22
  41a7ec:	mov	x2, #0x4000                	// #16384
  41a7f0:	mov	w1, #0x0                   	// #0
  41a7f4:	bl	403880 <memset@plt>
  41a7f8:	str	x20, [x19, #40]
  41a7fc:	dmb	ish
  41a800:	ldr	w1, [x19, #32]
  41a804:	ldr	x0, [x19, #24]
  41a808:	cbz	x0, 41a8b0 <ferror@plt+0x16920>
  41a80c:	ldr	x0, [x19, #40]
  41a810:	mov	w2, w1
  41a814:	ubfiz	x20, x1, #3, #32
  41a818:	str	x21, [x0, x2, lsl #3]
  41a81c:	dmb	ish
  41a820:	ldr	x0, [x19, #24]
  41a824:	mov	x1, x21
  41a828:	bl	40caa0 <ferror@plt+0x8b10>
  41a82c:	add	x0, x19, #0x20
  41a830:	ldxr	w1, [x0]
  41a834:	add	w1, w1, #0x1
  41a838:	stlxr	w2, w1, [x0]
  41a83c:	cbnz	w2, 41a830 <ferror@plt+0x168a0>
  41a840:	dmb	ish
  41a844:	ldr	x1, [x19, #40]
  41a848:	add	x0, x19, #0x10
  41a84c:	ldr	x19, [x1, x20]
  41a850:	bl	42fb28 <ferror@plt+0x2bb98>
  41a854:	ldp	x21, x22, [sp, #32]
  41a858:	mov	x0, x19
  41a85c:	ldp	x19, x20, [sp, #16]
  41a860:	ldp	x29, x30, [sp], #64
  41a864:	ret
  41a868:	ldr	w1, [x19, #32]
  41a86c:	tst	x1, #0x7ff
  41a870:	b.eq	41a7c8 <ferror@plt+0x16838>  // b.none
  41a874:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41a878:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41a87c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a880:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a884:	add	x4, x4, #0xeb0
  41a888:	add	x3, x3, #0xed8
  41a88c:	add	x1, x1, #0xec8
  41a890:	add	x0, x0, #0x108
  41a894:	mov	w2, #0x122                 	// #290
  41a898:	bl	426b10 <ferror@plt+0x22b80>
  41a89c:	mov	x19, #0x0                   	// #0
  41a8a0:	mov	x0, x19
  41a8a4:	ldp	x19, x20, [sp, #16]
  41a8a8:	ldp	x29, x30, [sp], #64
  41a8ac:	ret
  41a8b0:	cbnz	w1, 41a874 <ferror@plt+0x168e4>
  41a8b4:	adrp	x1, 40d000 <ferror@plt+0x9070>
  41a8b8:	adrp	x0, 40d000 <ferror@plt+0x9070>
  41a8bc:	add	x1, x1, #0x2b0
  41a8c0:	add	x0, x0, #0x2d0
  41a8c4:	bl	40c368 <ferror@plt+0x83d8>
  41a8c8:	str	x0, [x19, #24]
  41a8cc:	ldrsw	x3, [x19, #32]
  41a8d0:	add	x1, x19, #0x20
  41a8d4:	ldr	x2, [x19, #40]
  41a8d8:	mov	x0, x1
  41a8dc:	str	xzr, [x2, x3, lsl #3]
  41a8e0:	ldxr	w1, [x0]
  41a8e4:	add	w1, w1, #0x1
  41a8e8:	stlxr	w2, w1, [x0]
  41a8ec:	cbnz	w2, 41a8e0 <ferror@plt+0x16950>
  41a8f0:	dmb	ish
  41a8f4:	ldr	w1, [x19, #32]
  41a8f8:	b	41a80c <ferror@plt+0x1687c>
  41a8fc:	ldr	x1, [x19, #40]
  41a900:	sbfiz	x22, x2, #3, #32
  41a904:	mov	x2, x22
  41a908:	bl	403460 <memcpy@plt>
  41a90c:	b	41a7e8 <ferror@plt+0x16858>
  41a910:	mov	x0, #0x18                  	// #24
  41a914:	b	41e490 <ferror@plt+0x1a500>
  41a918:	cbz	x0, 41a948 <ferror@plt+0x169b8>
  41a91c:	stp	x29, x30, [sp, #-32]!
  41a920:	mov	x29, sp
  41a924:	str	x19, [sp, #16]
  41a928:	mov	x19, x0
  41a92c:	ldr	x0, [x0]
  41a930:	bl	40d5f8 <ferror@plt+0x9668>
  41a934:	mov	x1, x19
  41a938:	mov	x0, #0x18                  	// #24
  41a93c:	ldr	x19, [sp, #16]
  41a940:	ldp	x29, x30, [sp], #32
  41a944:	b	41e510 <ferror@plt+0x1a580>
  41a948:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a94c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a950:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a954:	add	x2, x2, #0xee8
  41a958:	add	x1, x1, #0xfa0
  41a95c:	add	x0, x0, #0x108
  41a960:	b	414da8 <ferror@plt+0x10e18>
  41a964:	nop
  41a968:	cbz	x0, 41a978 <ferror@plt+0x169e8>
  41a96c:	stp	xzr, xzr, [x0]
  41a970:	str	wzr, [x0, #16]
  41a974:	ret
  41a978:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a97c:	add	x1, x1, #0xfa0
  41a980:	add	x1, x1, #0x10
  41a984:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a988:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a98c:	add	x2, x2, #0xee8
  41a990:	add	x0, x0, #0x108
  41a994:	b	414da8 <ferror@plt+0x10e18>
  41a998:	cbz	x0, 41a9c8 <ferror@plt+0x16a38>
  41a99c:	stp	x29, x30, [sp, #-32]!
  41a9a0:	mov	x29, sp
  41a9a4:	str	x19, [sp, #16]
  41a9a8:	mov	x19, x0
  41a9ac:	ldr	x0, [x0]
  41a9b0:	bl	40d5f8 <ferror@plt+0x9668>
  41a9b4:	stp	xzr, xzr, [x19]
  41a9b8:	str	wzr, [x19, #16]
  41a9bc:	ldr	x19, [sp, #16]
  41a9c0:	ldp	x29, x30, [sp], #32
  41a9c4:	ret
  41a9c8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41a9cc:	add	x1, x1, #0xfa0
  41a9d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41a9d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41a9d8:	add	x1, x1, #0x20
  41a9dc:	add	x2, x2, #0xee8
  41a9e0:	add	x0, x0, #0x108
  41a9e4:	b	414da8 <ferror@plt+0x10e18>
  41a9e8:	cbz	x0, 41a9fc <ferror@plt+0x16a6c>
  41a9ec:	ldr	x0, [x0]
  41a9f0:	cmp	x0, #0x0
  41a9f4:	cset	w0, eq  // eq = none
  41a9f8:	ret
  41a9fc:	stp	x29, x30, [sp, #-16]!
  41aa00:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41aa04:	add	x1, x1, #0xfa0
  41aa08:	mov	x29, sp
  41aa0c:	add	x1, x1, #0x30
  41aa10:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41aa14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aa18:	add	x2, x2, #0xee8
  41aa1c:	add	x0, x0, #0x108
  41aa20:	bl	414da8 <ferror@plt+0x10e18>
  41aa24:	mov	w0, #0x1                   	// #1
  41aa28:	ldp	x29, x30, [sp], #16
  41aa2c:	ret
  41aa30:	cbz	x0, 41aa3c <ferror@plt+0x16aac>
  41aa34:	ldr	w0, [x0, #16]
  41aa38:	ret
  41aa3c:	stp	x29, x30, [sp, #-16]!
  41aa40:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41aa44:	add	x1, x1, #0xfa0
  41aa48:	mov	x29, sp
  41aa4c:	add	x1, x1, #0x48
  41aa50:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41aa54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aa58:	add	x2, x2, #0xee8
  41aa5c:	add	x0, x0, #0x108
  41aa60:	bl	414da8 <ferror@plt+0x10e18>
  41aa64:	mov	w0, #0x0                   	// #0
  41aa68:	ldp	x29, x30, [sp], #16
  41aa6c:	ret
  41aa70:	cbz	x0, 41aaa0 <ferror@plt+0x16b10>
  41aa74:	stp	x29, x30, [sp, #-32]!
  41aa78:	mov	x29, sp
  41aa7c:	str	x19, [sp, #16]
  41aa80:	mov	x19, x0
  41aa84:	ldr	x0, [x0]
  41aa88:	str	x0, [x19, #8]
  41aa8c:	bl	40dcd8 <ferror@plt+0x9d48>
  41aa90:	str	x0, [x19]
  41aa94:	ldr	x19, [sp, #16]
  41aa98:	ldp	x29, x30, [sp], #32
  41aa9c:	ret
  41aaa0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41aaa4:	add	x1, x1, #0xfa0
  41aaa8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41aaac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aab0:	add	x1, x1, #0x60
  41aab4:	add	x2, x2, #0xee8
  41aab8:	add	x0, x0, #0x108
  41aabc:	b	414da8 <ferror@plt+0x10e18>
  41aac0:	cbz	x0, 41ab0c <ferror@plt+0x16b7c>
  41aac4:	stp	x29, x30, [sp, #-48]!
  41aac8:	mov	x29, sp
  41aacc:	stp	x19, x20, [sp, #16]
  41aad0:	mov	x20, x1
  41aad4:	cbz	x1, 41ab2c <ferror@plt+0x16b9c>
  41aad8:	ldr	x19, [x0]
  41aadc:	str	x21, [sp, #32]
  41aae0:	mov	x21, x2
  41aae4:	cbz	x19, 41aafc <ferror@plt+0x16b6c>
  41aae8:	ldr	x0, [x19]
  41aaec:	mov	x1, x21
  41aaf0:	ldr	x19, [x19, #8]
  41aaf4:	blr	x20
  41aaf8:	cbnz	x19, 41aae8 <ferror@plt+0x16b58>
  41aafc:	ldp	x19, x20, [sp, #16]
  41ab00:	ldr	x21, [sp, #32]
  41ab04:	ldp	x29, x30, [sp], #48
  41ab08:	ret
  41ab0c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ab10:	add	x1, x1, #0xfa0
  41ab14:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ab18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ab1c:	add	x1, x1, #0x70
  41ab20:	add	x2, x2, #0xee8
  41ab24:	add	x0, x0, #0x108
  41ab28:	b	414da8 <ferror@plt+0x10e18>
  41ab2c:	ldp	x19, x20, [sp, #16]
  41ab30:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ab34:	ldp	x29, x30, [sp], #48
  41ab38:	add	x1, x1, #0xfa0
  41ab3c:	add	x1, x1, #0x70
  41ab40:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ab44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ab48:	add	x2, x2, #0xf00
  41ab4c:	add	x0, x0, #0x108
  41ab50:	b	414da8 <ferror@plt+0x10e18>
  41ab54:	nop
  41ab58:	stp	x29, x30, [sp, #-32]!
  41ab5c:	mov	x2, #0x0                   	// #0
  41ab60:	mov	x29, sp
  41ab64:	str	x19, [sp, #16]
  41ab68:	mov	x19, x0
  41ab6c:	bl	41aac0 <ferror@plt+0x16b30>
  41ab70:	mov	x0, x19
  41ab74:	ldr	x19, [sp, #16]
  41ab78:	ldp	x29, x30, [sp], #32
  41ab7c:	b	41a918 <ferror@plt+0x16988>
  41ab80:	cbz	x0, 41ab8c <ferror@plt+0x16bfc>
  41ab84:	ldr	x0, [x0]
  41ab88:	b	40dd78 <ferror@plt+0x9de8>
  41ab8c:	stp	x29, x30, [sp, #-16]!
  41ab90:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ab94:	add	x1, x1, #0xfa0
  41ab98:	mov	x29, sp
  41ab9c:	add	x1, x1, #0x80
  41aba0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41aba4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aba8:	add	x2, x2, #0xee8
  41abac:	add	x0, x0, #0x108
  41abb0:	bl	414da8 <ferror@plt+0x10e18>
  41abb4:	mov	x0, #0x0                   	// #0
  41abb8:	ldp	x29, x30, [sp], #16
  41abbc:	ret
  41abc0:	stp	x29, x30, [sp, #-16]!
  41abc4:	mov	x29, sp
  41abc8:	cbz	x0, 41abdc <ferror@plt+0x16c4c>
  41abcc:	cbz	x2, 41ac08 <ferror@plt+0x16c78>
  41abd0:	ldp	x29, x30, [sp], #16
  41abd4:	ldr	x0, [x0]
  41abd8:	b	40dda0 <ferror@plt+0x9e10>
  41abdc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41abe0:	add	x1, x1, #0xfa0
  41abe4:	add	x1, x1, #0x90
  41abe8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41abec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41abf0:	add	x2, x2, #0xee8
  41abf4:	add	x0, x0, #0x108
  41abf8:	bl	414da8 <ferror@plt+0x10e18>
  41abfc:	mov	x0, #0x0                   	// #0
  41ac00:	ldp	x29, x30, [sp], #16
  41ac04:	ret
  41ac08:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ac0c:	add	x1, x1, #0xfa0
  41ac10:	add	x1, x1, #0x90
  41ac14:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ac18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ac1c:	add	x2, x2, #0xf00
  41ac20:	add	x0, x0, #0x108
  41ac24:	bl	414da8 <ferror@plt+0x10e18>
  41ac28:	mov	x0, #0x0                   	// #0
  41ac2c:	ldp	x29, x30, [sp], #16
  41ac30:	ret
  41ac34:	nop
  41ac38:	stp	x29, x30, [sp, #-32]!
  41ac3c:	mov	x29, sp
  41ac40:	str	x19, [sp, #16]
  41ac44:	mov	x19, x0
  41ac48:	cbz	x0, 41ac70 <ferror@plt+0x16ce0>
  41ac4c:	cbz	x1, 41ac98 <ferror@plt+0x16d08>
  41ac50:	ldr	x0, [x19]
  41ac54:	bl	40df68 <ferror@plt+0x9fd8>
  41ac58:	str	x0, [x19]
  41ac5c:	bl	40dea8 <ferror@plt+0x9f18>
  41ac60:	str	x0, [x19, #8]
  41ac64:	ldr	x19, [sp, #16]
  41ac68:	ldp	x29, x30, [sp], #32
  41ac6c:	ret
  41ac70:	ldr	x19, [sp, #16]
  41ac74:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ac78:	ldp	x29, x30, [sp], #32
  41ac7c:	add	x1, x1, #0xfa0
  41ac80:	add	x1, x1, #0xa8
  41ac84:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ac88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ac8c:	add	x2, x2, #0xee8
  41ac90:	add	x0, x0, #0x108
  41ac94:	b	414da8 <ferror@plt+0x10e18>
  41ac98:	ldr	x19, [sp, #16]
  41ac9c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41aca0:	ldp	x29, x30, [sp], #32
  41aca4:	add	x1, x1, #0xfa0
  41aca8:	add	x1, x1, #0xa8
  41acac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41acb0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41acb4:	add	x2, x2, #0xef8
  41acb8:	add	x0, x0, #0x108
  41acbc:	b	414da8 <ferror@plt+0x10e18>
  41acc0:	cbz	x0, 41ad00 <ferror@plt+0x16d70>
  41acc4:	stp	x29, x30, [sp, #-32]!
  41acc8:	mov	x29, sp
  41accc:	str	x19, [sp, #16]
  41acd0:	mov	x19, x0
  41acd4:	ldr	x0, [x0]
  41acd8:	bl	40d6c8 <ferror@plt+0x9738>
  41acdc:	str	x0, [x19]
  41ace0:	ldr	x1, [x19, #8]
  41ace4:	cbz	x1, 41ad20 <ferror@plt+0x16d90>
  41ace8:	ldr	w0, [x19, #16]
  41acec:	add	w0, w0, #0x1
  41acf0:	str	w0, [x19, #16]
  41acf4:	ldr	x19, [sp, #16]
  41acf8:	ldp	x29, x30, [sp], #32
  41acfc:	ret
  41ad00:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ad04:	add	x1, x1, #0xfa0
  41ad08:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ad0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ad10:	add	x1, x1, #0xb8
  41ad14:	add	x2, x2, #0xee8
  41ad18:	add	x0, x0, #0x108
  41ad1c:	b	414da8 <ferror@plt+0x10e18>
  41ad20:	str	x0, [x19, #8]
  41ad24:	ldr	w0, [x19, #16]
  41ad28:	add	w0, w0, #0x1
  41ad2c:	str	w0, [x19, #16]
  41ad30:	ldr	x19, [sp, #16]
  41ad34:	ldp	x29, x30, [sp], #32
  41ad38:	ret
  41ad3c:	nop
  41ad40:	cbz	x0, 41adbc <ferror@plt+0x16e2c>
  41ad44:	cbz	x1, 41addc <ferror@plt+0x16e4c>
  41ad48:	ldr	x2, [x1, #16]
  41ad4c:	cbz	x2, 41ad70 <ferror@plt+0x16de0>
  41ad50:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ad54:	add	x1, x1, #0xfa0
  41ad58:	add	x1, x1, #0xd0
  41ad5c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ad60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ad64:	add	x2, x2, #0xf20
  41ad68:	add	x0, x0, #0x108
  41ad6c:	b	414da8 <ferror@plt+0x10e18>
  41ad70:	ldr	x2, [x1, #8]
  41ad74:	cbz	x2, 41ad98 <ferror@plt+0x16e08>
  41ad78:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ad7c:	add	x1, x1, #0xfa0
  41ad80:	add	x1, x1, #0xd0
  41ad84:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ad88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ad8c:	add	x2, x2, #0xf38
  41ad90:	add	x0, x0, #0x108
  41ad94:	b	414da8 <ferror@plt+0x10e18>
  41ad98:	ldr	x2, [x0]
  41ad9c:	str	x2, [x1, #8]
  41ada0:	cbz	x2, 41adfc <ferror@plt+0x16e6c>
  41ada4:	str	x1, [x2, #16]
  41ada8:	ldr	w2, [x0, #16]
  41adac:	str	x1, [x0]
  41adb0:	add	w1, w2, #0x1
  41adb4:	str	w1, [x0, #16]
  41adb8:	ret
  41adbc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41adc0:	add	x1, x1, #0xfa0
  41adc4:	add	x1, x1, #0xd0
  41adc8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41adcc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41add0:	add	x2, x2, #0xee8
  41add4:	add	x0, x0, #0x108
  41add8:	b	414da8 <ferror@plt+0x10e18>
  41addc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ade0:	add	x1, x1, #0xfa0
  41ade4:	add	x1, x1, #0xd0
  41ade8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41adec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41adf0:	add	x2, x2, #0xf10
  41adf4:	add	x0, x0, #0x108
  41adf8:	b	414da8 <ferror@plt+0x10e18>
  41adfc:	ldr	w2, [x0, #16]
  41ae00:	str	x1, [x0]
  41ae04:	str	x1, [x0, #8]
  41ae08:	add	w1, w2, #0x1
  41ae0c:	str	w1, [x0, #16]
  41ae10:	ret
  41ae14:	nop
  41ae18:	cbz	x0, 41ae5c <ferror@plt+0x16ecc>
  41ae1c:	stp	x29, x30, [sp, #-32]!
  41ae20:	mov	x29, sp
  41ae24:	str	x19, [sp, #16]
  41ae28:	mov	x19, x0
  41ae2c:	ldr	x0, [x0, #8]
  41ae30:	bl	40d668 <ferror@plt+0x96d8>
  41ae34:	ldr	x1, [x0, #8]
  41ae38:	str	x0, [x19, #8]
  41ae3c:	cbz	x1, 41ae7c <ferror@plt+0x16eec>
  41ae40:	ldr	w0, [x19, #16]
  41ae44:	str	x1, [x19, #8]
  41ae48:	add	w0, w0, #0x1
  41ae4c:	str	w0, [x19, #16]
  41ae50:	ldr	x19, [sp, #16]
  41ae54:	ldp	x29, x30, [sp], #32
  41ae58:	ret
  41ae5c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ae60:	add	x1, x1, #0xfa0
  41ae64:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ae68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ae6c:	add	x1, x1, #0xe8
  41ae70:	add	x2, x2, #0xee8
  41ae74:	add	x0, x0, #0x108
  41ae78:	b	414da8 <ferror@plt+0x10e18>
  41ae7c:	str	x0, [x19]
  41ae80:	ldr	w0, [x19, #16]
  41ae84:	add	w0, w0, #0x1
  41ae88:	str	w0, [x19, #16]
  41ae8c:	ldr	x19, [sp, #16]
  41ae90:	ldp	x29, x30, [sp], #32
  41ae94:	ret
  41ae98:	stp	x29, x30, [sp, #-32]!
  41ae9c:	mov	x29, sp
  41aea0:	stp	x19, x20, [sp, #16]
  41aea4:	cbz	x0, 41aee4 <ferror@plt+0x16f54>
  41aea8:	mov	x19, x0
  41aeac:	mov	x0, #0x18                  	// #24
  41aeb0:	bl	41e490 <ferror@plt+0x1a500>
  41aeb4:	mov	x20, x0
  41aeb8:	ldr	x19, [x19]
  41aebc:	cbz	x19, 41aed4 <ferror@plt+0x16f44>
  41aec0:	ldr	x1, [x19]
  41aec4:	mov	x0, x20
  41aec8:	bl	41ae18 <ferror@plt+0x16e88>
  41aecc:	ldr	x19, [x19, #8]
  41aed0:	cbnz	x19, 41aec0 <ferror@plt+0x16f30>
  41aed4:	mov	x0, x20
  41aed8:	ldp	x19, x20, [sp, #16]
  41aedc:	ldp	x29, x30, [sp], #32
  41aee0:	ret
  41aee4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41aee8:	add	x1, x1, #0xfa0
  41aeec:	add	x1, x1, #0x100
  41aef0:	mov	x20, #0x0                   	// #0
  41aef4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41aef8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41aefc:	add	x2, x2, #0xee8
  41af00:	add	x0, x0, #0x108
  41af04:	bl	414da8 <ferror@plt+0x10e18>
  41af08:	mov	x0, x20
  41af0c:	ldp	x19, x20, [sp, #16]
  41af10:	ldp	x29, x30, [sp], #32
  41af14:	ret
  41af18:	cbz	x0, 41af94 <ferror@plt+0x17004>
  41af1c:	cbz	x1, 41afb4 <ferror@plt+0x17024>
  41af20:	ldr	x2, [x1, #16]
  41af24:	cbz	x2, 41af48 <ferror@plt+0x16fb8>
  41af28:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41af2c:	add	x1, x1, #0xfa0
  41af30:	add	x1, x1, #0x110
  41af34:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41af38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41af3c:	add	x2, x2, #0xf20
  41af40:	add	x0, x0, #0x108
  41af44:	b	414da8 <ferror@plt+0x10e18>
  41af48:	ldr	x2, [x1, #8]
  41af4c:	cbz	x2, 41af70 <ferror@plt+0x16fe0>
  41af50:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41af54:	add	x1, x1, #0xfa0
  41af58:	add	x1, x1, #0x110
  41af5c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41af60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41af64:	add	x2, x2, #0xf38
  41af68:	add	x0, x0, #0x108
  41af6c:	b	414da8 <ferror@plt+0x10e18>
  41af70:	ldr	x2, [x0, #8]
  41af74:	str	x2, [x1, #16]
  41af78:	cbz	x2, 41afd4 <ferror@plt+0x17044>
  41af7c:	str	x1, [x2, #8]
  41af80:	ldr	w2, [x0, #16]
  41af84:	str	x1, [x0, #8]
  41af88:	add	w1, w2, #0x1
  41af8c:	str	w1, [x0, #16]
  41af90:	ret
  41af94:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41af98:	add	x1, x1, #0xfa0
  41af9c:	add	x1, x1, #0x110
  41afa0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41afa4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41afa8:	add	x2, x2, #0xee8
  41afac:	add	x0, x0, #0x108
  41afb0:	b	414da8 <ferror@plt+0x10e18>
  41afb4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41afb8:	add	x1, x1, #0xfa0
  41afbc:	add	x1, x1, #0x110
  41afc0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41afc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41afc8:	add	x2, x2, #0xf10
  41afcc:	add	x0, x0, #0x108
  41afd0:	b	414da8 <ferror@plt+0x10e18>
  41afd4:	ldr	w2, [x0, #16]
  41afd8:	str	x1, [x0]
  41afdc:	str	x1, [x0, #8]
  41afe0:	add	w1, w2, #0x1
  41afe4:	str	w1, [x0, #16]
  41afe8:	ret
  41afec:	nop
  41aff0:	stp	x29, x30, [sp, #-32]!
  41aff4:	mov	x29, sp
  41aff8:	stp	x19, x20, [sp, #16]
  41affc:	cbz	x0, 41b048 <ferror@plt+0x170b8>
  41b000:	mov	x19, x0
  41b004:	mov	x20, #0x0                   	// #0
  41b008:	ldr	x0, [x0]
  41b00c:	cbz	x0, 41b030 <ferror@plt+0x170a0>
  41b010:	ldp	x20, x1, [x0]
  41b014:	str	x1, [x19]
  41b018:	cbz	x1, 41b040 <ferror@plt+0x170b0>
  41b01c:	str	xzr, [x1, #16]
  41b020:	bl	40d608 <ferror@plt+0x9678>
  41b024:	ldr	w0, [x19, #16]
  41b028:	sub	w0, w0, #0x1
  41b02c:	str	w0, [x19, #16]
  41b030:	mov	x0, x20
  41b034:	ldp	x19, x20, [sp, #16]
  41b038:	ldp	x29, x30, [sp], #32
  41b03c:	ret
  41b040:	str	xzr, [x19, #8]
  41b044:	b	41b020 <ferror@plt+0x17090>
  41b048:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b04c:	add	x1, x1, #0xfa0
  41b050:	add	x1, x1, #0x128
  41b054:	mov	x20, #0x0                   	// #0
  41b058:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b05c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b060:	add	x2, x2, #0xee8
  41b064:	add	x0, x0, #0x108
  41b068:	bl	414da8 <ferror@plt+0x10e18>
  41b06c:	mov	x0, x20
  41b070:	ldp	x19, x20, [sp, #16]
  41b074:	ldp	x29, x30, [sp], #32
  41b078:	ret
  41b07c:	nop
  41b080:	cbz	x0, 41b0c8 <ferror@plt+0x17138>
  41b084:	mov	x1, x0
  41b088:	ldr	x0, [x0]
  41b08c:	cbz	x0, 41b0fc <ferror@plt+0x1716c>
  41b090:	ldr	x2, [x0, #8]
  41b094:	str	x2, [x1]
  41b098:	cbz	x2, 41b0b4 <ferror@plt+0x17124>
  41b09c:	str	xzr, [x2, #16]
  41b0a0:	ldr	w2, [x1, #16]
  41b0a4:	str	xzr, [x0, #8]
  41b0a8:	sub	w2, w2, #0x1
  41b0ac:	str	w2, [x1, #16]
  41b0b0:	ret
  41b0b4:	ldr	w2, [x1, #16]
  41b0b8:	str	xzr, [x1, #8]
  41b0bc:	sub	w2, w2, #0x1
  41b0c0:	str	w2, [x1, #16]
  41b0c4:	ret
  41b0c8:	stp	x29, x30, [sp, #-16]!
  41b0cc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b0d0:	add	x1, x1, #0xfa0
  41b0d4:	mov	x29, sp
  41b0d8:	add	x1, x1, #0x140
  41b0dc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b0e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b0e4:	add	x2, x2, #0xee8
  41b0e8:	add	x0, x0, #0x108
  41b0ec:	bl	414da8 <ferror@plt+0x10e18>
  41b0f0:	mov	x0, #0x0                   	// #0
  41b0f4:	ldp	x29, x30, [sp], #16
  41b0f8:	ret
  41b0fc:	ret
  41b100:	cbz	x0, 41b10c <ferror@plt+0x1717c>
  41b104:	ldr	x0, [x0]
  41b108:	ret
  41b10c:	stp	x29, x30, [sp, #-16]!
  41b110:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b114:	add	x1, x1, #0xfa0
  41b118:	mov	x29, sp
  41b11c:	add	x1, x1, #0x158
  41b120:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b124:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b128:	add	x2, x2, #0xee8
  41b12c:	add	x0, x0, #0x108
  41b130:	bl	414da8 <ferror@plt+0x10e18>
  41b134:	mov	x0, #0x0                   	// #0
  41b138:	ldp	x29, x30, [sp], #16
  41b13c:	ret
  41b140:	cbz	x0, 41b14c <ferror@plt+0x171bc>
  41b144:	ldr	x0, [x0, #8]
  41b148:	ret
  41b14c:	stp	x29, x30, [sp, #-16]!
  41b150:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b154:	add	x1, x1, #0xfa0
  41b158:	mov	x29, sp
  41b15c:	add	x1, x1, #0x170
  41b160:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b164:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b168:	add	x2, x2, #0xee8
  41b16c:	add	x0, x0, #0x108
  41b170:	bl	414da8 <ferror@plt+0x10e18>
  41b174:	mov	x0, #0x0                   	// #0
  41b178:	ldp	x29, x30, [sp], #16
  41b17c:	ret
  41b180:	stp	x29, x30, [sp, #-32]!
  41b184:	mov	x29, sp
  41b188:	str	x19, [sp, #16]
  41b18c:	cbz	x0, 41b1dc <ferror@plt+0x1724c>
  41b190:	mov	x1, x0
  41b194:	mov	x19, #0x0                   	// #0
  41b198:	ldr	x0, [x0, #8]
  41b19c:	cbz	x0, 41b1c4 <ferror@plt+0x17234>
  41b1a0:	ldr	x2, [x0, #16]
  41b1a4:	ldr	x19, [x0]
  41b1a8:	str	x2, [x1, #8]
  41b1ac:	cbz	x2, 41b1d4 <ferror@plt+0x17244>
  41b1b0:	str	xzr, [x2, #8]
  41b1b4:	ldr	w2, [x1, #16]
  41b1b8:	sub	w2, w2, #0x1
  41b1bc:	str	w2, [x1, #16]
  41b1c0:	bl	40d608 <ferror@plt+0x9678>
  41b1c4:	mov	x0, x19
  41b1c8:	ldr	x19, [sp, #16]
  41b1cc:	ldp	x29, x30, [sp], #32
  41b1d0:	ret
  41b1d4:	str	xzr, [x1]
  41b1d8:	b	41b1b4 <ferror@plt+0x17224>
  41b1dc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b1e0:	add	x1, x1, #0xfa0
  41b1e4:	add	x1, x1, #0x188
  41b1e8:	mov	x19, #0x0                   	// #0
  41b1ec:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b1f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b1f4:	add	x2, x2, #0xee8
  41b1f8:	add	x0, x0, #0x108
  41b1fc:	bl	414da8 <ferror@plt+0x10e18>
  41b200:	mov	x0, x19
  41b204:	ldr	x19, [sp, #16]
  41b208:	ldp	x29, x30, [sp], #32
  41b20c:	ret
  41b210:	cbz	x0, 41b258 <ferror@plt+0x172c8>
  41b214:	mov	x1, x0
  41b218:	ldr	x0, [x0, #8]
  41b21c:	cbz	x0, 41b28c <ferror@plt+0x172fc>
  41b220:	ldr	x2, [x0, #16]
  41b224:	str	x2, [x1, #8]
  41b228:	cbz	x2, 41b244 <ferror@plt+0x172b4>
  41b22c:	str	xzr, [x2, #8]
  41b230:	ldr	w2, [x1, #16]
  41b234:	str	xzr, [x0, #16]
  41b238:	sub	w2, w2, #0x1
  41b23c:	str	w2, [x1, #16]
  41b240:	ret
  41b244:	ldr	w2, [x1, #16]
  41b248:	str	xzr, [x1]
  41b24c:	sub	w2, w2, #0x1
  41b250:	str	w2, [x1, #16]
  41b254:	ret
  41b258:	stp	x29, x30, [sp, #-16]!
  41b25c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b260:	add	x1, x1, #0xfa0
  41b264:	mov	x29, sp
  41b268:	add	x1, x1, #0x1a0
  41b26c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b270:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b274:	add	x2, x2, #0xee8
  41b278:	add	x0, x0, #0x108
  41b27c:	bl	414da8 <ferror@plt+0x10e18>
  41b280:	mov	x0, #0x0                   	// #0
  41b284:	ldp	x29, x30, [sp], #16
  41b288:	ret
  41b28c:	ret
  41b290:	cbz	x0, 41b2f8 <ferror@plt+0x17368>
  41b294:	ldr	w2, [x0, #16]
  41b298:	cmp	w2, w1
  41b29c:	b.ls	41b32c <ferror@plt+0x1739c>  // b.plast
  41b2a0:	cmp	w1, w2, lsr #1
  41b2a4:	b.ls	41b2d4 <ferror@plt+0x17344>  // b.plast
  41b2a8:	mvn	w1, w1
  41b2ac:	adds	w1, w2, w1
  41b2b0:	ldr	x0, [x0, #8]
  41b2b4:	b.eq	41b2f4 <ferror@plt+0x17364>  // b.none
  41b2b8:	mov	w2, #0x0                   	// #0
  41b2bc:	nop
  41b2c0:	add	w2, w2, #0x1
  41b2c4:	cmp	w1, w2
  41b2c8:	ldr	x0, [x0, #16]
  41b2cc:	b.ne	41b2c0 <ferror@plt+0x17330>  // b.any
  41b2d0:	ret
  41b2d4:	ldr	x0, [x0]
  41b2d8:	cbz	w1, 41b2f4 <ferror@plt+0x17364>
  41b2dc:	mov	w2, #0x0                   	// #0
  41b2e0:	add	w2, w2, #0x1
  41b2e4:	cmp	w2, w1
  41b2e8:	ldr	x0, [x0, #8]
  41b2ec:	b.ne	41b2e0 <ferror@plt+0x17350>  // b.any
  41b2f0:	ret
  41b2f4:	ret
  41b2f8:	stp	x29, x30, [sp, #-16]!
  41b2fc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b300:	add	x1, x1, #0xfa0
  41b304:	mov	x29, sp
  41b308:	add	x1, x1, #0x1b8
  41b30c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b310:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b314:	add	x2, x2, #0xee8
  41b318:	add	x0, x0, #0x108
  41b31c:	bl	414da8 <ferror@plt+0x10e18>
  41b320:	mov	x0, #0x0                   	// #0
  41b324:	ldp	x29, x30, [sp], #16
  41b328:	ret
  41b32c:	mov	x0, #0x0                   	// #0
  41b330:	ret
  41b334:	nop
  41b338:	cbz	x0, 41b3d8 <ferror@plt+0x17448>
  41b33c:	stp	x29, x30, [sp, #-32]!
  41b340:	mov	x29, sp
  41b344:	stp	x19, x20, [sp, #16]
  41b348:	mov	x20, x2
  41b34c:	cbz	x2, 41b3f8 <ferror@plt+0x17468>
  41b350:	mov	x19, x0
  41b354:	tbnz	w1, #31, 41b3c4 <ferror@plt+0x17434>
  41b358:	ldr	w3, [x0, #16]
  41b35c:	cmp	w3, w1
  41b360:	b.ls	41b3c4 <ferror@plt+0x17434>  // b.plast
  41b364:	ldr	x2, [x0]
  41b368:	cbz	x2, 41b420 <ferror@plt+0x17490>
  41b36c:	ldr	x2, [x0, #8]
  41b370:	cbz	x2, 41b44c <ferror@plt+0x174bc>
  41b374:	bl	41b290 <ferror@plt+0x17300>
  41b378:	ldr	x1, [x0, #16]
  41b37c:	cbz	x1, 41b384 <ferror@plt+0x173f4>
  41b380:	str	x20, [x1, #8]
  41b384:	ldr	x2, [x19]
  41b388:	str	x20, [x0, #16]
  41b38c:	stp	x0, x1, [x20, #8]
  41b390:	ldr	x0, [x2, #16]
  41b394:	cbz	x0, 41b39c <ferror@plt+0x1740c>
  41b398:	str	x0, [x19]
  41b39c:	ldr	x0, [x19, #8]
  41b3a0:	ldr	x0, [x0, #8]
  41b3a4:	cbz	x0, 41b3ac <ferror@plt+0x1741c>
  41b3a8:	str	x0, [x19, #8]
  41b3ac:	ldr	w0, [x19, #16]
  41b3b0:	add	w0, w0, #0x1
  41b3b4:	str	w0, [x19, #16]
  41b3b8:	ldp	x19, x20, [sp, #16]
  41b3bc:	ldp	x29, x30, [sp], #32
  41b3c0:	ret
  41b3c4:	mov	x1, x20
  41b3c8:	mov	x0, x19
  41b3cc:	ldp	x19, x20, [sp, #16]
  41b3d0:	ldp	x29, x30, [sp], #32
  41b3d4:	b	41af18 <ferror@plt+0x16f88>
  41b3d8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b3dc:	add	x1, x1, #0xfa0
  41b3e0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b3e4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b3e8:	add	x1, x1, #0x1d0
  41b3ec:	add	x2, x2, #0xee8
  41b3f0:	add	x0, x0, #0x108
  41b3f4:	b	414da8 <ferror@plt+0x10e18>
  41b3f8:	ldp	x19, x20, [sp, #16]
  41b3fc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b400:	ldp	x29, x30, [sp], #32
  41b404:	add	x1, x1, #0xfa0
  41b408:	add	x1, x1, #0x1d0
  41b40c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b410:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b414:	add	x2, x2, #0xf50
  41b418:	add	x0, x0, #0x108
  41b41c:	b	414da8 <ferror@plt+0x10e18>
  41b420:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41b424:	add	x3, x3, #0xfa0
  41b428:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41b42c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b430:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b434:	add	x3, x3, #0x1e8
  41b438:	add	x4, x4, #0xf60
  41b43c:	add	x1, x1, #0xf70
  41b440:	add	x0, x0, #0x108
  41b444:	mov	w2, #0x1e2                 	// #482
  41b448:	bl	426b10 <ferror@plt+0x22b80>
  41b44c:	adrp	x3, 440000 <ferror@plt+0x3c070>
  41b450:	add	x3, x3, #0xfa0
  41b454:	adrp	x4, 440000 <ferror@plt+0x3c070>
  41b458:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b45c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b460:	add	x3, x3, #0x1e8
  41b464:	add	x4, x4, #0xf80
  41b468:	add	x1, x1, #0xf70
  41b46c:	add	x0, x0, #0x108
  41b470:	mov	w2, #0x1e3                 	// #483
  41b474:	bl	426b10 <ferror@plt+0x22b80>
  41b478:	cbz	x0, 41b484 <ferror@plt+0x174f4>
  41b47c:	ldr	x0, [x0]
  41b480:	b	40de38 <ferror@plt+0x9ea8>
  41b484:	stp	x29, x30, [sp, #-16]!
  41b488:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b48c:	add	x1, x1, #0xfa0
  41b490:	mov	x29, sp
  41b494:	add	x1, x1, #0x200
  41b498:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b49c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b4a0:	add	x2, x2, #0xee8
  41b4a4:	add	x0, x0, #0x108
  41b4a8:	bl	414da8 <ferror@plt+0x10e18>
  41b4ac:	mov	w0, #0xffffffff            	// #-1
  41b4b0:	ldp	x29, x30, [sp], #16
  41b4b4:	ret
  41b4b8:	cbz	x0, 41b500 <ferror@plt+0x17570>
  41b4bc:	cbz	x1, 41b520 <ferror@plt+0x17590>
  41b4c0:	stp	x29, x30, [sp, #-32]!
  41b4c4:	mov	x29, sp
  41b4c8:	str	x19, [sp, #16]
  41b4cc:	mov	x19, x0
  41b4d0:	ldr	x0, [x0, #8]
  41b4d4:	cmp	x0, x1
  41b4d8:	b.eq	41b540 <ferror@plt+0x175b0>  // b.none
  41b4dc:	ldr	x0, [x19]
  41b4e0:	bl	40da88 <ferror@plt+0x9af8>
  41b4e4:	str	x0, [x19]
  41b4e8:	ldr	w1, [x19, #16]
  41b4ec:	sub	w1, w1, #0x1
  41b4f0:	str	w1, [x19, #16]
  41b4f4:	ldr	x19, [sp, #16]
  41b4f8:	ldp	x29, x30, [sp], #32
  41b4fc:	ret
  41b500:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b504:	add	x1, x1, #0xfa0
  41b508:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b50c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b510:	add	x1, x1, #0x218
  41b514:	add	x2, x2, #0xee8
  41b518:	add	x0, x0, #0x108
  41b51c:	b	414da8 <ferror@plt+0x10e18>
  41b520:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b524:	add	x1, x1, #0xfa0
  41b528:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b52c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b530:	add	x1, x1, #0x218
  41b534:	add	x2, x2, #0xf50
  41b538:	add	x0, x0, #0x108
  41b53c:	b	414da8 <ferror@plt+0x10e18>
  41b540:	ldr	x0, [x1, #16]
  41b544:	str	x0, [x19, #8]
  41b548:	b	41b4dc <ferror@plt+0x1754c>
  41b54c:	nop
  41b550:	stp	x29, x30, [sp, #-32]!
  41b554:	mov	x29, sp
  41b558:	stp	x19, x20, [sp, #16]
  41b55c:	cbz	x0, 41b598 <ferror@plt+0x17608>
  41b560:	ldr	w3, [x0, #16]
  41b564:	mov	x19, x0
  41b568:	mov	x20, #0x0                   	// #0
  41b56c:	cmp	w3, w1
  41b570:	b.ls	41b588 <ferror@plt+0x175f8>  // b.plast
  41b574:	bl	41b290 <ferror@plt+0x17300>
  41b578:	mov	x20, x0
  41b57c:	mov	x1, x20
  41b580:	mov	x0, x19
  41b584:	bl	41b4b8 <ferror@plt+0x17528>
  41b588:	mov	x0, x20
  41b58c:	ldp	x19, x20, [sp, #16]
  41b590:	ldp	x29, x30, [sp], #32
  41b594:	ret
  41b598:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b59c:	add	x1, x1, #0xfa0
  41b5a0:	add	x1, x1, #0x228
  41b5a4:	mov	x20, #0x0                   	// #0
  41b5a8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b5ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b5b0:	add	x2, x2, #0xee8
  41b5b4:	add	x0, x0, #0x108
  41b5b8:	bl	414da8 <ferror@plt+0x10e18>
  41b5bc:	mov	x0, x20
  41b5c0:	ldp	x19, x20, [sp, #16]
  41b5c4:	ldp	x29, x30, [sp], #32
  41b5c8:	ret
  41b5cc:	nop
  41b5d0:	cbz	x0, 41b5fc <ferror@plt+0x1766c>
  41b5d4:	stp	x29, x30, [sp, #-32]!
  41b5d8:	mov	x29, sp
  41b5dc:	str	x19, [sp, #16]
  41b5e0:	mov	x19, x1
  41b5e4:	cbz	x1, 41b61c <ferror@plt+0x1768c>
  41b5e8:	bl	41b4b8 <ferror@plt+0x17528>
  41b5ec:	mov	x0, x19
  41b5f0:	ldr	x19, [sp, #16]
  41b5f4:	ldp	x29, x30, [sp], #32
  41b5f8:	b	40d5f8 <ferror@plt+0x9668>
  41b5fc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b600:	add	x1, x1, #0xfa0
  41b604:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b608:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b60c:	add	x1, x1, #0x240
  41b610:	add	x2, x2, #0xee8
  41b614:	add	x0, x0, #0x108
  41b618:	b	414da8 <ferror@plt+0x10e18>
  41b61c:	ldr	x19, [sp, #16]
  41b620:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b624:	ldp	x29, x30, [sp], #32
  41b628:	add	x1, x1, #0xfa0
  41b62c:	add	x1, x1, #0x240
  41b630:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b634:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b638:	add	x2, x2, #0xf50
  41b63c:	add	x0, x0, #0x108
  41b640:	b	414da8 <ferror@plt+0x10e18>
  41b644:	nop
  41b648:	stp	x29, x30, [sp, #-32]!
  41b64c:	mov	x29, sp
  41b650:	stp	x19, x20, [sp, #16]
  41b654:	cbz	x0, 41b690 <ferror@plt+0x17700>
  41b658:	ldr	w3, [x0, #16]
  41b65c:	mov	x19, x0
  41b660:	mov	x20, #0x0                   	// #0
  41b664:	cmp	w3, w1
  41b668:	b.ls	41b680 <ferror@plt+0x176f0>  // b.plast
  41b66c:	bl	41b290 <ferror@plt+0x17300>
  41b670:	mov	x1, x0
  41b674:	mov	x0, x19
  41b678:	ldr	x20, [x1]
  41b67c:	bl	41b5d0 <ferror@plt+0x17640>
  41b680:	mov	x0, x20
  41b684:	ldp	x19, x20, [sp, #16]
  41b688:	ldp	x29, x30, [sp], #32
  41b68c:	ret
  41b690:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b694:	add	x1, x1, #0xfa0
  41b698:	add	x1, x1, #0x258
  41b69c:	mov	x20, #0x0                   	// #0
  41b6a0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b6a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b6a8:	add	x2, x2, #0xee8
  41b6ac:	add	x0, x0, #0x108
  41b6b0:	bl	414da8 <ferror@plt+0x10e18>
  41b6b4:	mov	x0, x20
  41b6b8:	ldp	x19, x20, [sp, #16]
  41b6bc:	ldp	x29, x30, [sp], #32
  41b6c0:	ret
  41b6c4:	nop
  41b6c8:	cbz	x0, 41b6dc <ferror@plt+0x1774c>
  41b6cc:	ldr	x0, [x0]
  41b6d0:	cbz	x0, 41b710 <ferror@plt+0x17780>
  41b6d4:	ldr	x0, [x0]
  41b6d8:	ret
  41b6dc:	stp	x29, x30, [sp, #-16]!
  41b6e0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b6e4:	add	x1, x1, #0xfa0
  41b6e8:	mov	x29, sp
  41b6ec:	add	x1, x1, #0x268
  41b6f0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b6f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b6f8:	add	x2, x2, #0xee8
  41b6fc:	add	x0, x0, #0x108
  41b700:	bl	414da8 <ferror@plt+0x10e18>
  41b704:	mov	x0, #0x0                   	// #0
  41b708:	ldp	x29, x30, [sp], #16
  41b70c:	ret
  41b710:	ret
  41b714:	nop
  41b718:	cbz	x0, 41b72c <ferror@plt+0x1779c>
  41b71c:	ldr	x0, [x0, #8]
  41b720:	cbz	x0, 41b760 <ferror@plt+0x177d0>
  41b724:	ldr	x0, [x0]
  41b728:	ret
  41b72c:	stp	x29, x30, [sp, #-16]!
  41b730:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b734:	add	x1, x1, #0xfa0
  41b738:	mov	x29, sp
  41b73c:	add	x1, x1, #0x280
  41b740:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b744:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b748:	add	x2, x2, #0xee8
  41b74c:	add	x0, x0, #0x108
  41b750:	bl	414da8 <ferror@plt+0x10e18>
  41b754:	mov	x0, #0x0                   	// #0
  41b758:	ldp	x29, x30, [sp], #16
  41b75c:	ret
  41b760:	ret
  41b764:	nop
  41b768:	stp	x29, x30, [sp, #-16]!
  41b76c:	mov	x29, sp
  41b770:	cbz	x0, 41b788 <ferror@plt+0x177f8>
  41b774:	bl	41b290 <ferror@plt+0x17300>
  41b778:	cbz	x0, 41b780 <ferror@plt+0x177f0>
  41b77c:	ldr	x0, [x0]
  41b780:	ldp	x29, x30, [sp], #16
  41b784:	ret
  41b788:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b78c:	add	x1, x1, #0xfa0
  41b790:	add	x1, x1, #0x298
  41b794:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b798:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b79c:	add	x2, x2, #0xee8
  41b7a0:	add	x0, x0, #0x108
  41b7a4:	bl	414da8 <ferror@plt+0x10e18>
  41b7a8:	mov	x0, #0x0                   	// #0
  41b7ac:	ldp	x29, x30, [sp], #16
  41b7b0:	ret
  41b7b4:	nop
  41b7b8:	cbz	x0, 41b7c4 <ferror@plt+0x17834>
  41b7bc:	ldr	x0, [x0]
  41b7c0:	b	40de70 <ferror@plt+0x9ee0>
  41b7c4:	stp	x29, x30, [sp, #-16]!
  41b7c8:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b7cc:	add	x1, x1, #0xfa0
  41b7d0:	mov	x29, sp
  41b7d4:	add	x1, x1, #0x2b0
  41b7d8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b7dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b7e0:	add	x2, x2, #0xee8
  41b7e4:	add	x0, x0, #0x108
  41b7e8:	bl	414da8 <ferror@plt+0x10e18>
  41b7ec:	mov	w0, #0xffffffff            	// #-1
  41b7f0:	ldp	x29, x30, [sp], #16
  41b7f4:	ret
  41b7f8:	stp	x29, x30, [sp, #-32]!
  41b7fc:	mov	x29, sp
  41b800:	cbz	x0, 41b83c <ferror@plt+0x178ac>
  41b804:	stp	x19, x20, [sp, #16]
  41b808:	mov	x19, x0
  41b80c:	ldr	x0, [x0]
  41b810:	bl	40dd78 <ferror@plt+0x9de8>
  41b814:	mov	x20, x0
  41b818:	cbz	x0, 41b828 <ferror@plt+0x17898>
  41b81c:	mov	x0, x19
  41b820:	mov	x1, x20
  41b824:	bl	41b5d0 <ferror@plt+0x17640>
  41b828:	cmp	x20, #0x0
  41b82c:	cset	w0, ne  // ne = any
  41b830:	ldp	x19, x20, [sp, #16]
  41b834:	ldp	x29, x30, [sp], #32
  41b838:	ret
  41b83c:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b840:	add	x1, x1, #0xfa0
  41b844:	add	x1, x1, #0x2c0
  41b848:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b84c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b850:	add	x2, x2, #0xee8
  41b854:	add	x0, x0, #0x108
  41b858:	bl	414da8 <ferror@plt+0x10e18>
  41b85c:	mov	w0, #0x0                   	// #0
  41b860:	ldp	x29, x30, [sp], #32
  41b864:	ret
  41b868:	stp	x29, x30, [sp, #-48]!
  41b86c:	mov	x29, sp
  41b870:	cbz	x0, 41b8d0 <ferror@plt+0x17940>
  41b874:	stp	x19, x20, [sp, #16]
  41b878:	mov	x20, x1
  41b87c:	ldr	x19, [x0]
  41b880:	stp	x21, x22, [sp, #32]
  41b884:	ldr	w22, [x0, #16]
  41b888:	mov	x21, x0
  41b88c:	cbz	x19, 41b8fc <ferror@plt+0x1796c>
  41b890:	ldr	x2, [x19]
  41b894:	mov	x1, x19
  41b898:	ldr	x19, [x19, #8]
  41b89c:	cmp	x2, x20
  41b8a0:	b.eq	41b8c0 <ferror@plt+0x17930>  // b.none
  41b8a4:	cbnz	x19, 41b890 <ferror@plt+0x17900>
  41b8a8:	ldr	w0, [x21, #16]
  41b8ac:	ldp	x19, x20, [sp, #16]
  41b8b0:	sub	w0, w22, w0
  41b8b4:	ldp	x21, x22, [sp, #32]
  41b8b8:	ldp	x29, x30, [sp], #48
  41b8bc:	ret
  41b8c0:	mov	x0, x21
  41b8c4:	bl	41b5d0 <ferror@plt+0x17640>
  41b8c8:	cbnz	x19, 41b890 <ferror@plt+0x17900>
  41b8cc:	b	41b8a8 <ferror@plt+0x17918>
  41b8d0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b8d4:	add	x1, x1, #0xfa0
  41b8d8:	add	x1, x1, #0x2d0
  41b8dc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b8e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b8e4:	add	x2, x2, #0xee8
  41b8e8:	add	x0, x0, #0x108
  41b8ec:	bl	414da8 <ferror@plt+0x10e18>
  41b8f0:	mov	w0, #0x0                   	// #0
  41b8f4:	ldp	x29, x30, [sp], #48
  41b8f8:	ret
  41b8fc:	mov	w0, #0x0                   	// #0
  41b900:	ldp	x19, x20, [sp, #16]
  41b904:	ldp	x21, x22, [sp, #32]
  41b908:	b	41b8b8 <ferror@plt+0x17928>
  41b90c:	nop
  41b910:	stp	x29, x30, [sp, #-32]!
  41b914:	mov	x29, sp
  41b918:	str	x19, [sp, #16]
  41b91c:	mov	x19, x0
  41b920:	cbz	x0, 41b94c <ferror@plt+0x179bc>
  41b924:	cbz	x1, 41b974 <ferror@plt+0x179e4>
  41b928:	ldr	x0, [x19]
  41b92c:	bl	40d7d0 <ferror@plt+0x9840>
  41b930:	str	x0, [x19]
  41b934:	ldr	w1, [x19, #16]
  41b938:	add	w1, w1, #0x1
  41b93c:	str	w1, [x19, #16]
  41b940:	ldr	x19, [sp, #16]
  41b944:	ldp	x29, x30, [sp], #32
  41b948:	ret
  41b94c:	ldr	x19, [sp, #16]
  41b950:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b954:	ldp	x29, x30, [sp], #32
  41b958:	add	x1, x1, #0xfa0
  41b95c:	add	x1, x1, #0x2e8
  41b960:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b964:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b968:	add	x2, x2, #0xee8
  41b96c:	add	x0, x0, #0x108
  41b970:	b	414da8 <ferror@plt+0x10e18>
  41b974:	ldr	x19, [sp, #16]
  41b978:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41b97c:	ldp	x29, x30, [sp], #32
  41b980:	add	x1, x1, #0xfa0
  41b984:	add	x1, x1, #0x2e8
  41b988:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41b98c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41b990:	add	x2, x2, #0xf90
  41b994:	add	x0, x0, #0x108
  41b998:	b	414da8 <ferror@plt+0x10e18>
  41b99c:	nop
  41b9a0:	cbz	x0, 41b9fc <ferror@plt+0x17a6c>
  41b9a4:	stp	x29, x30, [sp, #-32]!
  41b9a8:	mov	x29, sp
  41b9ac:	stp	x19, x20, [sp, #16]
  41b9b0:	mov	x20, x1
  41b9b4:	mov	x19, x0
  41b9b8:	tbnz	w2, #31, 41b9c8 <ferror@plt+0x17a38>
  41b9bc:	ldr	w1, [x0, #16]
  41b9c0:	cmp	w1, w2
  41b9c4:	b.hi	41b9dc <ferror@plt+0x17a4c>  // b.pmore
  41b9c8:	mov	x1, x20
  41b9cc:	mov	x0, x19
  41b9d0:	ldp	x19, x20, [sp, #16]
  41b9d4:	ldp	x29, x30, [sp], #32
  41b9d8:	b	41ae18 <ferror@plt+0x16e88>
  41b9dc:	mov	w1, w2
  41b9e0:	bl	41b290 <ferror@plt+0x17300>
  41b9e4:	mov	x2, x20
  41b9e8:	mov	x1, x0
  41b9ec:	mov	x0, x19
  41b9f0:	ldp	x19, x20, [sp, #16]
  41b9f4:	ldp	x29, x30, [sp], #32
  41b9f8:	b	41b910 <ferror@plt+0x17980>
  41b9fc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ba00:	add	x1, x1, #0xfa0
  41ba04:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ba08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ba0c:	add	x1, x1, #0x300
  41ba10:	add	x2, x2, #0xee8
  41ba14:	add	x0, x0, #0x108
  41ba18:	b	414da8 <ferror@plt+0x10e18>
  41ba1c:	nop
  41ba20:	mov	x3, x1
  41ba24:	mov	x1, x2
  41ba28:	cbz	x0, 41ba44 <ferror@plt+0x17ab4>
  41ba2c:	cbz	x3, 41ba64 <ferror@plt+0x17ad4>
  41ba30:	ldr	x4, [x0, #8]
  41ba34:	cmp	x4, x3
  41ba38:	b.eq	41ba84 <ferror@plt+0x17af4>  // b.none
  41ba3c:	ldr	x1, [x3, #8]
  41ba40:	b	41b910 <ferror@plt+0x17980>
  41ba44:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ba48:	add	x1, x1, #0xfa0
  41ba4c:	add	x1, x1, #0x318
  41ba50:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ba54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ba58:	add	x2, x2, #0xee8
  41ba5c:	add	x0, x0, #0x108
  41ba60:	b	414da8 <ferror@plt+0x10e18>
  41ba64:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41ba68:	add	x1, x1, #0xfa0
  41ba6c:	add	x1, x1, #0x318
  41ba70:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ba74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ba78:	add	x2, x2, #0xf90
  41ba7c:	add	x0, x0, #0x108
  41ba80:	b	414da8 <ferror@plt+0x10e18>
  41ba84:	b	41ae18 <ferror@plt+0x16e88>
  41ba88:	cbz	x0, 41bb14 <ferror@plt+0x17b84>
  41ba8c:	stp	x29, x30, [sp, #-64]!
  41ba90:	mov	x29, sp
  41ba94:	stp	x19, x20, [sp, #16]
  41ba98:	mov	x20, x1
  41ba9c:	ldr	x19, [x0]
  41baa0:	stp	x21, x22, [sp, #32]
  41baa4:	mov	x21, x2
  41baa8:	str	x23, [sp, #48]
  41baac:	mov	x22, x3
  41bab0:	mov	x23, x0
  41bab4:	cbnz	x19, 41bac4 <ferror@plt+0x17b34>
  41bab8:	b	41baf8 <ferror@plt+0x17b68>
  41babc:	ldr	x19, [x19, #8]
  41bac0:	cbz	x19, 41baf8 <ferror@plt+0x17b68>
  41bac4:	ldr	x0, [x19]
  41bac8:	mov	x2, x22
  41bacc:	mov	x1, x20
  41bad0:	blr	x21
  41bad4:	tbnz	w0, #31, 41babc <ferror@plt+0x17b2c>
  41bad8:	mov	x2, x20
  41badc:	mov	x1, x19
  41bae0:	mov	x0, x23
  41bae4:	ldp	x19, x20, [sp, #16]
  41bae8:	ldp	x21, x22, [sp, #32]
  41baec:	ldr	x23, [sp, #48]
  41baf0:	ldp	x29, x30, [sp], #64
  41baf4:	b	41b910 <ferror@plt+0x17980>
  41baf8:	mov	x1, x20
  41bafc:	mov	x0, x23
  41bb00:	ldp	x19, x20, [sp, #16]
  41bb04:	ldp	x21, x22, [sp, #32]
  41bb08:	ldr	x23, [sp, #48]
  41bb0c:	ldp	x29, x30, [sp], #64
  41bb10:	b	41ae18 <ferror@plt+0x16e88>
  41bb14:	adrp	x1, 440000 <ferror@plt+0x3c070>
  41bb18:	add	x1, x1, #0xfa0
  41bb1c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41bb20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bb24:	add	x1, x1, #0x330
  41bb28:	add	x2, x2, #0xee8
  41bb2c:	add	x0, x0, #0x108
  41bb30:	b	414da8 <ferror@plt+0x10e18>
  41bb34:	nop
  41bb38:	stp	x29, x30, [sp, #-32]!
  41bb3c:	mov	x29, sp
  41bb40:	stp	x19, x20, [sp, #16]
  41bb44:	dmb	ish
  41bb48:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41bb4c:	add	x19, x0, #0xd60
  41bb50:	ldr	x0, [x0, #3424]
  41bb54:	cbz	x0, 41bb68 <ferror@plt+0x17bd8>
  41bb58:	ldr	w0, [x19, #8]
  41bb5c:	ldp	x19, x20, [sp, #16]
  41bb60:	ldp	x29, x30, [sp], #32
  41bb64:	ret
  41bb68:	mov	x0, x19
  41bb6c:	bl	427798 <ferror@plt+0x23808>
  41bb70:	cbz	w0, 41bb58 <ferror@plt+0x17bc8>
  41bb74:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41bb78:	add	x0, x0, #0x2e8
  41bb7c:	bl	409040 <ferror@plt+0x50b0>
  41bb80:	mov	x20, x0
  41bb84:	cbz	x0, 41bbe0 <ferror@plt+0x17c50>
  41bb88:	ldrb	w1, [x0]
  41bb8c:	cbz	w1, 41bbe0 <ferror@plt+0x17c50>
  41bb90:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bb94:	add	x1, x1, #0x300
  41bb98:	bl	403ad0 <strcmp@plt>
  41bb9c:	cbz	w0, 41bbe0 <ferror@plt+0x17c50>
  41bba0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bba4:	mov	x0, x20
  41bba8:	add	x1, x1, #0x308
  41bbac:	bl	403ad0 <strcmp@plt>
  41bbb0:	cbnz	w0, 41bbc0 <ferror@plt+0x17c30>
  41bbb4:	mov	w0, #0x14                  	// #20
  41bbb8:	str	w0, [x19, #8]
  41bbbc:	b	41bbe8 <ferror@plt+0x17c58>
  41bbc0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bbc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bbc8:	mov	x3, x20
  41bbcc:	add	x2, x2, #0x310
  41bbd0:	add	x0, x0, #0x108
  41bbd4:	mov	w1, #0x10                  	// #16
  41bbd8:	bl	414ae8 <ferror@plt+0x10b58>
  41bbdc:	nop
  41bbe0:	mov	w0, #0x16                  	// #22
  41bbe4:	str	w0, [x19, #8]
  41bbe8:	mov	x0, x19
  41bbec:	mov	x1, #0x1                   	// #1
  41bbf0:	bl	427838 <ferror@plt+0x238a8>
  41bbf4:	ldr	w0, [x19, #8]
  41bbf8:	ldp	x19, x20, [sp, #16]
  41bbfc:	ldp	x29, x30, [sp], #32
  41bc00:	ret
  41bc04:	nop
  41bc08:	cbz	x0, 41bc10 <ferror@plt+0x17c80>
  41bc0c:	b	413678 <ferror@plt+0xf6e8>
  41bc10:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bc14:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bc18:	add	x2, x2, #0x348
  41bc1c:	add	x1, x1, #0x3a0
  41bc20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bc24:	add	x0, x0, #0x108
  41bc28:	b	414da8 <ferror@plt+0x10e18>
  41bc2c:	nop
  41bc30:	stp	x29, x30, [sp, #-32]!
  41bc34:	mov	x29, sp
  41bc38:	str	x19, [sp, #16]
  41bc3c:	cbz	x0, 41bc6c <ferror@plt+0x17cdc>
  41bc40:	mov	x19, x0
  41bc44:	mov	x0, #0x9c4                 	// #2500
  41bc48:	bl	413598 <ferror@plt+0xf608>
  41bc4c:	mov	x1, x19
  41bc50:	mov	x2, #0x9c4                 	// #2500
  41bc54:	mov	x19, x0
  41bc58:	bl	403460 <memcpy@plt>
  41bc5c:	mov	x0, x19
  41bc60:	ldr	x19, [sp, #16]
  41bc64:	ldp	x29, x30, [sp], #32
  41bc68:	ret
  41bc6c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bc70:	add	x1, x1, #0x3a0
  41bc74:	add	x1, x1, #0x10
  41bc78:	mov	x19, #0x0                   	// #0
  41bc7c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bc80:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bc84:	add	x2, x2, #0x348
  41bc88:	add	x0, x0, #0x108
  41bc8c:	bl	414da8 <ferror@plt+0x10e18>
  41bc90:	mov	x0, x19
  41bc94:	ldr	x19, [sp, #16]
  41bc98:	ldp	x29, x30, [sp], #32
  41bc9c:	ret
  41bca0:	cbz	x0, 41bd6c <ferror@plt+0x17ddc>
  41bca4:	stp	x29, x30, [sp, #-32]!
  41bca8:	mov	x29, sp
  41bcac:	stp	x19, x20, [sp, #16]
  41bcb0:	mov	x20, x0
  41bcb4:	mov	w19, w1
  41bcb8:	bl	41bb38 <ferror@plt+0x17ba8>
  41bcbc:	cmp	w0, #0x14
  41bcc0:	b.eq	41bd1c <ferror@plt+0x17d8c>  // b.none
  41bcc4:	cmp	w0, #0x16
  41bcc8:	b.ne	41bd8c <ferror@plt+0x17dfc>  // b.any
  41bccc:	mov	w0, #0x8965                	// #35173
  41bcd0:	str	w19, [x20]
  41bcd4:	eor	w19, w19, w19, lsr #30
  41bcd8:	mov	x1, #0x1                   	// #1
  41bcdc:	movk	w0, #0x6c07, lsl #16
  41bce0:	cmp	x1, #0x26f
  41bce4:	madd	w19, w19, w0, w1
  41bce8:	str	w19, [x20, x1, lsl #2]
  41bcec:	b.eq	41bd08 <ferror@plt+0x17d78>  // b.none
  41bcf0:	add	x1, x1, #0x1
  41bcf4:	eor	w19, w19, w19, lsr #30
  41bcf8:	cmp	x1, #0x26f
  41bcfc:	madd	w19, w19, w0, w1
  41bd00:	str	w19, [x20, x1, lsl #2]
  41bd04:	b.ne	41bcf0 <ferror@plt+0x17d60>  // b.any
  41bd08:	mov	w0, #0x270                 	// #624
  41bd0c:	str	w0, [x20, #2496]
  41bd10:	ldp	x19, x20, [sp, #16]
  41bd14:	ldp	x29, x30, [sp], #32
  41bd18:	ret
  41bd1c:	mov	x1, x20
  41bd20:	cmp	w19, #0x0
  41bd24:	mov	w3, #0x2128                	// #8488
  41bd28:	mov	w0, #0xdcd                 	// #3533
  41bd2c:	movk	w3, #0x6b84, lsl #16
  41bd30:	add	x2, x20, #0x9bc
  41bd34:	csel	w19, w19, w3, ne  // ne = any
  41bd38:	movk	w0, #0x1, lsl #16
  41bd3c:	str	w19, [x1], #4
  41bd40:	b	41bd48 <ferror@plt+0x17db8>
  41bd44:	add	x1, x1, #0x4
  41bd48:	mul	w19, w19, w0
  41bd4c:	cmp	x1, x2
  41bd50:	str	w19, [x1]
  41bd54:	b.ne	41bd44 <ferror@plt+0x17db4>  // b.any
  41bd58:	mov	w0, #0x270                 	// #624
  41bd5c:	str	w0, [x20, #2496]
  41bd60:	ldp	x19, x20, [sp, #16]
  41bd64:	ldp	x29, x30, [sp], #32
  41bd68:	ret
  41bd6c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bd70:	add	x1, x1, #0x3a0
  41bd74:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bd78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bd7c:	add	x1, x1, #0x20
  41bd80:	add	x2, x2, #0x348
  41bd84:	add	x0, x0, #0x108
  41bd88:	b	414da8 <ferror@plt+0x10e18>
  41bd8c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41bd90:	add	x3, x3, #0x3a0
  41bd94:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bd98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bd9c:	add	x3, x3, #0x30
  41bda0:	add	x1, x1, #0x358
  41bda4:	add	x0, x0, #0x108
  41bda8:	mov	x4, #0x0                   	// #0
  41bdac:	mov	w2, #0x156                 	// #342
  41bdb0:	bl	426b10 <ferror@plt+0x22b80>
  41bdb4:	nop
  41bdb8:	stp	x29, x30, [sp, #-32]!
  41bdbc:	mov	x29, sp
  41bdc0:	str	x19, [sp, #16]
  41bdc4:	mov	w19, w0
  41bdc8:	mov	x0, #0x9c4                 	// #2500
  41bdcc:	bl	413598 <ferror@plt+0xf608>
  41bdd0:	mov	w1, w19
  41bdd4:	mov	x19, x0
  41bdd8:	bl	41bca0 <ferror@plt+0x17d10>
  41bddc:	mov	x0, x19
  41bde0:	ldr	x19, [sp, #16]
  41bde4:	ldp	x29, x30, [sp], #32
  41bde8:	ret
  41bdec:	nop
  41bdf0:	cbz	x0, 41bf24 <ferror@plt+0x17f94>
  41bdf4:	stp	x29, x30, [sp, #-48]!
  41bdf8:	mov	x29, sp
  41bdfc:	stp	x19, x20, [sp, #16]
  41be00:	mov	w20, w2
  41be04:	cbz	w2, 41befc <ferror@plt+0x17f6c>
  41be08:	mov	x19, x0
  41be0c:	str	x21, [sp, #32]
  41be10:	mov	x21, x1
  41be14:	mov	w1, #0xd6aa                	// #54954
  41be18:	movk	w1, #0x12b, lsl #16
  41be1c:	bl	41bca0 <ferror@plt+0x17d10>
  41be20:	cmp	w20, #0x270
  41be24:	ldr	w3, [x19]
  41be28:	mov	w5, #0x270                 	// #624
  41be2c:	mov	w1, #0x660d                	// #26125
  41be30:	csel	w5, w20, w5, cs  // cs = hs, nlast
  41be34:	mov	w0, #0x0                   	// #0
  41be38:	mov	w4, #0x1                   	// #1
  41be3c:	movk	w1, #0x19, lsl #16
  41be40:	sxtw	x6, w4
  41be44:	eor	w3, w3, w3, lsr #30
  41be48:	ldr	w7, [x21, w0, sxtw #2]
  41be4c:	add	w4, w4, #0x1
  41be50:	cmp	w4, #0x26f
  41be54:	ldr	w8, [x19, x6, lsl #2]
  41be58:	mul	w3, w3, w1
  41be5c:	eor	w3, w3, w8
  41be60:	add	w3, w3, w7
  41be64:	add	w3, w3, w0
  41be68:	str	w3, [x19, x6, lsl #2]
  41be6c:	add	w0, w0, #0x1
  41be70:	b.le	41be80 <ferror@plt+0x17ef0>
  41be74:	ldr	w3, [x19, #2492]
  41be78:	mov	w4, #0x1                   	// #1
  41be7c:	str	w3, [x19]
  41be80:	cmp	w0, w20
  41be84:	csel	w0, w0, wzr, cc  // cc = lo, ul, last
  41be88:	subs	w5, w5, #0x1
  41be8c:	b.ne	41be40 <ferror@plt+0x17eb0>  // b.any
  41be90:	mov	w5, #0x8b65                	// #35685
  41be94:	mov	w0, #0x26f                 	// #623
  41be98:	movk	w5, #0x5d58, lsl #16
  41be9c:	b	41bea4 <ferror@plt+0x17f14>
  41bea0:	ldr	w3, [x19, w1, sxtw #2]
  41bea4:	sxtw	x1, w4
  41bea8:	eor	w3, w3, w3, lsr #30
  41beac:	ldr	w2, [x19, x1, lsl #2]
  41beb0:	mul	w3, w3, w5
  41beb4:	eor	w3, w3, w2
  41beb8:	sub	w3, w3, w4
  41bebc:	str	w3, [x19, x1, lsl #2]
  41bec0:	add	w4, w4, #0x1
  41bec4:	cmp	w4, #0x26f
  41bec8:	b.le	41bed8 <ferror@plt+0x17f48>
  41becc:	ldr	w1, [x19, #2492]
  41bed0:	mov	w4, #0x1                   	// #1
  41bed4:	str	w1, [x19]
  41bed8:	sub	w1, w4, #0x1
  41bedc:	subs	w0, w0, #0x1
  41bee0:	b.ne	41bea0 <ferror@plt+0x17f10>  // b.any
  41bee4:	mov	w0, #0x80000000            	// #-2147483648
  41bee8:	ldr	x21, [sp, #32]
  41beec:	str	w0, [x19]
  41bef0:	ldp	x19, x20, [sp, #16]
  41bef4:	ldp	x29, x30, [sp], #48
  41bef8:	ret
  41befc:	ldp	x19, x20, [sp, #16]
  41bf00:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bf04:	ldp	x29, x30, [sp], #48
  41bf08:	add	x1, x1, #0x3a0
  41bf0c:	add	x1, x1, #0x40
  41bf10:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bf14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bf18:	add	x2, x2, #0x360
  41bf1c:	add	x0, x0, #0x108
  41bf20:	b	414da8 <ferror@plt+0x10e18>
  41bf24:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41bf28:	add	x1, x1, #0x3a0
  41bf2c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41bf30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41bf34:	add	x1, x1, #0x40
  41bf38:	add	x2, x2, #0x348
  41bf3c:	add	x0, x0, #0x108
  41bf40:	b	414da8 <ferror@plt+0x10e18>
  41bf44:	nop
  41bf48:	stp	x29, x30, [sp, #-32]!
  41bf4c:	mov	x29, sp
  41bf50:	stp	x19, x20, [sp, #16]
  41bf54:	mov	w20, w1
  41bf58:	mov	x19, x0
  41bf5c:	mov	x0, #0x9c4                 	// #2500
  41bf60:	bl	413598 <ferror@plt+0xf608>
  41bf64:	mov	w2, w20
  41bf68:	mov	x1, x19
  41bf6c:	mov	x19, x0
  41bf70:	bl	41bdf0 <ferror@plt+0x17e60>
  41bf74:	mov	x0, x19
  41bf78:	ldp	x19, x20, [sp, #16]
  41bf7c:	ldp	x29, x30, [sp], #32
  41bf80:	ret
  41bf84:	nop
  41bf88:	stp	x29, x30, [sp, #-96]!
  41bf8c:	mov	x29, sp
  41bf90:	stp	x19, x20, [sp, #16]
  41bf94:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41bf98:	ldr	w0, [x20, #1920]
  41bf9c:	stp	x21, x22, [sp, #32]
  41bfa0:	add	x21, sp, #0x40
  41bfa4:	cbnz	w0, 41bffc <ferror@plt+0x1806c>
  41bfa8:	add	x0, sp, #0x50
  41bfac:	bl	410a88 <ferror@plt+0xcaf8>
  41bfb0:	ldr	x0, [sp, #80]
  41bfb4:	str	w0, [sp, #64]
  41bfb8:	ldr	x0, [sp, #88]
  41bfbc:	str	w0, [sp, #68]
  41bfc0:	bl	403760 <getpid@plt>
  41bfc4:	str	w0, [sp, #72]
  41bfc8:	bl	403800 <getppid@plt>
  41bfcc:	str	w0, [sp, #76]
  41bfd0:	mov	x0, #0x9c4                 	// #2500
  41bfd4:	bl	413598 <ferror@plt+0xf608>
  41bfd8:	mov	x1, x21
  41bfdc:	mov	x19, x0
  41bfe0:	mov	w2, #0x4                   	// #4
  41bfe4:	bl	41bdf0 <ferror@plt+0x17e60>
  41bfe8:	mov	x0, x19
  41bfec:	ldp	x19, x20, [sp, #16]
  41bff0:	ldp	x21, x22, [sp, #32]
  41bff4:	ldp	x29, x30, [sp], #96
  41bff8:	ret
  41bffc:	adrp	x21, 441000 <ferror@plt+0x3d070>
  41c000:	add	x21, x21, #0x380
  41c004:	str	x23, [sp, #48]
  41c008:	adrp	x23, 441000 <ferror@plt+0x3d070>
  41c00c:	bl	403e80 <__errno_location@plt>
  41c010:	add	x23, x23, #0x378
  41c014:	mov	x22, x0
  41c018:	mov	x1, x23
  41c01c:	mov	x0, x21
  41c020:	bl	403780 <fopen@plt>
  41c024:	mov	x19, x0
  41c028:	cbz	x0, 41c088 <ferror@plt+0x180f8>
  41c02c:	add	x21, sp, #0x40
  41c030:	mov	x3, #0x0                   	// #0
  41c034:	mov	w2, #0x2                   	// #2
  41c038:	mov	x1, #0x0                   	// #0
  41c03c:	bl	403670 <setvbuf@plt>
  41c040:	str	wzr, [x22]
  41c044:	mov	x1, #0x10                  	// #16
  41c048:	mov	x3, x19
  41c04c:	mov	x0, x21
  41c050:	mov	x2, #0x1                   	// #1
  41c054:	bl	403b60 <fread@plt>
  41c058:	ldr	w1, [x22]
  41c05c:	cmp	w1, #0x4
  41c060:	b.eq	41c040 <ferror@plt+0x180b0>  // b.none
  41c064:	cmp	w0, #0x1
  41c068:	b.eq	41c070 <ferror@plt+0x180e0>  // b.none
  41c06c:	str	wzr, [x20, #1920]
  41c070:	mov	x0, x19
  41c074:	bl	403740 <fclose@plt>
  41c078:	ldr	w0, [x20, #1920]
  41c07c:	ldr	x23, [sp, #48]
  41c080:	cbnz	w0, 41bfd0 <ferror@plt+0x18040>
  41c084:	b	41bfa8 <ferror@plt+0x18018>
  41c088:	ldr	w0, [x22]
  41c08c:	cmp	w0, #0x4
  41c090:	b.eq	41c018 <ferror@plt+0x18088>  // b.none
  41c094:	add	x21, sp, #0x40
  41c098:	str	wzr, [x20, #1920]
  41c09c:	ldr	x23, [sp, #48]
  41c0a0:	b	41bfa8 <ferror@plt+0x18018>
  41c0a4:	nop
  41c0a8:	cbz	x0, 41c194 <ferror@plt+0x18204>
  41c0ac:	ldr	w2, [x0, #2496]
  41c0b0:	add	w4, w2, #0x1
  41c0b4:	cmp	w2, #0x26f
  41c0b8:	b.ls	41c164 <ferror@plt+0x181d4>  // b.plast
  41c0bc:	adrp	x5, 441000 <ferror@plt+0x3d070>
  41c0c0:	mov	x2, x0
  41c0c4:	add	x5, x5, #0x3a0
  41c0c8:	add	x7, x0, #0x38c
  41c0cc:	mov	x3, x0
  41c0d0:	ldp	w1, w4, [x3]
  41c0d4:	ldr	w6, [x3, #1588]
  41c0d8:	bfxil	w1, w4, #0, #31
  41c0dc:	ubfiz	x4, x1, #2, #1
  41c0e0:	eor	w1, w6, w1, lsr #1
  41c0e4:	add	x4, x5, x4
  41c0e8:	ldr	w4, [x4, #104]
  41c0ec:	eor	w1, w1, w4
  41c0f0:	str	w1, [x3], #4
  41c0f4:	cmp	x7, x3
  41c0f8:	b.ne	41c0d0 <ferror@plt+0x18140>  // b.any
  41c0fc:	add	x6, x0, #0x630
  41c100:	ldr	w1, [x2, #908]
  41c104:	add	x2, x2, #0x4
  41c108:	ldr	w3, [x2, #908]
  41c10c:	ldur	w4, [x2, #-4]
  41c110:	bfxil	w1, w3, #0, #31
  41c114:	ubfiz	x3, x1, #2, #1
  41c118:	eor	w1, w4, w1, lsr #1
  41c11c:	add	x3, x5, x3
  41c120:	ldr	w3, [x3, #104]
  41c124:	eor	w1, w1, w3
  41c128:	str	w1, [x2, #904]
  41c12c:	cmp	x6, x2
  41c130:	b.ne	41c100 <ferror@plt+0x18170>  // b.any
  41c134:	ldr	w3, [x0]
  41c138:	mov	w4, #0x1                   	// #1
  41c13c:	ldr	w1, [x0, #2492]
  41c140:	mov	w2, #0x0                   	// #0
  41c144:	ldr	w6, [x0, #1584]
  41c148:	bfxil	w1, w3, #0, #31
  41c14c:	ubfiz	x3, x1, #2, #1
  41c150:	eor	w1, w6, w1, lsr #1
  41c154:	add	x5, x5, x3
  41c158:	ldr	w3, [x5, #104]
  41c15c:	eor	w1, w1, w3
  41c160:	str	w1, [x0, #2492]
  41c164:	ldr	w3, [x0, w2, uxtw #2]
  41c168:	mov	w2, #0x5680                	// #22144
  41c16c:	movk	w2, #0x9d2c, lsl #16
  41c170:	str	w4, [x0, #2496]
  41c174:	mov	w1, #0xefc60000            	// #-272236544
  41c178:	eor	w3, w3, w3, lsr #11
  41c17c:	and	w0, w2, w3, lsl #7
  41c180:	eor	w2, w0, w3
  41c184:	and	w0, w1, w2, lsl #15
  41c188:	eor	w0, w0, w2
  41c18c:	eor	w0, w0, w0, lsr #18
  41c190:	ret
  41c194:	stp	x29, x30, [sp, #-16]!
  41c198:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c19c:	add	x1, x1, #0x3a0
  41c1a0:	mov	x29, sp
  41c1a4:	add	x1, x1, #0x58
  41c1a8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c1ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c1b0:	add	x2, x2, #0x348
  41c1b4:	add	x0, x0, #0x108
  41c1b8:	bl	414da8 <ferror@plt+0x10e18>
  41c1bc:	mov	w0, #0x0                   	// #0
  41c1c0:	ldp	x29, x30, [sp], #16
  41c1c4:	ret
  41c1c8:	stp	x29, x30, [sp, #-48]!
  41c1cc:	mov	x1, #0x3df0000000000000    	// #4463067230724161536
  41c1d0:	mov	x29, sp
  41c1d4:	stp	x19, x20, [sp, #16]
  41c1d8:	mov	x20, x0
  41c1dc:	stp	d8, d9, [sp, #32]
  41c1e0:	fmov	d8, x1
  41c1e4:	fmov	d9, #1.000000000000000000e+00
  41c1e8:	mov	x0, x20
  41c1ec:	bl	41c0a8 <ferror@plt+0x18118>
  41c1f0:	mov	w19, w0
  41c1f4:	mov	x0, x20
  41c1f8:	bl	41c0a8 <ferror@plt+0x18118>
  41c1fc:	ucvtf	d0, w0
  41c200:	ucvtf	d1, w19
  41c204:	fmadd	d0, d1, d8, d0
  41c208:	fmul	d0, d0, d8
  41c20c:	fcmpe	d0, d9
  41c210:	b.ge	41c1e8 <ferror@plt+0x18258>  // b.tcont
  41c214:	ldp	x19, x20, [sp, #16]
  41c218:	ldp	d8, d9, [sp, #32]
  41c21c:	ldp	x29, x30, [sp], #48
  41c220:	ret
  41c224:	nop
  41c228:	stp	x29, x30, [sp, #-48]!
  41c22c:	mov	x29, sp
  41c230:	stp	x19, x20, [sp, #16]
  41c234:	mov	w19, w1
  41c238:	stp	x21, x22, [sp, #32]
  41c23c:	sub	w21, w2, w1
  41c240:	cbz	x0, 41c314 <ferror@plt+0x18384>
  41c244:	cmp	w2, w1
  41c248:	b.le	41c27c <ferror@plt+0x182ec>
  41c24c:	mov	x20, x0
  41c250:	bl	41bb38 <ferror@plt+0x17ba8>
  41c254:	cmp	w0, #0x14
  41c258:	b.eq	41c2b0 <ferror@plt+0x18320>  // b.none
  41c25c:	cmp	w0, #0x16
  41c260:	b.ne	41c38c <ferror@plt+0x183fc>  // b.any
  41c264:	cbnz	w21, 41c2e4 <ferror@plt+0x18354>
  41c268:	add	w0, w19, w21
  41c26c:	ldp	x19, x20, [sp, #16]
  41c270:	ldp	x21, x22, [sp, #32]
  41c274:	ldp	x29, x30, [sp], #48
  41c278:	ret
  41c27c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c280:	add	x1, x1, #0x3a0
  41c284:	add	x1, x1, #0x70
  41c288:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c28c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c290:	add	x2, x2, #0x390
  41c294:	add	x0, x0, #0x108
  41c298:	bl	414da8 <ferror@plt+0x10e18>
  41c29c:	mov	w0, w19
  41c2a0:	ldp	x19, x20, [sp, #16]
  41c2a4:	ldp	x21, x22, [sp, #32]
  41c2a8:	ldp	x29, x30, [sp], #48
  41c2ac:	ret
  41c2b0:	mov	x0, x20
  41c2b4:	cmp	w21, #0x10, lsl #12
  41c2b8:	b.hi	41c348 <ferror@plt+0x183b8>  // b.pmore
  41c2bc:	bl	41c0a8 <ferror@plt+0x18118>
  41c2c0:	ucvtf	d0, w0
  41c2c4:	mov	x1, #0x100000              	// #1048576
  41c2c8:	scvtf	d2, w21
  41c2cc:	movk	x1, #0x3df0, lsl #48
  41c2d0:	fmov	d1, x1
  41c2d4:	fmul	d0, d0, d1
  41c2d8:	fmul	d0, d0, d2
  41c2dc:	fcvtzs	w21, d0
  41c2e0:	b	41c268 <ferror@plt+0x182d8>
  41c2e4:	mov	w0, #0x80000000            	// #-2147483648
  41c2e8:	cmp	w21, w0
  41c2ec:	b.ls	41c36c <ferror@plt+0x183dc>  // b.plast
  41c2f0:	sub	w22, w21, #0x1
  41c2f4:	nop
  41c2f8:	mov	x0, x20
  41c2fc:	bl	41c0a8 <ferror@plt+0x18118>
  41c300:	cmp	w0, w22
  41c304:	b.hi	41c2f8 <ferror@plt+0x18368>  // b.pmore
  41c308:	udiv	w1, w0, w21
  41c30c:	msub	w21, w1, w21, w0
  41c310:	b	41c268 <ferror@plt+0x182d8>
  41c314:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c318:	add	x1, x1, #0x3a0
  41c31c:	add	x1, x1, #0x70
  41c320:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c324:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c328:	add	x2, x2, #0x348
  41c32c:	add	x0, x0, #0x108
  41c330:	bl	414da8 <ferror@plt+0x10e18>
  41c334:	mov	w0, w19
  41c338:	ldp	x19, x20, [sp, #16]
  41c33c:	ldp	x21, x22, [sp, #32]
  41c340:	ldp	x29, x30, [sp], #48
  41c344:	ret
  41c348:	bl	41c1c8 <ferror@plt+0x18238>
  41c34c:	fmov	d1, #1.000000000000000000e+00
  41c350:	movi	d3, #0x0
  41c354:	ucvtf	d2, w21
  41c358:	fsub	d1, d0, d1
  41c35c:	fmul	d1, d1, d3
  41c360:	fnmsub	d0, d2, d0, d1
  41c364:	fcvtzs	w21, d0
  41c368:	b	41c268 <ferror@plt+0x182d8>
  41c36c:	udiv	w22, w0, w21
  41c370:	msub	w22, w22, w21, w0
  41c374:	lsl	w22, w22, #1
  41c378:	cmp	w21, w22
  41c37c:	sub	w0, w22, w21
  41c380:	csel	w22, w0, w22, ls  // ls = plast
  41c384:	mvn	w22, w22
  41c388:	b	41c2f8 <ferror@plt+0x18368>
  41c38c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c390:	add	x3, x3, #0x3a0
  41c394:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c398:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c39c:	add	x3, x3, #0x88
  41c3a0:	add	x1, x1, #0x358
  41c3a4:	add	x0, x0, #0x108
  41c3a8:	mov	x4, #0x0                   	// #0
  41c3ac:	mov	w2, #0x217                 	// #535
  41c3b0:	bl	426b10 <ferror@plt+0x22b80>
  41c3b4:	nop
  41c3b8:	stp	x29, x30, [sp, #-32]!
  41c3bc:	mov	x29, sp
  41c3c0:	stp	d8, d9, [sp, #16]
  41c3c4:	fmov	d8, d1
  41c3c8:	fmov	d9, d0
  41c3cc:	bl	41c1c8 <ferror@plt+0x18238>
  41c3d0:	fmov	d2, #1.000000000000000000e+00
  41c3d4:	fsub	d2, d0, d2
  41c3d8:	fmul	d2, d2, d9
  41c3dc:	fnmsub	d0, d0, d8, d2
  41c3e0:	ldp	d8, d9, [sp, #16]
  41c3e4:	ldp	x29, x30, [sp], #32
  41c3e8:	ret
  41c3ec:	nop
  41c3f0:	stp	x29, x30, [sp, #-32]!
  41c3f4:	mov	x29, sp
  41c3f8:	str	x19, [sp, #16]
  41c3fc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c400:	add	x19, x19, #0xd60
  41c404:	add	x0, x19, #0x10
  41c408:	bl	42fb00 <ferror@plt+0x2bb70>
  41c40c:	ldr	x0, [x19, #24]
  41c410:	cbz	x0, 41c438 <ferror@plt+0x184a8>
  41c414:	bl	41c0a8 <ferror@plt+0x18118>
  41c418:	mov	w1, w0
  41c41c:	add	x0, x19, #0x10
  41c420:	mov	w19, w1
  41c424:	bl	42fb28 <ferror@plt+0x2bb98>
  41c428:	mov	w0, w19
  41c42c:	ldr	x19, [sp, #16]
  41c430:	ldp	x29, x30, [sp], #32
  41c434:	ret
  41c438:	bl	41bf88 <ferror@plt+0x17ff8>
  41c43c:	str	x0, [x19, #24]
  41c440:	b	41c414 <ferror@plt+0x18484>
  41c444:	nop
  41c448:	stp	x29, x30, [sp, #-48]!
  41c44c:	mov	x29, sp
  41c450:	stp	x19, x20, [sp, #16]
  41c454:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c458:	add	x19, x19, #0xd60
  41c45c:	mov	w20, w0
  41c460:	add	x0, x19, #0x10
  41c464:	str	x21, [sp, #32]
  41c468:	mov	w21, w1
  41c46c:	bl	42fb00 <ferror@plt+0x2bb70>
  41c470:	ldr	x0, [x19, #24]
  41c474:	cbz	x0, 41c4a8 <ferror@plt+0x18518>
  41c478:	mov	w1, w20
  41c47c:	mov	w2, w21
  41c480:	bl	41c228 <ferror@plt+0x18298>
  41c484:	mov	w1, w0
  41c488:	add	x0, x19, #0x10
  41c48c:	mov	w19, w1
  41c490:	bl	42fb28 <ferror@plt+0x2bb98>
  41c494:	mov	w0, w19
  41c498:	ldp	x19, x20, [sp, #16]
  41c49c:	ldr	x21, [sp, #32]
  41c4a0:	ldp	x29, x30, [sp], #48
  41c4a4:	ret
  41c4a8:	bl	41bf88 <ferror@plt+0x17ff8>
  41c4ac:	str	x0, [x19, #24]
  41c4b0:	b	41c478 <ferror@plt+0x184e8>
  41c4b4:	nop
  41c4b8:	stp	x29, x30, [sp, #-32]!
  41c4bc:	mov	x29, sp
  41c4c0:	str	x19, [sp, #16]
  41c4c4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c4c8:	add	x19, x19, #0xd60
  41c4cc:	str	d8, [sp, #24]
  41c4d0:	add	x0, x19, #0x10
  41c4d4:	bl	42fb00 <ferror@plt+0x2bb70>
  41c4d8:	ldr	x0, [x19, #24]
  41c4dc:	cbz	x0, 41c504 <ferror@plt+0x18574>
  41c4e0:	bl	41c1c8 <ferror@plt+0x18238>
  41c4e4:	fmov	d8, d0
  41c4e8:	add	x0, x19, #0x10
  41c4ec:	bl	42fb28 <ferror@plt+0x2bb98>
  41c4f0:	fmov	d0, d8
  41c4f4:	ldr	x19, [sp, #16]
  41c4f8:	ldr	d8, [sp, #24]
  41c4fc:	ldp	x29, x30, [sp], #32
  41c500:	ret
  41c504:	bl	41bf88 <ferror@plt+0x17ff8>
  41c508:	str	x0, [x19, #24]
  41c50c:	b	41c4e0 <ferror@plt+0x18550>
  41c510:	stp	x29, x30, [sp, #-48]!
  41c514:	mov	x29, sp
  41c518:	stp	d8, d9, [sp, #32]
  41c51c:	fmov	d9, d0
  41c520:	fmov	d8, d1
  41c524:	str	x19, [sp, #16]
  41c528:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c52c:	add	x19, x19, #0xd60
  41c530:	add	x0, x19, #0x10
  41c534:	bl	42fb00 <ferror@plt+0x2bb70>
  41c538:	ldr	x0, [x19, #24]
  41c53c:	cbz	x0, 41c570 <ferror@plt+0x185e0>
  41c540:	bl	41c1c8 <ferror@plt+0x18238>
  41c544:	fmov	d2, #1.000000000000000000e+00
  41c548:	add	x0, x19, #0x10
  41c54c:	fsub	d2, d0, d2
  41c550:	fmul	d2, d2, d9
  41c554:	fnmsub	d8, d8, d0, d2
  41c558:	bl	42fb28 <ferror@plt+0x2bb98>
  41c55c:	fmov	d0, d8
  41c560:	ldr	x19, [sp, #16]
  41c564:	ldp	d8, d9, [sp, #32]
  41c568:	ldp	x29, x30, [sp], #48
  41c56c:	ret
  41c570:	bl	41bf88 <ferror@plt+0x17ff8>
  41c574:	str	x0, [x19, #24]
  41c578:	b	41c540 <ferror@plt+0x185b0>
  41c57c:	nop
  41c580:	stp	x29, x30, [sp, #-32]!
  41c584:	mov	x29, sp
  41c588:	stp	x19, x20, [sp, #16]
  41c58c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c590:	add	x19, x19, #0xd60
  41c594:	mov	w20, w0
  41c598:	add	x0, x19, #0x10
  41c59c:	bl	42fb00 <ferror@plt+0x2bb70>
  41c5a0:	ldr	x0, [x19, #24]
  41c5a4:	cbz	x0, 41c5c0 <ferror@plt+0x18630>
  41c5a8:	mov	w1, w20
  41c5ac:	bl	41bca0 <ferror@plt+0x17d10>
  41c5b0:	add	x0, x19, #0x10
  41c5b4:	ldp	x19, x20, [sp, #16]
  41c5b8:	ldp	x29, x30, [sp], #32
  41c5bc:	b	42fb28 <ferror@plt+0x2bb98>
  41c5c0:	mov	x0, #0x9c4                 	// #2500
  41c5c4:	bl	413598 <ferror@plt+0xf608>
  41c5c8:	mov	w1, w20
  41c5cc:	mov	x20, x0
  41c5d0:	bl	41bca0 <ferror@plt+0x17d10>
  41c5d4:	str	x20, [x19, #24]
  41c5d8:	add	x0, x19, #0x10
  41c5dc:	ldp	x19, x20, [sp, #16]
  41c5e0:	ldp	x29, x30, [sp], #32
  41c5e4:	b	42fb28 <ferror@plt+0x2bb98>
  41c5e8:	stp	x29, x30, [sp, #-48]!
  41c5ec:	mov	x29, sp
  41c5f0:	stp	x19, x20, [sp, #16]
  41c5f4:	mov	x19, x0
  41c5f8:	ldr	x0, [x0]
  41c5fc:	cbz	x0, 41c62c <ferror@plt+0x1869c>
  41c600:	mov	x20, x1
  41c604:	str	x21, [sp, #32]
  41c608:	mov	w1, #0x0                   	// #0
  41c60c:	ldr	x21, [x20]
  41c610:	bl	421c98 <ferror@plt+0x1dd08>
  41c614:	mov	x1, x0
  41c618:	mov	x0, x21
  41c61c:	bl	41eec0 <ferror@plt+0x1af30>
  41c620:	ldr	x21, [sp, #32]
  41c624:	str	x0, [x20]
  41c628:	str	xzr, [x19]
  41c62c:	ldp	x19, x20, [sp, #16]
  41c630:	ldp	x29, x30, [sp], #48
  41c634:	ret
  41c638:	stp	x29, x30, [sp, #-32]!
  41c63c:	mov	x29, sp
  41c640:	str	x19, [sp, #16]
  41c644:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41c648:	ldr	w0, [x19, #3456]
  41c64c:	cbnz	w0, 41c660 <ferror@plt+0x186d0>
  41c650:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41c654:	add	x0, x0, #0x440
  41c658:	bl	41a418 <ferror@plt+0x16488>
  41c65c:	str	w0, [x19, #3456]
  41c660:	ldr	x19, [sp, #16]
  41c664:	ldp	x29, x30, [sp], #32
  41c668:	ret
  41c66c:	nop
  41c670:	stp	x29, x30, [sp, #-48]!
  41c674:	mov	x29, sp
  41c678:	cbz	x0, 41c744 <ferror@plt+0x187b4>
  41c67c:	stp	x19, x20, [sp, #16]
  41c680:	mov	x20, x0
  41c684:	adrp	x0, 43b000 <ferror@plt+0x37070>
  41c688:	add	x0, x0, #0xcd8
  41c68c:	str	x21, [sp, #32]
  41c690:	bl	422308 <ferror@plt+0x1e378>
  41c694:	adrp	x21, 441000 <ferror@plt+0x3d070>
  41c698:	ldrb	w2, [x20]
  41c69c:	mov	x19, x0
  41c6a0:	add	x21, x21, #0x470
  41c6a4:	cbnz	w2, 41c6d8 <ferror@plt+0x18748>
  41c6a8:	b	41c6f4 <ferror@plt+0x18764>
  41c6ac:	ldp	x0, x3, [x19, #8]
  41c6b0:	add	x1, x0, #0x1
  41c6b4:	cmp	x1, x3
  41c6b8:	b.cs	41c734 <ferror@plt+0x187a4>  // b.hs, b.nlast
  41c6bc:	ldr	x3, [x19]
  41c6c0:	str	x1, [x19, #8]
  41c6c4:	strb	w2, [x3, x0]
  41c6c8:	ldp	x1, x0, [x19]
  41c6cc:	strb	wzr, [x1, x0]
  41c6d0:	ldrb	w2, [x20, #1]!
  41c6d4:	cbz	w2, 41c6f4 <ferror@plt+0x18764>
  41c6d8:	cmp	w2, #0x27
  41c6dc:	b.ne	41c6ac <ferror@plt+0x1871c>  // b.any
  41c6e0:	mov	x1, x21
  41c6e4:	mov	x0, x19
  41c6e8:	bl	422130 <ferror@plt+0x1e1a0>
  41c6ec:	ldrb	w2, [x20, #1]!
  41c6f0:	cbnz	w2, 41c6d8 <ferror@plt+0x18748>
  41c6f4:	ldp	x0, x2, [x19, #8]
  41c6f8:	add	x1, x0, #0x1
  41c6fc:	cmp	x1, x2
  41c700:	b.cs	41c76c <ferror@plt+0x187dc>  // b.hs, b.nlast
  41c704:	ldr	x2, [x19]
  41c708:	str	x1, [x19, #8]
  41c70c:	mov	w1, #0x27                  	// #39
  41c710:	strb	w1, [x2, x0]
  41c714:	ldp	x1, x0, [x19]
  41c718:	strb	wzr, [x1, x0]
  41c71c:	mov	x0, x19
  41c720:	mov	w1, #0x0                   	// #0
  41c724:	ldp	x19, x20, [sp, #16]
  41c728:	ldr	x21, [sp, #32]
  41c72c:	ldp	x29, x30, [sp], #48
  41c730:	b	421c98 <ferror@plt+0x1dd08>
  41c734:	mov	x0, x19
  41c738:	mov	x1, #0xffffffffffffffff    	// #-1
  41c73c:	bl	422598 <ferror@plt+0x1e608>
  41c740:	b	41c6d0 <ferror@plt+0x18740>
  41c744:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c748:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c74c:	add	x2, x2, #0x458
  41c750:	add	x1, x1, #0x608
  41c754:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c758:	add	x0, x0, #0x108
  41c75c:	bl	414da8 <ferror@plt+0x10e18>
  41c760:	mov	x0, #0x0                   	// #0
  41c764:	ldp	x29, x30, [sp], #48
  41c768:	ret
  41c76c:	mov	x0, x19
  41c770:	mov	w2, #0x27                  	// #39
  41c774:	mov	x1, #0xffffffffffffffff    	// #-1
  41c778:	bl	422598 <ferror@plt+0x1e608>
  41c77c:	mov	x0, x19
  41c780:	mov	w1, #0x0                   	// #0
  41c784:	ldp	x19, x20, [sp, #16]
  41c788:	ldr	x21, [sp, #32]
  41c78c:	ldp	x29, x30, [sp], #48
  41c790:	b	421c98 <ferror@plt+0x1dd08>
  41c794:	nop
  41c798:	stp	x29, x30, [sp, #-80]!
  41c79c:	mov	x29, sp
  41c7a0:	cbz	x0, 41c9a8 <ferror@plt+0x18a18>
  41c7a4:	stp	x19, x20, [sp, #16]
  41c7a8:	stp	x21, x22, [sp, #32]
  41c7ac:	stp	x23, x24, [sp, #48]
  41c7b0:	mov	x23, x1
  41c7b4:	mov	w24, #0x5c                  	// #92
  41c7b8:	stp	x25, x26, [sp, #64]
  41c7bc:	bl	41f7f8 <ferror@plt+0x1b868>
  41c7c0:	mov	x22, x0
  41c7c4:	mov	x19, x22
  41c7c8:	mov	x0, #0x0                   	// #0
  41c7cc:	bl	422308 <ferror@plt+0x1e378>
  41c7d0:	mov	x25, #0x5                   	// #5
  41c7d4:	mov	x20, x0
  41c7d8:	mov	w26, #0x27                  	// #39
  41c7dc:	ldrb	w2, [x19]
  41c7e0:	movk	x25, #0x4400, lsl #48
  41c7e4:	nop
  41c7e8:	cbz	w2, 41c80c <ferror@plt+0x1887c>
  41c7ec:	cmp	w2, #0x22
  41c7f0:	ccmp	w2, w26, #0x4, ne  // ne = any
  41c7f4:	b.eq	41c8bc <ferror@plt+0x1892c>  // b.none
  41c7f8:	cmp	w2, #0x5c
  41c7fc:	add	x21, x19, #0x1
  41c800:	b.ne	41c834 <ferror@plt+0x188a4>  // b.any
  41c804:	ldrb	w2, [x19, #1]
  41c808:	cbnz	w2, 41c864 <ferror@plt+0x188d4>
  41c80c:	mov	x0, x22
  41c810:	bl	413678 <ferror@plt+0xf6e8>
  41c814:	mov	x0, x20
  41c818:	mov	w1, #0x0                   	// #0
  41c81c:	ldp	x19, x20, [sp, #16]
  41c820:	ldp	x21, x22, [sp, #32]
  41c824:	ldp	x23, x24, [sp, #48]
  41c828:	ldp	x25, x26, [sp, #64]
  41c82c:	ldp	x29, x30, [sp], #80
  41c830:	b	421c98 <ferror@plt+0x1dd08>
  41c834:	ldp	x0, x3, [x20, #8]
  41c838:	add	x1, x0, #0x1
  41c83c:	cmp	x1, x3
  41c840:	b.cs	41c89c <ferror@plt+0x1890c>  // b.hs, b.nlast
  41c844:	ldr	x3, [x20]
  41c848:	str	x1, [x20, #8]
  41c84c:	strb	w2, [x3, x0]
  41c850:	ldp	x1, x0, [x20]
  41c854:	strb	wzr, [x1, x0]
  41c858:	ldrb	w2, [x19, #1]
  41c85c:	mov	x19, x21
  41c860:	b	41c7e8 <ferror@plt+0x18858>
  41c864:	cmp	w2, #0xa
  41c868:	b.eq	41c890 <ferror@plt+0x18900>  // b.none
  41c86c:	ldp	x0, x3, [x20, #8]
  41c870:	add	x1, x0, #0x1
  41c874:	cmp	x1, x3
  41c878:	b.cs	41c8ac <ferror@plt+0x1891c>  // b.hs, b.nlast
  41c87c:	ldr	x3, [x20]
  41c880:	str	x1, [x20, #8]
  41c884:	strb	w2, [x3, x0]
  41c888:	ldp	x1, x0, [x20]
  41c88c:	strb	wzr, [x1, x0]
  41c890:	ldrb	w2, [x19, #2]
  41c894:	add	x19, x19, #0x2
  41c898:	b	41c7e8 <ferror@plt+0x18858>
  41c89c:	mov	x0, x20
  41c8a0:	mov	x1, #0xffffffffffffffff    	// #-1
  41c8a4:	bl	422598 <ferror@plt+0x1e608>
  41c8a8:	b	41c858 <ferror@plt+0x188c8>
  41c8ac:	mov	x0, x20
  41c8b0:	mov	x1, #0xffffffffffffffff    	// #-1
  41c8b4:	bl	422598 <ferror@plt+0x1e608>
  41c8b8:	b	41c890 <ferror@plt+0x18900>
  41c8bc:	cbz	x23, 41c918 <ferror@plt+0x18988>
  41c8c0:	ldr	x0, [x23]
  41c8c4:	cbz	x0, 41c918 <ferror@plt+0x18988>
  41c8c8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c8cc:	add	x1, x1, #0x608
  41c8d0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c8d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c8d8:	add	x1, x1, #0x20
  41c8dc:	add	x2, x2, #0x490
  41c8e0:	add	x0, x0, #0x108
  41c8e4:	bl	414da8 <ferror@plt+0x10e18>
  41c8e8:	ldr	x0, [x23]
  41c8ec:	cbz	x0, 41cb08 <ferror@plt+0x18b78>
  41c8f0:	mov	x0, x22
  41c8f4:	bl	413678 <ferror@plt+0xf6e8>
  41c8f8:	mov	x0, x20
  41c8fc:	mov	w1, #0x1                   	// #1
  41c900:	bl	421c98 <ferror@plt+0x1dd08>
  41c904:	ldp	x19, x20, [sp, #16]
  41c908:	ldp	x21, x22, [sp, #32]
  41c90c:	ldp	x23, x24, [sp, #48]
  41c910:	ldp	x25, x26, [sp, #64]
  41c914:	b	41c9c8 <ferror@plt+0x18a38>
  41c918:	cmp	w2, #0x22
  41c91c:	add	x1, x19, #0x1
  41c920:	b.eq	41c9d4 <ferror@plt+0x18a44>  // b.none
  41c924:	mov	x2, x19
  41c928:	ldrb	w0, [x1]
  41c92c:	cbz	w0, 41cad4 <ferror@plt+0x18b44>
  41c930:	cmp	x2, x1
  41c934:	b.cc	41c964 <ferror@plt+0x189d4>  // b.lo, b.ul, b.last
  41c938:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c93c:	add	x3, x3, #0x608
  41c940:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41c944:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c948:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c94c:	add	x3, x3, #0x38
  41c950:	add	x4, x4, #0x4b0
  41c954:	add	x1, x1, #0x4c0
  41c958:	add	x0, x0, #0x108
  41c95c:	mov	w2, #0x96                  	// #150
  41c960:	bl	426b10 <ferror@plt+0x22b80>
  41c964:	add	x1, x1, #0x1
  41c968:	cmp	w0, #0x27
  41c96c:	b.eq	41cafc <ferror@plt+0x18b6c>  // b.none
  41c970:	strb	w0, [x2], #1
  41c974:	cmp	x1, x2
  41c978:	b.hi	41c928 <ferror@plt+0x18998>  // b.pmore
  41c97c:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c980:	add	x3, x3, #0x608
  41c984:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41c988:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c98c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c990:	add	x3, x3, #0x38
  41c994:	add	x4, x4, #0x4b0
  41c998:	add	x1, x1, #0x4c0
  41c99c:	add	x0, x0, #0x108
  41c9a0:	mov	w2, #0xa7                  	// #167
  41c9a4:	bl	426b10 <ferror@plt+0x22b80>
  41c9a8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41c9ac:	add	x1, x1, #0x608
  41c9b0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41c9b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41c9b8:	add	x1, x1, #0x10
  41c9bc:	add	x2, x2, #0x478
  41c9c0:	add	x0, x0, #0x108
  41c9c4:	bl	414da8 <ferror@plt+0x10e18>
  41c9c8:	mov	x0, #0x0                   	// #0
  41c9cc:	ldp	x29, x30, [sp], #80
  41c9d0:	ret
  41c9d4:	mov	x3, x19
  41c9d8:	mov	x0, #0x1                   	// #1
  41c9dc:	ldrb	w6, [x1]
  41c9e0:	mov	x2, x3
  41c9e4:	cbz	w6, 41cad4 <ferror@plt+0x18b44>
  41c9e8:	cmp	x3, x1
  41c9ec:	b.cc	41ca1c <ferror@plt+0x18a8c>  // b.lo, b.ul, b.last
  41c9f0:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41c9f4:	add	x3, x3, #0x608
  41c9f8:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41c9fc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ca00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ca04:	add	x3, x3, #0x38
  41ca08:	add	x4, x4, #0x4b0
  41ca0c:	add	x1, x1, #0x4c0
  41ca10:	add	x0, x0, #0x108
  41ca14:	mov	w2, #0x64                  	// #100
  41ca18:	bl	426b10 <ferror@plt+0x22b80>
  41ca1c:	cmp	w6, #0x22
  41ca20:	add	x4, x1, #0x1
  41ca24:	b.eq	41ca74 <ferror@plt+0x18ae4>  // b.none
  41ca28:	cmp	w6, #0x5c
  41ca2c:	b.eq	41ca90 <ferror@plt+0x18b00>  // b.none
  41ca30:	mov	x5, x3
  41ca34:	mov	x1, x4
  41ca38:	strb	w6, [x5], #1
  41ca3c:	cmp	x5, x1
  41ca40:	mov	x3, x5
  41ca44:	b.cc	41c9dc <ferror@plt+0x18a4c>  // b.lo, b.ul, b.last
  41ca48:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41ca4c:	add	x3, x3, #0x608
  41ca50:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41ca54:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ca58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ca5c:	add	x3, x3, #0x38
  41ca60:	add	x4, x4, #0x4b0
  41ca64:	add	x1, x1, #0x4c0
  41ca68:	add	x0, x0, #0x108
  41ca6c:	mov	w2, #0x8f                  	// #143
  41ca70:	bl	426b10 <ferror@plt+0x22b80>
  41ca74:	strb	wzr, [x3]
  41ca78:	mov	x1, x19
  41ca7c:	mov	x19, x4
  41ca80:	mov	x0, x20
  41ca84:	bl	422130 <ferror@plt+0x1e1a0>
  41ca88:	ldrb	w2, [x19]
  41ca8c:	b	41c7e8 <ferror@plt+0x18858>
  41ca90:	ldrb	w6, [x1, #1]
  41ca94:	add	x5, x3, #0x1
  41ca98:	cmp	w6, #0xa
  41ca9c:	b.eq	41cac8 <ferror@plt+0x18b38>  // b.none
  41caa0:	sub	w2, w6, #0x22
  41caa4:	and	w2, w2, #0xff
  41caa8:	cmp	w2, #0x3e
  41caac:	b.hi	41cabc <ferror@plt+0x18b2c>  // b.pmore
  41cab0:	lsl	x2, x0, x2
  41cab4:	tst	x2, x25
  41cab8:	b.ne	41cac8 <ferror@plt+0x18b38>  // b.any
  41cabc:	mov	x1, x4
  41cac0:	strb	w24, [x3]
  41cac4:	b	41ca3c <ferror@plt+0x18aac>
  41cac8:	add	x1, x1, #0x2
  41cacc:	strb	w6, [x3]
  41cad0:	b	41ca3c <ferror@plt+0x18aac>
  41cad4:	strb	wzr, [x2]
  41cad8:	bl	41c638 <ferror@plt+0x186a8>
  41cadc:	mov	w1, w0
  41cae0:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cae4:	mov	x0, x23
  41cae8:	add	x3, x3, #0x4d0
  41caec:	mov	w2, #0x0                   	// #0
  41caf0:	bl	4097a8 <ferror@plt+0x5818>
  41caf4:	cbz	x23, 41c8f0 <ferror@plt+0x18960>
  41caf8:	b	41c8e8 <ferror@plt+0x18958>
  41cafc:	mov	x4, x1
  41cb00:	strb	wzr, [x2]
  41cb04:	b	41ca78 <ferror@plt+0x18ae8>
  41cb08:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cb0c:	add	x3, x3, #0x608
  41cb10:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41cb14:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41cb18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cb1c:	add	x3, x3, #0x50
  41cb20:	add	x4, x4, #0x518
  41cb24:	add	x1, x1, #0x4c0
  41cb28:	add	x0, x0, #0x108
  41cb2c:	mov	w2, #0x149                 	// #329
  41cb30:	bl	426b10 <ferror@plt+0x22b80>
  41cb34:	nop
  41cb38:	stp	x29, x30, [sp, #-128]!
  41cb3c:	mov	x29, sp
  41cb40:	stp	x1, x2, [sp, #96]
  41cb44:	cbz	x0, 41cf08 <ferror@plt+0x18f78>
  41cb48:	stp	x19, x20, [sp, #16]
  41cb4c:	mov	x20, x3
  41cb50:	stp	x21, x22, [sp, #32]
  41cb54:	mov	x21, x0
  41cb58:	stp	x23, x24, [sp, #48]
  41cb5c:	stp	x25, x26, [sp, #64]
  41cb60:	add	x26, sp, #0x70
  41cb64:	stp	x27, x28, [sp, #80]
  41cb68:	add	x27, sp, #0x78
  41cb6c:	ldrb	w0, [x0]
  41cb70:	stp	xzr, xzr, [sp, #112]
  41cb74:	cbz	w0, 41cf8c <ferror@plt+0x18ffc>
  41cb78:	mov	x22, #0x401                 	// #1025
  41cb7c:	mov	x19, x21
  41cb80:	add	x27, sp, #0x78
  41cb84:	add	x26, sp, #0x70
  41cb88:	mov	w24, #0x0                   	// #0
  41cb8c:	mov	w25, #0x0                   	// #0
  41cb90:	mov	x23, #0x1                   	// #1
  41cb94:	movk	x22, #0x1, lsl #32
  41cb98:	mov	w28, #0x22                  	// #34
  41cb9c:	b	41cc18 <ferror@plt+0x18c88>
  41cba0:	cmp	w25, #0x23
  41cba4:	b.eq	41cde8 <ferror@plt+0x18e58>  // b.none
  41cba8:	cbz	w25, 41cd58 <ferror@plt+0x18dc8>
  41cbac:	cmp	w0, w25
  41cbb0:	b.ne	41cbcc <ferror@plt+0x18c3c>  // b.any
  41cbb4:	eor	w0, w24, #0x1
  41cbb8:	cmp	w25, #0x22
  41cbbc:	and	w0, w0, #0x1
  41cbc0:	csinc	w0, w0, wzr, eq  // eq = none
  41cbc4:	cmp	w0, #0x0
  41cbc8:	csel	w25, w28, wzr, eq  // eq = none
  41cbcc:	ldr	x0, [sp, #112]
  41cbd0:	cbz	x0, 41ce4c <ferror@plt+0x18ebc>
  41cbd4:	ldp	x1, x6, [x0, #8]
  41cbd8:	ldrb	w2, [x19]
  41cbdc:	add	x5, x1, #0x1
  41cbe0:	cmp	x5, x6
  41cbe4:	b.cs	41ce18 <ferror@plt+0x18e88>  // b.hs, b.nlast
  41cbe8:	ldr	x6, [x0]
  41cbec:	str	x5, [x0, #8]
  41cbf0:	strb	w2, [x6, x1]
  41cbf4:	ldp	x1, x0, [x0]
  41cbf8:	strb	wzr, [x1, x0]
  41cbfc:	ldrb	w1, [x19]
  41cc00:	ldrb	w0, [x19, #1]
  41cc04:	eor	w3, w24, #0x1
  41cc08:	cmp	w1, #0x5c
  41cc0c:	add	x19, x19, #0x1
  41cc10:	csel	w24, w3, wzr, eq  // eq = none
  41cc14:	cbz	w0, 41cca8 <ferror@plt+0x18d18>
  41cc18:	cmp	w25, #0x5c
  41cc1c:	b.ne	41cba0 <ferror@plt+0x18c10>  // b.any
  41cc20:	cmp	w0, #0xa
  41cc24:	b.eq	41ce0c <ferror@plt+0x18e7c>  // b.none
  41cc28:	ldr	x0, [sp, #112]
  41cc2c:	cbz	x0, 41cea0 <ferror@plt+0x18f10>
  41cc30:	ldp	x1, x4, [x0, #8]
  41cc34:	add	x2, x1, #0x1
  41cc38:	cmp	x2, x4
  41cc3c:	b.cs	41ce3c <ferror@plt+0x18eac>  // b.hs, b.nlast
  41cc40:	ldr	x4, [x0]
  41cc44:	str	x2, [x0, #8]
  41cc48:	mov	w2, #0x5c                  	// #92
  41cc4c:	strb	w2, [x4, x1]
  41cc50:	ldp	x1, x0, [x0]
  41cc54:	strb	wzr, [x1, x0]
  41cc58:	ldr	x0, [sp, #112]
  41cc5c:	ldrb	w2, [x19]
  41cc60:	ldp	x1, x5, [x0, #8]
  41cc64:	add	x4, x1, #0x1
  41cc68:	cmp	x4, x5
  41cc6c:	b.cs	41ce28 <ferror@plt+0x18e98>  // b.hs, b.nlast
  41cc70:	ldr	x5, [x0]
  41cc74:	str	x4, [x0, #8]
  41cc78:	eor	w3, w24, #0x1
  41cc7c:	add	x19, x19, #0x1
  41cc80:	mov	w25, #0x0                   	// #0
  41cc84:	strb	w2, [x5, x1]
  41cc88:	ldp	x1, x0, [x0]
  41cc8c:	strb	wzr, [x1, x0]
  41cc90:	ldrb	w0, [x19]
  41cc94:	ldurb	w1, [x19, #-1]
  41cc98:	cmp	w1, #0x5c
  41cc9c:	csel	w24, w3, wzr, eq  // eq = none
  41cca0:	cbnz	w0, 41cc18 <ferror@plt+0x18c88>
  41cca4:	nop
  41cca8:	mov	x1, x27
  41ccac:	mov	x0, x26
  41ccb0:	bl	41c5e8 <ferror@plt+0x18658>
  41ccb4:	cbnz	w25, 41ceac <ferror@plt+0x18f1c>
  41ccb8:	ldr	x0, [sp, #120]
  41ccbc:	cbz	x0, 41cf6c <ferror@plt+0x18fdc>
  41ccc0:	bl	41f390 <ferror@plt+0x1b400>
  41ccc4:	mov	x22, x0
  41ccc8:	cbz	x0, 41cef4 <ferror@plt+0x18f64>
  41cccc:	bl	41f560 <ferror@plt+0x1b5d0>
  41ccd0:	mov	w26, w0
  41ccd4:	add	w0, w0, #0x1
  41ccd8:	mov	x1, #0x8                   	// #8
  41ccdc:	mov	x19, x22
  41cce0:	sxtw	x0, w0
  41cce4:	bl	4137b0 <ferror@plt+0xf820>
  41cce8:	mov	x23, x0
  41ccec:	mov	x21, x0
  41ccf0:	ldr	x0, [x19]
  41ccf4:	mov	x1, x20
  41ccf8:	bl	41c798 <ferror@plt+0x18808>
  41ccfc:	str	x0, [x21]
  41cd00:	cbz	x0, 41cf34 <ferror@plt+0x18fa4>
  41cd04:	ldr	x19, [x19, #8]
  41cd08:	add	x21, x21, #0x8
  41cd0c:	cbnz	x19, 41ccf0 <ferror@plt+0x18d60>
  41cd10:	mov	x0, x22
  41cd14:	adrp	x1, 413000 <ferror@plt+0xf070>
  41cd18:	add	x1, x1, #0x678
  41cd1c:	bl	41ee28 <ferror@plt+0x1ae98>
  41cd20:	ldr	x0, [sp, #96]
  41cd24:	cbz	x0, 41cd2c <ferror@plt+0x18d9c>
  41cd28:	str	w26, [x0]
  41cd2c:	ldr	x1, [sp, #104]
  41cd30:	cbz	x1, 41d02c <ferror@plt+0x1909c>
  41cd34:	mov	w0, #0x1                   	// #1
  41cd38:	str	x23, [x1]
  41cd3c:	ldp	x19, x20, [sp, #16]
  41cd40:	ldp	x21, x22, [sp, #32]
  41cd44:	ldp	x23, x24, [sp, #48]
  41cd48:	ldp	x25, x26, [sp, #64]
  41cd4c:	ldp	x27, x28, [sp, #80]
  41cd50:	ldp	x29, x30, [sp], #128
  41cd54:	ret
  41cd58:	cmp	w0, #0x22
  41cd5c:	b.eq	41ce6c <ferror@plt+0x18edc>  // b.none
  41cd60:	b.ls	41cd80 <ferror@plt+0x18df0>  // b.plast
  41cd64:	cmp	w0, #0x27
  41cd68:	b.eq	41ce6c <ferror@plt+0x18edc>  // b.none
  41cd6c:	cmp	w0, #0x5c
  41cd70:	b.ne	41cdb4 <ferror@plt+0x18e24>  // b.any
  41cd74:	ldrb	w1, [x19]
  41cd78:	mov	w25, w1
  41cd7c:	b	41cc00 <ferror@plt+0x18c70>
  41cd80:	cmp	w0, #0xa
  41cd84:	b.eq	41ce58 <ferror@plt+0x18ec8>  // b.none
  41cd88:	cmp	w0, #0x20
  41cd8c:	b.ne	41cda8 <ferror@plt+0x18e18>  // b.any
  41cd90:	ldr	x0, [sp, #112]
  41cd94:	cbz	x0, 41cda0 <ferror@plt+0x18e10>
  41cd98:	ldr	x0, [x0, #8]
  41cd9c:	cbnz	x0, 41ce58 <ferror@plt+0x18ec8>
  41cda0:	ldrb	w1, [x19]
  41cda4:	b	41cc00 <ferror@plt+0x18c70>
  41cda8:	cmp	w0, #0x9
  41cdac:	b.eq	41cd90 <ferror@plt+0x18e00>  // b.none
  41cdb0:	b	41cbcc <ferror@plt+0x18c3c>
  41cdb4:	cmp	w0, #0x23
  41cdb8:	b.ne	41cbcc <ferror@plt+0x18c3c>  // b.any
  41cdbc:	cmp	x19, x21
  41cdc0:	b.eq	41cf60 <ferror@plt+0x18fd0>  // b.none
  41cdc4:	ldurb	w0, [x19, #-1]
  41cdc8:	cmp	w0, #0x20
  41cdcc:	b.hi	41cbcc <ferror@plt+0x18c3c>  // b.pmore
  41cdd0:	lsl	x0, x23, x0
  41cdd4:	tst	x0, x22
  41cdd8:	b.eq	41cbcc <ferror@plt+0x18c3c>  // b.none
  41cddc:	ldrb	w1, [x19]
  41cde0:	mov	w25, #0x23                  	// #35
  41cde4:	b	41cc00 <ferror@plt+0x18c70>
  41cde8:	ldrb	w0, [x19]
  41cdec:	cmp	w0, #0x0
  41cdf0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41cdf4:	b.eq	41ce08 <ferror@plt+0x18e78>  // b.none
  41cdf8:	ldrb	w0, [x19, #1]!
  41cdfc:	cmp	w0, #0x0
  41ce00:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  41ce04:	b.ne	41cdf8 <ferror@plt+0x18e68>  // b.any
  41ce08:	cbz	w0, 41cf8c <ferror@plt+0x18ffc>
  41ce0c:	ldrb	w1, [x19]
  41ce10:	mov	w25, #0x0                   	// #0
  41ce14:	b	41cc00 <ferror@plt+0x18c70>
  41ce18:	mov	x1, #0xffffffffffffffff    	// #-1
  41ce1c:	bl	422598 <ferror@plt+0x1e608>
  41ce20:	ldrb	w1, [x19]
  41ce24:	b	41cc00 <ferror@plt+0x18c70>
  41ce28:	mov	x1, #0xffffffffffffffff    	// #-1
  41ce2c:	bl	422598 <ferror@plt+0x1e608>
  41ce30:	ldrb	w1, [x19]
  41ce34:	mov	w25, #0x0                   	// #0
  41ce38:	b	41cc00 <ferror@plt+0x18c70>
  41ce3c:	mov	w2, #0x5c                  	// #92
  41ce40:	mov	x1, #0xffffffffffffffff    	// #-1
  41ce44:	bl	422598 <ferror@plt+0x1e608>
  41ce48:	b	41cc58 <ferror@plt+0x18cc8>
  41ce4c:	bl	422308 <ferror@plt+0x1e378>
  41ce50:	str	x0, [sp, #112]
  41ce54:	b	41cbd4 <ferror@plt+0x18c44>
  41ce58:	mov	x1, x27
  41ce5c:	mov	x0, x26
  41ce60:	bl	41c5e8 <ferror@plt+0x18658>
  41ce64:	ldrb	w1, [x19]
  41ce68:	b	41cc00 <ferror@plt+0x18c70>
  41ce6c:	ldr	x0, [sp, #112]
  41ce70:	cbz	x0, 41cfd0 <ferror@plt+0x19040>
  41ce74:	ldp	x1, x5, [x0, #8]
  41ce78:	ldrb	w2, [x19]
  41ce7c:	add	x4, x1, #0x1
  41ce80:	cmp	x4, x5
  41ce84:	b.cs	41cefc <ferror@plt+0x18f6c>  // b.hs, b.nlast
  41ce88:	ldr	x5, [x0]
  41ce8c:	str	x4, [x0, #8]
  41ce90:	strb	w2, [x5, x1]
  41ce94:	ldp	x1, x0, [x0]
  41ce98:	strb	wzr, [x1, x0]
  41ce9c:	b	41cd74 <ferror@plt+0x18de4>
  41cea0:	bl	422308 <ferror@plt+0x1e378>
  41cea4:	str	x0, [sp, #112]
  41cea8:	b	41cc30 <ferror@plt+0x18ca0>
  41ceac:	cmp	w25, #0x5c
  41ceb0:	b.eq	41cfdc <ferror@plt+0x1904c>  // b.none
  41ceb4:	bl	41c638 <ferror@plt+0x186a8>
  41ceb8:	mov	w1, w0
  41cebc:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cec0:	mov	x5, x21
  41cec4:	mov	w4, w25
  41cec8:	add	x3, x3, #0x590
  41cecc:	mov	x0, x20
  41ced0:	mov	w2, #0x0                   	// #0
  41ced4:	bl	4096e8 <ferror@plt+0x5758>
  41ced8:	cbz	x20, 41cee4 <ferror@plt+0x18f54>
  41cedc:	ldr	x0, [x20]
  41cee0:	cbz	x0, 41d000 <ferror@plt+0x19070>
  41cee4:	ldr	x0, [sp, #120]
  41cee8:	adrp	x1, 413000 <ferror@plt+0xf070>
  41ceec:	add	x1, x1, #0x678
  41cef0:	bl	41ee28 <ferror@plt+0x1ae98>
  41cef4:	mov	w0, #0x0                   	// #0
  41cef8:	b	41cd3c <ferror@plt+0x18dac>
  41cefc:	mov	x1, #0xffffffffffffffff    	// #-1
  41cf00:	bl	422598 <ferror@plt+0x1e608>
  41cf04:	b	41cd74 <ferror@plt+0x18de4>
  41cf08:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41cf0c:	add	x1, x1, #0x608
  41cf10:	add	x1, x1, #0x60
  41cf14:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41cf18:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cf1c:	add	x2, x2, #0x538
  41cf20:	add	x0, x0, #0x108
  41cf24:	bl	414da8 <ferror@plt+0x10e18>
  41cf28:	mov	w0, #0x0                   	// #0
  41cf2c:	ldp	x29, x30, [sp], #128
  41cf30:	ret
  41cf34:	cbz	x20, 41cf40 <ferror@plt+0x18fb0>
  41cf38:	ldr	x0, [x20]
  41cf3c:	cbz	x0, 41cfa4 <ferror@plt+0x19014>
  41cf40:	mov	x0, x23
  41cf44:	bl	4212a0 <ferror@plt+0x1d310>
  41cf48:	mov	x0, x22
  41cf4c:	adrp	x1, 413000 <ferror@plt+0xf070>
  41cf50:	add	x1, x1, #0x678
  41cf54:	bl	41ee28 <ferror@plt+0x1ae98>
  41cf58:	mov	w0, #0x0                   	// #0
  41cf5c:	b	41cd3c <ferror@plt+0x18dac>
  41cf60:	ldrb	w1, [x19]
  41cf64:	mov	w25, w0
  41cf68:	b	41cc00 <ferror@plt+0x18c70>
  41cf6c:	bl	41c638 <ferror@plt+0x186a8>
  41cf70:	mov	w1, w0
  41cf74:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cf78:	mov	x0, x20
  41cf7c:	add	x3, x3, #0x5d8
  41cf80:	mov	w2, #0x1                   	// #1
  41cf84:	bl	4097a8 <ferror@plt+0x5818>
  41cf88:	b	41ced8 <ferror@plt+0x18f48>
  41cf8c:	mov	x0, x26
  41cf90:	mov	x1, x27
  41cf94:	bl	41c5e8 <ferror@plt+0x18658>
  41cf98:	ldr	x0, [sp, #120]
  41cf9c:	cbnz	x0, 41ccc0 <ferror@plt+0x18d30>
  41cfa0:	b	41cf6c <ferror@plt+0x18fdc>
  41cfa4:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cfa8:	add	x3, x3, #0x608
  41cfac:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41cfb0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41cfb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41cfb8:	add	x3, x3, #0x90
  41cfbc:	add	x4, x4, #0x518
  41cfc0:	add	x1, x1, #0x4c0
  41cfc4:	add	x0, x0, #0x108
  41cfc8:	mov	w2, #0x2b7                 	// #695
  41cfcc:	bl	426b10 <ferror@plt+0x22b80>
  41cfd0:	bl	422308 <ferror@plt+0x1e378>
  41cfd4:	str	x0, [sp, #112]
  41cfd8:	b	41ce74 <ferror@plt+0x18ee4>
  41cfdc:	bl	41c638 <ferror@plt+0x186a8>
  41cfe0:	mov	w1, w0
  41cfe4:	mov	x4, x21
  41cfe8:	mov	x0, x20
  41cfec:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41cff0:	mov	w2, #0x0                   	// #0
  41cff4:	add	x3, x3, #0x550
  41cff8:	bl	4096e8 <ferror@plt+0x5758>
  41cffc:	b	41ced8 <ferror@plt+0x18f48>
  41d000:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41d004:	add	x3, x3, #0x608
  41d008:	adrp	x4, 441000 <ferror@plt+0x3d070>
  41d00c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d010:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41d014:	add	x3, x3, #0x78
  41d018:	add	x4, x4, #0x518
  41d01c:	add	x1, x1, #0x4c0
  41d020:	add	x0, x0, #0x108
  41d024:	mov	w2, #0x25c                 	// #604
  41d028:	bl	426b10 <ferror@plt+0x22b80>
  41d02c:	mov	x0, x23
  41d030:	bl	4212a0 <ferror@plt+0x1d310>
  41d034:	mov	w0, #0x1                   	// #1
  41d038:	b	41cd3c <ferror@plt+0x18dac>
  41d03c:	nop
  41d040:	stp	x29, x30, [sp, #-304]!
  41d044:	mov	x29, sp
  41d048:	stp	x19, x20, [sp, #16]
  41d04c:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41d050:	stp	x3, x4, [sp, #264]
  41d054:	ldr	x3, [x20, #2352]
  41d058:	stp	x1, x2, [sp, #248]
  41d05c:	mov	x1, #0x1                   	// #1
  41d060:	mov	x2, #0x15                  	// #21
  41d064:	stp	x21, x22, [sp, #32]
  41d068:	mov	x21, x0
  41d06c:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d070:	add	x0, x0, #0x6d0
  41d074:	str	q0, [sp, #112]
  41d078:	str	q1, [sp, #128]
  41d07c:	str	q2, [sp, #144]
  41d080:	str	q3, [sp, #160]
  41d084:	str	q4, [sp, #176]
  41d088:	str	q5, [sp, #192]
  41d08c:	str	q6, [sp, #208]
  41d090:	str	q7, [sp, #224]
  41d094:	stp	x5, x6, [sp, #280]
  41d098:	str	x7, [sp, #296]
  41d09c:	bl	403c80 <fwrite@plt>
  41d0a0:	bl	42de80 <ferror@plt+0x29ef0>
  41d0a4:	mov	x19, x0
  41d0a8:	cmp	x19, #0x0
  41d0ac:	adrp	x0, 43b000 <ferror@plt+0x37070>
  41d0b0:	add	x0, x0, #0xe10
  41d0b4:	ldr	x22, [x20, #2352]
  41d0b8:	csel	x19, x0, x19, eq  // eq = none
  41d0bc:	bl	403760 <getpid@plt>
  41d0c0:	sxtw	x3, w0
  41d0c4:	mov	x2, x19
  41d0c8:	mov	x0, x22
  41d0cc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d0d0:	add	x1, x1, #0x6e8
  41d0d4:	bl	403f40 <fprintf@plt>
  41d0d8:	add	x1, sp, #0x130
  41d0dc:	add	x2, sp, #0x130
  41d0e0:	stp	x1, x2, [sp, #80]
  41d0e4:	mov	w3, #0xffffff80            	// #-128
  41d0e8:	add	x5, sp, #0xf0
  41d0ec:	mov	w4, #0xffffffc8            	// #-56
  41d0f0:	str	x5, [sp, #96]
  41d0f4:	stp	w4, w3, [sp, #104]
  41d0f8:	mov	x1, x21
  41d0fc:	ldp	x4, x5, [sp, #80]
  41d100:	stp	x4, x5, [sp, #48]
  41d104:	add	x2, sp, #0x30
  41d108:	ldp	x4, x5, [sp, #96]
  41d10c:	stp	x4, x5, [sp, #64]
  41d110:	ldr	x0, [x20, #2352]
  41d114:	bl	403e50 <vfprintf@plt>
  41d118:	ldr	x1, [x20, #2352]
  41d11c:	mov	w0, #0xa                   	// #10
  41d120:	bl	403640 <fputc@plt>
  41d124:	bl	403a40 <abort@plt>
  41d128:	lsl	x2, x0, #3
  41d12c:	adrp	x6, 49b000 <ferror@plt+0x97070>
  41d130:	add	x2, x2, #0x2f
  41d134:	mov	w5, #0x1                   	// #1
  41d138:	clz	x2, x2
  41d13c:	lsr	x0, x0, #4
  41d140:	eor	w2, w2, #0x3f
  41d144:	sub	w3, w0, #0x1
  41d148:	add	w2, w2, w5
  41d14c:	ldr	x4, [x6, #3464]
  41d150:	lsl	w0, w5, w2
  41d154:	sxtw	x0, w0
  41d158:	cmp	x4, x0
  41d15c:	csel	x0, x4, x0, cs  // cs = hs, nlast
  41d160:	sub	x5, x0, #0x30
  41d164:	udiv	x2, x1, x0
  41d168:	mul	x0, x2, x0
  41d16c:	add	x4, x0, x5
  41d170:	ldr	w2, [x4, #8]
  41d174:	cbnz	w2, 41d194 <ferror@plt+0x19204>
  41d178:	stp	x29, x30, [sp, #-16]!
  41d17c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d180:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d184:	mov	x29, sp
  41d188:	add	x1, x1, #0x700
  41d18c:	add	x0, x0, #0x718
  41d190:	bl	41d040 <ferror@plt+0x190b0>
  41d194:	ldr	x7, [x0, x5]
  41d198:	str	x7, [x1]
  41d19c:	str	x1, [x0, x5]
  41d1a0:	sub	w2, w2, #0x1
  41d1a4:	str	w2, [x4, #8]
  41d1a8:	add	x6, x6, #0xd88
  41d1ac:	cbz	x7, 41d1d8 <ferror@plt+0x19248>
  41d1b0:	cbnz	w2, 41d1d4 <ferror@plt+0x19244>
  41d1b4:	ldp	x1, x2, [x4, #16]
  41d1b8:	ldr	x5, [x6, #104]
  41d1bc:	str	x2, [x1, #24]
  41d1c0:	str	x1, [x2, #16]
  41d1c4:	ldr	x2, [x5, x3, lsl #3]
  41d1c8:	cmp	x2, x4
  41d1cc:	b.eq	41d218 <ferror@plt+0x19288>  // b.none
  41d1d0:	b	403b90 <free@plt>
  41d1d4:	ret
  41d1d8:	ldp	x5, x1, [x4, #16]
  41d1dc:	mov	w8, w3
  41d1e0:	ldr	x7, [x6, #104]
  41d1e4:	str	x1, [x5, #24]
  41d1e8:	str	x5, [x1, #16]
  41d1ec:	ldr	x1, [x7, x8, lsl #3]
  41d1f0:	cmp	x1, x4
  41d1f4:	b.eq	41d228 <ferror@plt+0x19298>  // b.none
  41d1f8:	cbz	x1, 41d23c <ferror@plt+0x192ac>
  41d1fc:	ldr	x5, [x1, #24]
  41d200:	str	x4, [x1, #24]
  41d204:	str	x4, [x5, #16]
  41d208:	stp	x1, x5, [x4, #16]
  41d20c:	str	x4, [x7, x8, lsl #3]
  41d210:	cbnz	w2, 41d1d4 <ferror@plt+0x19244>
  41d214:	b	41d1b4 <ferror@plt+0x19224>
  41d218:	cmp	x4, x1
  41d21c:	csel	x1, x1, xzr, ne  // ne = any
  41d220:	str	x1, [x5, x3, lsl #3]
  41d224:	b	403b90 <free@plt>
  41d228:	cmp	x1, x5
  41d22c:	b.eq	41d23c <ferror@plt+0x192ac>  // b.none
  41d230:	mov	x1, x5
  41d234:	str	x5, [x7, x8, lsl #3]
  41d238:	b	41d1fc <ferror@plt+0x1926c>
  41d23c:	stp	x4, x4, [x4, #16]
  41d240:	str	x4, [x7, x8, lsl #3]
  41d244:	b	41d210 <ferror@plt+0x19280>
  41d248:	stp	x29, x30, [sp, #-16]!
  41d24c:	mov	x29, sp
  41d250:	bl	4039a0 <strerror@plt>
  41d254:	mov	x1, x0
  41d258:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d25c:	add	x0, x0, #0x730
  41d260:	bl	41d040 <ferror@plt+0x190b0>
  41d264:	nop
  41d268:	cbz	x0, 41d3dc <ferror@plt+0x1944c>
  41d26c:	stp	x29, x30, [sp, #-64]!
  41d270:	mov	x29, sp
  41d274:	stp	x19, x20, [sp, #16]
  41d278:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41d27c:	add	x20, x20, #0xd88
  41d280:	mov	x19, x0
  41d284:	add	x0, x20, #0x78
  41d288:	stp	x21, x22, [sp, #32]
  41d28c:	mov	x21, x1
  41d290:	bl	42fb00 <ferror@plt+0x2bb70>
  41d294:	ldr	x2, [x20, #128]
  41d298:	cbz	x2, 41d3a4 <ferror@plt+0x19414>
  41d29c:	mov	x1, #0x7423                	// #29731
  41d2a0:	mov	x0, #0x43cd                	// #17357
  41d2a4:	movk	x1, #0x2b11, lsl #16
  41d2a8:	movk	x0, #0x6c14, lsl #16
  41d2ac:	movk	x1, #0x42cf, lsl #32
  41d2b0:	movk	x0, #0x240, lsl #32
  41d2b4:	movk	x1, #0x2034, lsl #48
  41d2b8:	movk	x0, #0x400c, lsl #48
  41d2bc:	stp	x23, x24, [sp, #48]
  41d2c0:	umulh	x1, x19, x1
  41d2c4:	lsr	x1, x1, #17
  41d2c8:	smulh	x0, x1, x0
  41d2cc:	and	x23, x0, #0xfffffffffffffc00
  41d2d0:	asr	x0, x0, #10
  41d2d4:	sub	x23, x23, x0
  41d2d8:	add	x0, x0, x23, lsl #2
  41d2dc:	sub	x23, x1, x0
  41d2e0:	ldr	x2, [x2, x23, lsl #3]
  41d2e4:	cbz	x2, 41d3a0 <ferror@plt+0x19410>
  41d2e8:	mov	x0, #0x403                 	// #1027
  41d2ec:	movk	x0, #0x1008, lsl #16
  41d2f0:	movk	x0, #0x4020, lsl #32
  41d2f4:	movk	x0, #0x80, lsl #48
  41d2f8:	umulh	x1, x19, x0
  41d2fc:	sub	x0, x19, x1
  41d300:	add	x0, x1, x0, lsr #1
  41d304:	lsr	x0, x0, #8
  41d308:	lsl	x22, x0, #9
  41d30c:	sub	x22, x22, x0
  41d310:	sub	x22, x19, x22
  41d314:	lsl	x22, x22, #4
  41d318:	add	x0, x2, x22
  41d31c:	ldr	x4, [x2, x22]
  41d320:	ldr	w7, [x0, #8]
  41d324:	cbz	w7, 41d3a0 <ferror@plt+0x19410>
  41d328:	mov	w3, w7
  41d32c:	mov	w2, #0x0                   	// #0
  41d330:	b	41d348 <ferror@plt+0x193b8>
  41d334:	cset	w5, ne  // ne = any
  41d338:	b.eq	41d3e4 <ferror@plt+0x19454>  // b.none
  41d33c:	add	w2, w0, #0x1
  41d340:	cmp	w3, w2
  41d344:	b.ls	41d378 <ferror@plt+0x193e8>  // b.plast
  41d348:	add	w0, w3, w2
  41d34c:	mov	w5, #0xffffffff            	// #-1
  41d350:	lsr	w1, w0, #1
  41d354:	lsr	w0, w0, #1
  41d358:	lsl	x1, x1, #4
  41d35c:	add	x6, x4, x1
  41d360:	ldr	x1, [x4, x1]
  41d364:	cmp	x19, x1
  41d368:	b.cs	41d334 <ferror@plt+0x193a4>  // b.hs, b.nlast
  41d36c:	mov	w3, w0
  41d370:	cmp	w3, w2
  41d374:	b.hi	41d348 <ferror@plt+0x193b8>  // b.pmore
  41d378:	cmp	w5, #0x1
  41d37c:	ubfiz	x7, x7, #4, #32
  41d380:	add	x0, x6, #0x10
  41d384:	add	x4, x4, x7
  41d388:	csel	x6, x0, x6, eq  // eq = none
  41d38c:	cmp	x6, x4
  41d390:	b.cs	41d3a0 <ferror@plt+0x19410>  // b.hs, b.nlast
  41d394:	ldr	x0, [x6]
  41d398:	cmp	x19, x0
  41d39c:	b.eq	41d3f4 <ferror@plt+0x19464>  // b.none
  41d3a0:	ldp	x23, x24, [sp, #48]
  41d3a4:	add	x0, x20, #0x78
  41d3a8:	bl	42fb28 <ferror@plt+0x2bb98>
  41d3ac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d3b0:	mov	x3, x21
  41d3b4:	mov	x2, x19
  41d3b8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d3bc:	ldr	x0, [x0, #2352]
  41d3c0:	add	x1, x1, #0x760
  41d3c4:	bl	403f40 <fprintf@plt>
  41d3c8:	mov	w0, #0x0                   	// #0
  41d3cc:	ldp	x19, x20, [sp, #16]
  41d3d0:	ldp	x21, x22, [sp, #32]
  41d3d4:	ldp	x29, x30, [sp], #64
  41d3d8:	ret
  41d3dc:	mov	w0, #0x1                   	// #1
  41d3e0:	ret
  41d3e4:	ubfiz	x7, x7, #4, #32
  41d3e8:	add	x4, x4, x7
  41d3ec:	cmp	x6, x4
  41d3f0:	b.cs	41d3a0 <ferror@plt+0x19410>  // b.hs, b.nlast
  41d3f4:	ldr	x24, [x6, #8]
  41d3f8:	add	x0, x20, #0x78
  41d3fc:	bl	42fb28 <ferror@plt+0x2bb98>
  41d400:	cmp	x21, x24
  41d404:	b.eq	41d448 <ferror@plt+0x194b8>  // b.none
  41d408:	cbz	x24, 41d444 <ferror@plt+0x194b4>
  41d40c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d410:	mov	x4, x21
  41d414:	mov	x3, x24
  41d418:	mov	x2, x19
  41d41c:	ldr	x0, [x0, #2352]
  41d420:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d424:	add	x1, x1, #0x7b0
  41d428:	bl	403f40 <fprintf@plt>
  41d42c:	mov	w0, #0x0                   	// #0
  41d430:	ldp	x19, x20, [sp, #16]
  41d434:	ldp	x21, x22, [sp, #32]
  41d438:	ldp	x23, x24, [sp, #48]
  41d43c:	ldp	x29, x30, [sp], #64
  41d440:	ret
  41d444:	cbnz	x21, 41d40c <ferror@plt+0x1947c>
  41d448:	add	x0, x20, #0x78
  41d44c:	bl	42fb00 <ferror@plt+0x2bb70>
  41d450:	ldr	x24, [x20, #128]
  41d454:	cbz	x24, 41d4e8 <ferror@plt+0x19558>
  41d458:	ldr	x0, [x24, x23, lsl #3]
  41d45c:	cbz	x0, 41d4e8 <ferror@plt+0x19558>
  41d460:	add	x8, x0, x22
  41d464:	ldr	x4, [x0, x22]
  41d468:	ldr	w7, [x8, #8]
  41d46c:	cbz	w7, 41d4e8 <ferror@plt+0x19558>
  41d470:	mov	w1, w7
  41d474:	mov	w3, #0x0                   	// #0
  41d478:	b	41d490 <ferror@plt+0x19500>
  41d47c:	cset	w5, ne  // ne = any
  41d480:	b.eq	41d524 <ferror@plt+0x19594>  // b.none
  41d484:	add	w3, w0, #0x1
  41d488:	cmp	w1, w3
  41d48c:	b.ls	41d4c0 <ferror@plt+0x19530>  // b.plast
  41d490:	add	w0, w3, w1
  41d494:	mov	w5, #0xffffffff            	// #-1
  41d498:	lsr	w2, w0, #1
  41d49c:	lsr	w0, w0, #1
  41d4a0:	lsl	x2, x2, #4
  41d4a4:	add	x6, x4, x2
  41d4a8:	ldr	x2, [x4, x2]
  41d4ac:	cmp	x19, x2
  41d4b0:	b.cs	41d47c <ferror@plt+0x194ec>  // b.hs, b.nlast
  41d4b4:	mov	w1, w0
  41d4b8:	cmp	w1, w3
  41d4bc:	b.hi	41d490 <ferror@plt+0x19500>  // b.pmore
  41d4c0:	cmp	w5, #0x1
  41d4c4:	add	x1, x6, #0x10
  41d4c8:	ubfiz	x0, x7, #4, #32
  41d4cc:	csel	x6, x1, x6, eq  // eq = none
  41d4d0:	add	x0, x4, x0
  41d4d4:	cmp	x6, x0
  41d4d8:	b.cs	41d4e8 <ferror@plt+0x19558>  // b.hs, b.nlast
  41d4dc:	ldr	x0, [x6]
  41d4e0:	cmp	x19, x0
  41d4e4:	b.eq	41d534 <ferror@plt+0x195a4>  // b.none
  41d4e8:	add	x0, x20, #0x78
  41d4ec:	bl	42fb28 <ferror@plt+0x2bb98>
  41d4f0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41d4f4:	mov	x3, x21
  41d4f8:	mov	x2, x19
  41d4fc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d500:	ldr	x0, [x0, #2352]
  41d504:	add	x1, x1, #0x760
  41d508:	bl	403f40 <fprintf@plt>
  41d50c:	mov	w0, #0x0                   	// #0
  41d510:	ldp	x19, x20, [sp, #16]
  41d514:	ldp	x21, x22, [sp, #32]
  41d518:	ldp	x23, x24, [sp, #48]
  41d51c:	ldp	x29, x30, [sp], #64
  41d520:	ret
  41d524:	ubfiz	x0, x7, #4, #32
  41d528:	add	x0, x4, x0
  41d52c:	cmp	x6, x0
  41d530:	b.cs	41d4e8 <ferror@plt+0x19558>  // b.hs, b.nlast
  41d534:	sub	x2, x6, x4
  41d538:	sub	w7, w7, #0x1
  41d53c:	str	w7, [x8, #8]
  41d540:	add	x1, x6, #0x10
  41d544:	asr	x2, x2, #4
  41d548:	mov	x0, x6
  41d54c:	sub	w2, w7, w2
  41d550:	lsl	x2, x2, #4
  41d554:	bl	403480 <memmove@plt>
  41d558:	ldr	x0, [x24, x23, lsl #3]
  41d55c:	add	x1, x0, x22
  41d560:	ldr	w1, [x1, #8]
  41d564:	cbz	w1, 41d57c <ferror@plt+0x195ec>
  41d568:	add	x0, x20, #0x78
  41d56c:	bl	42fb28 <ferror@plt+0x2bb98>
  41d570:	mov	w0, #0x1                   	// #1
  41d574:	ldp	x23, x24, [sp, #48]
  41d578:	b	41d3cc <ferror@plt+0x1943c>
  41d57c:	ldr	x0, [x0, x22]
  41d580:	bl	403b90 <free@plt>
  41d584:	ldr	x1, [x24, x23, lsl #3]
  41d588:	add	x0, x20, #0x78
  41d58c:	str	xzr, [x1, x22]
  41d590:	bl	42fb28 <ferror@plt+0x2bb98>
  41d594:	mov	w0, #0x1                   	// #1
  41d598:	ldp	x23, x24, [sp, #48]
  41d59c:	b	41d3cc <ferror@plt+0x1943c>
  41d5a0:	stp	x29, x30, [sp, #-96]!
  41d5a4:	adrp	x3, 49b000 <ferror@plt+0x97070>
  41d5a8:	mov	x29, sp
  41d5ac:	stp	x23, x24, [sp, #48]
  41d5b0:	add	x24, x3, #0xd88
  41d5b4:	stp	x21, x22, [sp, #32]
  41d5b8:	lsr	x22, x0, #4
  41d5bc:	sub	w22, w22, #0x1
  41d5c0:	ldr	x23, [x24, #104]
  41d5c4:	stp	x19, x20, [sp, #16]
  41d5c8:	mov	x20, x0
  41d5cc:	ldr	x19, [x23, x22, lsl #3]
  41d5d0:	cbz	x19, 41d608 <ferror@plt+0x19678>
  41d5d4:	ldr	x0, [x19]
  41d5d8:	cbz	x0, 41d608 <ferror@plt+0x19678>
  41d5dc:	ldr	w1, [x19, #8]
  41d5e0:	add	w1, w1, #0x1
  41d5e4:	ldr	x2, [x0]
  41d5e8:	str	x2, [x19]
  41d5ec:	str	w1, [x19, #8]
  41d5f0:	cbz	x2, 41d678 <ferror@plt+0x196e8>
  41d5f4:	ldp	x19, x20, [sp, #16]
  41d5f8:	ldp	x21, x22, [sp, #32]
  41d5fc:	ldp	x23, x24, [sp, #48]
  41d600:	ldp	x29, x30, [sp], #96
  41d604:	ret
  41d608:	lsl	x1, x20, #3
  41d60c:	mov	w2, #0x1                   	// #1
  41d610:	add	x1, x1, #0x2f
  41d614:	add	x0, sp, #0x58
  41d618:	clz	x1, x1
  41d61c:	str	x25, [sp, #64]
  41d620:	eor	w1, w1, #0x3f
  41d624:	add	w1, w1, w2
  41d628:	ldr	x21, [x3, #3464]
  41d62c:	lsl	w1, w2, w1
  41d630:	sxtw	x1, w1
  41d634:	cmp	x21, x1
  41d638:	csel	x21, x21, x1, cs  // cs = hs, nlast
  41d63c:	sub	x2, x21, #0x10
  41d640:	mov	x1, x21
  41d644:	bl	4038d0 <posix_memalign@plt>
  41d648:	mov	w25, w0
  41d64c:	cbz	w0, 41d694 <ferror@plt+0x19704>
  41d650:	bl	403e80 <__errno_location@plt>
  41d654:	str	w25, [x0]
  41d658:	mov	w0, w25
  41d65c:	bl	4039a0 <strerror@plt>
  41d660:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d664:	mov	x3, x0
  41d668:	mov	w2, w21
  41d66c:	add	x0, x1, #0x810
  41d670:	sub	w1, w21, #0x10
  41d674:	bl	41d040 <ferror@plt+0x190b0>
  41d678:	ldr	x1, [x19, #16]
  41d67c:	str	x1, [x23, x22, lsl #3]
  41d680:	ldp	x19, x20, [sp, #16]
  41d684:	ldp	x21, x22, [sp, #32]
  41d688:	ldp	x23, x24, [sp, #48]
  41d68c:	ldp	x29, x30, [sp], #96
  41d690:	ret
  41d694:	ldr	x0, [sp, #88]
  41d698:	cbz	x0, 41d754 <ferror@plt+0x197c4>
  41d69c:	udiv	x1, x0, x21
  41d6a0:	mul	x1, x1, x21
  41d6a4:	cmp	x0, x1
  41d6a8:	b.eq	41d6c0 <ferror@plt+0x19730>  // b.none
  41d6ac:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d6b0:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d6b4:	add	x1, x1, #0x848
  41d6b8:	add	x0, x0, #0x718
  41d6bc:	bl	41d040 <ferror@plt+0x190b0>
  41d6c0:	sub	x21, x21, #0x30
  41d6c4:	add	x2, x0, x21
  41d6c8:	udiv	x1, x21, x20
  41d6cc:	str	wzr, [x2, #8]
  41d6d0:	msub	x21, x1, x20, x21
  41d6d4:	cbnz	x21, 41d730 <ferror@plt+0x197a0>
  41d6d8:	str	x0, [x2]
  41d6dc:	subs	x4, x1, #0x1
  41d6e0:	mov	x1, x0
  41d6e4:	b.eq	41d704 <ferror@plt+0x19774>  // b.none
  41d6e8:	neg	x5, x20
  41d6ec:	mov	w3, #0x0                   	// #0
  41d6f0:	add	x1, x1, x20
  41d6f4:	add	w3, w3, #0x1
  41d6f8:	cmp	x4, w3, uxtw
  41d6fc:	str	x1, [x1, x5]
  41d700:	b.hi	41d6f0 <ferror@plt+0x19760>  // b.pmore
  41d704:	str	xzr, [x1]
  41d708:	cbz	x19, 41d760 <ferror@plt+0x197d0>
  41d70c:	ldr	x1, [x19, #24]
  41d710:	str	x2, [x19, #24]
  41d714:	str	x2, [x1, #16]
  41d718:	stp	x19, x1, [x2, #16]
  41d71c:	mov	x19, x2
  41d720:	mov	w1, #0x1                   	// #1
  41d724:	str	x2, [x23, x22, lsl #3]
  41d728:	ldr	x25, [sp, #64]
  41d72c:	b	41d5e4 <ferror@plt+0x19654>
  41d730:	ldr	w5, [x24, #112]
  41d734:	ldr	w3, [x24, #40]
  41d738:	ubfiz	x4, x5, #4, #32
  41d73c:	add	w3, w3, w5
  41d740:	str	w3, [x24, #112]
  41d744:	udiv	x3, x4, x21
  41d748:	msub	x21, x3, x21, x4
  41d74c:	add	x0, x0, x21
  41d750:	b	41d6d8 <ferror@plt+0x19748>
  41d754:	bl	403e80 <__errno_location@plt>
  41d758:	str	wzr, [x0]
  41d75c:	b	41d658 <ferror@plt+0x196c8>
  41d760:	stp	x2, x2, [x2, #16]
  41d764:	b	41d71c <ferror@plt+0x1978c>
  41d768:	stp	x29, x30, [sp, #-80]!
  41d76c:	mov	x29, sp
  41d770:	stp	x19, x20, [sp, #16]
  41d774:	str	x21, [sp, #32]
  41d778:	adrp	x21, 49b000 <ferror@plt+0x97070>
  41d77c:	add	x19, x21, #0xd88
  41d780:	ldr	x0, [x19, #136]
  41d784:	cbz	x0, 41d79c <ferror@plt+0x1980c>
  41d788:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d78c:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d790:	add	x1, x1, #0x870
  41d794:	add	x0, x0, #0x718
  41d798:	bl	41d040 <ferror@plt+0x190b0>
  41d79c:	mov	w0, #0x1e                  	// #30
  41d7a0:	bl	403d80 <sysconf@plt>
  41d7a4:	str	x0, [x19, #136]
  41d7a8:	mov	x20, x0
  41d7ac:	cmp	x0, #0x1ff
  41d7b0:	b.ls	41d890 <ferror@plt+0x19900>  // b.plast
  41d7b4:	sub	x0, x0, #0x1
  41d7b8:	tst	x0, x20
  41d7bc:	b.ne	41d8a4 <ferror@plt+0x19914>  // b.any
  41d7c0:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41d7c4:	add	x1, x1, #0x788
  41d7c8:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d7cc:	add	x0, x0, #0x8e0
  41d7d0:	ldp	x2, x3, [x1]
  41d7d4:	stp	x2, x3, [x19, #16]
  41d7d8:	ldp	x2, x3, [x1, #16]
  41d7dc:	stp	x2, x3, [x19, #32]
  41d7e0:	bl	403e90 <getenv@plt>
  41d7e4:	cbz	x0, 41d8b8 <ferror@plt+0x19928>
  41d7e8:	adrp	x3, 441000 <ferror@plt+0x3d070>
  41d7ec:	add	x3, x3, #0x920
  41d7f0:	add	x1, sp, #0x30
  41d7f4:	mov	w2, #0x2                   	// #2
  41d7f8:	ldp	x4, x5, [x3]
  41d7fc:	stp	x4, x5, [sp, #48]
  41d800:	ldp	x4, x5, [x3, #16]
  41d804:	stp	x4, x5, [sp, #64]
  41d808:	bl	43a6b8 <ferror@plt+0x36728>
  41d80c:	and	w1, w0, #0x1
  41d810:	tbz	w0, #0, 41d974 <ferror@plt+0x199e4>
  41d814:	mov	w2, #0x1                   	// #1
  41d818:	str	w2, [x19, #16]
  41d81c:	tbz	w0, #1, 41d828 <ferror@plt+0x19898>
  41d820:	mov	w0, #0x1                   	// #1
  41d824:	str	w0, [x19, #24]
  41d828:	ldr	x20, [x19, #136]
  41d82c:	mov	x0, #0x2000                	// #8192
  41d830:	mov	x2, #0x80                  	// #128
  41d834:	str	x2, [x21, #3464]
  41d838:	cmp	x20, #0x2, lsl #12
  41d83c:	csel	x20, x20, x0, cs  // cs = hs, nlast
  41d840:	str	x20, [x19, #8]
  41d844:	cbnz	w1, 41d8d8 <ferror@plt+0x19948>
  41d848:	sub	x20, x20, #0x30
  41d84c:	mov	x1, #0x4                   	// #4
  41d850:	lsr	x0, x20, #7
  41d854:	bl	4137b0 <ferror@plt+0xf820>
  41d858:	ldr	x2, [x19, #8]
  41d85c:	str	x0, [x19, #72]
  41d860:	mov	x1, #0x8                   	// #8
  41d864:	sub	x0, x2, #0x30
  41d868:	lsr	x0, x0, #7
  41d86c:	bl	4137b0 <ferror@plt+0xf820>
  41d870:	ldr	x2, [x19, #8]
  41d874:	str	x0, [x19, #64]
  41d878:	mov	x1, #0x8                   	// #8
  41d87c:	sub	x0, x2, #0x30
  41d880:	lsr	x0, x0, #7
  41d884:	bl	4137b0 <ferror@plt+0xf820>
  41d888:	str	x0, [x19, #104]
  41d88c:	b	41d8e0 <ferror@plt+0x19950>
  41d890:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d894:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d898:	add	x1, x1, #0x888
  41d89c:	add	x0, x0, #0x718
  41d8a0:	bl	41d040 <ferror@plt+0x190b0>
  41d8a4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41d8a8:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41d8ac:	add	x1, x1, #0x8b0
  41d8b0:	add	x0, x0, #0x718
  41d8b4:	bl	41d040 <ferror@plt+0x190b0>
  41d8b8:	ldr	w1, [x19, #16]
  41d8bc:	cmp	x20, #0x2, lsl #12
  41d8c0:	mov	x0, #0x2000                	// #8192
  41d8c4:	mov	x2, #0x80                  	// #128
  41d8c8:	csel	x20, x20, x0, cs  // cs = hs, nlast
  41d8cc:	str	x2, [x21, #3464]
  41d8d0:	str	x20, [x19, #8]
  41d8d4:	cbz	w1, 41d848 <ferror@plt+0x198b8>
  41d8d8:	stp	xzr, xzr, [x19, #64]
  41d8dc:	str	xzr, [x19, #104]
  41d8e0:	add	x0, x19, #0x38
  41d8e4:	bl	42fab0 <ferror@plt+0x2bb20>
  41d8e8:	mov	x1, #0x700000000           	// #30064771072
  41d8ec:	add	x0, x19, #0x60
  41d8f0:	str	x1, [x19, #80]
  41d8f4:	str	wzr, [x19, #88]
  41d8f8:	bl	42fab0 <ferror@plt+0x2bb20>
  41d8fc:	ldr	w0, [x19, #84]
  41d900:	str	wzr, [x19, #112]
  41d904:	cmp	w0, #0x6
  41d908:	b.hi	41d93c <ferror@plt+0x199ac>  // b.pmore
  41d90c:	add	w0, w0, #0x1
  41d910:	str	w0, [x19, #84]
  41d914:	ldp	x0, x1, [x19, #8]
  41d918:	ldr	x21, [sp, #32]
  41d91c:	sub	x0, x0, #0x30
  41d920:	cmp	x1, #0x0
  41d924:	lsr	x0, x0, #3
  41d928:	csel	x0, x0, xzr, eq  // eq = none
  41d92c:	str	x0, [x19, #48]
  41d930:	ldp	x19, x20, [sp, #16]
  41d934:	ldp	x29, x30, [sp], #80
  41d938:	ret
  41d93c:	add	x0, sp, #0x30
  41d940:	bl	410a88 <ferror@plt+0xcaf8>
  41d944:	ldp	x3, x1, [sp, #48]
  41d948:	mov	x0, #0xf7cf                	// #63439
  41d94c:	movk	x0, #0xe353, lsl #16
  41d950:	mov	w2, #0x3e8                 	// #1000
  41d954:	movk	x0, #0x9ba5, lsl #32
  41d958:	movk	x0, #0x20c4, lsl #48
  41d95c:	smulh	x0, x1, x0
  41d960:	asr	x0, x0, #7
  41d964:	sub	x0, x0, x1, asr #63
  41d968:	madd	w0, w2, w3, w0
  41d96c:	stp	wzr, w0, [x19, #84]
  41d970:	b	41d914 <ferror@plt+0x19984>
  41d974:	ldr	w1, [x19, #16]
  41d978:	b	41d81c <ferror@plt+0x1988c>
  41d97c:	nop
  41d980:	stp	x29, x30, [sp, #-80]!
  41d984:	mov	x29, sp
  41d988:	stp	x21, x22, [sp, #32]
  41d98c:	mov	w21, w0
  41d990:	mov	x22, x2
  41d994:	ldr	x0, [x1, #8]
  41d998:	stp	x19, x20, [sp, #16]
  41d99c:	mov	x19, x1
  41d9a0:	str	x23, [sp, #48]
  41d9a4:	cbz	x0, 41db1c <ferror@plt+0x19b8c>
  41d9a8:	mov	x19, x0
  41d9ac:	ldr	x3, [x0]
  41d9b0:	str	x3, [x1, #8]
  41d9b4:	cbz	x3, 41db10 <ferror@plt+0x19b80>
  41d9b8:	ldr	x5, [x3]
  41d9bc:	mov	x0, x1
  41d9c0:	str	x5, [x1, #8]
  41d9c4:	mov	x1, x3
  41d9c8:	cbz	x5, 41db04 <ferror@plt+0x19b74>
  41d9cc:	ldr	x4, [x5]
  41d9d0:	mov	x3, x0
  41d9d4:	str	x4, [x0, #8]
  41d9d8:	mov	x0, x5
  41d9dc:	cbz	x4, 41dafc <ferror@plt+0x19b6c>
  41d9e0:	ldr	x5, [x4]
  41d9e4:	mov	x2, x3
  41d9e8:	str	x5, [x3, #8]
  41d9ec:	mov	x3, x4
  41d9f0:	str	x2, [x3]
  41d9f4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41d9f8:	str	x3, [x0]
  41d9fc:	add	x20, x20, #0xd88
  41da00:	str	x0, [x1]
  41da04:	add	x0, x20, #0x38
  41da08:	str	x1, [x19]
  41da0c:	ubfiz	x23, x21, #3, #32
  41da10:	bl	42fb00 <ferror@plt+0x2bb70>
  41da14:	ldr	x0, [x20, #64]
  41da18:	add	x3, x0, x23
  41da1c:	ldr	x0, [x0, w21, uxtw #3]
  41da20:	cbz	x0, 41dbf4 <ferror@plt+0x19c64>
  41da24:	ldr	x4, [x0, #8]
  41da28:	ldr	x2, [x4]
  41da2c:	ldr	x1, [x19]
  41da30:	ldr	x5, [x2]
  41da34:	ldr	x2, [x1]
  41da38:	str	x19, [x5, #8]
  41da3c:	ldr	x5, [x2]
  41da40:	str	x19, [x0, #8]
  41da44:	str	x4, [x19, #8]
  41da48:	str	x0, [x2, #8]
  41da4c:	ldr	w0, [x20, #84]
  41da50:	str	x22, [x5, #8]
  41da54:	cmp	w0, #0x6
  41da58:	b.hi	41dbb0 <ferror@plt+0x19c20>  // b.pmore
  41da5c:	ldr	w5, [x20, #88]
  41da60:	add	w0, w0, #0x1
  41da64:	str	w0, [x20, #84]
  41da68:	mov	w0, w5
  41da6c:	mov	x23, #0x0                   	// #0
  41da70:	ldr	x8, [x20, #32]
  41da74:	str	x0, [x1, #8]
  41da78:	str	x19, [x3]
  41da7c:	ldr	x0, [x19, #8]
  41da80:	ldr	x1, [x0]
  41da84:	b	41dacc <ferror@plt+0x19b3c>
  41da88:	ldr	x2, [x0, #8]
  41da8c:	ldr	x4, [x1]
  41da90:	ldr	x6, [x2]
  41da94:	ldp	x9, x7, [x4]
  41da98:	ldr	x10, [x6]
  41da9c:	str	x7, [x10, #8]
  41daa0:	str	x2, [x7, #8]
  41daa4:	str	xzr, [x4, #8]
  41daa8:	str	xzr, [x9, #8]
  41daac:	str	xzr, [x1, #8]
  41dab0:	mov	x1, x6
  41dab4:	str	x23, [x0, #8]
  41dab8:	mov	x23, x0
  41dabc:	mov	x0, x2
  41dac0:	ldr	x22, [x3]
  41dac4:	cmp	x23, x22
  41dac8:	b.eq	41db28 <ferror@plt+0x19b98>  // b.none
  41dacc:	ldr	x2, [x1, #8]
  41dad0:	sub	w2, w5, w2
  41dad4:	cmp	x2, x8
  41dad8:	b.cs	41da88 <ferror@plt+0x19af8>  // b.hs, b.nlast
  41dadc:	add	x0, x20, #0x38
  41dae0:	bl	42fb28 <ferror@plt+0x2bb98>
  41dae4:	cbnz	x23, 41dc00 <ferror@plt+0x19c70>
  41dae8:	ldp	x19, x20, [sp, #16]
  41daec:	ldp	x21, x22, [sp, #32]
  41daf0:	ldr	x23, [sp, #48]
  41daf4:	ldp	x29, x30, [sp], #80
  41daf8:	ret
  41dafc:	ldr	x2, [x3]
  41db00:	b	41d9f0 <ferror@plt+0x19a60>
  41db04:	ldr	x3, [x0]
  41db08:	ldr	x4, [x3, #8]
  41db0c:	b	41d9dc <ferror@plt+0x19a4c>
  41db10:	ldr	x0, [x1]
  41db14:	ldr	x5, [x0, #8]
  41db18:	b	41d9c8 <ferror@plt+0x19a38>
  41db1c:	ldr	x1, [x1]
  41db20:	ldr	x3, [x1, #8]
  41db24:	b	41d9b4 <ferror@plt+0x19a24>
  41db28:	str	xzr, [x3]
  41db2c:	add	x0, x20, #0x38
  41db30:	bl	42fb28 <ferror@plt+0x2bb98>
  41db34:	add	w21, w21, #0x1
  41db38:	add	x0, x20, #0x60
  41db3c:	lsl	x21, x21, #4
  41db40:	bl	42fb00 <ferror@plt+0x2bb70>
  41db44:	nop
  41db48:	mov	x19, x22
  41db4c:	mov	x1, #0x0                   	// #0
  41db50:	ldr	x22, [x22, #8]
  41db54:	str	xzr, [x19, #8]
  41db58:	cbz	x1, 41db78 <ferror@plt+0x19be8>
  41db5c:	nop
  41db60:	ldr	x0, [x1]
  41db64:	str	x0, [x19, #8]
  41db68:	mov	x0, x21
  41db6c:	bl	41d128 <ferror@plt+0x19198>
  41db70:	ldr	x1, [x19, #8]
  41db74:	cbnz	x1, 41db60 <ferror@plt+0x19bd0>
  41db78:	ldr	x23, [x19]
  41db7c:	mov	x1, x19
  41db80:	mov	x0, x21
  41db84:	bl	41d128 <ferror@plt+0x19198>
  41db88:	mov	x19, x23
  41db8c:	cbnz	x23, 41db70 <ferror@plt+0x19be0>
  41db90:	cbnz	x22, 41db48 <ferror@plt+0x19bb8>
  41db94:	add	x0, x20, #0x60
  41db98:	bl	42fb28 <ferror@plt+0x2bb98>
  41db9c:	ldp	x19, x20, [sp, #16]
  41dba0:	ldp	x21, x22, [sp, #32]
  41dba4:	ldr	x23, [sp, #48]
  41dba8:	ldp	x29, x30, [sp], #80
  41dbac:	ret
  41dbb0:	add	x0, sp, #0x40
  41dbb4:	bl	410a88 <ferror@plt+0xcaf8>
  41dbb8:	ldp	x2, x1, [sp, #64]
  41dbbc:	mov	x0, #0xf7cf                	// #63439
  41dbc0:	movk	x0, #0xe353, lsl #16
  41dbc4:	mov	w5, #0x3e8                 	// #1000
  41dbc8:	movk	x0, #0x9ba5, lsl #32
  41dbcc:	movk	x0, #0x20c4, lsl #48
  41dbd0:	ldr	x3, [x20, #64]
  41dbd4:	smulh	x0, x1, x0
  41dbd8:	add	x3, x3, x23
  41dbdc:	asr	x0, x0, #7
  41dbe0:	sub	x0, x0, x1, asr #63
  41dbe4:	ldr	x1, [x19]
  41dbe8:	madd	w5, w5, w2, w0
  41dbec:	stp	wzr, w5, [x20, #84]
  41dbf0:	b	41da68 <ferror@plt+0x19ad8>
  41dbf4:	mov	x4, x19
  41dbf8:	mov	x0, x19
  41dbfc:	b	41da28 <ferror@plt+0x19a98>
  41dc00:	mov	x22, x23
  41dc04:	b	41db34 <ferror@plt+0x19ba4>
  41dc08:	stp	x29, x30, [sp, #-112]!
  41dc0c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  41dc10:	add	x1, x1, #0xd88
  41dc14:	mov	x29, sp
  41dc18:	stp	x21, x22, [sp, #32]
  41dc1c:	mov	x22, x0
  41dc20:	ldr	x0, [x1, #8]
  41dc24:	sub	x0, x0, #0x30
  41dc28:	lsr	x0, x0, #7
  41dc2c:	cbz	w0, 41dd28 <ferror@plt+0x19d98>
  41dc30:	stp	x23, x24, [sp, #48]
  41dc34:	add	x24, x1, #0x60
  41dc38:	mov	w21, #0x0                   	// #0
  41dc3c:	stp	x25, x26, [sp, #64]
  41dc40:	add	x26, sp, #0x60
  41dc44:	mov	w25, w0
  41dc48:	stp	x19, x20, [sp, #16]
  41dc4c:	mov	x20, #0x0                   	// #0
  41dc50:	str	x27, [sp, #80]
  41dc54:	nop
  41dc58:	ldp	x19, x0, [x22]
  41dc5c:	mov	w23, w21
  41dc60:	mov	x27, #0x0                   	// #0
  41dc64:	add	w21, w21, #0x1
  41dc68:	add	x19, x19, x20
  41dc6c:	add	x0, x0, x20
  41dc70:	str	x0, [sp, #104]
  41dc74:	add	x20, x20, #0x10
  41dc78:	ldr	x2, [x19, #8]
  41dc7c:	cmp	x2, #0x3
  41dc80:	b.ls	41dcac <ferror@plt+0x19d1c>  // b.plast
  41dc84:	ldr	x1, [x19]
  41dc88:	mov	w0, w23
  41dc8c:	add	x27, x27, #0x8
  41dc90:	bl	41d980 <ferror@plt+0x199f0>
  41dc94:	cmp	x27, #0x10
  41dc98:	b.eq	41dd10 <ferror@plt+0x19d80>  // b.none
  41dc9c:	ldr	x19, [x27, x26]
  41dca0:	ldr	x2, [x19, #8]
  41dca4:	cmp	x2, #0x3
  41dca8:	b.hi	41dc84 <ferror@plt+0x19cf4>  // b.pmore
  41dcac:	mov	x0, x24
  41dcb0:	bl	42fb00 <ferror@plt+0x2bb70>
  41dcb4:	ldr	x1, [x19]
  41dcb8:	cbnz	x1, 41dcdc <ferror@plt+0x19d4c>
  41dcbc:	b	41dcfc <ferror@plt+0x19d6c>
  41dcc0:	ldr	x2, [x0]
  41dcc4:	str	x2, [x1, #8]
  41dcc8:	mov	x1, x0
  41dccc:	mov	x0, x20
  41dcd0:	bl	41d128 <ferror@plt+0x19198>
  41dcd4:	ldr	x1, [x19]
  41dcd8:	cbz	x1, 41dcfc <ferror@plt+0x19d6c>
  41dcdc:	ldr	x0, [x1, #8]
  41dce0:	cbnz	x0, 41dcc0 <ferror@plt+0x19d30>
  41dce4:	ldr	x0, [x1]
  41dce8:	str	x0, [x19]
  41dcec:	mov	x0, x20
  41dcf0:	bl	41d128 <ferror@plt+0x19198>
  41dcf4:	ldr	x1, [x19]
  41dcf8:	cbnz	x1, 41dcdc <ferror@plt+0x19d4c>
  41dcfc:	mov	x0, x24
  41dd00:	add	x27, x27, #0x8
  41dd04:	bl	42fb28 <ferror@plt+0x2bb98>
  41dd08:	cmp	x27, #0x10
  41dd0c:	b.ne	41dc9c <ferror@plt+0x19d0c>  // b.any
  41dd10:	cmp	w21, w25
  41dd14:	b.ne	41dc58 <ferror@plt+0x19cc8>  // b.any
  41dd18:	ldp	x19, x20, [sp, #16]
  41dd1c:	ldp	x23, x24, [sp, #48]
  41dd20:	ldp	x25, x26, [sp, #64]
  41dd24:	ldr	x27, [sp, #80]
  41dd28:	mov	x0, x22
  41dd2c:	ldp	x21, x22, [sp, #32]
  41dd30:	ldp	x29, x30, [sp], #112
  41dd34:	b	413678 <ferror@plt+0xf6e8>
  41dd38:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41dd3c:	ldr	x2, [x2, #3600]
  41dd40:	cbz	x2, 41dd64 <ferror@plt+0x19dd4>
  41dd44:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41dd48:	add	x1, x1, #0x920
  41dd4c:	add	x1, x1, #0x20
  41dd50:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41dd54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41dd58:	add	x2, x2, #0x870
  41dd5c:	add	x0, x0, #0x108
  41dd60:	b	414da8 <ferror@plt+0x10e18>
  41dd64:	cmp	w0, #0x3
  41dd68:	b.eq	41ddbc <ferror@plt+0x19e2c>  // b.none
  41dd6c:	b.hi	41dd94 <ferror@plt+0x19e04>  // b.pmore
  41dd70:	cmp	w0, #0x1
  41dd74:	b.eq	41dda8 <ferror@plt+0x19e18>  // b.none
  41dd78:	cmp	w0, #0x2
  41dd7c:	b.ne	41dd90 <ferror@plt+0x19e00>  // b.any
  41dd80:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dd84:	cmp	x1, #0x0
  41dd88:	cset	w1, ne  // ne = any
  41dd8c:	str	w1, [x0, #1932]
  41dd90:	ret
  41dd94:	cmp	w0, #0x4
  41dd98:	b.ne	41dd90 <ferror@plt+0x19e00>  // b.any
  41dd9c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dda0:	str	w1, [x0, #1952]
  41dda4:	ret
  41dda8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ddac:	cmp	x1, #0x0
  41ddb0:	cset	w1, ne  // ne = any
  41ddb4:	str	w1, [x0, #1928]
  41ddb8:	ret
  41ddbc:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41ddc0:	str	x1, [x0, #1944]
  41ddc4:	ret
  41ddc8:	cmp	w0, #0x3
  41ddcc:	b.eq	41de14 <ferror@plt+0x19e84>  // b.none
  41ddd0:	b.ls	41ddf8 <ferror@plt+0x19e68>  // b.plast
  41ddd4:	cmp	w0, #0x4
  41ddd8:	b.eq	41de20 <ferror@plt+0x19e90>  // b.none
  41dddc:	cmp	w0, #0x5
  41dde0:	b.ne	41de38 <ferror@plt+0x19ea8>  // b.any
  41dde4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41dde8:	ldr	x0, [x0, #3472]
  41ddec:	sub	x0, x0, #0x30
  41ddf0:	lsr	x0, x0, #7
  41ddf4:	ret
  41ddf8:	cmp	w0, #0x1
  41ddfc:	b.eq	41de2c <ferror@plt+0x19e9c>  // b.none
  41de00:	cmp	w0, #0x2
  41de04:	b.ne	41de38 <ferror@plt+0x19ea8>  // b.any
  41de08:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41de0c:	ldrsw	x0, [x0, #1932]
  41de10:	ret
  41de14:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41de18:	ldr	x0, [x0, #1944]
  41de1c:	ret
  41de20:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41de24:	ldr	w0, [x0, #1952]
  41de28:	ret
  41de2c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41de30:	ldrsw	x0, [x0, #1928]
  41de34:	ret
  41de38:	mov	x0, #0x0                   	// #0
  41de3c:	ret
  41de40:	sub	sp, sp, #0x210
  41de44:	stp	x29, x30, [sp]
  41de48:	mov	x29, sp
  41de4c:	cbz	x2, 41defc <ferror@plt+0x19f6c>
  41de50:	str	wzr, [x2]
  41de54:	cmp	w0, #0x6
  41de58:	b.eq	41de6c <ferror@plt+0x19edc>  // b.none
  41de5c:	mov	x0, #0x0                   	// #0
  41de60:	ldp	x29, x30, [sp]
  41de64:	add	sp, sp, #0x210
  41de68:	ret
  41de6c:	add	w6, w1, #0x1
  41de70:	mov	w0, #0x50                  	// #80
  41de74:	adrp	x4, 49b000 <ferror@plt+0x97070>
  41de78:	add	x4, x4, #0xd88
  41de7c:	mov	x8, #0xa0                  	// #160
  41de80:	add	x5, x1, #0x1
  41de84:	umull	x3, w6, w0
  41de88:	mov	x7, #0x4                   	// #4
  41de8c:	ldr	x0, [x4, #8]
  41de90:	cmp	x3, x8
  41de94:	csel	x3, x3, x8, cs  // cs = hs, nlast
  41de98:	lsl	x5, x5, #4
  41de9c:	ldr	x4, [x4, #72]
  41dea0:	udiv	x0, x0, x3
  41dea4:	ldr	w3, [x4, w1, uxtw #2]
  41dea8:	ldr	w1, [x4, x1, lsl #2]
  41deac:	cmp	x0, x7
  41deb0:	stp	x5, x1, [sp, #16]
  41deb4:	csel	x0, x0, x7, cs  // cs = hs, nlast
  41deb8:	mov	w1, w0
  41debc:	cbz	w3, 41ded4 <ferror@plt+0x19f44>
  41dec0:	lsl	w3, w3, #6
  41dec4:	ubfiz	x6, x6, #4, #32
  41dec8:	udiv	x3, x3, x6
  41decc:	cmp	w0, w3
  41ded0:	csel	w1, w0, w3, cs  // cs = hs, nlast
  41ded4:	mov	w3, w1
  41ded8:	mov	w0, #0x3                   	// #3
  41dedc:	str	w0, [x2]
  41dee0:	mov	w1, #0x18                  	// #24
  41dee4:	add	x0, sp, #0x10
  41dee8:	str	x3, [sp, #32]
  41deec:	bl	41f840 <ferror@plt+0x1b8b0>
  41def0:	ldp	x29, x30, [sp]
  41def4:	add	sp, sp, #0x210
  41def8:	ret
  41defc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41df00:	add	x1, x1, #0x920
  41df04:	add	x1, x1, #0x38
  41df08:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41df0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41df10:	add	x2, x2, #0x8e8
  41df14:	add	x0, x0, #0x108
  41df18:	bl	414da8 <ferror@plt+0x10e18>
  41df1c:	b	41de5c <ferror@plt+0x19ecc>
  41df20:	stp	x29, x30, [sp, #-112]!
  41df24:	mov	x29, sp
  41df28:	stp	x19, x20, [sp, #16]
  41df2c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  41df30:	add	x19, x19, #0x788
  41df34:	stp	x21, x22, [sp, #32]
  41df38:	mov	x22, x0
  41df3c:	add	x0, x19, #0x20
  41df40:	stp	x25, x26, [sp, #64]
  41df44:	bl	42fed8 <ferror@plt+0x2bf48>
  41df48:	adrp	x2, 49b000 <ferror@plt+0x97070>
  41df4c:	mov	x20, x0
  41df50:	add	x26, x2, #0xd88
  41df54:	cbz	x0, 41e020 <ferror@plt+0x1a090>
  41df58:	add	x1, x22, #0xf
  41df5c:	ands	x19, x1, #0xfffffffffffffff0
  41df60:	b.ne	41df84 <ferror@plt+0x19ff4>  // b.any
  41df64:	mov	x0, x22
  41df68:	bl	413538 <ferror@plt+0xf5a8>
  41df6c:	mov	x19, x0
  41df70:	ldr	w0, [x26, #24]
  41df74:	cbz	w0, 41dffc <ferror@plt+0x1a06c>
  41df78:	cbz	x19, 41dffc <ferror@plt+0x1a06c>
  41df7c:	stp	x23, x24, [sp, #48]
  41df80:	b	41e0a0 <ferror@plt+0x1a110>
  41df84:	ldr	x0, [x26, #48]
  41df88:	stp	x23, x24, [sp, #48]
  41df8c:	stp	x27, x28, [sp, #80]
  41df90:	cmp	x19, x0
  41df94:	b.ls	41dfac <ferror@plt+0x1a01c>  // b.plast
  41df98:	ldr	w0, [x26, #16]
  41df9c:	cbz	w0, 41e338 <ferror@plt+0x1a3a8>
  41dfa0:	ldp	x23, x24, [sp, #48]
  41dfa4:	ldp	x27, x28, [sp, #80]
  41dfa8:	b	41df64 <ferror@plt+0x19fd4>
  41dfac:	lsr	x21, x1, #4
  41dfb0:	sub	w27, w21, #0x1
  41dfb4:	ldr	x25, [x20]
  41dfb8:	lsl	x24, x27, #4
  41dfbc:	add	x23, x25, x24
  41dfc0:	ldr	x19, [x25, x24]
  41dfc4:	ldr	x1, [x23, #8]
  41dfc8:	cbz	x19, 41e074 <ferror@plt+0x1a0e4>
  41dfcc:	ldr	x0, [x19, #8]
  41dfd0:	cbz	x0, 41e014 <ferror@plt+0x1a084>
  41dfd4:	ldr	x2, [x0]
  41dfd8:	str	x2, [x19, #8]
  41dfdc:	mov	x19, x0
  41dfe0:	cbz	x1, 41dfec <ferror@plt+0x1a05c>
  41dfe4:	sub	x1, x1, #0x1
  41dfe8:	str	x1, [x23, #8]
  41dfec:	ldr	w0, [x26, #24]
  41dff0:	cbnz	w0, 41e09c <ferror@plt+0x1a10c>
  41dff4:	ldp	x23, x24, [sp, #48]
  41dff8:	ldp	x27, x28, [sp, #80]
  41dffc:	mov	x0, x19
  41e000:	ldp	x19, x20, [sp, #16]
  41e004:	ldp	x21, x22, [sp, #32]
  41e008:	ldp	x25, x26, [sp, #64]
  41e00c:	ldp	x29, x30, [sp], #112
  41e010:	ret
  41e014:	ldr	x0, [x19]
  41e018:	str	x0, [x23]
  41e01c:	b	41dfe0 <ferror@plt+0x1a050>
  41e020:	add	x0, x26, #0x90
  41e024:	bl	42fb00 <ferror@plt+0x2bb70>
  41e028:	ldr	x0, [x26, #136]
  41e02c:	cbnz	x0, 41e034 <ferror@plt+0x1a0a4>
  41e030:	bl	41d768 <ferror@plt+0x197d8>
  41e034:	add	x0, x26, #0x90
  41e038:	bl	42fb28 <ferror@plt+0x2bb98>
  41e03c:	ldr	x21, [x26, #8]
  41e040:	sub	x21, x21, #0x30
  41e044:	ubfx	x21, x21, #7, #32
  41e048:	lsl	x0, x21, #5
  41e04c:	add	x0, x0, #0x10
  41e050:	bl	413598 <ferror@plt+0xf608>
  41e054:	mov	x20, x0
  41e058:	add	x0, x19, #0x20
  41e05c:	add	x2, x20, #0x10
  41e060:	mov	x1, x20
  41e064:	add	x21, x2, x21, lsl #4
  41e068:	stp	x2, x21, [x20]
  41e06c:	bl	42fef0 <ferror@plt+0x2bf60>
  41e070:	b	41df58 <ferror@plt+0x19fc8>
  41e074:	ldr	x4, [x20, #8]
  41e078:	add	x0, x4, x24
  41e07c:	ldp	x2, x3, [x0]
  41e080:	stp	x2, x3, [x23]
  41e084:	str	xzr, [x4, x24]
  41e088:	str	x1, [x0, #8]
  41e08c:	ldr	x19, [x25, x24]
  41e090:	cbz	x19, 41e184 <ferror@plt+0x1a1f4>
  41e094:	ldr	x1, [x23, #8]
  41e098:	b	41dfcc <ferror@plt+0x1a03c>
  41e09c:	ldp	x27, x28, [sp, #80]
  41e0a0:	add	x0, x26, #0x78
  41e0a4:	bl	42fb00 <ferror@plt+0x2bb70>
  41e0a8:	mov	x20, #0x403                 	// #1027
  41e0ac:	mov	x1, #0x7423                	// #29731
  41e0b0:	movk	x20, #0x1008, lsl #16
  41e0b4:	movk	x1, #0x2b11, lsl #16
  41e0b8:	movk	x20, #0x4020, lsl #32
  41e0bc:	movk	x1, #0x42cf, lsl #32
  41e0c0:	movk	x20, #0x80, lsl #48
  41e0c4:	movk	x1, #0x2034, lsl #48
  41e0c8:	mov	x21, #0x43cd                	// #17357
  41e0cc:	movk	x21, #0x6c14, lsl #16
  41e0d0:	umulh	x2, x19, x20
  41e0d4:	umulh	x1, x19, x1
  41e0d8:	movk	x21, #0x240, lsl #32
  41e0dc:	movk	x21, #0x400c, lsl #48
  41e0e0:	sub	x20, x19, x2
  41e0e4:	ldr	x23, [x26, #128]
  41e0e8:	lsr	x1, x1, #17
  41e0ec:	add	x20, x2, x20, lsr #1
  41e0f0:	smulh	x21, x1, x21
  41e0f4:	lsr	x20, x20, #8
  41e0f8:	and	x0, x21, #0xfffffffffffffc00
  41e0fc:	lsl	x2, x20, #9
  41e100:	asr	x21, x21, #10
  41e104:	sub	x20, x2, x20
  41e108:	sub	x0, x0, x21
  41e10c:	sub	x20, x19, x20
  41e110:	add	x21, x21, x0, lsl #2
  41e114:	sub	x21, x1, x21
  41e118:	cbz	x23, 41e23c <ferror@plt+0x1a2ac>
  41e11c:	ldr	x0, [x23, x21, lsl #3]
  41e120:	cbz	x0, 41e264 <ferror@plt+0x1a2d4>
  41e124:	lsl	x20, x20, #4
  41e128:	add	x21, x0, x20
  41e12c:	ldr	x0, [x0, x20]
  41e130:	ldr	w5, [x21, #8]
  41e134:	cbz	w5, 41e2d8 <ferror@plt+0x1a348>
  41e138:	mov	w3, w5
  41e13c:	mov	w4, #0x0                   	// #0
  41e140:	b	41e158 <ferror@plt+0x1a1c8>
  41e144:	cset	w2, ne  // ne = any
  41e148:	b.eq	41e37c <ferror@plt+0x1a3ec>  // b.none
  41e14c:	add	w4, w1, #0x1
  41e150:	cmp	w4, w3
  41e154:	b.cs	41e27c <ferror@plt+0x1a2ec>  // b.hs, b.nlast
  41e158:	add	w1, w3, w4
  41e15c:	lsr	w2, w1, #1
  41e160:	lsr	w1, w1, #1
  41e164:	lsl	x2, x2, #4
  41e168:	add	x20, x0, x2
  41e16c:	ldr	x2, [x0, x2]
  41e170:	cmp	x2, x19
  41e174:	b.ls	41e144 <ferror@plt+0x1a1b4>  // b.plast
  41e178:	mov	w3, w1
  41e17c:	mov	w2, #0xffffffff            	// #-1
  41e180:	b	41e150 <ferror@plt+0x1a1c0>
  41e184:	ldr	x28, [x26, #72]
  41e188:	str	xzr, [x23, #8]
  41e18c:	add	x19, x26, #0x38
  41e190:	mov	x0, x19
  41e194:	bl	42fb50 <ferror@plt+0x2bbc0>
  41e198:	cbz	w0, 41e398 <ferror@plt+0x1a408>
  41e19c:	ldr	w0, [x26, #80]
  41e1a0:	sub	w0, w0, #0x1
  41e1a4:	cmn	w0, #0xb
  41e1a8:	b.ge	41e390 <ferror@plt+0x1a400>  // b.tcont
  41e1ac:	str	wzr, [x26, #80]
  41e1b0:	ldr	w0, [x28, x27, lsl #2]
  41e1b4:	cmp	w0, #0x0
  41e1b8:	csinc	w0, w0, wzr, ne  // ne = any
  41e1bc:	sub	w0, w0, #0x1
  41e1c0:	str	w0, [x28, x27, lsl #2]
  41e1c4:	ldr	x2, [x26, #64]
  41e1c8:	ldr	x28, [x2, x27, lsl #3]
  41e1cc:	cbz	x28, 41e3d0 <ferror@plt+0x1a440>
  41e1d0:	ldp	x1, x3, [x28]
  41e1d4:	add	x0, x26, #0x38
  41e1d8:	ldr	x4, [x3]
  41e1dc:	ldr	x1, [x1]
  41e1e0:	ldr	x4, [x4]
  41e1e4:	ldr	x1, [x1, #8]
  41e1e8:	str	x1, [x4, #8]
  41e1ec:	cmp	x28, x1
  41e1f0:	str	x3, [x1, #8]
  41e1f4:	csel	x1, x1, xzr, ne  // ne = any
  41e1f8:	str	x1, [x2, x27, lsl #3]
  41e1fc:	bl	42fb28 <ferror@plt+0x2bb98>
  41e200:	ldr	x0, [x28]
  41e204:	ldr	x2, [x0]
  41e208:	ldr	x1, [x2]
  41e20c:	ldr	x3, [x1, #8]
  41e210:	str	x3, [x23, #8]
  41e214:	str	xzr, [x28, #8]
  41e218:	str	xzr, [x2, #8]
  41e21c:	str	xzr, [x1, #8]
  41e220:	str	xzr, [x0, #8]
  41e224:	ldr	x0, [x20]
  41e228:	str	x28, [x25, x24]
  41e22c:	add	x23, x0, x24
  41e230:	ldr	x19, [x0, x24]
  41e234:	ldr	x1, [x23, #8]
  41e238:	b	41dfcc <ferror@plt+0x1a03c>
  41e23c:	mov	x1, #0x8                   	// #8
  41e240:	mov	x0, #0xffd                 	// #4093
  41e244:	bl	4038f0 <calloc@plt>
  41e248:	str	x0, [x26, #128]
  41e24c:	mov	x23, x0
  41e250:	cbnz	x0, 41e11c <ferror@plt+0x1a18c>
  41e254:	stp	x27, x28, [sp, #80]
  41e258:	bl	403e80 <__errno_location@plt>
  41e25c:	ldr	w0, [x0]
  41e260:	bl	41d248 <ferror@plt+0x192b8>
  41e264:	mov	x1, #0x10                  	// #16
  41e268:	mov	x0, #0x1ff                 	// #511
  41e26c:	bl	4038f0 <calloc@plt>
  41e270:	str	x0, [x23, x21, lsl #3]
  41e274:	cbnz	x0, 41e124 <ferror@plt+0x1a194>
  41e278:	b	41e254 <ferror@plt+0x1a2c4>
  41e27c:	cmp	w2, #0x1
  41e280:	ubfiz	x1, x5, #4, #32
  41e284:	add	x2, x20, #0x10
  41e288:	add	x1, x0, x1
  41e28c:	csel	x20, x2, x20, eq  // eq = none
  41e290:	cmp	x20, x1
  41e294:	b.cs	41e2a4 <ferror@plt+0x1a314>  // b.hs, b.nlast
  41e298:	ldr	x1, [x20]
  41e29c:	cmp	x1, x19
  41e2a0:	b.eq	41e324 <ferror@plt+0x1a394>  // b.none
  41e2a4:	sub	x20, x20, x0
  41e2a8:	add	w1, w5, #0x1
  41e2ac:	asr	x20, x20, #4
  41e2b0:	lsl	w1, w1, #4
  41e2b4:	cmp	w5, w20
  41e2b8:	mov	w23, w20
  41e2bc:	b.cs	41e2ec <ferror@plt+0x1a35c>  // b.hs, b.nlast
  41e2c0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41e2c4:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41e2c8:	add	x1, x1, #0x900
  41e2cc:	add	x0, x0, #0x718
  41e2d0:	stp	x27, x28, [sp, #80]
  41e2d4:	bl	41d040 <ferror@plt+0x190b0>
  41e2d8:	mov	x20, x0
  41e2dc:	cbnz	x0, 41e2a4 <ferror@plt+0x1a314>
  41e2e0:	mov	w23, #0x0                   	// #0
  41e2e4:	mov	x1, #0x10                  	// #16
  41e2e8:	mov	x20, #0x0                   	// #0
  41e2ec:	bl	403960 <realloc@plt>
  41e2f0:	str	x0, [x21]
  41e2f4:	cbz	x0, 41e254 <ferror@plt+0x1a2c4>
  41e2f8:	ldr	w2, [x21, #8]
  41e2fc:	ubfiz	x20, x20, #4, #32
  41e300:	add	x20, x0, x20
  41e304:	sub	w2, w2, w23
  41e308:	mov	x1, x20
  41e30c:	add	x0, x20, #0x10
  41e310:	lsl	x2, x2, #4
  41e314:	bl	403480 <memmove@plt>
  41e318:	ldr	w0, [x21, #8]
  41e31c:	add	w0, w0, #0x1
  41e320:	str	w0, [x21, #8]
  41e324:	stp	x19, x22, [x20]
  41e328:	add	x0, x26, #0x78
  41e32c:	bl	42fb28 <ferror@plt+0x2bb98>
  41e330:	ldp	x23, x24, [sp, #48]
  41e334:	b	41dffc <ferror@plt+0x1a06c>
  41e338:	ldr	x0, [x26, #8]
  41e33c:	sub	x0, x0, #0x30
  41e340:	cmp	x19, x0, lsr #3
  41e344:	b.hi	41dfa0 <ferror@plt+0x1a010>  // b.pmore
  41e348:	ldr	w0, [x26, #20]
  41e34c:	cbz	w0, 41dfac <ferror@plt+0x1a01c>
  41e350:	add	x20, x26, #0x60
  41e354:	mov	x0, x20
  41e358:	bl	42fb00 <ferror@plt+0x2bb70>
  41e35c:	mov	x0, x19
  41e360:	bl	41d5a0 <ferror@plt+0x19610>
  41e364:	mov	x19, x0
  41e368:	mov	x0, x20
  41e36c:	bl	42fb28 <ferror@plt+0x2bb98>
  41e370:	ldp	x23, x24, [sp, #48]
  41e374:	ldp	x27, x28, [sp, #80]
  41e378:	b	41df70 <ferror@plt+0x19fe0>
  41e37c:	ubfiz	x1, x5, #4, #32
  41e380:	add	x1, x0, x1
  41e384:	cmp	x20, x1
  41e388:	b.cs	41e2a4 <ferror@plt+0x1a314>  // b.hs, b.nlast
  41e38c:	b	41e324 <ferror@plt+0x1a394>
  41e390:	str	w0, [x26, #80]
  41e394:	b	41e1c4 <ferror@plt+0x1a234>
  41e398:	mov	x0, x19
  41e39c:	bl	42fb00 <ferror@plt+0x2bb70>
  41e3a0:	ldr	w0, [x26, #80]
  41e3a4:	add	w0, w0, #0x1
  41e3a8:	cmp	w0, #0x0
  41e3ac:	b.le	41e390 <ferror@plt+0x1a400>
  41e3b0:	str	wzr, [x26, #80]
  41e3b4:	mov	w1, #0x100                 	// #256
  41e3b8:	ldr	w0, [x28, x27, lsl #2]
  41e3bc:	add	w0, w0, #0x1
  41e3c0:	cmp	w0, w1
  41e3c4:	csel	w0, w0, w1, ls  // ls = plast
  41e3c8:	str	w0, [x28, x27, lsl #2]
  41e3cc:	b	41e1c4 <ferror@plt+0x1a234>
  41e3d0:	ubfiz	x0, x21, #2, #32
  41e3d4:	mov	x3, #0xa0                  	// #160
  41e3d8:	add	x0, x0, w21, uxtw
  41e3dc:	mov	x2, #0x4                   	// #4
  41e3e0:	ldr	x1, [x26, #8]
  41e3e4:	lsl	x0, x0, #4
  41e3e8:	cmp	x0, x3
  41e3ec:	ubfiz	x21, x21, #4, #32
  41e3f0:	csel	x0, x0, x3, cs  // cs = hs, nlast
  41e3f4:	ldr	x3, [x26, #72]
  41e3f8:	udiv	x0, x1, x0
  41e3fc:	ldr	w1, [x3, x27, lsl #2]
  41e400:	cmp	x0, x2
  41e404:	csel	x0, x0, x2, cs  // cs = hs, nlast
  41e408:	mov	w19, w0
  41e40c:	cbz	w1, 41e420 <ferror@plt+0x1a490>
  41e410:	lsl	w1, w1, #6
  41e414:	udiv	x1, x1, x21
  41e418:	cmp	w0, w1
  41e41c:	csel	w19, w0, w1, cs  // cs = hs, nlast
  41e420:	add	x0, x26, #0x38
  41e424:	bl	42fb28 <ferror@plt+0x2bb98>
  41e428:	add	x0, x26, #0x60
  41e42c:	bl	42fb00 <ferror@plt+0x2bb70>
  41e430:	mov	x0, x21
  41e434:	bl	41d5a0 <ferror@plt+0x19610>
  41e438:	mov	x28, x0
  41e43c:	mov	w0, w19
  41e440:	str	x0, [sp, #104]
  41e444:	cmp	w19, #0x1
  41e448:	mov	x0, x28
  41e44c:	mov	x27, #0x1                   	// #1
  41e450:	str	xzr, [x28, #8]
  41e454:	b.ls	41e47c <ferror@plt+0x1a4ec>  // b.plast
  41e458:	mov	x19, x0
  41e45c:	mov	x0, x21
  41e460:	bl	41d5a0 <ferror@plt+0x19610>
  41e464:	add	x27, x27, #0x1
  41e468:	ldr	x1, [sp, #104]
  41e46c:	str	x0, [x19]
  41e470:	str	xzr, [x0, #8]
  41e474:	cmp	x1, x27
  41e478:	b.ne	41e458 <ferror@plt+0x1a4c8>  // b.any
  41e47c:	str	xzr, [x0]
  41e480:	add	x0, x26, #0x60
  41e484:	bl	42fb28 <ferror@plt+0x2bb98>
  41e488:	str	x27, [x23, #8]
  41e48c:	b	41e224 <ferror@plt+0x1a294>
  41e490:	stp	x29, x30, [sp, #-32]!
  41e494:	mov	x29, sp
  41e498:	stp	x19, x20, [sp, #16]
  41e49c:	mov	x20, x0
  41e4a0:	bl	41df20 <ferror@plt+0x19f90>
  41e4a4:	mov	x19, x0
  41e4a8:	cbz	x0, 41e4b8 <ferror@plt+0x1a528>
  41e4ac:	mov	x2, x20
  41e4b0:	mov	w1, #0x0                   	// #0
  41e4b4:	bl	403880 <memset@plt>
  41e4b8:	mov	x0, x19
  41e4bc:	ldp	x19, x20, [sp, #16]
  41e4c0:	ldp	x29, x30, [sp], #32
  41e4c4:	ret
  41e4c8:	stp	x29, x30, [sp, #-48]!
  41e4cc:	mov	x29, sp
  41e4d0:	stp	x19, x20, [sp, #16]
  41e4d4:	mov	x20, x1
  41e4d8:	str	x21, [sp, #32]
  41e4dc:	mov	x21, x0
  41e4e0:	bl	41df20 <ferror@plt+0x19f90>
  41e4e4:	mov	x19, x0
  41e4e8:	cbz	x0, 41e4f8 <ferror@plt+0x1a568>
  41e4ec:	mov	x2, x21
  41e4f0:	mov	x1, x20
  41e4f4:	bl	403460 <memcpy@plt>
  41e4f8:	mov	x0, x19
  41e4fc:	ldp	x19, x20, [sp, #16]
  41e500:	ldr	x21, [sp, #32]
  41e504:	ldp	x29, x30, [sp], #48
  41e508:	ret
  41e50c:	nop
  41e510:	stp	x29, x30, [sp, #-80]!
  41e514:	mov	x29, sp
  41e518:	stp	x19, x20, [sp, #16]
  41e51c:	add	x19, x0, #0xf
  41e520:	ands	x20, x19, #0xfffffffffffffff0
  41e524:	stp	x21, x22, [sp, #32]
  41e528:	mov	x21, x1
  41e52c:	stp	x23, x24, [sp, #48]
  41e530:	mov	x23, x0
  41e534:	mov	w24, #0x0                   	// #0
  41e538:	b.eq	41e554 <ferror@plt+0x1a5c4>  // b.none
  41e53c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41e540:	add	x0, x0, #0xd88
  41e544:	mov	w24, #0x1                   	// #1
  41e548:	ldr	x1, [x0, #48]
  41e54c:	cmp	x20, x1
  41e550:	b.hi	41e6f4 <ferror@plt+0x1a764>  // b.pmore
  41e554:	cbz	x21, 41e678 <ferror@plt+0x1a6e8>
  41e558:	adrp	x22, 49b000 <ferror@plt+0x97070>
  41e55c:	add	x22, x22, #0xd88
  41e560:	ldr	w0, [x22, #24]
  41e564:	cbnz	w0, 41e68c <ferror@plt+0x1a6fc>
  41e568:	cmp	w24, #0x1
  41e56c:	b.eq	41e5ac <ferror@plt+0x1a61c>  // b.none
  41e570:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41e574:	cmp	w24, #0x2
  41e578:	ldr	w0, [x0, #52]
  41e57c:	b.eq	41e758 <ferror@plt+0x1a7c8>  // b.none
  41e580:	cbz	w0, 41e594 <ferror@plt+0x1a604>
  41e584:	mov	x2, x23
  41e588:	mov	x0, x21
  41e58c:	mov	w1, #0x0                   	// #0
  41e590:	bl	403880 <memset@plt>
  41e594:	mov	x0, x21
  41e598:	ldp	x19, x20, [sp, #16]
  41e59c:	ldp	x21, x22, [sp, #32]
  41e5a0:	ldp	x23, x24, [sp, #48]
  41e5a4:	ldp	x29, x30, [sp], #80
  41e5a8:	b	413678 <ferror@plt+0xf6e8>
  41e5ac:	adrp	x24, 49b000 <ferror@plt+0x97070>
  41e5b0:	add	x24, x24, #0x788
  41e5b4:	add	x0, x24, #0x20
  41e5b8:	str	x25, [sp, #64]
  41e5bc:	bl	42fed8 <ferror@plt+0x2bf48>
  41e5c0:	mov	x23, x0
  41e5c4:	cbz	x0, 41e704 <ferror@plt+0x1a774>
  41e5c8:	lsr	x3, x19, #4
  41e5cc:	mov	x5, #0xa0                  	// #160
  41e5d0:	ldr	x2, [x22, #8]
  41e5d4:	ubfiz	x4, x3, #2, #32
  41e5d8:	add	x4, x4, w3, uxtw
  41e5dc:	sub	w0, w3, #0x1
  41e5e0:	ldr	x1, [x22, #72]
  41e5e4:	lsl	x4, x4, #4
  41e5e8:	cmp	x4, x5
  41e5ec:	ubfiz	x19, x0, #4, #32
  41e5f0:	csel	x4, x4, x5, cs  // cs = hs, nlast
  41e5f4:	mov	x8, #0x4                   	// #4
  41e5f8:	ldr	x24, [x23, #8]
  41e5fc:	and	x3, x3, #0xffffffff
  41e600:	udiv	x2, x2, x4
  41e604:	ldr	w1, [x1, w0, uxtw #2]
  41e608:	add	x25, x24, x19
  41e60c:	cmp	x2, x8
  41e610:	csel	x2, x2, x8, cs  // cs = hs, nlast
  41e614:	ldr	x5, [x25, #8]
  41e618:	cbz	w1, 41e6a4 <ferror@plt+0x1a714>
  41e61c:	lsl	w1, w1, #6
  41e620:	lsl	x3, x3, #4
  41e624:	udiv	x3, x1, x3
  41e628:	cmp	w2, w3
  41e62c:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  41e630:	cmp	x5, x2
  41e634:	b.cs	41e79c <ferror@plt+0x1a80c>  // b.hs, b.nlast
  41e638:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41e63c:	ldr	w0, [x0, #52]
  41e640:	cbz	w0, 41e654 <ferror@plt+0x1a6c4>
  41e644:	mov	x2, x20
  41e648:	mov	x0, x21
  41e64c:	mov	w1, #0x0                   	// #0
  41e650:	bl	403880 <memset@plt>
  41e654:	ldr	x1, [x23, #8]
  41e658:	ldr	x25, [sp, #64]
  41e65c:	add	x2, x1, x19
  41e660:	ldr	x0, [x1, x19]
  41e664:	stp	x0, xzr, [x21]
  41e668:	ldr	x0, [x2, #8]
  41e66c:	str	x21, [x1, x19]
  41e670:	add	x0, x0, #0x1
  41e674:	str	x0, [x2, #8]
  41e678:	ldp	x19, x20, [sp, #16]
  41e67c:	ldp	x21, x22, [sp, #32]
  41e680:	ldp	x23, x24, [sp, #48]
  41e684:	ldp	x29, x30, [sp], #80
  41e688:	ret
  41e68c:	mov	x1, x23
  41e690:	mov	x0, x21
  41e694:	bl	41d268 <ferror@plt+0x192d8>
  41e698:	cbnz	w0, 41e568 <ferror@plt+0x1a5d8>
  41e69c:	str	x25, [sp, #64]
  41e6a0:	bl	403a40 <abort@plt>
  41e6a4:	cmp	x5, w2, uxtw
  41e6a8:	b.cc	41e638 <ferror@plt+0x1a6a8>  // b.lo, b.ul, b.last
  41e6ac:	ldr	x1, [x23]
  41e6b0:	ldp	x6, x7, [x25]
  41e6b4:	add	x3, x1, x19
  41e6b8:	ldr	x1, [x1, x19]
  41e6bc:	ldr	x2, [x3, #8]
  41e6c0:	stp	x6, x7, [x3]
  41e6c4:	str	x1, [x24, x19]
  41e6c8:	str	x2, [x25, #8]
  41e6cc:	ldr	x3, [x22, #8]
  41e6d0:	udiv	x4, x3, x4
  41e6d4:	cmp	x4, #0x4
  41e6d8:	csel	x4, x4, x8, cs  // cs = hs, nlast
  41e6dc:	cmp	x2, w4, uxtw
  41e6e0:	b.cc	41e638 <ferror@plt+0x1a6a8>  // b.lo, b.ul, b.last
  41e6e4:	bl	41d980 <ferror@plt+0x199f0>
  41e6e8:	str	xzr, [x24, x19]
  41e6ec:	str	xzr, [x25, #8]
  41e6f0:	b	41e638 <ferror@plt+0x1a6a8>
  41e6f4:	ldr	w1, [x0, #16]
  41e6f8:	cbz	w1, 41e7d8 <ferror@plt+0x1a848>
  41e6fc:	mov	w24, #0x0                   	// #0
  41e700:	b	41e554 <ferror@plt+0x1a5c4>
  41e704:	add	x0, x22, #0x90
  41e708:	bl	42fb00 <ferror@plt+0x2bb70>
  41e70c:	ldr	x0, [x22, #136]
  41e710:	cbnz	x0, 41e718 <ferror@plt+0x1a788>
  41e714:	bl	41d768 <ferror@plt+0x197d8>
  41e718:	add	x0, x22, #0x90
  41e71c:	bl	42fb28 <ferror@plt+0x2bb98>
  41e720:	ldr	x25, [x22, #8]
  41e724:	sub	x25, x25, #0x30
  41e728:	ubfx	x25, x25, #7, #32
  41e72c:	lsl	x0, x25, #5
  41e730:	add	x0, x0, #0x10
  41e734:	bl	413598 <ferror@plt+0xf608>
  41e738:	mov	x23, x0
  41e73c:	add	x0, x24, #0x20
  41e740:	add	x2, x23, #0x10
  41e744:	mov	x1, x23
  41e748:	add	x25, x2, x25, lsl #4
  41e74c:	stp	x2, x25, [x23]
  41e750:	bl	42fef0 <ferror@plt+0x2bf60>
  41e754:	b	41e5c8 <ferror@plt+0x1a638>
  41e758:	cbz	w0, 41e76c <ferror@plt+0x1a7dc>
  41e75c:	mov	x2, x20
  41e760:	mov	x0, x21
  41e764:	mov	w1, #0x0                   	// #0
  41e768:	bl	403880 <memset@plt>
  41e76c:	add	x22, x22, #0x60
  41e770:	mov	x0, x22
  41e774:	bl	42fb00 <ferror@plt+0x2bb70>
  41e778:	mov	x1, x21
  41e77c:	mov	x0, x20
  41e780:	bl	41d128 <ferror@plt+0x19198>
  41e784:	mov	x0, x22
  41e788:	ldp	x19, x20, [sp, #16]
  41e78c:	ldp	x21, x22, [sp, #32]
  41e790:	ldp	x23, x24, [sp, #48]
  41e794:	ldp	x29, x30, [sp], #80
  41e798:	b	42fb28 <ferror@plt+0x2bb98>
  41e79c:	ldr	x1, [x23]
  41e7a0:	ldp	x6, x7, [x25]
  41e7a4:	add	x5, x1, x19
  41e7a8:	ldr	x1, [x1, x19]
  41e7ac:	ldr	x2, [x5, #8]
  41e7b0:	stp	x6, x7, [x5]
  41e7b4:	str	x1, [x24, x19]
  41e7b8:	str	x2, [x25, #8]
  41e7bc:	ldr	x5, [x22, #8]
  41e7c0:	udiv	x5, x5, x4
  41e7c4:	cmp	x5, #0x4
  41e7c8:	csel	x5, x5, x8, cs  // cs = hs, nlast
  41e7cc:	cmp	w5, w3
  41e7d0:	csel	w4, w5, w3, cs  // cs = hs, nlast
  41e7d4:	b	41e6dc <ferror@plt+0x1a74c>
  41e7d8:	ldr	x1, [x0, #8]
  41e7dc:	mov	w24, #0x0                   	// #0
  41e7e0:	sub	x1, x1, #0x30
  41e7e4:	cmp	x20, x1, lsr #3
  41e7e8:	b.hi	41e554 <ferror@plt+0x1a5c4>  // b.pmore
  41e7ec:	ldr	w0, [x0, #20]
  41e7f0:	cmp	w0, #0x0
  41e7f4:	cset	w24, ne  // ne = any
  41e7f8:	add	w24, w24, #0x1
  41e7fc:	b	41e554 <ferror@plt+0x1a5c4>
  41e800:	stp	x29, x30, [sp, #-144]!
  41e804:	mov	x29, sp
  41e808:	stp	x19, x20, [sp, #16]
  41e80c:	add	x19, x0, #0xf
  41e810:	stp	x21, x22, [sp, #32]
  41e814:	mov	x22, x0
  41e818:	ands	x0, x19, #0xfffffffffffffff0
  41e81c:	stp	x25, x26, [sp, #64]
  41e820:	mov	x21, x2
  41e824:	stp	x27, x28, [sp, #80]
  41e828:	mov	x28, x1
  41e82c:	str	x0, [sp, #104]
  41e830:	b.eq	41e9e0 <ferror@plt+0x1aa50>  // b.none
  41e834:	adrp	x8, 49b000 <ferror@plt+0x97070>
  41e838:	add	x26, x8, #0xd88
  41e83c:	stp	x23, x24, [sp, #48]
  41e840:	ands	x1, x19, #0xfffffffffffffff0
  41e844:	ldr	x0, [x26, #48]
  41e848:	cmp	x1, x0
  41e84c:	b.hi	41e9d4 <ferror@plt+0x1aa44>  // b.pmore
  41e850:	adrp	x20, 49b000 <ferror@plt+0x97070>
  41e854:	add	x20, x20, #0x788
  41e858:	add	x0, x20, #0x20
  41e85c:	bl	42fed8 <ferror@plt+0x2bf48>
  41e860:	mov	x24, x0
  41e864:	cbz	x0, 41ea78 <ferror@plt+0x1aae8>
  41e868:	lsr	x0, x19, #4
  41e86c:	sub	w1, w0, #0x1
  41e870:	str	w1, [sp, #124]
  41e874:	cbz	x28, 41e9b8 <ferror@plt+0x1aa28>
  41e878:	ubfiz	x19, x0, #2, #32
  41e87c:	ubfiz	x2, x0, #4, #32
  41e880:	add	x19, x19, w0, uxtw
  41e884:	str	x2, [sp, #112]
  41e888:	mov	x2, x1
  41e88c:	mov	x0, #0xa0                  	// #160
  41e890:	lsl	x19, x19, #4
  41e894:	ubfiz	x1, x1, #2, #32
  41e898:	cmp	x19, x0
  41e89c:	adrp	x11, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41e8a0:	csel	x19, x19, x0, cs  // cs = hs, nlast
  41e8a4:	add	x25, x11, #0x34
  41e8a8:	ubfiz	x27, x2, #4, #32
  41e8ac:	mov	x20, #0x4                   	// #4
  41e8b0:	str	x1, [sp, #96]
  41e8b4:	b	41e910 <ferror@plt+0x1a980>
  41e8b8:	ldr	x1, [sp, #112]
  41e8bc:	lsl	w2, w2, #6
  41e8c0:	udiv	x4, x2, x1
  41e8c4:	cmp	w3, w4
  41e8c8:	csel	w3, w4, w3, cc  // cc = lo, ul, last
  41e8cc:	cmp	x3, x0
  41e8d0:	b.ls	41ea3c <ferror@plt+0x1aaac>  // b.plast
  41e8d4:	ldr	w0, [x25]
  41e8d8:	cbz	w0, 41e8ec <ferror@plt+0x1a95c>
  41e8dc:	ldr	x2, [sp, #104]
  41e8e0:	mov	x0, x23
  41e8e4:	mov	w1, #0x0                   	// #0
  41e8e8:	bl	403880 <memset@plt>
  41e8ec:	ldr	x1, [x24, #8]
  41e8f0:	add	x2, x1, x27
  41e8f4:	ldr	x0, [x1, x27]
  41e8f8:	stp	x0, xzr, [x23]
  41e8fc:	ldr	x0, [x2, #8]
  41e900:	str	x23, [x1, x27]
  41e904:	add	x0, x0, #0x1
  41e908:	str	x0, [x2, #8]
  41e90c:	cbz	x28, 41e9b8 <ferror@plt+0x1aa28>
  41e910:	ldr	w0, [x26, #24]
  41e914:	mov	x23, x28
  41e918:	ldr	x28, [x28, x21]
  41e91c:	cbz	w0, 41e930 <ferror@plt+0x1a9a0>
  41e920:	mov	x1, x22
  41e924:	mov	x0, x23
  41e928:	bl	41d268 <ferror@plt+0x192d8>
  41e92c:	cbz	w0, 41eb6c <ferror@plt+0x1abdc>
  41e930:	ldr	x3, [x26, #8]
  41e934:	ldr	x0, [x26, #72]
  41e938:	ldr	x1, [sp, #96]
  41e93c:	ldr	x10, [x24, #8]
  41e940:	udiv	x3, x3, x19
  41e944:	ldr	w2, [x0, x1]
  41e948:	add	x12, x10, x27
  41e94c:	cmp	x3, #0x4
  41e950:	csel	x3, x3, x20, cs  // cs = hs, nlast
  41e954:	ldr	x0, [x12, #8]
  41e958:	cbnz	w2, 41e8b8 <ferror@plt+0x1a928>
  41e95c:	cmp	x0, w3, uxtw
  41e960:	b.cc	41e8d4 <ferror@plt+0x1a944>  // b.lo, b.ul, b.last
  41e964:	ldr	x2, [x24]
  41e968:	ldp	x4, x5, [x12]
  41e96c:	add	x3, x2, x27
  41e970:	ldr	x1, [x2, x27]
  41e974:	ldr	x2, [x3, #8]
  41e978:	stp	x4, x5, [x3]
  41e97c:	str	x1, [x10, x27]
  41e980:	str	x2, [x12, #8]
  41e984:	ldr	x4, [x26, #8]
  41e988:	udiv	x4, x4, x19
  41e98c:	cmp	x4, #0x4
  41e990:	csel	x4, x4, x20, cs  // cs = hs, nlast
  41e994:	stp	x12, x10, [sp, #128]
  41e998:	cmp	x2, w4, uxtw
  41e99c:	b.cc	41e8d4 <ferror@plt+0x1a944>  // b.lo, b.ul, b.last
  41e9a0:	ldr	w0, [sp, #124]
  41e9a4:	bl	41d980 <ferror@plt+0x199f0>
  41e9a8:	ldp	x12, x10, [sp, #128]
  41e9ac:	str	xzr, [x10, x27]
  41e9b0:	str	xzr, [x12, #8]
  41e9b4:	b	41e8d4 <ferror@plt+0x1a944>
  41e9b8:	ldp	x23, x24, [sp, #48]
  41e9bc:	ldp	x19, x20, [sp, #16]
  41e9c0:	ldp	x21, x22, [sp, #32]
  41e9c4:	ldp	x25, x26, [sp, #64]
  41e9c8:	ldp	x27, x28, [sp, #80]
  41e9cc:	ldp	x29, x30, [sp], #144
  41e9d0:	ret
  41e9d4:	ldr	w0, [x26, #16]
  41e9d8:	cbz	w0, 41eacc <ferror@plt+0x1ab3c>
  41e9dc:	ldp	x23, x24, [sp, #48]
  41e9e0:	adrp	x8, 49b000 <ferror@plt+0x97070>
  41e9e4:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41e9e8:	add	x26, x8, #0xd88
  41e9ec:	add	x19, x0, #0x34
  41e9f0:	cbz	x28, 41e9bc <ferror@plt+0x1aa2c>
  41e9f4:	ldr	w0, [x26, #24]
  41e9f8:	mov	x20, x28
  41e9fc:	ldr	x28, [x28, x21]
  41ea00:	cbz	w0, 41ea14 <ferror@plt+0x1aa84>
  41ea04:	mov	x1, x22
  41ea08:	mov	x0, x20
  41ea0c:	bl	41d268 <ferror@plt+0x192d8>
  41ea10:	cbz	w0, 41eb68 <ferror@plt+0x1abd8>
  41ea14:	ldr	w0, [x19]
  41ea18:	cbz	w0, 41ea2c <ferror@plt+0x1aa9c>
  41ea1c:	mov	x2, x22
  41ea20:	mov	x0, x20
  41ea24:	mov	w1, #0x0                   	// #0
  41ea28:	bl	403880 <memset@plt>
  41ea2c:	mov	x0, x20
  41ea30:	bl	413678 <ferror@plt+0xf6e8>
  41ea34:	cbnz	x28, 41e9f4 <ferror@plt+0x1aa64>
  41ea38:	b	41e9bc <ferror@plt+0x1aa2c>
  41ea3c:	ldr	x1, [x24]
  41ea40:	ldp	x6, x7, [x12]
  41ea44:	add	x0, x1, x27
  41ea48:	ldr	x1, [x1, x27]
  41ea4c:	ldr	x2, [x0, #8]
  41ea50:	stp	x6, x7, [x0]
  41ea54:	str	x1, [x10, x27]
  41ea58:	str	x2, [x12, #8]
  41ea5c:	ldr	x0, [x26, #8]
  41ea60:	udiv	x0, x0, x19
  41ea64:	cmp	x0, #0x4
  41ea68:	csel	x0, x0, x20, cs  // cs = hs, nlast
  41ea6c:	cmp	w4, w0
  41ea70:	csel	w4, w4, w0, cs  // cs = hs, nlast
  41ea74:	b	41e994 <ferror@plt+0x1aa04>
  41ea78:	add	x0, x26, #0x90
  41ea7c:	bl	42fb00 <ferror@plt+0x2bb70>
  41ea80:	ldr	x0, [x26, #136]
  41ea84:	cbnz	x0, 41ea8c <ferror@plt+0x1aafc>
  41ea88:	bl	41d768 <ferror@plt+0x197d8>
  41ea8c:	add	x0, x26, #0x90
  41ea90:	bl	42fb28 <ferror@plt+0x2bb98>
  41ea94:	ldr	x23, [x26, #8]
  41ea98:	sub	x23, x23, #0x30
  41ea9c:	ubfx	x23, x23, #7, #32
  41eaa0:	lsl	x0, x23, #5
  41eaa4:	add	x0, x0, #0x10
  41eaa8:	bl	413598 <ferror@plt+0xf608>
  41eaac:	mov	x24, x0
  41eab0:	add	x0, x20, #0x20
  41eab4:	add	x2, x24, #0x10
  41eab8:	mov	x1, x24
  41eabc:	add	x23, x2, x23, lsl #4
  41eac0:	stp	x2, x23, [x24]
  41eac4:	bl	42fef0 <ferror@plt+0x2bf60>
  41eac8:	b	41e868 <ferror@plt+0x1a8d8>
  41eacc:	ldr	x0, [x26, #8]
  41ead0:	ands	x1, x19, #0xfffffffffffffff0
  41ead4:	sub	x0, x0, #0x30
  41ead8:	cmp	x1, x0, lsr #3
  41eadc:	b.hi	41e9dc <ferror@plt+0x1aa4c>  // b.pmore
  41eae0:	ldr	w0, [x26, #20]
  41eae4:	cbz	w0, 41e850 <ferror@plt+0x1a8c0>
  41eae8:	add	x0, x26, #0x60
  41eaec:	adrp	x20, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  41eaf0:	bl	42fb00 <ferror@plt+0x2bb70>
  41eaf4:	add	x20, x20, #0x34
  41eaf8:	cbz	x28, 41eb48 <ferror@plt+0x1abb8>
  41eafc:	nop
  41eb00:	ldr	w0, [x26, #24]
  41eb04:	mov	x19, x28
  41eb08:	ldr	x28, [x28, x21]
  41eb0c:	cbz	w0, 41eb20 <ferror@plt+0x1ab90>
  41eb10:	mov	x1, x22
  41eb14:	mov	x0, x19
  41eb18:	bl	41d268 <ferror@plt+0x192d8>
  41eb1c:	cbz	w0, 41eb6c <ferror@plt+0x1abdc>
  41eb20:	ldr	w0, [x20]
  41eb24:	cbz	w0, 41eb38 <ferror@plt+0x1aba8>
  41eb28:	ldr	x2, [sp, #104]
  41eb2c:	mov	x0, x19
  41eb30:	mov	w1, #0x0                   	// #0
  41eb34:	bl	403880 <memset@plt>
  41eb38:	ldr	x0, [sp, #104]
  41eb3c:	mov	x1, x19
  41eb40:	bl	41d128 <ferror@plt+0x19198>
  41eb44:	cbnz	x28, 41eb00 <ferror@plt+0x1ab70>
  41eb48:	add	x0, x26, #0x60
  41eb4c:	ldp	x19, x20, [sp, #16]
  41eb50:	ldp	x21, x22, [sp, #32]
  41eb54:	ldp	x23, x24, [sp, #48]
  41eb58:	ldp	x25, x26, [sp, #64]
  41eb5c:	ldp	x27, x28, [sp, #80]
  41eb60:	ldp	x29, x30, [sp], #144
  41eb64:	b	42fb28 <ferror@plt+0x2bb98>
  41eb68:	stp	x23, x24, [sp, #48]
  41eb6c:	bl	403a40 <abort@plt>
  41eb70:	cbz	x0, 41ec6c <ferror@plt+0x1acdc>
  41eb74:	stp	x29, x30, [sp, #-80]!
  41eb78:	mov	x29, sp
  41eb7c:	stp	x19, x20, [sp, #16]
  41eb80:	ldr	x19, [x0, #8]
  41eb84:	cbz	x19, 41ec60 <ferror@plt+0x1acd0>
  41eb88:	ldr	x3, [x19, #8]
  41eb8c:	stp	x21, x22, [sp, #32]
  41eb90:	mov	x22, x1
  41eb94:	str	x23, [sp, #48]
  41eb98:	mov	x1, x0
  41eb9c:	mov	x23, x2
  41eba0:	cbnz	x3, 41ebbc <ferror@plt+0x1ac2c>
  41eba4:	b	41ebc4 <ferror@plt+0x1ac34>
  41eba8:	ldr	x3, [x3, #8]
  41ebac:	mov	x1, x19
  41ebb0:	ldr	x4, [x19, #8]
  41ebb4:	mov	x19, x4
  41ebb8:	cbz	x3, 41ebc4 <ferror@plt+0x1ac34>
  41ebbc:	ldr	x3, [x3, #8]
  41ebc0:	cbnz	x3, 41eba8 <ferror@plt+0x1ac18>
  41ebc4:	str	xzr, [x1, #8]
  41ebc8:	mov	x2, x23
  41ebcc:	mov	x1, x22
  41ebd0:	add	x21, sp, #0x40
  41ebd4:	bl	41eb70 <ferror@plt+0x1abe0>
  41ebd8:	mov	x20, x0
  41ebdc:	mov	x2, x23
  41ebe0:	mov	x0, x19
  41ebe4:	mov	x1, x22
  41ebe8:	bl	41eb70 <ferror@plt+0x1abe0>
  41ebec:	cmp	x20, #0x0
  41ebf0:	mov	x19, x0
  41ebf4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41ebf8:	b.ne	41ec18 <ferror@plt+0x1ac88>  // b.any
  41ebfc:	b	41ec48 <ferror@plt+0x1acb8>
  41ec00:	str	x19, [x21, #8]
  41ec04:	mov	x21, x19
  41ec08:	cmp	x20, #0x0
  41ec0c:	ldr	x19, [x19, #8]
  41ec10:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  41ec14:	b.eq	41ec48 <ferror@plt+0x1acb8>  // b.none
  41ec18:	ldr	x1, [x19]
  41ec1c:	mov	x2, x23
  41ec20:	ldr	x0, [x20]
  41ec24:	blr	x22
  41ec28:	cmp	w0, #0x0
  41ec2c:	b.gt	41ec00 <ferror@plt+0x1ac70>
  41ec30:	str	x20, [x21, #8]
  41ec34:	mov	x21, x20
  41ec38:	ldr	x20, [x20, #8]
  41ec3c:	cmp	x20, #0x0
  41ec40:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  41ec44:	b.ne	41ec18 <ferror@plt+0x1ac88>  // b.any
  41ec48:	cmp	x20, #0x0
  41ec4c:	csel	x20, x20, x19, ne  // ne = any
  41ec50:	ldr	x23, [sp, #48]
  41ec54:	str	x20, [x21, #8]
  41ec58:	ldp	x21, x22, [sp, #32]
  41ec5c:	ldr	x0, [sp, #72]
  41ec60:	ldp	x19, x20, [sp, #16]
  41ec64:	ldp	x29, x30, [sp], #80
  41ec68:	ret
  41ec6c:	mov	x0, #0x0                   	// #0
  41ec70:	ret
  41ec74:	nop
  41ec78:	stp	x29, x30, [sp, #-80]!
  41ec7c:	mov	x29, sp
  41ec80:	stp	x23, x24, [sp, #48]
  41ec84:	mov	x24, x0
  41ec88:	cbz	x2, 41ed50 <ferror@plt+0x1adc0>
  41ec8c:	stp	x21, x22, [sp, #32]
  41ec90:	mov	x22, x1
  41ec94:	cbz	x0, 41eda0 <ferror@plt+0x1ae10>
  41ec98:	mov	x0, x1
  41ec9c:	stp	x19, x20, [sp, #16]
  41eca0:	mov	x21, x2
  41eca4:	ldr	x1, [x24]
  41eca8:	mov	x23, x3
  41ecac:	mov	x2, x3
  41ecb0:	blr	x21
  41ecb4:	mov	w20, w0
  41ecb8:	ldr	x19, [x24, #8]
  41ecbc:	cbz	x19, 41edb4 <ferror@plt+0x1ae24>
  41ecc0:	cmp	w0, #0x0
  41ecc4:	b.le	41ede8 <ferror@plt+0x1ae58>
  41ecc8:	str	x25, [sp, #64]
  41eccc:	mov	x25, x24
  41ecd0:	b	41ece0 <ferror@plt+0x1ad50>
  41ecd4:	b.le	41ed40 <ferror@plt+0x1adb0>
  41ecd8:	mov	x25, x19
  41ecdc:	mov	x19, x4
  41ece0:	ldr	x1, [x19]
  41ece4:	mov	x2, x23
  41ece8:	mov	x0, x22
  41ecec:	blr	x21
  41ecf0:	mov	w20, w0
  41ecf4:	ldr	x4, [x19, #8]
  41ecf8:	cmp	w0, #0x0
  41ecfc:	cbnz	x4, 41ecd4 <ferror@plt+0x1ad44>
  41ed00:	mov	x0, #0x10                  	// #16
  41ed04:	bl	41df20 <ferror@plt+0x19f90>
  41ed08:	ldr	x1, [x19, #8]
  41ed0c:	str	x22, [x0]
  41ed10:	cmp	x1, #0x0
  41ed14:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  41ed18:	b.gt	41ed7c <ferror@plt+0x1adec>
  41ed1c:	ldp	x21, x22, [sp, #32]
  41ed20:	str	x0, [x25, #8]
  41ed24:	ldr	x25, [sp, #64]
  41ed28:	str	x19, [x0, #8]
  41ed2c:	ldp	x19, x20, [sp, #16]
  41ed30:	mov	x0, x24
  41ed34:	ldp	x23, x24, [sp, #48]
  41ed38:	ldp	x29, x30, [sp], #80
  41ed3c:	ret
  41ed40:	mov	x0, #0x10                  	// #16
  41ed44:	bl	41df20 <ferror@plt+0x19f90>
  41ed48:	str	x22, [x0]
  41ed4c:	b	41ed1c <ferror@plt+0x1ad8c>
  41ed50:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41ed54:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ed58:	add	x2, x2, #0xf00
  41ed5c:	add	x1, x1, #0x978
  41ed60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ed64:	add	x0, x0, #0x108
  41ed68:	bl	414da8 <ferror@plt+0x10e18>
  41ed6c:	mov	x0, x24
  41ed70:	ldp	x23, x24, [sp, #48]
  41ed74:	ldp	x29, x30, [sp], #80
  41ed78:	ret
  41ed7c:	ldr	x25, [sp, #64]
  41ed80:	ldp	x21, x22, [sp, #32]
  41ed84:	str	x0, [x19, #8]
  41ed88:	ldp	x19, x20, [sp, #16]
  41ed8c:	str	xzr, [x0, #8]
  41ed90:	mov	x0, x24
  41ed94:	ldp	x23, x24, [sp, #48]
  41ed98:	ldp	x29, x30, [sp], #80
  41ed9c:	ret
  41eda0:	mov	x0, #0x10                  	// #16
  41eda4:	bl	41df20 <ferror@plt+0x19f90>
  41eda8:	stp	x22, xzr, [x0]
  41edac:	ldp	x21, x22, [sp, #32]
  41edb0:	b	41ed34 <ferror@plt+0x1ada4>
  41edb4:	mov	x0, #0x10                  	// #16
  41edb8:	bl	41df20 <ferror@plt+0x19f90>
  41edbc:	ldr	x1, [x24, #8]
  41edc0:	str	x22, [x0]
  41edc4:	cmp	x1, #0x0
  41edc8:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  41edcc:	b.gt	41edf8 <ferror@plt+0x1ae68>
  41edd0:	ldp	x19, x20, [sp, #16]
  41edd4:	ldp	x21, x22, [sp, #32]
  41edd8:	str	x24, [x0, #8]
  41eddc:	ldp	x23, x24, [sp, #48]
  41ede0:	ldp	x29, x30, [sp], #80
  41ede4:	ret
  41ede8:	mov	x0, #0x10                  	// #16
  41edec:	bl	41df20 <ferror@plt+0x19f90>
  41edf0:	str	x22, [x0]
  41edf4:	b	41edd0 <ferror@plt+0x1ae40>
  41edf8:	mov	x19, x24
  41edfc:	b	41ed80 <ferror@plt+0x1adf0>
  41ee00:	mov	x0, #0x10                  	// #16
  41ee04:	b	41e490 <ferror@plt+0x1a500>
  41ee08:	mov	x1, x0
  41ee0c:	mov	x2, #0x8                   	// #8
  41ee10:	mov	x0, #0x10                  	// #16
  41ee14:	b	41e800 <ferror@plt+0x1a870>
  41ee18:	mov	x1, x0
  41ee1c:	mov	x0, #0x10                  	// #16
  41ee20:	b	41e510 <ferror@plt+0x1a580>
  41ee24:	nop
  41ee28:	stp	x29, x30, [sp, #-48]!
  41ee2c:	mov	x29, sp
  41ee30:	str	x21, [sp, #32]
  41ee34:	mov	x21, x0
  41ee38:	cbz	x0, 41ee60 <ferror@plt+0x1aed0>
  41ee3c:	stp	x19, x20, [sp, #16]
  41ee40:	mov	x20, x1
  41ee44:	mov	x19, x0
  41ee48:	ldr	x0, [x19]
  41ee4c:	mov	x1, #0x0                   	// #0
  41ee50:	ldr	x19, [x19, #8]
  41ee54:	blr	x20
  41ee58:	cbnz	x19, 41ee48 <ferror@plt+0x1aeb8>
  41ee5c:	ldp	x19, x20, [sp, #16]
  41ee60:	mov	x1, x21
  41ee64:	ldr	x21, [sp, #32]
  41ee68:	mov	x2, #0x8                   	// #8
  41ee6c:	ldp	x29, x30, [sp], #48
  41ee70:	mov	x0, #0x10                  	// #16
  41ee74:	b	41e800 <ferror@plt+0x1a870>
  41ee78:	stp	x29, x30, [sp, #-32]!
  41ee7c:	mov	x29, sp
  41ee80:	stp	x19, x20, [sp, #16]
  41ee84:	mov	x20, x1
  41ee88:	mov	x19, x0
  41ee8c:	mov	x0, #0x10                  	// #16
  41ee90:	bl	41df20 <ferror@plt+0x19f90>
  41ee94:	stp	x20, xzr, [x0]
  41ee98:	cbz	x19, 41eeb4 <ferror@plt+0x1af24>
  41ee9c:	mov	x1, x19
  41eea0:	mov	x2, x1
  41eea4:	ldr	x1, [x1, #8]
  41eea8:	cbnz	x1, 41eea0 <ferror@plt+0x1af10>
  41eeac:	str	x0, [x2, #8]
  41eeb0:	mov	x0, x19
  41eeb4:	ldp	x19, x20, [sp, #16]
  41eeb8:	ldp	x29, x30, [sp], #32
  41eebc:	ret
  41eec0:	stp	x29, x30, [sp, #-32]!
  41eec4:	mov	x29, sp
  41eec8:	stp	x19, x20, [sp, #16]
  41eecc:	mov	x20, x1
  41eed0:	mov	x19, x0
  41eed4:	mov	x0, #0x10                  	// #16
  41eed8:	bl	41df20 <ferror@plt+0x19f90>
  41eedc:	stp	x20, x19, [x0]
  41eee0:	ldp	x19, x20, [sp, #16]
  41eee4:	ldp	x29, x30, [sp], #32
  41eee8:	ret
  41eeec:	nop
  41eef0:	stp	x29, x30, [sp, #-48]!
  41eef4:	cmp	w2, #0x0
  41eef8:	mov	x29, sp
  41eefc:	stp	x19, x20, [sp, #16]
  41ef00:	mov	x20, x0
  41ef04:	str	x21, [sp, #32]
  41ef08:	mov	x21, x1
  41ef0c:	b.lt	41ef9c <ferror@plt+0x1b00c>  // b.tstop
  41ef10:	b.eq	41ef6c <ferror@plt+0x1afdc>  // b.none
  41ef14:	mov	w19, w2
  41ef18:	mov	x0, #0x10                  	// #16
  41ef1c:	bl	41df20 <ferror@plt+0x19f90>
  41ef20:	str	x21, [x0]
  41ef24:	cbz	x20, 41ef88 <ferror@plt+0x1aff8>
  41ef28:	sub	w1, w19, #0x1
  41ef2c:	mov	x2, x20
  41ef30:	mov	x4, x2
  41ef34:	cmp	w1, #0x0
  41ef38:	ldr	x2, [x2, #8]
  41ef3c:	cset	w3, gt
  41ef40:	sub	w1, w1, #0x1
  41ef44:	cmp	x2, #0x0
  41ef48:	csel	w3, w3, wzr, ne  // ne = any
  41ef4c:	cbnz	w3, 41ef30 <ferror@plt+0x1afa0>
  41ef50:	str	x2, [x0, #8]
  41ef54:	str	x0, [x4, #8]
  41ef58:	mov	x0, x20
  41ef5c:	ldp	x19, x20, [sp, #16]
  41ef60:	ldr	x21, [sp, #32]
  41ef64:	ldp	x29, x30, [sp], #48
  41ef68:	ret
  41ef6c:	mov	x0, #0x10                  	// #16
  41ef70:	bl	41df20 <ferror@plt+0x19f90>
  41ef74:	stp	x21, x20, [x0]
  41ef78:	ldp	x19, x20, [sp, #16]
  41ef7c:	ldr	x21, [sp, #32]
  41ef80:	ldp	x29, x30, [sp], #48
  41ef84:	ret
  41ef88:	str	xzr, [x0, #8]
  41ef8c:	ldp	x19, x20, [sp, #16]
  41ef90:	ldr	x21, [sp, #32]
  41ef94:	ldp	x29, x30, [sp], #48
  41ef98:	ret
  41ef9c:	mov	x0, #0x10                  	// #16
  41efa0:	bl	41df20 <ferror@plt+0x19f90>
  41efa4:	stp	x21, xzr, [x0]
  41efa8:	cbz	x20, 41ef5c <ferror@plt+0x1afcc>
  41efac:	mov	x1, x20
  41efb0:	mov	x2, x1
  41efb4:	ldr	x1, [x1, #8]
  41efb8:	cbnz	x1, 41efb0 <ferror@plt+0x1b020>
  41efbc:	str	x0, [x2, #8]
  41efc0:	mov	x0, x20
  41efc4:	ldp	x19, x20, [sp, #16]
  41efc8:	ldr	x21, [sp, #32]
  41efcc:	ldp	x29, x30, [sp], #48
  41efd0:	ret
  41efd4:	nop
  41efd8:	stp	x29, x30, [sp, #-64]!
  41efdc:	mov	x29, sp
  41efe0:	stp	x19, x20, [sp, #16]
  41efe4:	mov	x20, x1
  41efe8:	stp	x21, x22, [sp, #32]
  41efec:	mov	x22, x2
  41eff0:	str	x23, [sp, #48]
  41eff4:	cbz	x0, 41f07c <ferror@plt+0x1b0ec>
  41eff8:	mov	x21, x0
  41effc:	mov	x19, x0
  41f000:	mov	x1, #0x0                   	// #0
  41f004:	b	41f00c <ferror@plt+0x1b07c>
  41f008:	mov	x19, x3
  41f00c:	cmp	x20, x19
  41f010:	b.eq	41f050 <ferror@plt+0x1b0c0>  // b.none
  41f014:	ldr	x3, [x19, #8]
  41f018:	mov	x1, x19
  41f01c:	cbnz	x3, 41f008 <ferror@plt+0x1b078>
  41f020:	mov	x0, #0x10                  	// #16
  41f024:	bl	41df20 <ferror@plt+0x19f90>
  41f028:	ldr	x1, [x19, #8]
  41f02c:	mov	x23, x21
  41f030:	stp	x22, x1, [x0]
  41f034:	str	x0, [x19, #8]
  41f038:	mov	x0, x23
  41f03c:	ldp	x19, x20, [sp, #16]
  41f040:	ldp	x21, x22, [sp, #32]
  41f044:	ldr	x23, [sp, #48]
  41f048:	ldp	x29, x30, [sp], #64
  41f04c:	ret
  41f050:	cbnz	x1, 41f0c8 <ferror@plt+0x1b138>
  41f054:	mov	x0, #0x10                  	// #16
  41f058:	bl	41df20 <ferror@plt+0x19f90>
  41f05c:	stp	x22, x21, [x0]
  41f060:	mov	x23, x0
  41f064:	mov	x0, x23
  41f068:	ldp	x19, x20, [sp, #16]
  41f06c:	ldp	x21, x22, [sp, #32]
  41f070:	ldr	x23, [sp, #48]
  41f074:	ldp	x29, x30, [sp], #64
  41f078:	ret
  41f07c:	mov	x0, #0x10                  	// #16
  41f080:	bl	41df20 <ferror@plt+0x19f90>
  41f084:	stp	x22, xzr, [x0]
  41f088:	mov	x23, x0
  41f08c:	cbz	x20, 41f038 <ferror@plt+0x1b0a8>
  41f090:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41f094:	add	x1, x1, #0x978
  41f098:	add	x1, x1, #0x20
  41f09c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  41f0a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f0a4:	add	x2, x2, #0xd28
  41f0a8:	add	x0, x0, #0x108
  41f0ac:	bl	414da8 <ferror@plt+0x10e18>
  41f0b0:	mov	x0, x23
  41f0b4:	ldp	x19, x20, [sp, #16]
  41f0b8:	ldp	x21, x22, [sp, #32]
  41f0bc:	ldr	x23, [sp, #48]
  41f0c0:	ldp	x29, x30, [sp], #64
  41f0c4:	ret
  41f0c8:	mov	x19, x1
  41f0cc:	b	41f020 <ferror@plt+0x1b090>
  41f0d0:	cbz	x1, 41f0f0 <ferror@plt+0x1b160>
  41f0d4:	cbz	x0, 41f0f4 <ferror@plt+0x1b164>
  41f0d8:	mov	x2, x0
  41f0dc:	nop
  41f0e0:	mov	x3, x2
  41f0e4:	ldr	x2, [x2, #8]
  41f0e8:	cbnz	x2, 41f0e0 <ferror@plt+0x1b150>
  41f0ec:	str	x1, [x3, #8]
  41f0f0:	ret
  41f0f4:	mov	x0, x1
  41f0f8:	ret
  41f0fc:	nop
  41f100:	stp	x29, x30, [sp, #-32]!
  41f104:	mov	x29, sp
  41f108:	str	x19, [sp, #16]
  41f10c:	mov	x19, x0
  41f110:	cbz	x0, 41f14c <ferror@plt+0x1b1bc>
  41f114:	mov	x4, x1
  41f118:	mov	x5, #0x0                   	// #0
  41f11c:	mov	x1, x0
  41f120:	b	41f130 <ferror@plt+0x1b1a0>
  41f124:	mov	x5, x1
  41f128:	mov	x1, x2
  41f12c:	cbz	x2, 41f14c <ferror@plt+0x1b1bc>
  41f130:	ldp	x3, x2, [x1]
  41f134:	cmp	x3, x4
  41f138:	b.ne	41f124 <ferror@plt+0x1b194>  // b.any
  41f13c:	cbz	x5, 41f15c <ferror@plt+0x1b1cc>
  41f140:	str	x2, [x5, #8]
  41f144:	mov	x0, #0x10                  	// #16
  41f148:	bl	41e510 <ferror@plt+0x1a580>
  41f14c:	mov	x0, x19
  41f150:	ldr	x19, [sp, #16]
  41f154:	ldp	x29, x30, [sp], #32
  41f158:	ret
  41f15c:	mov	x19, x2
  41f160:	b	41f144 <ferror@plt+0x1b1b4>
  41f164:	nop
  41f168:	stp	x29, x30, [sp, #-48]!
  41f16c:	mov	x29, sp
  41f170:	stp	x21, x22, [sp, #32]
  41f174:	cbz	x0, 41f1dc <ferror@plt+0x1b24c>
  41f178:	mov	x22, x0
  41f17c:	stp	x19, x20, [sp, #16]
  41f180:	mov	x19, x0
  41f184:	mov	x20, x1
  41f188:	mov	x21, #0x0                   	// #0
  41f18c:	nop
  41f190:	mov	x1, x19
  41f194:	ldp	x0, x19, [x19]
  41f198:	cmp	x0, x20
  41f19c:	b.eq	41f1bc <ferror@plt+0x1b22c>  // b.none
  41f1a0:	mov	x21, x1
  41f1a4:	cbnz	x19, 41f190 <ferror@plt+0x1b200>
  41f1a8:	mov	x0, x22
  41f1ac:	ldp	x19, x20, [sp, #16]
  41f1b0:	ldp	x21, x22, [sp, #32]
  41f1b4:	ldp	x29, x30, [sp], #48
  41f1b8:	ret
  41f1bc:	cbz	x21, 41f1d4 <ferror@plt+0x1b244>
  41f1c0:	str	x19, [x21, #8]
  41f1c4:	mov	x0, #0x10                  	// #16
  41f1c8:	bl	41e510 <ferror@plt+0x1a580>
  41f1cc:	cbnz	x19, 41f190 <ferror@plt+0x1b200>
  41f1d0:	b	41f1a8 <ferror@plt+0x1b218>
  41f1d4:	mov	x22, x19
  41f1d8:	b	41f1c4 <ferror@plt+0x1b234>
  41f1dc:	mov	x22, #0x0                   	// #0
  41f1e0:	mov	x0, x22
  41f1e4:	ldp	x21, x22, [sp, #32]
  41f1e8:	ldp	x29, x30, [sp], #48
  41f1ec:	ret
  41f1f0:	cbz	x0, 41f218 <ferror@plt+0x1b288>
  41f1f4:	cmp	x0, x1
  41f1f8:	b.eq	41f22c <ferror@plt+0x1b29c>  // b.none
  41f1fc:	mov	x2, x0
  41f200:	b	41f208 <ferror@plt+0x1b278>
  41f204:	b.eq	41f21c <ferror@plt+0x1b28c>  // b.none
  41f208:	mov	x3, x2
  41f20c:	ldr	x2, [x2, #8]
  41f210:	cmp	x1, x2
  41f214:	cbnz	x2, 41f204 <ferror@plt+0x1b274>
  41f218:	ret
  41f21c:	ldr	x1, [x2, #8]
  41f220:	str	x1, [x3, #8]
  41f224:	str	xzr, [x2, #8]
  41f228:	ret
  41f22c:	mov	x2, x1
  41f230:	ldr	x0, [x0, #8]
  41f234:	str	xzr, [x2, #8]
  41f238:	b	41f228 <ferror@plt+0x1b298>
  41f23c:	nop
  41f240:	stp	x29, x30, [sp, #-32]!
  41f244:	mov	x29, sp
  41f248:	str	x19, [sp, #16]
  41f24c:	mov	x19, x0
  41f250:	cbz	x0, 41f278 <ferror@plt+0x1b2e8>
  41f254:	cmp	x0, x1
  41f258:	b.eq	41f2b4 <ferror@plt+0x1b324>  // b.none
  41f25c:	mov	x2, x0
  41f260:	b	41f268 <ferror@plt+0x1b2d8>
  41f264:	b.eq	41f290 <ferror@plt+0x1b300>  // b.none
  41f268:	mov	x3, x2
  41f26c:	ldr	x2, [x2, #8]
  41f270:	cmp	x1, x2
  41f274:	cbnz	x2, 41f264 <ferror@plt+0x1b2d4>
  41f278:	mov	x0, #0x10                  	// #16
  41f27c:	bl	41e510 <ferror@plt+0x1a580>
  41f280:	mov	x0, x19
  41f284:	ldr	x19, [sp, #16]
  41f288:	ldp	x29, x30, [sp], #32
  41f28c:	ret
  41f290:	ldr	x0, [x1, #8]
  41f294:	str	x0, [x3, #8]
  41f298:	str	xzr, [x2, #8]
  41f29c:	mov	x0, #0x10                  	// #16
  41f2a0:	bl	41e510 <ferror@plt+0x1a580>
  41f2a4:	mov	x0, x19
  41f2a8:	ldr	x19, [sp, #16]
  41f2ac:	ldp	x29, x30, [sp], #32
  41f2b0:	ret
  41f2b4:	mov	x2, x1
  41f2b8:	ldr	x19, [x0, #8]
  41f2bc:	str	xzr, [x2, #8]
  41f2c0:	b	41f29c <ferror@plt+0x1b30c>
  41f2c4:	nop
  41f2c8:	stp	x29, x30, [sp, #-64]!
  41f2cc:	mov	x29, sp
  41f2d0:	stp	x23, x24, [sp, #48]
  41f2d4:	mov	x24, #0x0                   	// #0
  41f2d8:	cbz	x0, 41f368 <ferror@plt+0x1b3d8>
  41f2dc:	stp	x19, x20, [sp, #16]
  41f2e0:	mov	x19, x0
  41f2e4:	mov	x23, x2
  41f2e8:	mov	x0, #0x10                  	// #16
  41f2ec:	stp	x21, x22, [sp, #32]
  41f2f0:	mov	x21, x1
  41f2f4:	bl	41df20 <ferror@plt+0x19f90>
  41f2f8:	mov	x24, x0
  41f2fc:	ldr	x0, [x19]
  41f300:	cbz	x21, 41f378 <ferror@plt+0x1b3e8>
  41f304:	mov	x1, x23
  41f308:	blr	x21
  41f30c:	str	x0, [x24]
  41f310:	ldr	x20, [x19, #8]
  41f314:	mov	x19, x24
  41f318:	cbnz	x20, 41f330 <ferror@plt+0x1b3a0>
  41f31c:	b	41f35c <ferror@plt+0x1b3cc>
  41f320:	blr	x21
  41f324:	str	x0, [x19]
  41f328:	ldr	x20, [x20, #8]
  41f32c:	cbz	x20, 41f35c <ferror@plt+0x1b3cc>
  41f330:	mov	x22, x19
  41f334:	mov	x0, #0x10                  	// #16
  41f338:	bl	41df20 <ferror@plt+0x19f90>
  41f33c:	mov	x19, x0
  41f340:	ldr	x0, [x20]
  41f344:	str	x19, [x22, #8]
  41f348:	mov	x1, x23
  41f34c:	cbnz	x21, 41f320 <ferror@plt+0x1b390>
  41f350:	ldr	x20, [x20, #8]
  41f354:	str	x0, [x19]
  41f358:	cbnz	x20, 41f330 <ferror@plt+0x1b3a0>
  41f35c:	ldp	x21, x22, [sp, #32]
  41f360:	str	xzr, [x19, #8]
  41f364:	ldp	x19, x20, [sp, #16]
  41f368:	mov	x0, x24
  41f36c:	ldp	x23, x24, [sp, #48]
  41f370:	ldp	x29, x30, [sp], #64
  41f374:	ret
  41f378:	str	x0, [x24]
  41f37c:	b	41f310 <ferror@plt+0x1b380>
  41f380:	mov	x2, #0x0                   	// #0
  41f384:	mov	x1, #0x0                   	// #0
  41f388:	b	41f2c8 <ferror@plt+0x1b338>
  41f38c:	nop
  41f390:	cbz	x0, 41f3b0 <ferror@plt+0x1b420>
  41f394:	mov	x2, #0x0                   	// #0
  41f398:	b	41f3a0 <ferror@plt+0x1b410>
  41f39c:	mov	x0, x1
  41f3a0:	ldr	x1, [x0, #8]
  41f3a4:	str	x2, [x0, #8]
  41f3a8:	mov	x2, x0
  41f3ac:	cbnz	x1, 41f39c <ferror@plt+0x1b40c>
  41f3b0:	ret
  41f3b4:	nop
  41f3b8:	sub	w2, w1, #0x1
  41f3bc:	cbz	w1, 41f3d4 <ferror@plt+0x1b444>
  41f3c0:	cbz	x0, 41f3d4 <ferror@plt+0x1b444>
  41f3c4:	sub	w2, w2, #0x1
  41f3c8:	cmn	w2, #0x1
  41f3cc:	ldr	x0, [x0, #8]
  41f3d0:	b.ne	41f3c0 <ferror@plt+0x1b430>  // b.any
  41f3d4:	ret
  41f3d8:	sub	w2, w1, #0x1
  41f3dc:	cbz	w1, 41f3fc <ferror@plt+0x1b46c>
  41f3e0:	cbnz	x0, 41f3ec <ferror@plt+0x1b45c>
  41f3e4:	b	41f408 <ferror@plt+0x1b478>
  41f3e8:	cbz	x0, 41f404 <ferror@plt+0x1b474>
  41f3ec:	sub	w2, w2, #0x1
  41f3f0:	cmn	w2, #0x1
  41f3f4:	ldr	x0, [x0, #8]
  41f3f8:	b.ne	41f3e8 <ferror@plt+0x1b458>  // b.any
  41f3fc:	cbz	x0, 41f408 <ferror@plt+0x1b478>
  41f400:	ldr	x0, [x0]
  41f404:	ret
  41f408:	mov	x0, #0x0                   	// #0
  41f40c:	ret
  41f410:	cbnz	x0, 41f420 <ferror@plt+0x1b490>
  41f414:	b	41f430 <ferror@plt+0x1b4a0>
  41f418:	ldr	x0, [x0, #8]
  41f41c:	cbz	x0, 41f42c <ferror@plt+0x1b49c>
  41f420:	ldr	x2, [x0]
  41f424:	cmp	x2, x1
  41f428:	b.ne	41f418 <ferror@plt+0x1b488>  // b.any
  41f42c:	ret
  41f430:	mov	x0, #0x0                   	// #0
  41f434:	ret
  41f438:	stp	x29, x30, [sp, #-48]!
  41f43c:	mov	x29, sp
  41f440:	stp	x19, x20, [sp, #16]
  41f444:	mov	x19, x0
  41f448:	cbz	x2, 41f4a0 <ferror@plt+0x1b510>
  41f44c:	str	x21, [sp, #32]
  41f450:	mov	x20, x2
  41f454:	mov	x21, x1
  41f458:	cbnz	x0, 41f468 <ferror@plt+0x1b4d8>
  41f45c:	b	41f48c <ferror@plt+0x1b4fc>
  41f460:	ldr	x19, [x19, #8]
  41f464:	cbz	x19, 41f48c <ferror@plt+0x1b4fc>
  41f468:	ldr	x0, [x19]
  41f46c:	mov	x1, x21
  41f470:	blr	x20
  41f474:	cbnz	w0, 41f460 <ferror@plt+0x1b4d0>
  41f478:	mov	x0, x19
  41f47c:	ldp	x19, x20, [sp, #16]
  41f480:	ldr	x21, [sp, #32]
  41f484:	ldp	x29, x30, [sp], #48
  41f488:	ret
  41f48c:	mov	x0, #0x0                   	// #0
  41f490:	ldp	x19, x20, [sp, #16]
  41f494:	ldr	x21, [sp, #32]
  41f498:	ldp	x29, x30, [sp], #48
  41f49c:	ret
  41f4a0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41f4a4:	add	x1, x1, #0x978
  41f4a8:	add	x1, x1, #0x38
  41f4ac:	adrp	x2, 440000 <ferror@plt+0x3c070>
  41f4b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f4b4:	add	x2, x2, #0xf00
  41f4b8:	add	x0, x0, #0x108
  41f4bc:	bl	414da8 <ferror@plt+0x10e18>
  41f4c0:	mov	x0, x19
  41f4c4:	ldp	x19, x20, [sp, #16]
  41f4c8:	ldp	x29, x30, [sp], #48
  41f4cc:	ret
  41f4d0:	mov	x2, x0
  41f4d4:	cbz	x0, 41f4fc <ferror@plt+0x1b56c>
  41f4d8:	cmp	x2, x1
  41f4dc:	mov	w0, #0x0                   	// #0
  41f4e0:	b.ne	41f4ec <ferror@plt+0x1b55c>  // b.any
  41f4e4:	b	41f500 <ferror@plt+0x1b570>
  41f4e8:	b.eq	41f500 <ferror@plt+0x1b570>  // b.none
  41f4ec:	ldr	x2, [x2, #8]
  41f4f0:	add	w0, w0, #0x1
  41f4f4:	cmp	x1, x2
  41f4f8:	cbnz	x2, 41f4e8 <ferror@plt+0x1b558>
  41f4fc:	mov	w0, #0xffffffff            	// #-1
  41f500:	ret
  41f504:	nop
  41f508:	mov	x2, x0
  41f50c:	cbz	x0, 41f534 <ferror@plt+0x1b5a4>
  41f510:	mov	w0, #0x0                   	// #0
  41f514:	b	41f524 <ferror@plt+0x1b594>
  41f518:	ldr	x2, [x2, #8]
  41f51c:	add	w0, w0, #0x1
  41f520:	cbz	x2, 41f534 <ferror@plt+0x1b5a4>
  41f524:	ldr	x3, [x2]
  41f528:	cmp	x3, x1
  41f52c:	b.ne	41f518 <ferror@plt+0x1b588>  // b.any
  41f530:	ret
  41f534:	mov	w0, #0xffffffff            	// #-1
  41f538:	ret
  41f53c:	nop
  41f540:	mov	x1, x0
  41f544:	mov	x0, #0x0                   	// #0
  41f548:	cbz	x1, 41f55c <ferror@plt+0x1b5cc>
  41f54c:	nop
  41f550:	mov	x0, x1
  41f554:	ldr	x1, [x1, #8]
  41f558:	cbnz	x1, 41f550 <ferror@plt+0x1b5c0>
  41f55c:	ret
  41f560:	mov	x1, x0
  41f564:	mov	w0, #0x0                   	// #0
  41f568:	cbz	x1, 41f57c <ferror@plt+0x1b5ec>
  41f56c:	nop
  41f570:	ldr	x1, [x1, #8]
  41f574:	add	w0, w0, #0x1
  41f578:	cbnz	x1, 41f570 <ferror@plt+0x1b5e0>
  41f57c:	ret
  41f580:	cbz	x0, 41f5c4 <ferror@plt+0x1b634>
  41f584:	stp	x29, x30, [sp, #-48]!
  41f588:	mov	x29, sp
  41f58c:	stp	x19, x20, [sp, #16]
  41f590:	mov	x19, x0
  41f594:	mov	x20, x2
  41f598:	str	x21, [sp, #32]
  41f59c:	mov	x21, x1
  41f5a0:	ldr	x0, [x19]
  41f5a4:	mov	x1, x20
  41f5a8:	ldr	x19, [x19, #8]
  41f5ac:	blr	x21
  41f5b0:	cbnz	x19, 41f5a0 <ferror@plt+0x1b610>
  41f5b4:	ldp	x19, x20, [sp, #16]
  41f5b8:	ldr	x21, [sp, #32]
  41f5bc:	ldp	x29, x30, [sp], #48
  41f5c0:	ret
  41f5c4:	ret
  41f5c8:	mov	x3, #0x0                   	// #0
  41f5cc:	b	41ec78 <ferror@plt+0x1ace8>
  41f5d0:	b	41ec78 <ferror@plt+0x1ace8>
  41f5d4:	nop
  41f5d8:	mov	x2, #0x0                   	// #0
  41f5dc:	b	41eb70 <ferror@plt+0x1abe0>
  41f5e0:	b	41eb70 <ferror@plt+0x1abe0>
  41f5e4:	nop
  41f5e8:	b	403a70 <access@plt>
  41f5ec:	nop
  41f5f0:	b	4037a0 <chmod@plt>
  41f5f4:	nop
  41f5f8:	stp	x29, x30, [sp, #-48]!
  41f5fc:	mov	x29, sp
  41f600:	stp	x19, x20, [sp, #16]
  41f604:	mov	w20, w2
  41f608:	stp	x21, x22, [sp, #32]
  41f60c:	mov	x22, x0
  41f610:	mov	w21, w1
  41f614:	mov	w2, w20
  41f618:	mov	w1, w21
  41f61c:	mov	x0, x22
  41f620:	bl	4037b0 <open@plt>
  41f624:	mov	w19, w0
  41f628:	cmn	w0, #0x1
  41f62c:	b.eq	41f644 <ferror@plt+0x1b6b4>  // b.none
  41f630:	mov	w0, w19
  41f634:	ldp	x19, x20, [sp, #16]
  41f638:	ldp	x21, x22, [sp, #32]
  41f63c:	ldp	x29, x30, [sp], #48
  41f640:	ret
  41f644:	bl	403e80 <__errno_location@plt>
  41f648:	ldr	w0, [x0]
  41f64c:	cmp	w0, #0x4
  41f650:	b.eq	41f614 <ferror@plt+0x1b684>  // b.none
  41f654:	mov	w0, w19
  41f658:	ldp	x19, x20, [sp, #16]
  41f65c:	ldp	x21, x22, [sp, #32]
  41f660:	ldp	x29, x30, [sp], #48
  41f664:	ret
  41f668:	b	403f70 <creat@plt>
  41f66c:	nop
  41f670:	b	403c70 <rename@plt>
  41f674:	nop
  41f678:	b	403f20 <mkdir@plt>
  41f67c:	nop
  41f680:	b	403b80 <chdir@plt>
  41f684:	nop
  41f688:	mov	x2, x1
  41f68c:	mov	x1, x0
  41f690:	mov	w0, #0x0                   	// #0
  41f694:	b	403eb0 <__xstat@plt>
  41f698:	mov	x2, x1
  41f69c:	mov	x1, x0
  41f6a0:	mov	w0, #0x0                   	// #0
  41f6a4:	b	403d40 <__lxstat@plt>
  41f6a8:	b	403f10 <unlink@plt>
  41f6ac:	nop
  41f6b0:	b	403570 <remove@plt>
  41f6b4:	nop
  41f6b8:	b	403b30 <rmdir@plt>
  41f6bc:	nop
  41f6c0:	b	403780 <fopen@plt>
  41f6c4:	nop
  41f6c8:	b	403c20 <freopen@plt>
  41f6cc:	nop
  41f6d0:	b	403c90 <utime@plt>
  41f6d4:	nop
  41f6d8:	stp	x29, x30, [sp, #-64]!
  41f6dc:	mov	x29, sp
  41f6e0:	stp	x19, x20, [sp, #16]
  41f6e4:	mov	x19, x1
  41f6e8:	bl	4039c0 <close@plt>
  41f6ec:	cmn	w0, #0x1
  41f6f0:	b.eq	41f704 <ferror@plt+0x1b774>  // b.none
  41f6f4:	mov	w0, #0x1                   	// #1
  41f6f8:	ldp	x19, x20, [sp, #16]
  41f6fc:	ldp	x29, x30, [sp], #64
  41f700:	ret
  41f704:	stp	x21, x22, [sp, #32]
  41f708:	bl	403e80 <__errno_location@plt>
  41f70c:	mov	x20, x0
  41f710:	mov	w0, #0x1                   	// #1
  41f714:	ldr	w21, [x20]
  41f718:	cmp	w21, #0x4
  41f71c:	b.eq	41f770 <ferror@plt+0x1b7e0>  // b.none
  41f720:	str	x23, [sp, #48]
  41f724:	bl	409f68 <ferror@plt+0x5fd8>
  41f728:	mov	w22, w0
  41f72c:	mov	w0, w21
  41f730:	bl	40a478 <ferror@plt+0x64e8>
  41f734:	mov	w23, w0
  41f738:	mov	w0, w21
  41f73c:	bl	41fdf0 <ferror@plt+0x1be60>
  41f740:	mov	w2, w23
  41f744:	mov	x3, x0
  41f748:	mov	w1, w22
  41f74c:	mov	x0, x19
  41f750:	bl	4097a8 <ferror@plt+0x5818>
  41f754:	ldr	x23, [sp, #48]
  41f758:	str	w21, [x20]
  41f75c:	mov	w0, #0x0                   	// #0
  41f760:	ldp	x19, x20, [sp, #16]
  41f764:	ldp	x21, x22, [sp, #32]
  41f768:	ldp	x29, x30, [sp], #64
  41f76c:	ret
  41f770:	ldp	x19, x20, [sp, #16]
  41f774:	ldp	x21, x22, [sp, #32]
  41f778:	ldp	x29, x30, [sp], #64
  41f77c:	ret
  41f780:	stp	x29, x30, [sp, #-32]!
  41f784:	mov	x29, sp
  41f788:	str	x19, [sp, #16]
  41f78c:	dmb	ish
  41f790:	adrp	x0, 49b000 <ferror@plt+0x97070>
  41f794:	add	x19, x0, #0xe20
  41f798:	ldr	x0, [x0, #3616]
  41f79c:	cbz	x0, 41f7b0 <ferror@plt+0x1b820>
  41f7a0:	ldr	x0, [x19, #8]
  41f7a4:	ldr	x19, [sp, #16]
  41f7a8:	ldp	x29, x30, [sp], #32
  41f7ac:	ret
  41f7b0:	mov	x0, x19
  41f7b4:	bl	427798 <ferror@plt+0x23808>
  41f7b8:	cbz	w0, 41f7a0 <ferror@plt+0x1b810>
  41f7bc:	mov	x2, #0x0                   	// #0
  41f7c0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41f7c4:	mov	w0, #0x1fbf                	// #8127
  41f7c8:	add	x1, x1, #0x9c8
  41f7cc:	bl	403f30 <newlocale@plt>
  41f7d0:	mov	x2, x0
  41f7d4:	mov	x1, #0x1                   	// #1
  41f7d8:	mov	x0, x19
  41f7dc:	str	x2, [x19, #8]
  41f7e0:	bl	427838 <ferror@plt+0x238a8>
  41f7e4:	ldr	x0, [x19, #8]
  41f7e8:	ldr	x19, [sp, #16]
  41f7ec:	ldp	x29, x30, [sp], #32
  41f7f0:	ret
  41f7f4:	nop
  41f7f8:	stp	x29, x30, [sp, #-32]!
  41f7fc:	mov	x29, sp
  41f800:	stp	x19, x20, [sp, #16]
  41f804:	mov	x19, #0x0                   	// #0
  41f808:	cbz	x0, 41f830 <ferror@plt+0x1b8a0>
  41f80c:	mov	x19, x0
  41f810:	bl	4034d0 <strlen@plt>
  41f814:	add	x20, x0, #0x1
  41f818:	mov	x0, x20
  41f81c:	bl	413538 <ferror@plt+0xf5a8>
  41f820:	mov	x1, x19
  41f824:	mov	x2, x20
  41f828:	mov	x19, x0
  41f82c:	bl	403460 <memcpy@plt>
  41f830:	mov	x0, x19
  41f834:	ldp	x19, x20, [sp, #16]
  41f838:	ldp	x29, x30, [sp], #32
  41f83c:	ret
  41f840:	stp	x29, x30, [sp, #-32]!
  41f844:	mov	x29, sp
  41f848:	stp	x19, x20, [sp, #16]
  41f84c:	mov	x19, #0x0                   	// #0
  41f850:	cbz	x0, 41f874 <ferror@plt+0x1b8e4>
  41f854:	mov	w19, w1
  41f858:	mov	x20, x0
  41f85c:	mov	x0, x19
  41f860:	bl	413538 <ferror@plt+0xf5a8>
  41f864:	mov	x2, x19
  41f868:	mov	x1, x20
  41f86c:	mov	x19, x0
  41f870:	bl	403460 <memcpy@plt>
  41f874:	mov	x0, x19
  41f878:	ldp	x19, x20, [sp, #16]
  41f87c:	ldp	x29, x30, [sp], #32
  41f880:	ret
  41f884:	nop
  41f888:	stp	x29, x30, [sp, #-32]!
  41f88c:	mov	x29, sp
  41f890:	stp	x19, x20, [sp, #16]
  41f894:	mov	x20, #0x0                   	// #0
  41f898:	cbz	x0, 41f8c0 <ferror@plt+0x1b930>
  41f89c:	mov	x19, x1
  41f8a0:	mov	x20, x0
  41f8a4:	add	x0, x1, #0x1
  41f8a8:	bl	413538 <ferror@plt+0xf5a8>
  41f8ac:	mov	x1, x20
  41f8b0:	mov	x20, x0
  41f8b4:	mov	x2, x19
  41f8b8:	bl	403e10 <strncpy@plt>
  41f8bc:	strb	wzr, [x20, x19]
  41f8c0:	mov	x0, x20
  41f8c4:	ldp	x19, x20, [sp, #16]
  41f8c8:	ldp	x29, x30, [sp], #32
  41f8cc:	ret
  41f8d0:	stp	x29, x30, [sp, #-32]!
  41f8d4:	mov	x29, sp
  41f8d8:	stp	x19, x20, [sp, #16]
  41f8dc:	mov	x19, x0
  41f8e0:	and	w20, w1, #0xff
  41f8e4:	add	x0, x0, #0x1
  41f8e8:	bl	413538 <ferror@plt+0xf5a8>
  41f8ec:	mov	w1, w20
  41f8f0:	mov	x20, x0
  41f8f4:	mov	x2, x19
  41f8f8:	bl	403880 <memset@plt>
  41f8fc:	mov	x0, x20
  41f900:	strb	wzr, [x20, x19]
  41f904:	ldp	x19, x20, [sp, #16]
  41f908:	ldp	x29, x30, [sp], #32
  41f90c:	ret
  41f910:	stp	x29, x30, [sp, #-16]!
  41f914:	mov	x29, sp
  41f918:	cbz	x0, 41f928 <ferror@plt+0x1b998>
  41f91c:	cbz	x1, 41f950 <ferror@plt+0x1b9c0>
  41f920:	ldp	x29, x30, [sp], #16
  41f924:	b	403720 <stpcpy@plt>
  41f928:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41f92c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41f930:	add	x2, x2, #0x9d0
  41f934:	add	x1, x1, #0xb30
  41f938:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f93c:	add	x0, x0, #0x108
  41f940:	bl	414da8 <ferror@plt+0x10e18>
  41f944:	mov	x0, #0x0                   	// #0
  41f948:	ldp	x29, x30, [sp], #16
  41f94c:	ret
  41f950:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  41f954:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41f958:	add	x2, x2, #0x3b0
  41f95c:	add	x1, x1, #0xb30
  41f960:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41f964:	add	x0, x0, #0x108
  41f968:	bl	414da8 <ferror@plt+0x10e18>
  41f96c:	mov	x0, #0x0                   	// #0
  41f970:	ldp	x29, x30, [sp], #16
  41f974:	ret
  41f978:	mov	x3, x1
  41f97c:	stp	x29, x30, [sp, #-64]!
  41f980:	mov	x1, x0
  41f984:	mov	x29, sp
  41f988:	ldp	x4, x5, [x3]
  41f98c:	stp	x4, x5, [sp, #16]
  41f990:	add	x2, sp, #0x10
  41f994:	ldp	x4, x5, [x3, #16]
  41f998:	add	x0, sp, #0x38
  41f99c:	stp	x4, x5, [sp, #32]
  41f9a0:	str	xzr, [sp, #56]
  41f9a4:	bl	42f0e0 <ferror@plt+0x2b150>
  41f9a8:	ldr	x0, [sp, #56]
  41f9ac:	ldp	x29, x30, [sp], #64
  41f9b0:	ret
  41f9b4:	nop
  41f9b8:	stp	x29, x30, [sp, #-320]!
  41f9bc:	mov	w9, #0xffffffc8            	// #-56
  41f9c0:	mov	w8, #0xffffff80            	// #-128
  41f9c4:	mov	x29, sp
  41f9c8:	add	x11, sp, #0x140
  41f9cc:	add	x10, sp, #0x100
  41f9d0:	stp	xzr, x11, [sp, #56]
  41f9d4:	mov	x12, x0
  41f9d8:	add	x0, sp, #0x38
  41f9dc:	stp	x11, x10, [sp, #72]
  41f9e0:	stp	w9, w8, [sp, #88]
  41f9e4:	ldp	x10, x11, [sp, #64]
  41f9e8:	stp	x10, x11, [sp, #16]
  41f9ec:	ldp	x8, x9, [sp, #80]
  41f9f0:	stp	x8, x9, [sp, #32]
  41f9f4:	stp	x10, x11, [sp, #96]
  41f9f8:	stp	x8, x9, [sp, #112]
  41f9fc:	str	q0, [sp, #128]
  41fa00:	str	q1, [sp, #144]
  41fa04:	str	q2, [sp, #160]
  41fa08:	str	q3, [sp, #176]
  41fa0c:	str	q4, [sp, #192]
  41fa10:	str	q5, [sp, #208]
  41fa14:	str	q6, [sp, #224]
  41fa18:	str	q7, [sp, #240]
  41fa1c:	stp	x1, x2, [sp, #264]
  41fa20:	add	x2, sp, #0x10
  41fa24:	mov	x1, x12
  41fa28:	stp	x3, x4, [sp, #280]
  41fa2c:	stp	x5, x6, [sp, #296]
  41fa30:	str	x7, [sp, #312]
  41fa34:	bl	42f0e0 <ferror@plt+0x2b150>
  41fa38:	ldr	x0, [sp, #56]
  41fa3c:	ldp	x29, x30, [sp], #320
  41fa40:	ret
  41fa44:	nop
  41fa48:	stp	x29, x30, [sp, #-144]!
  41fa4c:	mov	x29, sp
  41fa50:	stp	x19, x20, [sp, #16]
  41fa54:	stp	x1, x2, [sp, #88]
  41fa58:	stp	x3, x4, [sp, #104]
  41fa5c:	stp	x5, x6, [sp, #120]
  41fa60:	str	x7, [sp, #136]
  41fa64:	cbz	x0, 41fb90 <ferror@plt+0x1bc00>
  41fa68:	str	x21, [sp, #32]
  41fa6c:	mov	x21, x0
  41fa70:	bl	4034d0 <strlen@plt>
  41fa74:	add	x19, x0, #0x1
  41fa78:	ldr	x0, [sp, #88]
  41fa7c:	add	x20, sp, #0x50
  41fa80:	add	x2, sp, #0x90
  41fa84:	mov	w1, #0xffffffd0            	// #-48
  41fa88:	stp	x2, x2, [sp, #48]
  41fa8c:	str	x20, [sp, #64]
  41fa90:	stp	w1, wzr, [sp, #72]
  41fa94:	cbnz	x0, 41fab0 <ferror@plt+0x1bb20>
  41fa98:	b	41fae8 <ferror@plt+0x1bb58>
  41fa9c:	add	x1, x2, #0xf
  41faa0:	and	x1, x1, #0xfffffffffffffff8
  41faa4:	str	x1, [sp, #48]
  41faa8:	ldr	x0, [x2]
  41faac:	cbz	x0, 41fae8 <ferror@plt+0x1bb58>
  41fab0:	bl	4034d0 <strlen@plt>
  41fab4:	add	x19, x19, x0
  41fab8:	ldr	w1, [sp, #72]
  41fabc:	ldr	x2, [sp, #48]
  41fac0:	add	w0, w1, #0x8
  41fac4:	tbz	w1, #31, 41fa9c <ferror@plt+0x1bb0c>
  41fac8:	str	w0, [sp, #72]
  41facc:	cmp	w0, #0x0
  41fad0:	add	x0, x2, #0xf
  41fad4:	b.le	41fb78 <ferror@plt+0x1bbe8>
  41fad8:	and	x0, x0, #0xfffffffffffffff8
  41fadc:	str	x0, [sp, #48]
  41fae0:	ldr	x0, [x2]
  41fae4:	cbnz	x0, 41fab0 <ferror@plt+0x1bb20>
  41fae8:	mov	x0, x19
  41faec:	bl	413538 <ferror@plt+0xf5a8>
  41faf0:	mov	x1, x21
  41faf4:	mov	x19, x0
  41faf8:	bl	41f910 <ferror@plt+0x1b980>
  41fafc:	str	x20, [sp, #64]
  41fb00:	ldr	x1, [sp, #88]
  41fb04:	add	x3, sp, #0x90
  41fb08:	mov	w2, #0xffffffd0            	// #-48
  41fb0c:	stp	x3, x3, [sp, #48]
  41fb10:	stp	w2, wzr, [sp, #72]
  41fb14:	cbnz	x1, 41fb2c <ferror@plt+0x1bb9c>
  41fb18:	b	41fb64 <ferror@plt+0x1bbd4>
  41fb1c:	and	x3, x3, #0xfffffffffffffff8
  41fb20:	str	x3, [sp, #48]
  41fb24:	ldr	x1, [x1]
  41fb28:	cbz	x1, 41fb64 <ferror@plt+0x1bbd4>
  41fb2c:	bl	41f910 <ferror@plt+0x1b980>
  41fb30:	ldr	w2, [sp, #72]
  41fb34:	ldr	x1, [sp, #48]
  41fb38:	add	w4, w2, #0x8
  41fb3c:	add	x3, x1, #0xf
  41fb40:	tbz	w2, #31, 41fb1c <ferror@plt+0x1bb8c>
  41fb44:	str	w4, [sp, #72]
  41fb48:	add	x3, x1, #0xf
  41fb4c:	cmp	w4, #0x0
  41fb50:	and	x3, x3, #0xfffffffffffffff8
  41fb54:	b.le	41fb84 <ferror@plt+0x1bbf4>
  41fb58:	ldr	x1, [x1]
  41fb5c:	str	x3, [sp, #48]
  41fb60:	cbnz	x1, 41fb2c <ferror@plt+0x1bb9c>
  41fb64:	mov	x0, x19
  41fb68:	ldp	x19, x20, [sp, #16]
  41fb6c:	ldr	x21, [sp, #32]
  41fb70:	ldp	x29, x30, [sp], #144
  41fb74:	ret
  41fb78:	add	x0, sp, #0x90
  41fb7c:	add	x2, x0, w1, sxtw
  41fb80:	b	41faa8 <ferror@plt+0x1bb18>
  41fb84:	ldr	x1, [sp, #56]
  41fb88:	add	x1, x1, w2, sxtw
  41fb8c:	b	41fb24 <ferror@plt+0x1bb94>
  41fb90:	mov	x19, #0x0                   	// #0
  41fb94:	mov	x0, x19
  41fb98:	ldp	x19, x20, [sp, #16]
  41fb9c:	ldp	x29, x30, [sp], #144
  41fba0:	ret
  41fba4:	nop
  41fba8:	stp	x29, x30, [sp, #-32]!
  41fbac:	mov	x29, sp
  41fbb0:	cbz	x0, 41fbe4 <ferror@plt+0x1bc54>
  41fbb4:	stp	x19, x20, [sp, #16]
  41fbb8:	mov	x20, x1
  41fbbc:	mov	x19, x0
  41fbc0:	bl	403e80 <__errno_location@plt>
  41fbc4:	str	wzr, [x0]
  41fbc8:	bl	41f780 <ferror@plt+0x1b7f0>
  41fbcc:	mov	x2, x0
  41fbd0:	mov	x1, x20
  41fbd4:	mov	x0, x19
  41fbd8:	ldp	x19, x20, [sp, #16]
  41fbdc:	ldp	x29, x30, [sp], #32
  41fbe0:	b	403850 <strtod_l@plt>
  41fbe4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41fbe8:	add	x1, x1, #0xb30
  41fbec:	add	x1, x1, #0x10
  41fbf0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41fbf4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41fbf8:	add	x2, x2, #0x9e0
  41fbfc:	add	x0, x0, #0x108
  41fc00:	bl	414da8 <ferror@plt+0x10e18>
  41fc04:	movi	d0, #0x0
  41fc08:	ldp	x29, x30, [sp], #32
  41fc0c:	ret
  41fc10:	stp	x29, x30, [sp, #-64]!
  41fc14:	mov	x29, sp
  41fc18:	str	d8, [sp, #32]
  41fc1c:	cbz	x0, 41fcc4 <ferror@plt+0x1bd34>
  41fc20:	stp	x19, x20, [sp, #16]
  41fc24:	mov	x19, x1
  41fc28:	mov	x20, x0
  41fc2c:	add	x1, sp, #0x30
  41fc30:	stp	xzr, xzr, [sp, #48]
  41fc34:	bl	403540 <strtod@plt>
  41fc38:	ldr	x1, [sp, #48]
  41fc3c:	fmov	d8, d0
  41fc40:	cbz	x1, 41fc4c <ferror@plt+0x1bcbc>
  41fc44:	ldrb	w0, [x1]
  41fc48:	cbnz	w0, 41fc68 <ferror@plt+0x1bcd8>
  41fc4c:	cbz	x19, 41fcb0 <ferror@plt+0x1bd20>
  41fc50:	str	x1, [x19]
  41fc54:	fmov	d0, d8
  41fc58:	ldp	x19, x20, [sp, #16]
  41fc5c:	ldr	d8, [sp, #32]
  41fc60:	ldp	x29, x30, [sp], #64
  41fc64:	ret
  41fc68:	add	x1, sp, #0x38
  41fc6c:	mov	x0, x20
  41fc70:	bl	41fba8 <ferror@plt+0x1bc18>
  41fc74:	ldr	x1, [sp, #48]
  41fc78:	cbz	x1, 41fc4c <ferror@plt+0x1bcbc>
  41fc7c:	ldrb	w0, [x1]
  41fc80:	cbz	w0, 41fc4c <ferror@plt+0x1bcbc>
  41fc84:	ldr	x0, [sp, #56]
  41fc88:	cmp	x1, x0
  41fc8c:	b.cs	41fc4c <ferror@plt+0x1bcbc>  // b.hs, b.nlast
  41fc90:	fmov	d8, d0
  41fc94:	cbz	x19, 41fcb0 <ferror@plt+0x1bd20>
  41fc98:	str	x0, [x19]
  41fc9c:	fmov	d0, d8
  41fca0:	ldp	x19, x20, [sp, #16]
  41fca4:	ldr	d8, [sp, #32]
  41fca8:	ldp	x29, x30, [sp], #64
  41fcac:	ret
  41fcb0:	fmov	d0, d8
  41fcb4:	ldr	d8, [sp, #32]
  41fcb8:	ldp	x19, x20, [sp, #16]
  41fcbc:	ldp	x29, x30, [sp], #64
  41fcc0:	ret
  41fcc4:	movi	d8, #0x0
  41fcc8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41fccc:	add	x1, x1, #0xb30
  41fcd0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41fcd4:	add	x1, x1, #0x20
  41fcd8:	add	x2, x2, #0x9e0
  41fcdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41fce0:	add	x0, x0, #0x108
  41fce4:	bl	414da8 <ferror@plt+0x10e18>
  41fce8:	fmov	d0, d8
  41fcec:	ldr	d8, [sp, #32]
  41fcf0:	ldp	x29, x30, [sp], #64
  41fcf4:	ret
  41fcf8:	stp	x29, x30, [sp, #-48]!
  41fcfc:	mov	x29, sp
  41fd00:	str	d8, [sp, #40]
  41fd04:	fmov	d8, d0
  41fd08:	stp	x19, x20, [sp, #16]
  41fd0c:	mov	w20, w1
  41fd10:	mov	x19, x0
  41fd14:	str	x21, [sp, #32]
  41fd18:	mov	x21, x2
  41fd1c:	bl	41f780 <ferror@plt+0x1b7f0>
  41fd20:	bl	403b10 <uselocale@plt>
  41fd24:	fmov	d0, d8
  41fd28:	mov	x2, x21
  41fd2c:	sxtw	x1, w20
  41fd30:	mov	x20, x0
  41fd34:	mov	x0, x19
  41fd38:	bl	403710 <snprintf@plt>
  41fd3c:	mov	x0, x20
  41fd40:	bl	403b10 <uselocale@plt>
  41fd44:	mov	x0, x19
  41fd48:	ldr	d8, [sp, #40]
  41fd4c:	ldp	x19, x20, [sp, #16]
  41fd50:	ldr	x21, [sp, #32]
  41fd54:	ldp	x29, x30, [sp], #48
  41fd58:	ret
  41fd5c:	nop
  41fd60:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41fd64:	add	x2, x2, #0x9f0
  41fd68:	b	41fcf8 <ferror@plt+0x1bd68>
  41fd6c:	nop
  41fd70:	stp	x29, x30, [sp, #-48]!
  41fd74:	mov	x29, sp
  41fd78:	stp	x19, x20, [sp, #16]
  41fd7c:	mov	x19, x0
  41fd80:	mov	x20, x1
  41fd84:	str	x21, [sp, #32]
  41fd88:	mov	w21, w2
  41fd8c:	bl	41f780 <ferror@plt+0x1b7f0>
  41fd90:	mov	x3, x0
  41fd94:	mov	w2, w21
  41fd98:	mov	x1, x20
  41fd9c:	mov	x0, x19
  41fda0:	ldp	x19, x20, [sp, #16]
  41fda4:	ldr	x21, [sp, #32]
  41fda8:	ldp	x29, x30, [sp], #48
  41fdac:	b	4036f0 <strtoull_l@plt>
  41fdb0:	stp	x29, x30, [sp, #-48]!
  41fdb4:	mov	x29, sp
  41fdb8:	stp	x19, x20, [sp, #16]
  41fdbc:	mov	x19, x0
  41fdc0:	mov	x20, x1
  41fdc4:	str	x21, [sp, #32]
  41fdc8:	mov	w21, w2
  41fdcc:	bl	41f780 <ferror@plt+0x1b7f0>
  41fdd0:	mov	x3, x0
  41fdd4:	mov	w2, w21
  41fdd8:	mov	x1, x20
  41fddc:	mov	x0, x19
  41fde0:	ldp	x19, x20, [sp, #16]
  41fde4:	ldr	x21, [sp, #32]
  41fde8:	ldp	x29, x30, [sp], #48
  41fdec:	b	403520 <strtoll_l@plt>
  41fdf0:	stp	x29, x30, [sp, #-128]!
  41fdf4:	mov	x29, sp
  41fdf8:	stp	x19, x20, [sp, #16]
  41fdfc:	stp	x21, x22, [sp, #32]
  41fe00:	mov	w21, w0
  41fe04:	mov	x22, #0x0                   	// #0
  41fe08:	str	x23, [sp, #48]
  41fe0c:	bl	403e80 <__errno_location@plt>
  41fe10:	mov	x20, x0
  41fe14:	mov	w0, w21
  41fe18:	ldr	w23, [x20]
  41fe1c:	bl	4039a0 <strerror@plt>
  41fe20:	mov	x19, x0
  41fe24:	mov	x0, #0x0                   	// #0
  41fe28:	bl	434bf0 <ferror@plt+0x30c60>
  41fe2c:	cbz	w0, 41fe64 <ferror@plt+0x1bed4>
  41fe30:	cbz	x19, 41fe88 <ferror@plt+0x1bef8>
  41fe34:	mov	x0, x19
  41fe38:	bl	41a5e0 <ferror@plt+0x16650>
  41fe3c:	mov	x19, x0
  41fe40:	mov	x0, x22
  41fe44:	bl	413678 <ferror@plt+0xf6e8>
  41fe48:	ldp	x21, x22, [sp, #32]
  41fe4c:	str	w23, [x20]
  41fe50:	mov	x0, x19
  41fe54:	ldp	x19, x20, [sp, #16]
  41fe58:	ldr	x23, [sp, #48]
  41fe5c:	ldp	x29, x30, [sp], #128
  41fe60:	ret
  41fe64:	mov	x0, x19
  41fe68:	mov	x4, #0x0                   	// #0
  41fe6c:	mov	x3, #0x0                   	// #0
  41fe70:	mov	x2, #0x0                   	// #0
  41fe74:	mov	x1, #0xffffffffffffffff    	// #-1
  41fe78:	bl	436188 <ferror@plt+0x321f8>
  41fe7c:	mov	x19, x0
  41fe80:	mov	x22, x0
  41fe84:	cbnz	x19, 41fe34 <ferror@plt+0x1bea4>
  41fe88:	add	x19, sp, #0x40
  41fe8c:	mov	w2, w21
  41fe90:	mov	x0, x19
  41fe94:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41fe98:	add	x1, x1, #0x9f8
  41fe9c:	bl	4035e0 <sprintf@plt>
  41fea0:	b	41fe34 <ferror@plt+0x1bea4>
  41fea4:	nop
  41fea8:	stp	x29, x30, [sp, #-48]!
  41feac:	mov	x29, sp
  41feb0:	stp	x19, x20, [sp, #16]
  41feb4:	mov	w20, w0
  41feb8:	str	x21, [sp, #32]
  41febc:	bl	403e20 <strsignal@plt>
  41fec0:	mov	x21, #0x0                   	// #0
  41fec4:	mov	x19, x0
  41fec8:	mov	x0, #0x0                   	// #0
  41fecc:	bl	434bf0 <ferror@plt+0x30c60>
  41fed0:	cbz	w0, 41ff00 <ferror@plt+0x1bf70>
  41fed4:	cbz	x19, 41ff24 <ferror@plt+0x1bf94>
  41fed8:	mov	x0, x19
  41fedc:	bl	41a5e0 <ferror@plt+0x16650>
  41fee0:	mov	x19, x0
  41fee4:	mov	x0, x21
  41fee8:	bl	413678 <ferror@plt+0xf6e8>
  41feec:	mov	x0, x19
  41fef0:	ldp	x19, x20, [sp, #16]
  41fef4:	ldr	x21, [sp, #32]
  41fef8:	ldp	x29, x30, [sp], #48
  41fefc:	ret
  41ff00:	mov	x0, x19
  41ff04:	mov	x4, #0x0                   	// #0
  41ff08:	mov	x3, #0x0                   	// #0
  41ff0c:	mov	x2, #0x0                   	// #0
  41ff10:	mov	x1, #0xffffffffffffffff    	// #-1
  41ff14:	bl	436188 <ferror@plt+0x321f8>
  41ff18:	mov	x19, x0
  41ff1c:	mov	x21, x0
  41ff20:	cbnz	x19, 41fed8 <ferror@plt+0x1bf48>
  41ff24:	mov	w1, w20
  41ff28:	adrp	x0, 441000 <ferror@plt+0x3d070>
  41ff2c:	add	x0, x0, #0xa10
  41ff30:	bl	41f9b8 <ferror@plt+0x1ba28>
  41ff34:	mov	x19, x0
  41ff38:	mov	x21, x0
  41ff3c:	b	41fed8 <ferror@plt+0x1bf48>
  41ff40:	stp	x29, x30, [sp, #-16]!
  41ff44:	mov	x29, sp
  41ff48:	cbz	x0, 41ffa4 <ferror@plt+0x1c014>
  41ff4c:	cbz	x1, 41ffd0 <ferror@plt+0x1c040>
  41ff50:	cbz	x2, 41ff94 <ferror@plt+0x1c004>
  41ff54:	mov	x4, x0
  41ff58:	mov	x3, x1
  41ff5c:	cmp	x2, #0x1
  41ff60:	b.eq	41fffc <ferror@plt+0x1c06c>  // b.none
  41ff64:	add	x2, x0, x2
  41ff68:	b	41ff74 <ferror@plt+0x1bfe4>
  41ff6c:	cmn	x0, x2
  41ff70:	b.eq	41fffc <ferror@plt+0x1c06c>  // b.none
  41ff74:	ldrb	w5, [x3], #1
  41ff78:	strb	w5, [x4], #1
  41ff7c:	mvn	x0, x4
  41ff80:	cbnz	w5, 41ff6c <ferror@plt+0x1bfdc>
  41ff84:	sub	x0, x3, x1
  41ff88:	sub	x0, x0, #0x1
  41ff8c:	ldp	x29, x30, [sp], #16
  41ff90:	ret
  41ff94:	mov	x3, x1
  41ff98:	ldrb	w2, [x3], #1
  41ff9c:	cbnz	w2, 41ff98 <ferror@plt+0x1c008>
  41ffa0:	b	41ff84 <ferror@plt+0x1bff4>
  41ffa4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ffa8:	add	x1, x1, #0xb30
  41ffac:	add	x1, x1, #0x30
  41ffb0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  41ffb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ffb8:	add	x2, x2, #0x9d0
  41ffbc:	add	x0, x0, #0x108
  41ffc0:	bl	414da8 <ferror@plt+0x10e18>
  41ffc4:	mov	x0, #0x0                   	// #0
  41ffc8:	ldp	x29, x30, [sp], #16
  41ffcc:	ret
  41ffd0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  41ffd4:	add	x1, x1, #0xb30
  41ffd8:	add	x1, x1, #0x30
  41ffdc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  41ffe0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  41ffe4:	add	x2, x2, #0x3b0
  41ffe8:	add	x0, x0, #0x108
  41ffec:	bl	414da8 <ferror@plt+0x10e18>
  41fff0:	mov	x0, #0x0                   	// #0
  41fff4:	ldp	x29, x30, [sp], #16
  41fff8:	ret
  41fffc:	strb	wzr, [x4]
  420000:	b	41ff98 <ferror@plt+0x1c008>
  420004:	nop
  420008:	stp	x29, x30, [sp, #-32]!
  42000c:	mov	x6, x0
  420010:	mov	x29, sp
  420014:	cbz	x0, 4200a8 <ferror@plt+0x1c118>
  420018:	mov	x0, x1
  42001c:	cbz	x1, 4200e8 <ferror@plt+0x1c158>
  420020:	str	x19, [sp, #16]
  420024:	mov	x19, x2
  420028:	ldrb	w1, [x6]
  42002c:	cbz	w1, 42011c <ferror@plt+0x1c18c>
  420030:	add	x4, x6, x2
  420034:	mov	x3, x6
  420038:	cbnz	x2, 420044 <ferror@plt+0x1c0b4>
  42003c:	b	4200d4 <ferror@plt+0x1c144>
  420040:	b.eq	4200d4 <ferror@plt+0x1c144>  // b.none
  420044:	ldrb	w5, [x3, #1]!
  420048:	cmp	x3, x4
  42004c:	cbnz	w5, 420040 <ferror@plt+0x1c0b0>
  420050:	sub	x2, x3, x6
  420054:	mov	x4, x3
  420058:	sub	x6, x19, x2
  42005c:	mov	x19, x2
  420060:	cbz	x6, 4200d4 <ferror@plt+0x1c144>
  420064:	ldrb	w5, [x0]
  420068:	mov	x7, x0
  42006c:	cbz	w5, 420114 <ferror@plt+0x1c184>
  420070:	mov	x3, x4
  420074:	cmp	x6, #0x1
  420078:	b.eq	420088 <ferror@plt+0x1c0f8>  // b.none
  42007c:	strb	w5, [x3], #1
  420080:	sub	x6, x6, #0x1
  420084:	mov	x4, x3
  420088:	ldrb	w5, [x7, #1]!
  42008c:	cbnz	w5, 420070 <ferror@plt+0x1c0e0>
  420090:	sub	x7, x7, x0
  420094:	add	x0, x7, x19
  420098:	strb	wzr, [x4]
  42009c:	ldr	x19, [sp, #16]
  4200a0:	ldp	x29, x30, [sp], #32
  4200a4:	ret
  4200a8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4200ac:	add	x1, x1, #0xb30
  4200b0:	add	x1, x1, #0x40
  4200b4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4200b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4200bc:	add	x2, x2, #0x9d0
  4200c0:	add	x0, x0, #0x108
  4200c4:	bl	414da8 <ferror@plt+0x10e18>
  4200c8:	mov	x0, #0x0                   	// #0
  4200cc:	ldp	x29, x30, [sp], #32
  4200d0:	ret
  4200d4:	bl	4034d0 <strlen@plt>
  4200d8:	add	x0, x0, x19
  4200dc:	ldr	x19, [sp, #16]
  4200e0:	ldp	x29, x30, [sp], #32
  4200e4:	ret
  4200e8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4200ec:	add	x1, x1, #0xb30
  4200f0:	add	x1, x1, #0x40
  4200f4:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4200f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4200fc:	add	x2, x2, #0x3b0
  420100:	add	x0, x0, #0x108
  420104:	bl	414da8 <ferror@plt+0x10e18>
  420108:	mov	x0, #0x0                   	// #0
  42010c:	ldp	x29, x30, [sp], #32
  420110:	ret
  420114:	mov	x0, x19
  420118:	b	420098 <ferror@plt+0x1c108>
  42011c:	mov	x4, x6
  420120:	mov	x19, #0x0                   	// #0
  420124:	mov	x6, x2
  420128:	b	420060 <ferror@plt+0x1c0d0>
  42012c:	nop
  420130:	stp	x29, x30, [sp, #-32]!
  420134:	mov	x29, sp
  420138:	cbz	x0, 42019c <ferror@plt+0x1c20c>
  42013c:	str	x19, [sp, #16]
  420140:	mov	x19, x0
  420144:	tbz	x1, #63, 420150 <ferror@plt+0x1c1c0>
  420148:	bl	4034d0 <strlen@plt>
  42014c:	mov	x1, x0
  420150:	mov	x0, x19
  420154:	bl	41f888 <ferror@plt+0x1b8f8>
  420158:	ldrb	w1, [x0]
  42015c:	cbz	w1, 420190 <ferror@plt+0x1c200>
  420160:	adrp	x5, 441000 <ferror@plt+0x3d070>
  420164:	add	x5, x5, #0xb30
  420168:	add	x5, x5, #0x60
  42016c:	mov	x3, x0
  420170:	ldrh	w4, [x5, w1, uxtw #1]
  420174:	add	w2, w1, #0x20
  420178:	and	w2, w2, #0xff
  42017c:	tst	x4, #0x200
  420180:	csel	w1, w2, w1, ne  // ne = any
  420184:	strb	w1, [x3]
  420188:	ldrb	w1, [x3, #1]!
  42018c:	cbnz	w1, 420170 <ferror@plt+0x1c1e0>
  420190:	ldr	x19, [sp, #16]
  420194:	ldp	x29, x30, [sp], #32
  420198:	ret
  42019c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4201a0:	add	x1, x1, #0xb30
  4201a4:	add	x1, x1, #0x50
  4201a8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  4201ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4201b0:	add	x2, x2, #0x558
  4201b4:	add	x0, x0, #0x108
  4201b8:	bl	414da8 <ferror@plt+0x10e18>
  4201bc:	mov	x0, #0x0                   	// #0
  4201c0:	ldp	x29, x30, [sp], #32
  4201c4:	ret
  4201c8:	stp	x29, x30, [sp, #-32]!
  4201cc:	mov	x29, sp
  4201d0:	cbz	x0, 420234 <ferror@plt+0x1c2a4>
  4201d4:	str	x19, [sp, #16]
  4201d8:	mov	x19, x0
  4201dc:	tbz	x1, #63, 4201e8 <ferror@plt+0x1c258>
  4201e0:	bl	4034d0 <strlen@plt>
  4201e4:	mov	x1, x0
  4201e8:	mov	x0, x19
  4201ec:	bl	41f888 <ferror@plt+0x1b8f8>
  4201f0:	ldrb	w1, [x0]
  4201f4:	cbz	w1, 420228 <ferror@plt+0x1c298>
  4201f8:	adrp	x5, 441000 <ferror@plt+0x3d070>
  4201fc:	add	x5, x5, #0xb30
  420200:	add	x5, x5, #0x60
  420204:	mov	x3, x0
  420208:	ldrh	w4, [x5, w1, uxtw #1]
  42020c:	sub	w2, w1, #0x20
  420210:	and	w2, w2, #0xff
  420214:	tst	x4, #0x20
  420218:	csel	w1, w2, w1, ne  // ne = any
  42021c:	strb	w1, [x3]
  420220:	ldrb	w1, [x3, #1]!
  420224:	cbnz	w1, 420208 <ferror@plt+0x1c278>
  420228:	ldr	x19, [sp, #16]
  42022c:	ldp	x29, x30, [sp], #32
  420230:	ret
  420234:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420238:	add	x1, x1, #0xb30
  42023c:	add	x1, x1, #0x260
  420240:	adrp	x2, 43c000 <ferror@plt+0x38070>
  420244:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420248:	add	x2, x2, #0x558
  42024c:	add	x0, x0, #0x108
  420250:	bl	414da8 <ferror@plt+0x10e18>
  420254:	mov	x0, #0x0                   	// #0
  420258:	ldp	x29, x30, [sp], #32
  42025c:	ret
  420260:	stp	x29, x30, [sp, #-48]!
  420264:	mov	x29, sp
  420268:	stp	x21, x22, [sp, #32]
  42026c:	mov	x22, x0
  420270:	cbz	x0, 4202cc <ferror@plt+0x1c33c>
  420274:	stp	x19, x20, [sp, #16]
  420278:	ldrb	w19, [x0]
  42027c:	cbz	w19, 4202b8 <ferror@plt+0x1c328>
  420280:	bl	403b00 <__ctype_b_loc@plt>
  420284:	mov	x20, x22
  420288:	mov	x21, x0
  42028c:	nop
  420290:	ldr	x2, [x21]
  420294:	ubfiz	x1, x19, #1, #8
  420298:	ldrh	w1, [x2, x1]
  42029c:	tbz	w1, #8, 4202b0 <ferror@plt+0x1c320>
  4202a0:	bl	403700 <__ctype_tolower_loc@plt>
  4202a4:	ldr	x0, [x0]
  4202a8:	ldr	w1, [x0, x19, lsl #2]
  4202ac:	strb	w1, [x20]
  4202b0:	ldrb	w19, [x20, #1]!
  4202b4:	cbnz	w19, 420290 <ferror@plt+0x1c300>
  4202b8:	mov	x0, x22
  4202bc:	ldp	x19, x20, [sp, #16]
  4202c0:	ldp	x21, x22, [sp, #32]
  4202c4:	ldp	x29, x30, [sp], #48
  4202c8:	ret
  4202cc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4202d0:	add	x1, x1, #0xb30
  4202d4:	add	x1, x1, #0x270
  4202d8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4202dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4202e0:	add	x2, x2, #0xdd0
  4202e4:	add	x0, x0, #0x108
  4202e8:	bl	414da8 <ferror@plt+0x10e18>
  4202ec:	mov	x0, x22
  4202f0:	ldp	x21, x22, [sp, #32]
  4202f4:	ldp	x29, x30, [sp], #48
  4202f8:	ret
  4202fc:	nop
  420300:	stp	x29, x30, [sp, #-48]!
  420304:	mov	x29, sp
  420308:	stp	x21, x22, [sp, #32]
  42030c:	mov	x22, x0
  420310:	cbz	x0, 42036c <ferror@plt+0x1c3dc>
  420314:	stp	x19, x20, [sp, #16]
  420318:	ldrb	w19, [x0]
  42031c:	cbz	w19, 420358 <ferror@plt+0x1c3c8>
  420320:	bl	403b00 <__ctype_b_loc@plt>
  420324:	mov	x20, x22
  420328:	mov	x21, x0
  42032c:	nop
  420330:	ldr	x2, [x21]
  420334:	ubfiz	x1, x19, #1, #8
  420338:	ldrh	w1, [x2, x1]
  42033c:	tbz	w1, #9, 420350 <ferror@plt+0x1c3c0>
  420340:	bl	403970 <__ctype_toupper_loc@plt>
  420344:	ldr	x0, [x0]
  420348:	ldr	w1, [x0, x19, lsl #2]
  42034c:	strb	w1, [x20]
  420350:	ldrb	w19, [x20, #1]!
  420354:	cbnz	w19, 420330 <ferror@plt+0x1c3a0>
  420358:	mov	x0, x22
  42035c:	ldp	x19, x20, [sp, #16]
  420360:	ldp	x21, x22, [sp, #32]
  420364:	ldp	x29, x30, [sp], #48
  420368:	ret
  42036c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420370:	add	x1, x1, #0xb30
  420374:	add	x1, x1, #0x280
  420378:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42037c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420380:	add	x2, x2, #0xdd0
  420384:	add	x0, x0, #0x108
  420388:	bl	414da8 <ferror@plt+0x10e18>
  42038c:	mov	x0, x22
  420390:	ldp	x21, x22, [sp, #32]
  420394:	ldp	x29, x30, [sp], #48
  420398:	ret
  42039c:	nop
  4203a0:	stp	x29, x30, [sp, #-32]!
  4203a4:	mov	x29, sp
  4203a8:	stp	x19, x20, [sp, #16]
  4203ac:	mov	x20, x0
  4203b0:	cbz	x0, 420400 <ferror@plt+0x1c470>
  4203b4:	ldrb	w19, [x0]
  4203b8:	cbz	w19, 4203f0 <ferror@plt+0x1c460>
  4203bc:	bl	4034d0 <strlen@plt>
  4203c0:	sub	x1, x0, #0x1
  4203c4:	add	x1, x20, x1
  4203c8:	cmp	x20, x1
  4203cc:	b.cs	4203f0 <ferror@plt+0x1c460>  // b.hs, b.nlast
  4203d0:	mov	x2, x20
  4203d4:	b	4203dc <ferror@plt+0x1c44c>
  4203d8:	ldrb	w19, [x2]
  4203dc:	ldrb	w3, [x1]
  4203e0:	strb	w3, [x2], #1
  4203e4:	strb	w19, [x1], #-1
  4203e8:	cmp	x2, x1
  4203ec:	b.cc	4203d8 <ferror@plt+0x1c448>  // b.lo, b.ul, b.last
  4203f0:	mov	x0, x20
  4203f4:	ldp	x19, x20, [sp, #16]
  4203f8:	ldp	x29, x30, [sp], #32
  4203fc:	ret
  420400:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420404:	add	x1, x1, #0xb30
  420408:	add	x1, x1, #0x288
  42040c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  420410:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420414:	add	x2, x2, #0xdd0
  420418:	add	x0, x0, #0x108
  42041c:	bl	414da8 <ferror@plt+0x10e18>
  420420:	mov	x0, x20
  420424:	ldp	x19, x20, [sp, #16]
  420428:	ldp	x29, x30, [sp], #32
  42042c:	ret
  420430:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420434:	add	x1, x1, #0xb30
  420438:	add	x1, x1, #0x60
  42043c:	ubfiz	x3, x0, #1, #8
  420440:	and	w0, w0, #0xff
  420444:	add	w2, w0, #0x20
  420448:	ldrh	w3, [x1, x3]
  42044c:	and	w2, w2, #0xff
  420450:	tst	x3, #0x200
  420454:	csel	w0, w0, w2, eq  // eq = none
  420458:	ret
  42045c:	nop
  420460:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420464:	add	x1, x1, #0xb30
  420468:	add	x1, x1, #0x60
  42046c:	ubfiz	x3, x0, #1, #8
  420470:	and	w0, w0, #0xff
  420474:	sub	w2, w0, #0x20
  420478:	ldrh	w3, [x1, x3]
  42047c:	and	w2, w2, #0xff
  420480:	tst	x3, #0x20
  420484:	csel	w0, w0, w2, eq  // eq = none
  420488:	ret
  42048c:	nop
  420490:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420494:	add	x1, x1, #0xb30
  420498:	ubfiz	x2, x0, #1, #8
  42049c:	add	x1, x1, #0x60
  4204a0:	and	w0, w0, #0xff
  4204a4:	sub	w0, w0, #0x30
  4204a8:	ldrh	w1, [x1, x2]
  4204ac:	tst	x1, #0x8
  4204b0:	csinv	w0, w0, wzr, ne  // ne = any
  4204b4:	ret
  4204b8:	and	w0, w0, #0xff
  4204bc:	sub	w1, w0, #0x41
  4204c0:	and	w1, w1, #0xff
  4204c4:	cmp	w1, #0x5
  4204c8:	b.ls	420508 <ferror@plt+0x1c578>  // b.plast
  4204cc:	sub	w1, w0, #0x61
  4204d0:	and	w1, w1, #0xff
  4204d4:	cmp	w1, #0x5
  4204d8:	b.ls	420500 <ferror@plt+0x1c570>  // b.plast
  4204dc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4204e0:	add	x1, x1, #0xb30
  4204e4:	ubfiz	x2, x0, #1, #8
  4204e8:	add	x1, x1, #0x60
  4204ec:	sub	w0, w0, #0x30
  4204f0:	ldrh	w1, [x1, x2]
  4204f4:	tst	x1, #0x8
  4204f8:	csinv	w0, w0, wzr, ne  // ne = any
  4204fc:	ret
  420500:	sub	w0, w0, #0x57
  420504:	ret
  420508:	sub	w0, w0, #0x37
  42050c:	ret
  420510:	stp	x29, x30, [sp, #-16]!
  420514:	mov	x29, sp
  420518:	cbz	x0, 420594 <ferror@plt+0x1c604>
  42051c:	cbz	x1, 4205c0 <ferror@plt+0x1c630>
  420520:	ldrb	w5, [x0]
  420524:	mov	x7, x0
  420528:	sub	x8, x1, #0x1
  42052c:	ldrb	w0, [x1]
  420530:	mov	x6, #0x1                   	// #1
  420534:	cbnz	w5, 420558 <ferror@plt+0x1c5c8>
  420538:	b	420588 <ferror@plt+0x1c5f8>
  42053c:	csel	w2, w2, w0, cc  // cc = lo, ul, last
  420540:	cmp	w1, w2
  420544:	b.ne	4205ec <ferror@plt+0x1c65c>  // b.any
  420548:	ldrb	w5, [x7, x6]
  42054c:	add	x6, x6, #0x1
  420550:	ldrb	w0, [x8, x6]
  420554:	cbz	w5, 4205f8 <ferror@plt+0x1c668>
  420558:	sub	w4, w5, #0x41
  42055c:	add	w1, w5, #0x20
  420560:	sub	w3, w0, #0x41
  420564:	and	w4, w4, #0xff
  420568:	cmp	w4, #0x1a
  42056c:	add	w2, w0, #0x20
  420570:	and	w1, w1, #0xff
  420574:	and	w3, w3, #0xff
  420578:	csel	w1, w1, w5, cc  // cc = lo, ul, last
  42057c:	and	w2, w2, #0xff
  420580:	cmp	w3, #0x1a
  420584:	cbnz	w0, 42053c <ferror@plt+0x1c5ac>
  420588:	sub	w0, w5, w0
  42058c:	ldp	x29, x30, [sp], #16
  420590:	ret
  420594:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420598:	add	x1, x1, #0xb30
  42059c:	add	x1, x1, #0x298
  4205a0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4205a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4205a8:	add	x2, x2, #0xa28
  4205ac:	add	x0, x0, #0x108
  4205b0:	bl	414da8 <ferror@plt+0x10e18>
  4205b4:	mov	w0, #0x0                   	// #0
  4205b8:	ldp	x29, x30, [sp], #16
  4205bc:	ret
  4205c0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4205c4:	add	x1, x1, #0xb30
  4205c8:	add	x1, x1, #0x298
  4205cc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4205d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4205d4:	add	x2, x2, #0xa38
  4205d8:	add	x0, x0, #0x108
  4205dc:	bl	414da8 <ferror@plt+0x10e18>
  4205e0:	mov	w0, #0x0                   	// #0
  4205e4:	ldp	x29, x30, [sp], #16
  4205e8:	ret
  4205ec:	sub	w0, w1, w2
  4205f0:	ldp	x29, x30, [sp], #16
  4205f4:	ret
  4205f8:	mov	w5, #0x0                   	// #0
  4205fc:	b	420588 <ferror@plt+0x1c5f8>
  420600:	stp	x29, x30, [sp, #-16]!
  420604:	mov	x29, sp
  420608:	cbz	x0, 42067c <ferror@plt+0x1c6ec>
  42060c:	cbz	x1, 4206a8 <ferror@plt+0x1c718>
  420610:	mov	x6, #0x0                   	// #0
  420614:	cbnz	x2, 420634 <ferror@plt+0x1c6a4>
  420618:	b	42069c <ferror@plt+0x1c70c>
  42061c:	csel	w4, w4, w7, cc  // cc = lo, ul, last
  420620:	cbz	w7, 420670 <ferror@plt+0x1c6e0>
  420624:	cmp	w3, w4
  420628:	b.ne	4206d4 <ferror@plt+0x1c744>  // b.any
  42062c:	cmp	x2, x6
  420630:	b.eq	42069c <ferror@plt+0x1c70c>  // b.none
  420634:	ldrb	w5, [x0, x6]
  420638:	ldrb	w7, [x1, x6]
  42063c:	add	x6, x6, #0x1
  420640:	sub	w4, w5, #0x41
  420644:	add	w3, w5, #0x20
  420648:	and	w4, w4, #0xff
  42064c:	sub	w8, w7, #0x41
  420650:	cmp	w4, #0x1a
  420654:	and	w3, w3, #0xff
  420658:	and	w8, w8, #0xff
  42065c:	add	w4, w7, #0x20
  420660:	csel	w3, w3, w5, cc  // cc = lo, ul, last
  420664:	and	w4, w4, #0xff
  420668:	cmp	w8, #0x1a
  42066c:	cbnz	w5, 42061c <ferror@plt+0x1c68c>
  420670:	sub	w0, w5, w7
  420674:	ldp	x29, x30, [sp], #16
  420678:	ret
  42067c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420680:	add	x1, x1, #0xb30
  420684:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420688:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42068c:	add	x1, x1, #0x2b0
  420690:	add	x2, x2, #0xa28
  420694:	add	x0, x0, #0x108
  420698:	bl	414da8 <ferror@plt+0x10e18>
  42069c:	mov	w0, #0x0                   	// #0
  4206a0:	ldp	x29, x30, [sp], #16
  4206a4:	ret
  4206a8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4206ac:	add	x1, x1, #0xb30
  4206b0:	add	x1, x1, #0x2b0
  4206b4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4206b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4206bc:	add	x2, x2, #0xa38
  4206c0:	add	x0, x0, #0x108
  4206c4:	bl	414da8 <ferror@plt+0x10e18>
  4206c8:	mov	w0, #0x0                   	// #0
  4206cc:	ldp	x29, x30, [sp], #16
  4206d0:	ret
  4206d4:	sub	w0, w3, w4
  4206d8:	ldp	x29, x30, [sp], #16
  4206dc:	ret
  4206e0:	stp	x29, x30, [sp, #-16]!
  4206e4:	mov	x29, sp
  4206e8:	cbz	x0, 4206f8 <ferror@plt+0x1c768>
  4206ec:	cbz	x1, 420724 <ferror@plt+0x1c794>
  4206f0:	ldp	x29, x30, [sp], #16
  4206f4:	b	403930 <strcasecmp@plt>
  4206f8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4206fc:	add	x1, x1, #0xb30
  420700:	add	x1, x1, #0x2c8
  420704:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420708:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42070c:	add	x2, x2, #0xa28
  420710:	add	x0, x0, #0x108
  420714:	bl	414da8 <ferror@plt+0x10e18>
  420718:	mov	w0, #0x0                   	// #0
  42071c:	ldp	x29, x30, [sp], #16
  420720:	ret
  420724:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420728:	add	x1, x1, #0xb30
  42072c:	add	x1, x1, #0x2c8
  420730:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420734:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420738:	add	x2, x2, #0xa38
  42073c:	add	x0, x0, #0x108
  420740:	bl	414da8 <ferror@plt+0x10e18>
  420744:	mov	w0, #0x0                   	// #0
  420748:	ldp	x29, x30, [sp], #16
  42074c:	ret
  420750:	mov	w2, w2
  420754:	b	403bf0 <strncasecmp@plt>
  420758:	stp	x29, x30, [sp, #-48]!
  42075c:	mov	x29, sp
  420760:	stp	x21, x22, [sp, #32]
  420764:	mov	x21, x0
  420768:	cbz	x0, 4207c4 <ferror@plt+0x1c834>
  42076c:	stp	x19, x20, [sp, #16]
  420770:	mov	x20, x1
  420774:	cmp	x20, #0x0
  420778:	ldrb	w1, [x0]
  42077c:	adrp	x0, 441000 <ferror@plt+0x3d070>
  420780:	add	x0, x0, #0xa48
  420784:	and	w22, w2, #0xff
  420788:	csel	x20, x0, x20, eq  // eq = none
  42078c:	mov	x19, x21
  420790:	cbz	w1, 4207b0 <ferror@plt+0x1c820>
  420794:	nop
  420798:	mov	x0, x20
  42079c:	bl	403c40 <strchr@plt>
  4207a0:	cbz	x0, 4207a8 <ferror@plt+0x1c818>
  4207a4:	strb	w22, [x19]
  4207a8:	ldrb	w1, [x19, #1]!
  4207ac:	cbnz	w1, 420798 <ferror@plt+0x1c808>
  4207b0:	mov	x0, x21
  4207b4:	ldp	x19, x20, [sp, #16]
  4207b8:	ldp	x21, x22, [sp, #32]
  4207bc:	ldp	x29, x30, [sp], #48
  4207c0:	ret
  4207c4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4207c8:	add	x1, x1, #0xb30
  4207cc:	add	x1, x1, #0x2d8
  4207d0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4207d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4207d8:	add	x2, x2, #0xdd0
  4207dc:	add	x0, x0, #0x108
  4207e0:	bl	414da8 <ferror@plt+0x10e18>
  4207e4:	mov	x0, x21
  4207e8:	ldp	x21, x22, [sp, #32]
  4207ec:	ldp	x29, x30, [sp], #48
  4207f0:	ret
  4207f4:	nop
  4207f8:	stp	x29, x30, [sp, #-48]!
  4207fc:	mov	x29, sp
  420800:	stp	x21, x22, [sp, #32]
  420804:	mov	x21, x0
  420808:	cbz	x0, 420860 <ferror@plt+0x1c8d0>
  42080c:	stp	x19, x20, [sp, #16]
  420810:	mov	x20, x1
  420814:	cbz	x1, 420890 <ferror@plt+0x1c900>
  420818:	ldrb	w1, [x0]
  42081c:	and	w22, w2, #0xff
  420820:	mov	x19, x0
  420824:	cbnz	w1, 420834 <ferror@plt+0x1c8a4>
  420828:	b	42084c <ferror@plt+0x1c8bc>
  42082c:	ldrb	w1, [x19, #1]!
  420830:	cbz	w1, 42084c <ferror@plt+0x1c8bc>
  420834:	mov	x0, x20
  420838:	bl	403c40 <strchr@plt>
  42083c:	cbnz	x0, 42082c <ferror@plt+0x1c89c>
  420840:	strb	w22, [x19]
  420844:	ldrb	w1, [x19, #1]!
  420848:	cbnz	w1, 420834 <ferror@plt+0x1c8a4>
  42084c:	mov	x0, x21
  420850:	ldp	x19, x20, [sp, #16]
  420854:	ldp	x21, x22, [sp, #32]
  420858:	ldp	x29, x30, [sp], #48
  42085c:	ret
  420860:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420864:	add	x1, x1, #0xb30
  420868:	add	x1, x1, #0x2e8
  42086c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  420870:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420874:	add	x2, x2, #0xdd0
  420878:	add	x0, x0, #0x108
  42087c:	bl	414da8 <ferror@plt+0x10e18>
  420880:	mov	x0, x21
  420884:	ldp	x21, x22, [sp, #32]
  420888:	ldp	x29, x30, [sp], #48
  42088c:	ret
  420890:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420894:	add	x1, x1, #0xb30
  420898:	add	x1, x1, #0x2e8
  42089c:	mov	x21, #0x0                   	// #0
  4208a0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4208a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4208a8:	add	x2, x2, #0xa50
  4208ac:	add	x0, x0, #0x108
  4208b0:	bl	414da8 <ferror@plt+0x10e18>
  4208b4:	mov	x0, x21
  4208b8:	ldp	x19, x20, [sp, #16]
  4208bc:	ldp	x21, x22, [sp, #32]
  4208c0:	ldp	x29, x30, [sp], #48
  4208c4:	ret
  4208c8:	stp	x29, x30, [sp, #-48]!
  4208cc:	mov	x29, sp
  4208d0:	str	x21, [sp, #32]
  4208d4:	cbz	x0, 420af4 <ferror@plt+0x1cb64>
  4208d8:	stp	x19, x20, [sp, #16]
  4208dc:	mov	x20, x0
  4208e0:	bl	4034d0 <strlen@plt>
  4208e4:	add	x0, x0, #0x1
  4208e8:	bl	413538 <ferror@plt+0xf5a8>
  4208ec:	ldrb	w1, [x20]
  4208f0:	mov	x21, x0
  4208f4:	mov	x19, x0
  4208f8:	cbz	w1, 420b48 <ferror@plt+0x1cbb8>
  4208fc:	mov	w10, #0xa                   	// #10
  420900:	mov	w9, #0x9                   	// #9
  420904:	mov	w8, #0xb                   	// #11
  420908:	mov	w7, #0xd                   	// #13
  42090c:	mov	w6, #0x8                   	// #8
  420910:	mov	w5, #0xc                   	// #12
  420914:	nop
  420918:	cmp	w1, #0x5c
  42091c:	add	x2, x20, #0x1
  420920:	b.eq	420954 <ferror@plt+0x1c9c4>  // b.none
  420924:	strb	w1, [x19]
  420928:	add	x19, x19, #0x1
  42092c:	mov	x3, x19
  420930:	ldrb	w1, [x20, #1]
  420934:	mov	x20, x2
  420938:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  42093c:	strb	wzr, [x3]
  420940:	mov	x0, x21
  420944:	ldp	x19, x20, [sp, #16]
  420948:	ldr	x21, [sp, #32]
  42094c:	ldp	x29, x30, [sp], #48
  420950:	ret
  420954:	ldrb	w1, [x20, #1]
  420958:	cmp	w1, #0x6e
  42095c:	b.eq	420a9c <ferror@plt+0x1cb0c>  // b.none
  420960:	b.hi	4209f0 <ferror@plt+0x1ca60>  // b.pmore
  420964:	cmp	w1, #0x62
  420968:	b.eq	420a80 <ferror@plt+0x1caf0>  // b.none
  42096c:	b.hi	420a1c <ferror@plt+0x1ca8c>  // b.pmore
  420970:	cbz	w1, 420ab8 <ferror@plt+0x1cb28>
  420974:	sub	w3, w1, #0x30
  420978:	and	w3, w3, #0xff
  42097c:	cmp	w3, #0x7
  420980:	b.hi	420a64 <ferror@plt+0x1cad4>  // b.pmore
  420984:	strb	wzr, [x19]
  420988:	add	x4, x20, #0x4
  42098c:	cmp	x2, x4
  420990:	b.cs	420b3c <ferror@plt+0x1cbac>  // b.hs, b.nlast
  420994:	ldrb	w1, [x2]
  420998:	mov	x20, x4
  42099c:	add	x3, x2, #0x1
  4209a0:	sub	w0, w1, #0x30
  4209a4:	and	w0, w0, #0xff
  4209a8:	cmp	w0, #0x7
  4209ac:	b.hi	4209e8 <ferror@plt+0x1ca58>  // b.pmore
  4209b0:	ldrb	w0, [x19]
  4209b4:	cmp	x4, x3
  4209b8:	ubfiz	w0, w0, #3, #5
  4209bc:	sub	w0, w0, #0x30
  4209c0:	add	w1, w1, w0
  4209c4:	strb	w1, [x19]
  4209c8:	b.eq	420b28 <ferror@plt+0x1cb98>  // b.none
  4209cc:	mov	x2, x3
  4209d0:	add	x3, x2, #0x1
  4209d4:	ldrb	w1, [x2]
  4209d8:	sub	w0, w1, #0x30
  4209dc:	and	w0, w0, #0xff
  4209e0:	cmp	w0, #0x7
  4209e4:	b.ls	4209b0 <ferror@plt+0x1ca20>  // b.plast
  4209e8:	mov	x20, x2
  4209ec:	b	420b2c <ferror@plt+0x1cb9c>
  4209f0:	cmp	w1, #0x74
  4209f4:	b.eq	420ad8 <ferror@plt+0x1cb48>  // b.none
  4209f8:	cmp	w1, #0x76
  4209fc:	b.ne	420a40 <ferror@plt+0x1cab0>  // b.any
  420a00:	strb	w8, [x19]
  420a04:	add	x19, x19, #0x1
  420a08:	mov	x3, x19
  420a0c:	add	x20, x20, #0x2
  420a10:	ldrb	w1, [x20]
  420a14:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420a18:	b	42093c <ferror@plt+0x1c9ac>
  420a1c:	cmp	w1, #0x66
  420a20:	b.ne	420a64 <ferror@plt+0x1cad4>  // b.any
  420a24:	strb	w5, [x19]
  420a28:	add	x19, x19, #0x1
  420a2c:	mov	x3, x19
  420a30:	add	x20, x20, #0x2
  420a34:	ldrb	w1, [x20]
  420a38:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420a3c:	b	42093c <ferror@plt+0x1c9ac>
  420a40:	cmp	w1, #0x72
  420a44:	b.ne	420a64 <ferror@plt+0x1cad4>  // b.any
  420a48:	strb	w7, [x19]
  420a4c:	add	x19, x19, #0x1
  420a50:	mov	x3, x19
  420a54:	add	x20, x20, #0x2
  420a58:	ldrb	w1, [x20]
  420a5c:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420a60:	b	42093c <ferror@plt+0x1c9ac>
  420a64:	strb	w1, [x19]
  420a68:	add	x19, x19, #0x1
  420a6c:	mov	x3, x19
  420a70:	add	x20, x20, #0x2
  420a74:	ldrb	w1, [x20]
  420a78:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420a7c:	b	42093c <ferror@plt+0x1c9ac>
  420a80:	strb	w6, [x19]
  420a84:	add	x19, x19, #0x1
  420a88:	mov	x3, x19
  420a8c:	add	x20, x20, #0x2
  420a90:	ldrb	w1, [x20]
  420a94:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420a98:	b	42093c <ferror@plt+0x1c9ac>
  420a9c:	strb	w10, [x19]
  420aa0:	add	x19, x19, #0x1
  420aa4:	mov	x3, x19
  420aa8:	add	x20, x20, #0x2
  420aac:	ldrb	w1, [x20]
  420ab0:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420ab4:	b	42093c <ferror@plt+0x1c9ac>
  420ab8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420abc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420ac0:	add	x2, x2, #0xa68
  420ac4:	add	x0, x0, #0x108
  420ac8:	mov	w1, #0x10                  	// #16
  420acc:	bl	414ae8 <ferror@plt+0x10b58>
  420ad0:	mov	x3, x19
  420ad4:	b	42093c <ferror@plt+0x1c9ac>
  420ad8:	strb	w9, [x19]
  420adc:	add	x19, x19, #0x1
  420ae0:	mov	x3, x19
  420ae4:	add	x20, x20, #0x2
  420ae8:	ldrb	w1, [x20]
  420aec:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420af0:	b	42093c <ferror@plt+0x1c9ac>
  420af4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420af8:	add	x1, x1, #0xb30
  420afc:	add	x1, x1, #0x2f8
  420b00:	mov	x21, #0x0                   	// #0
  420b04:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  420b08:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420b0c:	add	x2, x2, #0xf58
  420b10:	add	x0, x0, #0x108
  420b14:	bl	414da8 <ferror@plt+0x10e18>
  420b18:	mov	x0, x21
  420b1c:	ldr	x21, [sp, #32]
  420b20:	ldp	x29, x30, [sp], #48
  420b24:	ret
  420b28:	ldrb	w1, [x2, #1]
  420b2c:	add	x19, x19, #0x1
  420b30:	mov	x3, x19
  420b34:	cbnz	w1, 420918 <ferror@plt+0x1c988>
  420b38:	b	42093c <ferror@plt+0x1c9ac>
  420b3c:	ldrb	w1, [x20, #1]
  420b40:	mov	x20, x2
  420b44:	b	420b2c <ferror@plt+0x1cb9c>
  420b48:	mov	x3, x0
  420b4c:	b	42093c <ferror@plt+0x1c9ac>
  420b50:	stp	x29, x30, [sp, #-304]!
  420b54:	mov	x29, sp
  420b58:	stp	x21, x22, [sp, #32]
  420b5c:	cbz	x0, 420d20 <ferror@plt+0x1cd90>
  420b60:	stp	x19, x20, [sp, #16]
  420b64:	mov	x20, x1
  420b68:	mov	x19, x0
  420b6c:	bl	4034d0 <strlen@plt>
  420b70:	lsl	x0, x0, #2
  420b74:	add	x22, sp, #0x30
  420b78:	add	x0, x0, #0x1
  420b7c:	bl	413538 <ferror@plt+0xf5a8>
  420b80:	mov	x21, x0
  420b84:	mov	x2, #0x100                 	// #256
  420b88:	mov	x0, x22
  420b8c:	mov	w1, #0x0                   	// #0
  420b90:	bl	403880 <memset@plt>
  420b94:	cbz	x20, 420bb4 <ferror@plt+0x1cc24>
  420b98:	ldrb	w2, [x20]
  420b9c:	mov	w1, #0x1                   	// #1
  420ba0:	cbz	w2, 420bb4 <ferror@plt+0x1cc24>
  420ba4:	nop
  420ba8:	strb	w1, [x22, w2, sxtw]
  420bac:	ldrb	w2, [x20, #1]!
  420bb0:	cbnz	w2, 420ba8 <ferror@plt+0x1cc18>
  420bb4:	ldrb	w1, [x19]
  420bb8:	mov	x2, x21
  420bbc:	cbz	w1, 420c18 <ferror@plt+0x1cc88>
  420bc0:	mov	w11, #0x665c                	// #26204
  420bc4:	mov	w12, #0x5c                  	// #92
  420bc8:	mov	w10, #0x225c                	// #8796
  420bcc:	mov	w9, #0x5c5c                	// #23644
  420bd0:	mov	w8, #0x725c                	// #29276
  420bd4:	mov	w7, #0x6e5c                	// #28252
  420bd8:	mov	w6, #0x765c                	// #30300
  420bdc:	mov	w5, #0x625c                	// #25180
  420be0:	mov	w4, #0x745c                	// #29788
  420be4:	nop
  420be8:	ldrb	w3, [x22, w1, sxtw]
  420bec:	cbnz	w3, 420c30 <ferror@plt+0x1cca0>
  420bf0:	cmp	w1, #0xc
  420bf4:	b.eq	420c98 <ferror@plt+0x1cd08>  // b.none
  420bf8:	b.hi	420c60 <ferror@plt+0x1ccd0>  // b.pmore
  420bfc:	cmp	w1, #0xa
  420c00:	b.eq	420d10 <ferror@plt+0x1cd80>  // b.none
  420c04:	cmp	w1, #0xb
  420c08:	b.ne	420c40 <ferror@plt+0x1ccb0>  // b.any
  420c0c:	ldrb	w1, [x19, #1]!
  420c10:	strh	w6, [x2], #2
  420c14:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420c18:	strb	wzr, [x2]
  420c1c:	mov	x0, x21
  420c20:	ldp	x19, x20, [sp, #16]
  420c24:	ldp	x21, x22, [sp, #32]
  420c28:	ldp	x29, x30, [sp], #304
  420c2c:	ret
  420c30:	strb	w1, [x2], #1
  420c34:	ldrb	w1, [x19, #1]!
  420c38:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420c3c:	b	420c18 <ferror@plt+0x1cc88>
  420c40:	cmp	w1, #0x8
  420c44:	b.eq	420ca8 <ferror@plt+0x1cd18>  // b.none
  420c48:	cmp	w1, #0x9
  420c4c:	b.ne	420cc8 <ferror@plt+0x1cd38>  // b.any
  420c50:	ldrb	w1, [x19, #1]!
  420c54:	strh	w4, [x2], #2
  420c58:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420c5c:	b	420c18 <ferror@plt+0x1cc88>
  420c60:	cmp	w1, #0x22
  420c64:	b.eq	420d00 <ferror@plt+0x1cd70>  // b.none
  420c68:	cmp	w1, #0x5c
  420c6c:	b.ne	420c80 <ferror@plt+0x1ccf0>  // b.any
  420c70:	ldrb	w1, [x19, #1]!
  420c74:	strh	w9, [x2], #2
  420c78:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420c7c:	b	420c18 <ferror@plt+0x1cc88>
  420c80:	cmp	w1, #0xd
  420c84:	b.ne	420cb8 <ferror@plt+0x1cd28>  // b.any
  420c88:	ldrb	w1, [x19, #1]!
  420c8c:	strh	w8, [x2], #2
  420c90:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420c94:	b	420c18 <ferror@plt+0x1cc88>
  420c98:	ldrb	w1, [x19, #1]!
  420c9c:	strh	w11, [x2], #2
  420ca0:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420ca4:	b	420c18 <ferror@plt+0x1cc88>
  420ca8:	ldrb	w1, [x19, #1]!
  420cac:	strh	w5, [x2], #2
  420cb0:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420cb4:	b	420c18 <ferror@plt+0x1cc88>
  420cb8:	sub	w0, w1, #0x20
  420cbc:	and	w0, w0, #0xff
  420cc0:	cmp	w0, #0x5e
  420cc4:	b.ls	420c30 <ferror@plt+0x1cca0>  // b.plast
  420cc8:	lsr	w3, w1, #6
  420ccc:	ubfx	x0, x1, #3, #3
  420cd0:	and	w1, w1, #0x7
  420cd4:	add	w3, w3, #0x30
  420cd8:	add	w1, w1, #0x30
  420cdc:	strb	w1, [x2, #3]
  420ce0:	ldrb	w1, [x19, #1]!
  420ce4:	add	w0, w0, #0x30
  420ce8:	strb	w12, [x2]
  420cec:	add	x2, x2, #0x4
  420cf0:	sturb	w3, [x2, #-3]
  420cf4:	sturb	w0, [x2, #-2]
  420cf8:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420cfc:	b	420c18 <ferror@plt+0x1cc88>
  420d00:	ldrb	w1, [x19, #1]!
  420d04:	strh	w10, [x2], #2
  420d08:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420d0c:	b	420c18 <ferror@plt+0x1cc88>
  420d10:	ldrb	w1, [x19, #1]!
  420d14:	strh	w7, [x2], #2
  420d18:	cbnz	w1, 420be8 <ferror@plt+0x1cc58>
  420d1c:	b	420c18 <ferror@plt+0x1cc88>
  420d20:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420d24:	add	x1, x1, #0xb30
  420d28:	add	x1, x1, #0x308
  420d2c:	mov	x21, #0x0                   	// #0
  420d30:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  420d34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420d38:	add	x2, x2, #0xf58
  420d3c:	add	x0, x0, #0x108
  420d40:	bl	414da8 <ferror@plt+0x10e18>
  420d44:	mov	x0, x21
  420d48:	ldp	x21, x22, [sp, #32]
  420d4c:	ldp	x29, x30, [sp], #304
  420d50:	ret
  420d54:	nop
  420d58:	stp	x29, x30, [sp, #-32]!
  420d5c:	mov	x29, sp
  420d60:	stp	x19, x20, [sp, #16]
  420d64:	mov	x20, x0
  420d68:	cbz	x0, 420dc4 <ferror@plt+0x1ce34>
  420d6c:	ldrb	w2, [x0]
  420d70:	adrp	x3, 441000 <ferror@plt+0x3d070>
  420d74:	add	x3, x3, #0xb30
  420d78:	mov	x19, x0
  420d7c:	add	x3, x3, #0x60
  420d80:	cbnz	w2, 420d90 <ferror@plt+0x1ce00>
  420d84:	b	420d9c <ferror@plt+0x1ce0c>
  420d88:	ldrb	w2, [x19, #1]!
  420d8c:	cbz	w2, 420d9c <ferror@plt+0x1ce0c>
  420d90:	ubfiz	x2, x2, #1, #8
  420d94:	ldrh	w1, [x3, x2]
  420d98:	tbnz	w1, #8, 420d88 <ferror@plt+0x1cdf8>
  420d9c:	mov	x0, x19
  420da0:	bl	4034d0 <strlen@plt>
  420da4:	mov	x1, x19
  420da8:	add	x2, x0, #0x1
  420dac:	mov	x0, x20
  420db0:	bl	403480 <memmove@plt>
  420db4:	mov	x0, x20
  420db8:	ldp	x19, x20, [sp, #16]
  420dbc:	ldp	x29, x30, [sp], #32
  420dc0:	ret
  420dc4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420dc8:	add	x1, x1, #0xb30
  420dcc:	add	x1, x1, #0x318
  420dd0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  420dd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420dd8:	add	x2, x2, #0xdd0
  420ddc:	add	x0, x0, #0x108
  420de0:	bl	414da8 <ferror@plt+0x10e18>
  420de4:	mov	x0, x20
  420de8:	ldp	x19, x20, [sp, #16]
  420dec:	ldp	x29, x30, [sp], #32
  420df0:	ret
  420df4:	nop
  420df8:	stp	x29, x30, [sp, #-32]!
  420dfc:	mov	x29, sp
  420e00:	str	x19, [sp, #16]
  420e04:	mov	x19, x0
  420e08:	cbz	x0, 420e54 <ferror@plt+0x1cec4>
  420e0c:	bl	4034d0 <strlen@plt>
  420e10:	sub	x1, x0, #0x1
  420e14:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420e18:	add	x2, x2, #0xb30
  420e1c:	add	x2, x2, #0x60
  420e20:	cbnz	x0, 420e38 <ferror@plt+0x1cea8>
  420e24:	b	420e44 <ferror@plt+0x1ceb4>
  420e28:	strb	wzr, [x19, x1]
  420e2c:	sub	x1, x1, #0x1
  420e30:	cmn	x1, #0x1
  420e34:	b.eq	420e44 <ferror@plt+0x1ceb4>  // b.none
  420e38:	ldrb	w0, [x19, x1]
  420e3c:	ldrh	w0, [x2, x0, lsl #1]
  420e40:	tbnz	w0, #8, 420e28 <ferror@plt+0x1ce98>
  420e44:	mov	x0, x19
  420e48:	ldr	x19, [sp, #16]
  420e4c:	ldp	x29, x30, [sp], #32
  420e50:	ret
  420e54:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420e58:	add	x1, x1, #0xb30
  420e5c:	add	x1, x1, #0x328
  420e60:	adrp	x2, 440000 <ferror@plt+0x3c070>
  420e64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420e68:	add	x2, x2, #0xdd0
  420e6c:	add	x0, x0, #0x108
  420e70:	bl	414da8 <ferror@plt+0x10e18>
  420e74:	mov	x0, x19
  420e78:	ldr	x19, [sp, #16]
  420e7c:	ldp	x29, x30, [sp], #32
  420e80:	ret
  420e84:	nop
  420e88:	stp	x29, x30, [sp, #-80]!
  420e8c:	mov	x29, sp
  420e90:	stp	x21, x22, [sp, #32]
  420e94:	cbz	x0, 420ff0 <ferror@plt+0x1d060>
  420e98:	stp	x23, x24, [sp, #48]
  420e9c:	mov	x23, x1
  420ea0:	cbz	x1, 421024 <ferror@plt+0x1d094>
  420ea4:	mov	w24, w2
  420ea8:	ldrb	w2, [x1]
  420eac:	cbz	w2, 420fa0 <ferror@plt+0x1d010>
  420eb0:	stp	x19, x20, [sp, #16]
  420eb4:	stp	x25, x26, [sp, #64]
  420eb8:	mov	x25, x0
  420ebc:	bl	403dd0 <strstr@plt>
  420ec0:	cmp	w24, #0x0
  420ec4:	mov	x19, x0
  420ec8:	b.le	420fd8 <ferror@plt+0x1d048>
  420ecc:	cbz	x0, 421084 <ferror@plt+0x1d0f4>
  420ed0:	mov	x0, x23
  420ed4:	bl	4034d0 <strlen@plt>
  420ed8:	subs	w24, w24, #0x1
  420edc:	mov	x26, x0
  420ee0:	b.eq	42109c <ferror@plt+0x1d10c>  // b.none
  420ee4:	mov	x22, x25
  420ee8:	mov	w21, #0x0                   	// #0
  420eec:	mov	x20, #0x0                   	// #0
  420ef0:	sub	x1, x19, x22
  420ef4:	mov	x0, x22
  420ef8:	bl	41f888 <ferror@plt+0x1b8f8>
  420efc:	add	x22, x19, x26
  420f00:	mov	x1, x0
  420f04:	mov	x0, x20
  420f08:	bl	41eec0 <ferror@plt+0x1af30>
  420f0c:	mov	x20, x0
  420f10:	mov	x1, x23
  420f14:	mov	x0, x22
  420f18:	bl	403dd0 <strstr@plt>
  420f1c:	mov	x19, x0
  420f20:	cmp	x19, #0x0
  420f24:	mov	w0, w21
  420f28:	add	w21, w21, #0x1
  420f2c:	ccmp	w24, w21, #0x4, ne  // ne = any
  420f30:	b.ne	420ef0 <ferror@plt+0x1cf60>  // b.any
  420f34:	add	w24, w0, #0x2
  420f38:	add	w23, w0, #0x2
  420f3c:	ldrb	w0, [x25]
  420f40:	cbnz	w0, 42105c <ferror@plt+0x1d0cc>
  420f44:	sub	w19, w21, #0x1
  420f48:	mov	w22, w21
  420f4c:	mov	x1, #0x8                   	// #8
  420f50:	mov	x0, x23
  420f54:	bl	413768 <ferror@plt+0xf7d8>
  420f58:	str	xzr, [x0, x22, lsl #3]
  420f5c:	mov	x21, x0
  420f60:	mov	x1, x20
  420f64:	cbz	x20, 420f7c <ferror@plt+0x1cfec>
  420f68:	ldp	x3, x1, [x1]
  420f6c:	mov	w2, w19
  420f70:	sub	w19, w19, #0x1
  420f74:	str	x3, [x21, w2, uxtw #3]
  420f78:	cbnz	x1, 420f68 <ferror@plt+0x1cfd8>
  420f7c:	mov	x0, x20
  420f80:	bl	41ee08 <ferror@plt+0x1ae78>
  420f84:	mov	x0, x21
  420f88:	ldp	x19, x20, [sp, #16]
  420f8c:	ldp	x21, x22, [sp, #32]
  420f90:	ldp	x23, x24, [sp, #48]
  420f94:	ldp	x25, x26, [sp, #64]
  420f98:	ldp	x29, x30, [sp], #80
  420f9c:	ret
  420fa0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420fa4:	add	x1, x1, #0xb30
  420fa8:	add	x1, x1, #0x338
  420fac:	mov	x21, #0x0                   	// #0
  420fb0:	adrp	x2, 441000 <ferror@plt+0x3d070>
  420fb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  420fb8:	add	x2, x2, #0xaa0
  420fbc:	add	x0, x0, #0x108
  420fc0:	bl	414da8 <ferror@plt+0x10e18>
  420fc4:	mov	x0, x21
  420fc8:	ldp	x21, x22, [sp, #32]
  420fcc:	ldp	x23, x24, [sp, #48]
  420fd0:	ldp	x29, x30, [sp], #80
  420fd4:	ret
  420fd8:	cbz	x0, 421084 <ferror@plt+0x1d0f4>
  420fdc:	mov	x0, x23
  420fe0:	mov	w24, #0x7ffffffe            	// #2147483646
  420fe4:	bl	4034d0 <strlen@plt>
  420fe8:	mov	x26, x0
  420fec:	b	420ee4 <ferror@plt+0x1cf54>
  420ff0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  420ff4:	add	x1, x1, #0xb30
  420ff8:	add	x1, x1, #0x338
  420ffc:	mov	x21, #0x0                   	// #0
  421000:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421004:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421008:	add	x2, x2, #0xdd0
  42100c:	add	x0, x0, #0x108
  421010:	bl	414da8 <ferror@plt+0x10e18>
  421014:	mov	x0, x21
  421018:	ldp	x21, x22, [sp, #32]
  42101c:	ldp	x29, x30, [sp], #80
  421020:	ret
  421024:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421028:	add	x1, x1, #0xb30
  42102c:	add	x1, x1, #0x338
  421030:	mov	x21, #0x0                   	// #0
  421034:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421038:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42103c:	add	x2, x2, #0xa88
  421040:	add	x0, x0, #0x108
  421044:	bl	414da8 <ferror@plt+0x10e18>
  421048:	mov	x0, x21
  42104c:	ldp	x21, x22, [sp, #32]
  421050:	ldp	x23, x24, [sp, #48]
  421054:	ldp	x29, x30, [sp], #80
  421058:	ret
  42105c:	mov	x0, x22
  421060:	bl	41f7f8 <ferror@plt+0x1b868>
  421064:	mov	x22, x23
  421068:	mov	x1, x0
  42106c:	mov	w19, w21
  421070:	mov	x0, x20
  421074:	add	w23, w24, #0x1
  421078:	bl	41eec0 <ferror@plt+0x1af30>
  42107c:	mov	x20, x0
  421080:	b	420f4c <ferror@plt+0x1cfbc>
  421084:	mov	x23, #0x1                   	// #1
  421088:	mov	x22, x25
  42108c:	mov	w24, w23
  421090:	mov	x20, #0x0                   	// #0
  421094:	mov	w21, #0x0                   	// #0
  421098:	b	420f3c <ferror@plt+0x1cfac>
  42109c:	mov	x23, #0x1                   	// #1
  4210a0:	mov	x22, x25
  4210a4:	mov	w24, w23
  4210a8:	mov	w21, #0x0                   	// #0
  4210ac:	mov	x20, #0x0                   	// #0
  4210b0:	b	420f3c <ferror@plt+0x1cfac>
  4210b4:	nop
  4210b8:	sub	sp, sp, #0x450
  4210bc:	stp	x29, x30, [sp]
  4210c0:	mov	x29, sp
  4210c4:	stp	x19, x20, [sp, #16]
  4210c8:	cbz	x0, 421204 <ferror@plt+0x1d274>
  4210cc:	mov	x20, x1
  4210d0:	cbz	x1, 421264 <ferror@plt+0x1d2d4>
  4210d4:	stp	x21, x22, [sp, #32]
  4210d8:	cmp	w2, #0x0
  4210dc:	mov	x19, x0
  4210e0:	ldrb	w21, [x0]
  4210e4:	mov	w0, #0x7fffffff            	// #2147483647
  4210e8:	csel	w22, w2, w0, gt
  4210ec:	cbz	w21, 42123c <ferror@plt+0x1d2ac>
  4210f0:	stp	x23, x24, [sp, #48]
  4210f4:	add	x23, sp, #0x50
  4210f8:	mov	w1, #0x0                   	// #0
  4210fc:	mov	x0, x23
  421100:	mov	x2, #0x400                 	// #1024
  421104:	str	x25, [sp, #64]
  421108:	bl	403880 <memset@plt>
  42110c:	ldrb	w0, [x20]
  421110:	mov	w1, #0x1                   	// #1
  421114:	cbz	w0, 421124 <ferror@plt+0x1d194>
  421118:	str	w1, [x23, w0, sxtw #2]
  42111c:	ldrb	w0, [x20, #1]!
  421120:	cbnz	w0, 421118 <ferror@plt+0x1d188>
  421124:	mov	x0, x19
  421128:	mov	w24, #0x0                   	// #0
  42112c:	mov	x25, #0x0                   	// #0
  421130:	b	42113c <ferror@plt+0x1d1ac>
  421134:	ldrb	w21, [x19]
  421138:	cbz	w21, 421188 <ferror@plt+0x1d1f8>
  42113c:	ldr	w2, [x23, w21, sxtw #2]
  421140:	add	w20, w24, #0x1
  421144:	mov	x1, x19
  421148:	cmp	w22, w20
  42114c:	add	x19, x19, #0x1
  421150:	cbz	w2, 421134 <ferror@plt+0x1d1a4>
  421154:	b.le	421134 <ferror@plt+0x1d1a4>
  421158:	sub	x1, x1, x0
  42115c:	bl	41f888 <ferror@plt+0x1b8f8>
  421160:	mov	x1, x0
  421164:	mov	x0, x25
  421168:	bl	41eec0 <ferror@plt+0x1af30>
  42116c:	ldrb	w21, [x19]
  421170:	add	w1, w24, #0x2
  421174:	mov	x25, x0
  421178:	mov	w24, w20
  42117c:	mov	x0, x19
  421180:	mov	w20, w1
  421184:	cbnz	w21, 42113c <ferror@plt+0x1d1ac>
  421188:	sxtw	x20, w20
  42118c:	sub	x1, x19, x0
  421190:	add	w24, w24, #0x2
  421194:	bl	41f888 <ferror@plt+0x1b8f8>
  421198:	mov	x1, x0
  42119c:	mov	x0, x25
  4211a0:	bl	41eec0 <ferror@plt+0x1af30>
  4211a4:	mov	x21, x0
  4211a8:	mov	x1, #0x8                   	// #8
  4211ac:	sxtw	x0, w24
  4211b0:	bl	413768 <ferror@plt+0xf7d8>
  4211b4:	str	xzr, [x0, x20, lsl #3]
  4211b8:	mov	x19, x0
  4211bc:	cbz	x21, 4211dc <ferror@plt+0x1d24c>
  4211c0:	sub	x20, x20, #0x1
  4211c4:	mov	x2, x21
  4211c8:	add	x1, x0, x20, lsl #3
  4211cc:	nop
  4211d0:	ldp	x3, x2, [x2]
  4211d4:	str	x3, [x1], #-8
  4211d8:	cbnz	x2, 4211d0 <ferror@plt+0x1d240>
  4211dc:	mov	x0, x21
  4211e0:	bl	41ee08 <ferror@plt+0x1ae78>
  4211e4:	mov	x0, x19
  4211e8:	ldp	x29, x30, [sp]
  4211ec:	ldp	x19, x20, [sp, #16]
  4211f0:	ldp	x21, x22, [sp, #32]
  4211f4:	ldp	x23, x24, [sp, #48]
  4211f8:	ldr	x25, [sp, #64]
  4211fc:	add	sp, sp, #0x450
  421200:	ret
  421204:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421208:	add	x1, x1, #0xb30
  42120c:	add	x1, x1, #0x348
  421210:	mov	x19, #0x0                   	// #0
  421214:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421218:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42121c:	add	x2, x2, #0xdd0
  421220:	add	x0, x0, #0x108
  421224:	bl	414da8 <ferror@plt+0x10e18>
  421228:	mov	x0, x19
  42122c:	ldp	x29, x30, [sp]
  421230:	ldp	x19, x20, [sp, #16]
  421234:	add	sp, sp, #0x450
  421238:	ret
  42123c:	mov	x0, #0x8                   	// #8
  421240:	bl	413538 <ferror@plt+0xf5a8>
  421244:	ldp	x21, x22, [sp, #32]
  421248:	str	xzr, [x0]
  42124c:	mov	x19, x0
  421250:	mov	x0, x19
  421254:	ldp	x29, x30, [sp]
  421258:	ldp	x19, x20, [sp, #16]
  42125c:	add	sp, sp, #0x450
  421260:	ret
  421264:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421268:	add	x1, x1, #0xb30
  42126c:	add	x1, x1, #0x348
  421270:	mov	x19, #0x0                   	// #0
  421274:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421278:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42127c:	add	x2, x2, #0xab8
  421280:	add	x0, x0, #0x108
  421284:	bl	414da8 <ferror@plt+0x10e18>
  421288:	mov	x0, x19
  42128c:	ldp	x29, x30, [sp]
  421290:	ldp	x19, x20, [sp, #16]
  421294:	add	sp, sp, #0x450
  421298:	ret
  42129c:	nop
  4212a0:	cbz	x0, 4212dc <ferror@plt+0x1d34c>
  4212a4:	stp	x29, x30, [sp, #-32]!
  4212a8:	mov	x29, sp
  4212ac:	stp	x19, x20, [sp, #16]
  4212b0:	mov	x20, x0
  4212b4:	ldr	x0, [x0]
  4212b8:	cbz	x0, 4212cc <ferror@plt+0x1d33c>
  4212bc:	add	x19, x20, #0x8
  4212c0:	bl	413678 <ferror@plt+0xf6e8>
  4212c4:	ldr	x0, [x19], #8
  4212c8:	cbnz	x0, 4212c0 <ferror@plt+0x1d330>
  4212cc:	mov	x0, x20
  4212d0:	ldp	x19, x20, [sp, #16]
  4212d4:	ldp	x29, x30, [sp], #32
  4212d8:	b	413678 <ferror@plt+0xf6e8>
  4212dc:	ret
  4212e0:	stp	x29, x30, [sp, #-48]!
  4212e4:	mov	x29, sp
  4212e8:	str	x21, [sp, #32]
  4212ec:	cbz	x0, 421368 <ferror@plt+0x1d3d8>
  4212f0:	stp	x19, x20, [sp, #16]
  4212f4:	mov	x20, x0
  4212f8:	ldr	x0, [x0]
  4212fc:	cbz	x0, 42137c <ferror@plt+0x1d3ec>
  421300:	sub	x3, x20, #0x8
  421304:	mov	x1, #0x1                   	// #1
  421308:	mov	w0, w1
  42130c:	add	x1, x1, #0x1
  421310:	ldr	x2, [x3, x1, lsl #3]
  421314:	cbnz	x2, 421308 <ferror@plt+0x1d378>
  421318:	add	w0, w0, #0x1
  42131c:	sxtw	x0, w0
  421320:	mov	x1, #0x8                   	// #8
  421324:	bl	413768 <ferror@plt+0xf7d8>
  421328:	mov	x21, x0
  42132c:	ldr	x0, [x20]
  421330:	cbz	x0, 421384 <ferror@plt+0x1d3f4>
  421334:	mov	x19, #0x0                   	// #0
  421338:	bl	41f7f8 <ferror@plt+0x1b868>
  42133c:	str	x0, [x21, x19]
  421340:	add	x19, x19, #0x8
  421344:	ldr	x0, [x20, x19]
  421348:	cbnz	x0, 421338 <ferror@plt+0x1d3a8>
  42134c:	add	x19, x21, x19
  421350:	str	xzr, [x19]
  421354:	mov	x0, x21
  421358:	ldp	x19, x20, [sp, #16]
  42135c:	ldr	x21, [sp, #32]
  421360:	ldp	x29, x30, [sp], #48
  421364:	ret
  421368:	mov	x21, #0x0                   	// #0
  42136c:	mov	x0, x21
  421370:	ldr	x21, [sp, #32]
  421374:	ldp	x29, x30, [sp], #48
  421378:	ret
  42137c:	mov	x0, #0x1                   	// #1
  421380:	b	421320 <ferror@plt+0x1d390>
  421384:	mov	x19, x21
  421388:	b	421350 <ferror@plt+0x1d3c0>
  42138c:	nop
  421390:	stp	x29, x30, [sp, #-80]!
  421394:	mov	x29, sp
  421398:	stp	x19, x20, [sp, #16]
  42139c:	cbz	x1, 42146c <ferror@plt+0x1d4dc>
  4213a0:	ldr	x19, [x1]
  4213a4:	stp	x21, x22, [sp, #32]
  4213a8:	cmp	x0, #0x0
  4213ac:	stp	x23, x24, [sp, #48]
  4213b0:	mov	x23, x0
  4213b4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4213b8:	add	x0, x0, #0xe10
  4213bc:	mov	x22, x1
  4213c0:	csel	x23, x0, x23, eq  // eq = none
  4213c4:	cbz	x19, 4214a0 <ferror@plt+0x1d510>
  4213c8:	add	x20, x1, #0x8
  4213cc:	mov	x0, x23
  4213d0:	str	x25, [sp, #64]
  4213d4:	bl	4034d0 <strlen@plt>
  4213d8:	mov	x25, x0
  4213dc:	mov	x0, x19
  4213e0:	bl	4034d0 <strlen@plt>
  4213e4:	add	x21, x0, #0x1
  4213e8:	ldr	x2, [x22, #8]
  4213ec:	cbz	x2, 421418 <ferror@plt+0x1d488>
  4213f0:	mov	x19, #0x1                   	// #1
  4213f4:	nop
  4213f8:	sxtw	x24, w19
  4213fc:	add	x19, x19, #0x1
  421400:	mov	x0, x2
  421404:	bl	4034d0 <strlen@plt>
  421408:	add	x21, x21, x0
  42140c:	ldr	x2, [x22, x19, lsl #3]
  421410:	cbnz	x2, 4213f8 <ferror@plt+0x1d468>
  421414:	madd	x21, x24, x25, x21
  421418:	mov	x0, x21
  42141c:	bl	413538 <ferror@plt+0xf5a8>
  421420:	ldr	x1, [x22]
  421424:	mov	x19, x0
  421428:	bl	41f910 <ferror@plt+0x1b980>
  42142c:	ldr	x1, [x22, #8]
  421430:	cbz	x1, 421450 <ferror@plt+0x1d4c0>
  421434:	nop
  421438:	mov	x1, x23
  42143c:	bl	41f910 <ferror@plt+0x1b980>
  421440:	ldr	x1, [x20]
  421444:	bl	41f910 <ferror@plt+0x1b980>
  421448:	ldr	x1, [x20, #8]!
  42144c:	cbnz	x1, 421438 <ferror@plt+0x1d4a8>
  421450:	mov	x0, x19
  421454:	ldp	x19, x20, [sp, #16]
  421458:	ldp	x21, x22, [sp, #32]
  42145c:	ldp	x23, x24, [sp, #48]
  421460:	ldr	x25, [sp, #64]
  421464:	ldp	x29, x30, [sp], #80
  421468:	ret
  42146c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421470:	add	x1, x1, #0xb30
  421474:	add	x1, x1, #0x358
  421478:	mov	x19, #0x0                   	// #0
  42147c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421480:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421484:	add	x2, x2, #0xad0
  421488:	add	x0, x0, #0x108
  42148c:	bl	414da8 <ferror@plt+0x10e18>
  421490:	mov	x0, x19
  421494:	ldp	x19, x20, [sp, #16]
  421498:	ldp	x29, x30, [sp], #80
  42149c:	ret
  4214a0:	ldp	x19, x20, [sp, #16]
  4214a4:	ldp	x21, x22, [sp, #32]
  4214a8:	ldp	x23, x24, [sp, #48]
  4214ac:	ldp	x29, x30, [sp], #80
  4214b0:	b	41f7f8 <ferror@plt+0x1b868>
  4214b4:	nop
  4214b8:	stp	x29, x30, [sp, #-144]!
  4214bc:	mov	x29, sp
  4214c0:	stp	x19, x20, [sp, #16]
  4214c4:	stp	x21, x22, [sp, #32]
  4214c8:	stp	x1, x2, [sp, #88]
  4214cc:	stp	x3, x4, [sp, #104]
  4214d0:	stp	x5, x6, [sp, #120]
  4214d4:	str	x7, [sp, #136]
  4214d8:	cbz	x0, 421650 <ferror@plt+0x1d6c0>
  4214dc:	mov	x20, x0
  4214e0:	bl	4034d0 <strlen@plt>
  4214e4:	mov	x21, x0
  4214e8:	ldr	x0, [sp, #88]
  4214ec:	add	x19, sp, #0x50
  4214f0:	add	x2, sp, #0x90
  4214f4:	mov	w1, #0xffffffd0            	// #-48
  4214f8:	stp	x2, x2, [sp, #48]
  4214fc:	str	x19, [sp, #64]
  421500:	stp	w1, wzr, [sp, #72]
  421504:	cbz	x0, 42162c <ferror@plt+0x1d69c>
  421508:	bl	4034d0 <strlen@plt>
  42150c:	add	x22, x0, #0x1
  421510:	ldr	x0, [sp, #96]
  421514:	mov	w1, #0xffffffd8            	// #-40
  421518:	str	w1, [sp, #72]
  42151c:	cbnz	x0, 4215dc <ferror@plt+0x1d64c>
  421520:	mov	x0, x22
  421524:	bl	413538 <ferror@plt+0xf5a8>
  421528:	ldr	x1, [sp, #88]
  42152c:	add	x3, sp, #0x90
  421530:	mov	w2, #0xffffffd0            	// #-48
  421534:	mov	x21, x0
  421538:	stp	x3, x3, [sp, #48]
  42153c:	str	x19, [sp, #64]
  421540:	stp	w2, wzr, [sp, #72]
  421544:	bl	41f910 <ferror@plt+0x1b980>
  421548:	ldr	x1, [sp, #56]
  42154c:	mov	w2, #0xffffffd8            	// #-40
  421550:	str	w2, [sp, #72]
  421554:	ldur	x19, [x1, #-48]
  421558:	cbnz	x19, 421570 <ferror@plt+0x1d5e0>
  42155c:	b	4215b4 <ferror@plt+0x1d624>
  421560:	and	x3, x3, #0xfffffffffffffff8
  421564:	str	x3, [sp, #48]
  421568:	ldr	x19, [x1]
  42156c:	cbz	x19, 4215b4 <ferror@plt+0x1d624>
  421570:	mov	x1, x20
  421574:	bl	41f910 <ferror@plt+0x1b980>
  421578:	mov	x1, x19
  42157c:	bl	41f910 <ferror@plt+0x1b980>
  421580:	ldr	w2, [sp, #72]
  421584:	ldr	x1, [sp, #48]
  421588:	add	w4, w2, #0x8
  42158c:	add	x3, x1, #0xf
  421590:	tbz	w2, #31, 421560 <ferror@plt+0x1d5d0>
  421594:	str	w4, [sp, #72]
  421598:	add	x3, x1, #0xf
  42159c:	cmp	w4, #0x0
  4215a0:	and	x3, x3, #0xfffffffffffffff8
  4215a4:	b.le	421620 <ferror@plt+0x1d690>
  4215a8:	ldr	x19, [x1]
  4215ac:	str	x3, [sp, #48]
  4215b0:	cbnz	x19, 421570 <ferror@plt+0x1d5e0>
  4215b4:	mov	x0, x21
  4215b8:	ldp	x19, x20, [sp, #16]
  4215bc:	ldp	x21, x22, [sp, #32]
  4215c0:	ldp	x29, x30, [sp], #144
  4215c4:	ret
  4215c8:	add	x1, x2, #0xf
  4215cc:	and	x1, x1, #0xfffffffffffffff8
  4215d0:	str	x1, [sp, #48]
  4215d4:	ldr	x0, [x2]
  4215d8:	cbz	x0, 421520 <ferror@plt+0x1d590>
  4215dc:	bl	4034d0 <strlen@plt>
  4215e0:	add	x0, x0, x21
  4215e4:	ldr	w1, [sp, #72]
  4215e8:	add	x22, x22, x0
  4215ec:	ldr	x2, [sp, #48]
  4215f0:	add	w3, w1, #0x8
  4215f4:	tbz	w1, #31, 4215c8 <ferror@plt+0x1d638>
  4215f8:	str	w3, [sp, #72]
  4215fc:	cmp	w3, #0x0
  421600:	add	x0, x2, #0xf
  421604:	b.le	421614 <ferror@plt+0x1d684>
  421608:	and	x0, x0, #0xfffffffffffffff8
  42160c:	str	x0, [sp, #48]
  421610:	b	4215d4 <ferror@plt+0x1d644>
  421614:	add	x0, sp, #0x90
  421618:	add	x2, x0, w1, sxtw
  42161c:	b	4215d4 <ferror@plt+0x1d644>
  421620:	ldr	x1, [sp, #56]
  421624:	add	x1, x1, w2, sxtw
  421628:	b	421568 <ferror@plt+0x1d5d8>
  42162c:	adrp	x0, 43b000 <ferror@plt+0x37070>
  421630:	add	x0, x0, #0xe10
  421634:	bl	41f7f8 <ferror@plt+0x1b868>
  421638:	mov	x21, x0
  42163c:	mov	x0, x21
  421640:	ldp	x19, x20, [sp, #16]
  421644:	ldp	x21, x22, [sp, #32]
  421648:	ldp	x29, x30, [sp], #144
  42164c:	ret
  421650:	adrp	x20, 43b000 <ferror@plt+0x37070>
  421654:	mov	x21, #0x0                   	// #0
  421658:	add	x20, x20, #0xe10
  42165c:	b	4214e8 <ferror@plt+0x1d558>
  421660:	stp	x29, x30, [sp, #-48]!
  421664:	mov	x29, sp
  421668:	cbz	x0, 421700 <ferror@plt+0x1d770>
  42166c:	stp	x19, x20, [sp, #16]
  421670:	mov	x20, x2
  421674:	cbz	x2, 42172c <ferror@plt+0x1d79c>
  421678:	str	x21, [sp, #32]
  42167c:	mov	x21, x1
  421680:	tbnz	x1, #63, 42177c <ferror@plt+0x1d7ec>
  421684:	mov	x19, x0
  421688:	mov	x0, x2
  42168c:	bl	4034d0 <strlen@plt>
  421690:	mov	x2, x0
  421694:	mov	x0, x19
  421698:	cbz	x2, 4216f0 <ferror@plt+0x1d760>
  42169c:	cmp	x21, x2
  4216a0:	b.cc	421768 <ferror@plt+0x1d7d8>  // b.lo, b.ul, b.last
  4216a4:	sub	x21, x21, x2
  4216a8:	adds	x21, x19, x21
  4216ac:	b.cs	421768 <ferror@plt+0x1d7d8>  // b.hs, b.nlast
  4216b0:	ldrb	w4, [x19]
  4216b4:	cbz	w4, 421768 <ferror@plt+0x1d7d8>
  4216b8:	mov	x3, #0x0                   	// #0
  4216bc:	b	4216c4 <ferror@plt+0x1d734>
  4216c0:	ldrb	w4, [x19, x3]
  4216c4:	ldrb	w5, [x20, x3]
  4216c8:	add	x3, x3, #0x1
  4216cc:	cmp	w5, w4
  4216d0:	b.ne	42175c <ferror@plt+0x1d7cc>  // b.any
  4216d4:	cmp	x2, x3
  4216d8:	b.ne	4216c0 <ferror@plt+0x1d730>  // b.any
  4216dc:	mov	x0, x19
  4216e0:	ldp	x19, x20, [sp, #16]
  4216e4:	ldr	x21, [sp, #32]
  4216e8:	ldp	x29, x30, [sp], #48
  4216ec:	ret
  4216f0:	ldp	x19, x20, [sp, #16]
  4216f4:	ldr	x21, [sp, #32]
  4216f8:	ldp	x29, x30, [sp], #48
  4216fc:	ret
  421700:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421704:	add	x1, x1, #0xb30
  421708:	add	x1, x1, #0x368
  42170c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421710:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421714:	add	x2, x2, #0xae8
  421718:	add	x0, x0, #0x108
  42171c:	bl	414da8 <ferror@plt+0x10e18>
  421720:	mov	x0, #0x0                   	// #0
  421724:	ldp	x29, x30, [sp], #48
  421728:	ret
  42172c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421730:	add	x1, x1, #0xb30
  421734:	add	x1, x1, #0x368
  421738:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42173c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421740:	add	x2, x2, #0xb00
  421744:	add	x0, x0, #0x108
  421748:	bl	414da8 <ferror@plt+0x10e18>
  42174c:	mov	x0, #0x0                   	// #0
  421750:	ldp	x19, x20, [sp, #16]
  421754:	ldp	x29, x30, [sp], #48
  421758:	ret
  42175c:	add	x19, x19, #0x1
  421760:	cmp	x21, x19
  421764:	b.cs	4216b0 <ferror@plt+0x1d720>  // b.hs, b.nlast
  421768:	mov	x0, #0x0                   	// #0
  42176c:	ldp	x19, x20, [sp, #16]
  421770:	ldr	x21, [sp, #32]
  421774:	ldp	x29, x30, [sp], #48
  421778:	ret
  42177c:	ldp	x19, x20, [sp, #16]
  421780:	mov	x1, x2
  421784:	ldr	x21, [sp, #32]
  421788:	ldp	x29, x30, [sp], #48
  42178c:	b	403dd0 <strstr@plt>
  421790:	stp	x29, x30, [sp, #-48]!
  421794:	mov	x29, sp
  421798:	stp	x19, x20, [sp, #16]
  42179c:	cbz	x0, 42183c <ferror@plt+0x1d8ac>
  4217a0:	mov	x20, x1
  4217a4:	cbz	x1, 421870 <ferror@plt+0x1d8e0>
  4217a8:	stp	x21, x22, [sp, #32]
  4217ac:	mov	x22, x0
  4217b0:	mov	x19, x22
  4217b4:	mov	x0, x1
  4217b8:	bl	4034d0 <strlen@plt>
  4217bc:	mov	x21, x0
  4217c0:	cbz	x0, 421804 <ferror@plt+0x1d874>
  4217c4:	mov	x0, x22
  4217c8:	bl	4034d0 <strlen@plt>
  4217cc:	cmp	x21, x0
  4217d0:	b.hi	421824 <ferror@plt+0x1d894>  // b.pmore
  4217d4:	sub	x0, x0, x21
  4217d8:	add	x19, x22, x0
  4217dc:	cmp	x22, x19
  4217e0:	b.hi	421824 <ferror@plt+0x1d894>  // b.pmore
  4217e4:	mov	x2, #0x0                   	// #0
  4217e8:	ldrb	w4, [x19, x2]
  4217ec:	ldrb	w3, [x20, x2]
  4217f0:	add	x2, x2, #0x1
  4217f4:	cmp	w4, w3
  4217f8:	b.ne	421818 <ferror@plt+0x1d888>  // b.any
  4217fc:	cmp	x21, x2
  421800:	b.ne	4217e8 <ferror@plt+0x1d858>  // b.any
  421804:	mov	x0, x19
  421808:	ldp	x19, x20, [sp, #16]
  42180c:	ldp	x21, x22, [sp, #32]
  421810:	ldp	x29, x30, [sp], #48
  421814:	ret
  421818:	sub	x19, x19, #0x1
  42181c:	cmp	x22, x19
  421820:	b.ls	4217e4 <ferror@plt+0x1d854>  // b.plast
  421824:	mov	x19, #0x0                   	// #0
  421828:	mov	x0, x19
  42182c:	ldp	x19, x20, [sp, #16]
  421830:	ldp	x21, x22, [sp, #32]
  421834:	ldp	x29, x30, [sp], #48
  421838:	ret
  42183c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421840:	add	x1, x1, #0xb30
  421844:	add	x1, x1, #0x378
  421848:	mov	x19, #0x0                   	// #0
  42184c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421850:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421854:	add	x2, x2, #0xae8
  421858:	add	x0, x0, #0x108
  42185c:	bl	414da8 <ferror@plt+0x10e18>
  421860:	mov	x0, x19
  421864:	ldp	x19, x20, [sp, #16]
  421868:	ldp	x29, x30, [sp], #48
  42186c:	ret
  421870:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421874:	add	x1, x1, #0xb30
  421878:	add	x1, x1, #0x378
  42187c:	mov	x19, #0x0                   	// #0
  421880:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421884:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421888:	add	x2, x2, #0xb00
  42188c:	add	x0, x0, #0x108
  421890:	bl	414da8 <ferror@plt+0x10e18>
  421894:	mov	x0, x19
  421898:	ldp	x19, x20, [sp, #16]
  42189c:	ldp	x29, x30, [sp], #48
  4218a0:	ret
  4218a4:	nop
  4218a8:	stp	x29, x30, [sp, #-48]!
  4218ac:	mov	x29, sp
  4218b0:	cbz	x0, 421964 <ferror@plt+0x1d9d4>
  4218b4:	stp	x19, x20, [sp, #16]
  4218b8:	mov	x19, x2
  4218bc:	cbz	x2, 421990 <ferror@plt+0x1da00>
  4218c0:	mov	x20, x1
  4218c4:	tbnz	x1, #63, 4219c0 <ferror@plt+0x1da30>
  4218c8:	str	x21, [sp, #32]
  4218cc:	mov	x21, x0
  4218d0:	mov	x0, x2
  4218d4:	bl	4034d0 <strlen@plt>
  4218d8:	add	x4, x21, x20
  4218dc:	mov	x1, x0
  4218e0:	cmp	x21, x4
  4218e4:	mov	x3, x21
  4218e8:	b.cc	4218fc <ferror@plt+0x1d96c>  // b.lo, b.ul, b.last
  4218ec:	b	421904 <ferror@plt+0x1d974>
  4218f0:	add	x3, x3, #0x1
  4218f4:	cmp	x4, x3
  4218f8:	b.eq	421904 <ferror@plt+0x1d974>  // b.none
  4218fc:	ldrb	w2, [x3]
  421900:	cbnz	w2, 4218f0 <ferror@plt+0x1d960>
  421904:	add	x0, x21, x1
  421908:	cmp	x3, x0
  42190c:	b.cc	421950 <ferror@plt+0x1d9c0>  // b.lo, b.ul, b.last
  421910:	sub	x0, x3, x1
  421914:	cmp	x21, x0
  421918:	b.hi	421950 <ferror@plt+0x1d9c0>  // b.pmore
  42191c:	cbz	x1, 421954 <ferror@plt+0x1d9c4>
  421920:	mov	x3, #0x0                   	// #0
  421924:	b	421930 <ferror@plt+0x1d9a0>
  421928:	cmp	x1, x3
  42192c:	b.eq	421954 <ferror@plt+0x1d9c4>  // b.none
  421930:	ldrb	w5, [x0, x3]
  421934:	ldrb	w4, [x19, x3]
  421938:	add	x3, x3, #0x1
  42193c:	cmp	w5, w4
  421940:	b.eq	421928 <ferror@plt+0x1d998>  // b.none
  421944:	sub	x0, x0, #0x1
  421948:	cmp	x21, x0
  42194c:	b.ls	42191c <ferror@plt+0x1d98c>  // b.plast
  421950:	mov	x0, #0x0                   	// #0
  421954:	ldp	x19, x20, [sp, #16]
  421958:	ldr	x21, [sp, #32]
  42195c:	ldp	x29, x30, [sp], #48
  421960:	ret
  421964:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421968:	add	x1, x1, #0xb30
  42196c:	add	x1, x1, #0x388
  421970:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421974:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421978:	add	x2, x2, #0xae8
  42197c:	add	x0, x0, #0x108
  421980:	bl	414da8 <ferror@plt+0x10e18>
  421984:	mov	x0, #0x0                   	// #0
  421988:	ldp	x29, x30, [sp], #48
  42198c:	ret
  421990:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421994:	add	x1, x1, #0xb30
  421998:	add	x1, x1, #0x388
  42199c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4219a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4219a4:	add	x2, x2, #0xb00
  4219a8:	add	x0, x0, #0x108
  4219ac:	bl	414da8 <ferror@plt+0x10e18>
  4219b0:	mov	x0, #0x0                   	// #0
  4219b4:	ldp	x19, x20, [sp, #16]
  4219b8:	ldp	x29, x30, [sp], #48
  4219bc:	ret
  4219c0:	ldp	x19, x20, [sp, #16]
  4219c4:	mov	x1, x2
  4219c8:	ldp	x29, x30, [sp], #48
  4219cc:	b	421790 <ferror@plt+0x1d800>
  4219d0:	stp	x29, x30, [sp, #-48]!
  4219d4:	mov	x29, sp
  4219d8:	cbz	x0, 421a3c <ferror@plt+0x1daac>
  4219dc:	stp	x19, x20, [sp, #16]
  4219e0:	mov	x20, x1
  4219e4:	cbz	x1, 421a78 <ferror@plt+0x1dae8>
  4219e8:	str	x21, [sp, #32]
  4219ec:	mov	x21, x0
  4219f0:	bl	4034d0 <strlen@plt>
  4219f4:	mov	x19, x0
  4219f8:	mov	x0, x20
  4219fc:	bl	4034d0 <strlen@plt>
  421a00:	mov	x2, x0
  421a04:	mov	w0, #0x0                   	// #0
  421a08:	cmp	w19, w2
  421a0c:	b.lt	421a68 <ferror@plt+0x1dad8>  // b.tstop
  421a10:	sxtw	x19, w19
  421a14:	mov	x1, x20
  421a18:	sub	x19, x19, w2, sxtw
  421a1c:	add	x0, x21, x19
  421a20:	bl	403ad0 <strcmp@plt>
  421a24:	cmp	w0, #0x0
  421a28:	cset	w0, eq  // eq = none
  421a2c:	ldp	x19, x20, [sp, #16]
  421a30:	ldr	x21, [sp, #32]
  421a34:	ldp	x29, x30, [sp], #48
  421a38:	ret
  421a3c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421a40:	add	x1, x1, #0xb30
  421a44:	add	x1, x1, #0x398
  421a48:	adrp	x2, 43c000 <ferror@plt+0x38070>
  421a4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421a50:	add	x2, x2, #0x558
  421a54:	add	x0, x0, #0x108
  421a58:	bl	414da8 <ferror@plt+0x10e18>
  421a5c:	mov	w0, #0x0                   	// #0
  421a60:	ldp	x29, x30, [sp], #48
  421a64:	ret
  421a68:	ldp	x19, x20, [sp, #16]
  421a6c:	ldr	x21, [sp, #32]
  421a70:	ldp	x29, x30, [sp], #48
  421a74:	ret
  421a78:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421a7c:	add	x1, x1, #0xb30
  421a80:	add	x1, x1, #0x398
  421a84:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421a88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421a8c:	add	x2, x2, #0xb10
  421a90:	add	x0, x0, #0x108
  421a94:	bl	414da8 <ferror@plt+0x10e18>
  421a98:	mov	w0, #0x0                   	// #0
  421a9c:	ldp	x19, x20, [sp, #16]
  421aa0:	ldp	x29, x30, [sp], #48
  421aa4:	ret
  421aa8:	stp	x29, x30, [sp, #-48]!
  421aac:	mov	x29, sp
  421ab0:	cbz	x0, 421b10 <ferror@plt+0x1db80>
  421ab4:	stp	x19, x20, [sp, #16]
  421ab8:	mov	x19, x1
  421abc:	cbz	x1, 421b4c <ferror@plt+0x1dbbc>
  421ac0:	mov	x20, x0
  421ac4:	str	x21, [sp, #32]
  421ac8:	bl	4034d0 <strlen@plt>
  421acc:	mov	x21, x0
  421ad0:	mov	x0, x19
  421ad4:	bl	4034d0 <strlen@plt>
  421ad8:	mov	x2, x0
  421adc:	mov	w0, #0x0                   	// #0
  421ae0:	cmp	w2, w21
  421ae4:	b.gt	421b3c <ferror@plt+0x1dbac>
  421ae8:	mov	x1, x19
  421aec:	sxtw	x2, w2
  421af0:	mov	x0, x20
  421af4:	bl	403830 <strncmp@plt>
  421af8:	cmp	w0, #0x0
  421afc:	cset	w0, eq  // eq = none
  421b00:	ldp	x19, x20, [sp, #16]
  421b04:	ldr	x21, [sp, #32]
  421b08:	ldp	x29, x30, [sp], #48
  421b0c:	ret
  421b10:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421b14:	add	x1, x1, #0xb30
  421b18:	add	x1, x1, #0x3b0
  421b1c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  421b20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421b24:	add	x2, x2, #0x558
  421b28:	add	x0, x0, #0x108
  421b2c:	bl	414da8 <ferror@plt+0x10e18>
  421b30:	mov	w0, #0x0                   	// #0
  421b34:	ldp	x29, x30, [sp], #48
  421b38:	ret
  421b3c:	ldp	x19, x20, [sp, #16]
  421b40:	ldr	x21, [sp, #32]
  421b44:	ldp	x29, x30, [sp], #48
  421b48:	ret
  421b4c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421b50:	add	x1, x1, #0xb30
  421b54:	add	x1, x1, #0x3b0
  421b58:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421b5c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421b60:	add	x2, x2, #0xb20
  421b64:	add	x0, x0, #0x108
  421b68:	bl	414da8 <ferror@plt+0x10e18>
  421b6c:	mov	w0, #0x0                   	// #0
  421b70:	ldp	x19, x20, [sp, #16]
  421b74:	ldp	x29, x30, [sp], #48
  421b78:	ret
  421b7c:	nop
  421b80:	cbz	x0, 421ba8 <ferror@plt+0x1dc18>
  421b84:	mov	x2, x0
  421b88:	mov	w0, #0x0                   	// #0
  421b8c:	ldr	x1, [x2]
  421b90:	cbz	x1, 421bdc <ferror@plt+0x1dc4c>
  421b94:	nop
  421b98:	add	w0, w0, #0x1
  421b9c:	ldr	x1, [x2, w0, uxtw #3]
  421ba0:	cbnz	x1, 421b98 <ferror@plt+0x1dc08>
  421ba4:	ret
  421ba8:	stp	x29, x30, [sp, #-16]!
  421bac:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421bb0:	add	x1, x1, #0xb30
  421bb4:	mov	x29, sp
  421bb8:	add	x1, x1, #0x3c8
  421bbc:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421bc0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421bc4:	add	x2, x2, #0xad0
  421bc8:	add	x0, x0, #0x108
  421bcc:	bl	414da8 <ferror@plt+0x10e18>
  421bd0:	mov	w0, #0x0                   	// #0
  421bd4:	ldp	x29, x30, [sp], #16
  421bd8:	ret
  421bdc:	ret
  421be0:	stp	x29, x30, [sp, #-32]!
  421be4:	mov	x29, sp
  421be8:	ldr	x2, [x0, #8]
  421bec:	str	x19, [sp, #16]
  421bf0:	mov	x19, x0
  421bf4:	ldr	x0, [x0, #16]
  421bf8:	add	x1, x1, x2
  421bfc:	cmp	x1, x0
  421c00:	b.cc	421c3c <ferror@plt+0x1dcac>  // b.lo, b.ul, b.last
  421c04:	adds	x2, x1, #0x1
  421c08:	mov	x1, #0xffffffffffffffff    	// #-1
  421c0c:	b.mi	421c2c <ferror@plt+0x1dc9c>  // b.first
  421c10:	cmp	x2, #0x1
  421c14:	mov	x1, #0x1                   	// #1
  421c18:	b.ls	421c2c <ferror@plt+0x1dc9c>  // b.plast
  421c1c:	nop
  421c20:	lsl	x1, x1, #1
  421c24:	cmp	x2, x1
  421c28:	b.hi	421c20 <ferror@plt+0x1dc90>  // b.pmore
  421c2c:	ldr	x0, [x19]
  421c30:	str	x1, [x19, #16]
  421c34:	bl	413600 <ferror@plt+0xf670>
  421c38:	str	x0, [x19]
  421c3c:	ldr	x19, [sp, #16]
  421c40:	ldp	x29, x30, [sp], #32
  421c44:	ret
  421c48:	stp	x29, x30, [sp, #-32]!
  421c4c:	mov	x29, sp
  421c50:	stp	x19, x20, [sp, #16]
  421c54:	mov	x20, x0
  421c58:	mov	x0, #0x18                  	// #24
  421c5c:	bl	41df20 <ferror@plt+0x19f90>
  421c60:	mov	x19, x0
  421c64:	cmp	x20, #0x2
  421c68:	stp	xzr, xzr, [x0]
  421c6c:	mov	x1, #0x2                   	// #2
  421c70:	str	xzr, [x0, #16]
  421c74:	csel	x1, x20, x1, cs  // cs = hs, nlast
  421c78:	bl	421be0 <ferror@plt+0x1dc50>
  421c7c:	ldr	x1, [x19]
  421c80:	mov	x0, x19
  421c84:	strb	wzr, [x1]
  421c88:	ldp	x19, x20, [sp, #16]
  421c8c:	ldp	x29, x30, [sp], #32
  421c90:	ret
  421c94:	nop
  421c98:	stp	x29, x30, [sp, #-32]!
  421c9c:	mov	x29, sp
  421ca0:	stp	x19, x20, [sp, #16]
  421ca4:	cbz	x0, 421cd0 <ferror@plt+0x1dd40>
  421ca8:	mov	x19, x0
  421cac:	ldr	x20, [x0]
  421cb0:	cbnz	w1, 421d00 <ferror@plt+0x1dd70>
  421cb4:	mov	x1, x19
  421cb8:	mov	x0, #0x18                  	// #24
  421cbc:	bl	41e510 <ferror@plt+0x1a580>
  421cc0:	mov	x0, x20
  421cc4:	ldp	x19, x20, [sp, #16]
  421cc8:	ldp	x29, x30, [sp], #32
  421ccc:	ret
  421cd0:	mov	x20, #0x0                   	// #0
  421cd4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421cd8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421cdc:	add	x2, x2, #0xdd0
  421ce0:	add	x1, x1, #0xfa8
  421ce4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421ce8:	add	x0, x0, #0x108
  421cec:	bl	414da8 <ferror@plt+0x10e18>
  421cf0:	mov	x0, x20
  421cf4:	ldp	x19, x20, [sp, #16]
  421cf8:	ldp	x29, x30, [sp], #32
  421cfc:	ret
  421d00:	mov	x0, x20
  421d04:	mov	x20, #0x0                   	// #0
  421d08:	bl	413678 <ferror@plt+0xf6e8>
  421d0c:	b	421cb4 <ferror@plt+0x1dd24>
  421d10:	stp	x29, x30, [sp, #-32]!
  421d14:	mov	x29, sp
  421d18:	cbz	x0, 421d3c <ferror@plt+0x1ddac>
  421d1c:	str	x19, [sp, #16]
  421d20:	mov	w1, #0x0                   	// #0
  421d24:	ldr	x19, [x0, #8]
  421d28:	bl	421c98 <ferror@plt+0x1dd08>
  421d2c:	mov	x1, x19
  421d30:	ldr	x19, [sp, #16]
  421d34:	ldp	x29, x30, [sp], #32
  421d38:	b	434298 <ferror@plt+0x30308>
  421d3c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421d40:	add	x1, x1, #0xfa8
  421d44:	add	x1, x1, #0x10
  421d48:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421d4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421d50:	add	x2, x2, #0xdd0
  421d54:	add	x0, x0, #0x108
  421d58:	bl	414da8 <ferror@plt+0x10e18>
  421d5c:	mov	x0, #0x0                   	// #0
  421d60:	ldp	x29, x30, [sp], #32
  421d64:	ret
  421d68:	ldr	x3, [x0, #8]
  421d6c:	ldr	x2, [x1, #8]
  421d70:	cmp	x2, x3
  421d74:	b.ne	421da8 <ferror@plt+0x1de18>  // b.any
  421d78:	ldr	x4, [x0]
  421d7c:	ldr	x5, [x1]
  421d80:	cbz	x3, 421db0 <ferror@plt+0x1de20>
  421d84:	mov	x0, #0x0                   	// #0
  421d88:	b	421d94 <ferror@plt+0x1de04>
  421d8c:	cmp	x0, x3
  421d90:	b.eq	421db0 <ferror@plt+0x1de20>  // b.none
  421d94:	ldrb	w2, [x4, x0]
  421d98:	ldrb	w1, [x5, x0]
  421d9c:	add	x0, x0, #0x1
  421da0:	cmp	w2, w1
  421da4:	b.eq	421d8c <ferror@plt+0x1ddfc>  // b.none
  421da8:	mov	w0, #0x0                   	// #0
  421dac:	ret
  421db0:	mov	w0, #0x1                   	// #1
  421db4:	ret
  421db8:	ldp	x1, x4, [x0]
  421dbc:	cbz	x4, 421de4 <ferror@plt+0x1de54>
  421dc0:	add	x4, x1, x4
  421dc4:	mov	w0, #0x0                   	// #0
  421dc8:	ldrb	w2, [x1], #1
  421dcc:	lsl	w3, w0, #5
  421dd0:	sub	w0, w3, w0
  421dd4:	add	w0, w2, w0
  421dd8:	cmp	x1, x4
  421ddc:	b.ne	421dc8 <ferror@plt+0x1de38>  // b.any
  421de0:	ret
  421de4:	mov	w0, #0x0                   	// #0
  421de8:	ret
  421dec:	nop
  421df0:	stp	x29, x30, [sp, #-32]!
  421df4:	mov	x29, sp
  421df8:	str	x19, [sp, #16]
  421dfc:	mov	x19, x0
  421e00:	cbz	x0, 421e28 <ferror@plt+0x1de98>
  421e04:	ldp	x2, x0, [x0]
  421e08:	cmp	x0, x1
  421e0c:	csel	x1, x0, x1, ls  // ls = plast
  421e10:	str	x1, [x19, #8]
  421e14:	mov	x0, x19
  421e18:	strb	wzr, [x2, x1]
  421e1c:	ldr	x19, [sp, #16]
  421e20:	ldp	x29, x30, [sp], #32
  421e24:	ret
  421e28:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421e2c:	add	x1, x1, #0xfa8
  421e30:	add	x1, x1, #0x28
  421e34:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421e38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421e3c:	add	x2, x2, #0xdd0
  421e40:	add	x0, x0, #0x108
  421e44:	bl	414da8 <ferror@plt+0x10e18>
  421e48:	mov	x0, x19
  421e4c:	ldr	x19, [sp, #16]
  421e50:	ldp	x29, x30, [sp], #32
  421e54:	ret
  421e58:	stp	x29, x30, [sp, #-32]!
  421e5c:	mov	x29, sp
  421e60:	stp	x19, x20, [sp, #16]
  421e64:	mov	x19, x0
  421e68:	cbz	x0, 421e98 <ferror@plt+0x1df08>
  421e6c:	mov	x20, x1
  421e70:	ldr	x1, [x0, #16]
  421e74:	cmp	x1, x20
  421e78:	b.ls	421ec8 <ferror@plt+0x1df38>  // b.plast
  421e7c:	ldr	x0, [x19]
  421e80:	str	x20, [x19, #8]
  421e84:	strb	wzr, [x0, x20]
  421e88:	mov	x0, x19
  421e8c:	ldp	x19, x20, [sp, #16]
  421e90:	ldp	x29, x30, [sp], #32
  421e94:	ret
  421e98:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421e9c:	add	x1, x1, #0xfa8
  421ea0:	add	x1, x1, #0x40
  421ea4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  421ea8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421eac:	add	x2, x2, #0xdd0
  421eb0:	add	x0, x0, #0x108
  421eb4:	bl	414da8 <ferror@plt+0x10e18>
  421eb8:	mov	x0, x19
  421ebc:	ldp	x19, x20, [sp, #16]
  421ec0:	ldp	x29, x30, [sp], #32
  421ec4:	ret
  421ec8:	ldr	x1, [x0, #8]
  421ecc:	sub	x1, x20, x1
  421ed0:	bl	421be0 <ferror@plt+0x1dc50>
  421ed4:	b	421e7c <ferror@plt+0x1deec>
  421ed8:	stp	x29, x30, [sp, #-64]!
  421edc:	mov	x29, sp
  421ee0:	stp	x21, x22, [sp, #32]
  421ee4:	mov	x22, x0
  421ee8:	cbz	x0, 422018 <ferror@plt+0x1e088>
  421eec:	stp	x19, x20, [sp, #16]
  421ef0:	cmp	x3, #0x0
  421ef4:	mov	x21, x2
  421ef8:	mov	x19, x3
  421efc:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  421f00:	b.eq	421f58 <ferror@plt+0x1dfc8>  // b.none
  421f04:	cmp	x3, #0x0
  421f08:	cbz	x3, 422048 <ferror@plt+0x1e0b8>
  421f0c:	mov	x20, x1
  421f10:	b.lt	422000 <ferror@plt+0x1e070>  // b.tstop
  421f14:	ldr	x1, [x22, #8]
  421f18:	tbnz	x20, #63, 421f8c <ferror@plt+0x1dffc>
  421f1c:	cmp	x20, x1
  421f20:	b.ls	421f90 <ferror@plt+0x1e000>  // b.plast
  421f24:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421f28:	add	x1, x1, #0xfa8
  421f2c:	add	x1, x1, #0x58
  421f30:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421f34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421f38:	add	x2, x2, #0xf28
  421f3c:	add	x0, x0, #0x108
  421f40:	bl	414da8 <ferror@plt+0x10e18>
  421f44:	mov	x0, x22
  421f48:	ldp	x19, x20, [sp, #16]
  421f4c:	ldp	x21, x22, [sp, #32]
  421f50:	ldp	x29, x30, [sp], #64
  421f54:	ret
  421f58:	adrp	x1, 441000 <ferror@plt+0x3d070>
  421f5c:	add	x1, x1, #0xfa8
  421f60:	add	x1, x1, #0x58
  421f64:	adrp	x2, 441000 <ferror@plt+0x3d070>
  421f68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  421f6c:	add	x2, x2, #0xf10
  421f70:	add	x0, x0, #0x108
  421f74:	bl	414da8 <ferror@plt+0x10e18>
  421f78:	mov	x0, x22
  421f7c:	ldp	x19, x20, [sp, #16]
  421f80:	ldp	x21, x22, [sp, #32]
  421f84:	ldp	x29, x30, [sp], #64
  421f88:	ret
  421f8c:	mov	x20, x1
  421f90:	ldr	x0, [x22]
  421f94:	cmp	x21, x0
  421f98:	b.cc	421fa8 <ferror@plt+0x1e018>  // b.lo, b.ul, b.last
  421f9c:	add	x1, x0, x1
  421fa0:	cmp	x21, x1
  421fa4:	b.ls	42208c <ferror@plt+0x1e0fc>  // b.plast
  421fa8:	mov	x1, x19
  421fac:	mov	x0, x22
  421fb0:	bl	421be0 <ferror@plt+0x1dc50>
  421fb4:	ldr	x2, [x22, #8]
  421fb8:	cmp	x2, x20
  421fbc:	b.hi	422070 <ferror@plt+0x1e0e0>  // b.pmore
  421fc0:	ldr	x1, [x22]
  421fc4:	cmp	x19, #0x1
  421fc8:	add	x0, x1, x20
  421fcc:	b.ne	42205c <ferror@plt+0x1e0cc>  // b.any
  421fd0:	ldrb	w0, [x21]
  421fd4:	strb	w0, [x1, x20]
  421fd8:	ldr	x1, [x22]
  421fdc:	mov	x0, x22
  421fe0:	ldr	x3, [x22, #8]
  421fe4:	add	x19, x19, x3
  421fe8:	str	x19, [x22, #8]
  421fec:	strb	wzr, [x1, x19]
  421ff0:	ldp	x19, x20, [sp, #16]
  421ff4:	ldp	x21, x22, [sp, #32]
  421ff8:	ldp	x29, x30, [sp], #64
  421ffc:	ret
  422000:	mov	x0, x2
  422004:	bl	4034d0 <strlen@plt>
  422008:	mov	x19, x0
  42200c:	ldr	x1, [x22, #8]
  422010:	tbz	x20, #63, 421f1c <ferror@plt+0x1df8c>
  422014:	b	421f8c <ferror@plt+0x1dffc>
  422018:	adrp	x1, 441000 <ferror@plt+0x3d070>
  42201c:	add	x1, x1, #0xfa8
  422020:	add	x1, x1, #0x58
  422024:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422028:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42202c:	add	x2, x2, #0xdd0
  422030:	add	x0, x0, #0x108
  422034:	bl	414da8 <ferror@plt+0x10e18>
  422038:	mov	x0, x22
  42203c:	ldp	x21, x22, [sp, #32]
  422040:	ldp	x29, x30, [sp], #64
  422044:	ret
  422048:	mov	x0, x22
  42204c:	ldp	x19, x20, [sp, #16]
  422050:	ldp	x21, x22, [sp, #32]
  422054:	ldp	x29, x30, [sp], #64
  422058:	ret
  42205c:	mov	x1, x21
  422060:	mov	x2, x19
  422064:	bl	403460 <memcpy@plt>
  422068:	ldr	x1, [x22]
  42206c:	b	421fdc <ferror@plt+0x1e04c>
  422070:	ldr	x3, [x22]
  422074:	add	x0, x19, x20
  422078:	sub	x2, x2, x20
  42207c:	add	x1, x3, x20
  422080:	add	x0, x3, x0
  422084:	bl	403480 <memmove@plt>
  422088:	b	421fc0 <ferror@plt+0x1e030>
  42208c:	sub	x21, x21, x0
  422090:	mov	x1, x19
  422094:	mov	x0, x22
  422098:	stp	x23, x24, [sp, #48]
  42209c:	bl	421be0 <ferror@plt+0x1dc50>
  4220a0:	ldp	x1, x2, [x22]
  4220a4:	add	x24, x1, x21
  4220a8:	cmp	x2, x20
  4220ac:	b.hi	4220cc <ferror@plt+0x1e13c>  // b.pmore
  4220b0:	cmp	x21, x20
  4220b4:	mov	x23, #0x0                   	// #0
  4220b8:	b.cc	42210c <ferror@plt+0x1e17c>  // b.lo, b.ul, b.last
  4220bc:	cmp	x23, x19
  4220c0:	b.cc	4220e8 <ferror@plt+0x1e158>  // b.lo, b.ul, b.last
  4220c4:	ldp	x23, x24, [sp, #48]
  4220c8:	b	421fdc <ferror@plt+0x1e04c>
  4220cc:	add	x0, x19, x20
  4220d0:	sub	x2, x2, x20
  4220d4:	add	x0, x1, x0
  4220d8:	add	x1, x1, x20
  4220dc:	bl	403480 <memmove@plt>
  4220e0:	ldr	x1, [x22]
  4220e4:	b	4220b0 <ferror@plt+0x1e120>
  4220e8:	add	x2, x23, x19
  4220ec:	add	x20, x23, x20
  4220f0:	add	x0, x1, x20
  4220f4:	add	x1, x24, x2
  4220f8:	sub	x2, x19, x23
  4220fc:	bl	403460 <memcpy@plt>
  422100:	ldr	x1, [x22]
  422104:	ldp	x23, x24, [sp, #48]
  422108:	b	421fdc <ferror@plt+0x1e04c>
  42210c:	sub	x21, x20, x21
  422110:	add	x0, x1, x20
  422114:	cmp	x21, x19
  422118:	mov	x1, x24
  42211c:	csel	x23, x21, x19, ls  // ls = plast
  422120:	mov	x2, x23
  422124:	bl	403460 <memcpy@plt>
  422128:	ldr	x1, [x22]
  42212c:	b	4220bc <ferror@plt+0x1e12c>
  422130:	stp	x29, x30, [sp, #-32]!
  422134:	mov	x29, sp
  422138:	cbz	x0, 422154 <ferror@plt+0x1e1c4>
  42213c:	mov	x2, x1
  422140:	cbz	x1, 422180 <ferror@plt+0x1e1f0>
  422144:	ldp	x29, x30, [sp], #32
  422148:	mov	x3, #0xffffffffffffffff    	// #-1
  42214c:	mov	x1, x3
  422150:	b	421ed8 <ferror@plt+0x1df48>
  422154:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422158:	add	x1, x1, #0xfa8
  42215c:	add	x1, x1, #0x70
  422160:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422164:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422168:	add	x2, x2, #0xdd0
  42216c:	add	x0, x0, #0x108
  422170:	bl	414da8 <ferror@plt+0x10e18>
  422174:	mov	x0, #0x0                   	// #0
  422178:	ldp	x29, x30, [sp], #32
  42217c:	ret
  422180:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422184:	add	x1, x1, #0xfa8
  422188:	add	x1, x1, #0x70
  42218c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422190:	add	x2, x2, #0xf40
  422194:	str	x19, [sp, #16]
  422198:	mov	x19, x0
  42219c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4221a0:	add	x0, x0, #0x108
  4221a4:	bl	414da8 <ferror@plt+0x10e18>
  4221a8:	mov	x0, x19
  4221ac:	ldr	x19, [sp, #16]
  4221b0:	ldp	x29, x30, [sp], #32
  4221b4:	ret
  4221b8:	stp	x29, x30, [sp, #-32]!
  4221bc:	mov	x29, sp
  4221c0:	stp	x19, x20, [sp, #16]
  4221c4:	mov	x19, x0
  4221c8:	cbz	x0, 422204 <ferror@plt+0x1e274>
  4221cc:	mov	x20, x1
  4221d0:	cbz	x1, 422234 <ferror@plt+0x1e2a4>
  4221d4:	ldr	x1, [x0]
  4221d8:	cmp	x1, x20
  4221dc:	b.eq	4221f4 <ferror@plt+0x1e264>  // b.none
  4221e0:	mov	x1, #0x0                   	// #0
  4221e4:	bl	421df0 <ferror@plt+0x1de60>
  4221e8:	mov	x1, x20
  4221ec:	mov	x0, x19
  4221f0:	bl	422130 <ferror@plt+0x1e1a0>
  4221f4:	mov	x0, x19
  4221f8:	ldp	x19, x20, [sp, #16]
  4221fc:	ldp	x29, x30, [sp], #32
  422200:	ret
  422204:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422208:	add	x1, x1, #0xfa8
  42220c:	add	x1, x1, #0x80
  422210:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422214:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422218:	add	x2, x2, #0xdd0
  42221c:	add	x0, x0, #0x108
  422220:	bl	414da8 <ferror@plt+0x10e18>
  422224:	mov	x0, x19
  422228:	ldp	x19, x20, [sp, #16]
  42222c:	ldp	x29, x30, [sp], #32
  422230:	ret
  422234:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422238:	add	x1, x1, #0xfa8
  42223c:	add	x1, x1, #0x80
  422240:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422244:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422248:	add	x2, x2, #0xf50
  42224c:	add	x0, x0, #0x108
  422250:	bl	414da8 <ferror@plt+0x10e18>
  422254:	mov	x0, x19
  422258:	ldp	x19, x20, [sp, #16]
  42225c:	ldp	x29, x30, [sp], #32
  422260:	ret
  422264:	nop
  422268:	stp	x29, x30, [sp, #-32]!
  42226c:	mov	x29, sp
  422270:	cbz	x0, 4222cc <ferror@plt+0x1e33c>
  422274:	cmp	x2, #0x0
  422278:	mov	x3, x2
  42227c:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  422280:	b.ne	4222bc <ferror@plt+0x1e32c>  // b.any
  422284:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422288:	add	x1, x1, #0xfa8
  42228c:	add	x1, x1, #0x90
  422290:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422294:	add	x2, x2, #0xf10
  422298:	str	x19, [sp, #16]
  42229c:	mov	x19, x0
  4222a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4222a4:	add	x0, x0, #0x108
  4222a8:	bl	414da8 <ferror@plt+0x10e18>
  4222ac:	mov	x0, x19
  4222b0:	ldr	x19, [sp, #16]
  4222b4:	ldp	x29, x30, [sp], #32
  4222b8:	ret
  4222bc:	ldp	x29, x30, [sp], #32
  4222c0:	mov	x2, x1
  4222c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4222c8:	b	421ed8 <ferror@plt+0x1df48>
  4222cc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4222d0:	add	x1, x1, #0xfa8
  4222d4:	add	x1, x1, #0x90
  4222d8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4222dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4222e0:	add	x2, x2, #0xdd0
  4222e4:	add	x0, x0, #0x108
  4222e8:	str	x19, [sp, #16]
  4222ec:	bl	414da8 <ferror@plt+0x10e18>
  4222f0:	mov	x19, #0x0                   	// #0
  4222f4:	mov	x0, x19
  4222f8:	ldr	x19, [sp, #16]
  4222fc:	ldp	x29, x30, [sp], #32
  422300:	ret
  422304:	nop
  422308:	cbz	x0, 422368 <ferror@plt+0x1e3d8>
  42230c:	stp	x29, x30, [sp, #-32]!
  422310:	mov	x29, sp
  422314:	stp	x19, x20, [sp, #16]
  422318:	mov	x19, x0
  42231c:	ldrb	w1, [x0]
  422320:	cbnz	w1, 422334 <ferror@plt+0x1e3a4>
  422324:	ldp	x19, x20, [sp, #16]
  422328:	mov	x0, #0x2                   	// #2
  42232c:	ldp	x29, x30, [sp], #32
  422330:	b	421c48 <ferror@plt+0x1dcb8>
  422334:	bl	4034d0 <strlen@plt>
  422338:	mov	x20, x0
  42233c:	add	w0, w0, #0x2
  422340:	sxtw	x0, w0
  422344:	bl	421c48 <ferror@plt+0x1dcb8>
  422348:	sxtw	x2, w20
  42234c:	mov	x1, x19
  422350:	mov	x19, x0
  422354:	bl	422268 <ferror@plt+0x1e2d8>
  422358:	mov	x0, x19
  42235c:	ldp	x19, x20, [sp, #16]
  422360:	ldp	x29, x30, [sp], #32
  422364:	ret
  422368:	mov	x0, #0x2                   	// #2
  42236c:	b	421c48 <ferror@plt+0x1dcb8>
  422370:	tbnz	x1, #63, 4223bc <ferror@plt+0x1e42c>
  422374:	stp	x29, x30, [sp, #-48]!
  422378:	mov	x29, sp
  42237c:	stp	x19, x20, [sp, #16]
  422380:	mov	x19, x1
  422384:	mov	x20, x0
  422388:	mov	x0, x1
  42238c:	str	x21, [sp, #32]
  422390:	bl	421c48 <ferror@plt+0x1dcb8>
  422394:	mov	x21, x0
  422398:	cbz	x20, 4223a8 <ferror@plt+0x1e418>
  42239c:	mov	x2, x19
  4223a0:	mov	x1, x20
  4223a4:	bl	422268 <ferror@plt+0x1e2d8>
  4223a8:	mov	x0, x21
  4223ac:	ldp	x19, x20, [sp, #16]
  4223b0:	ldr	x21, [sp, #32]
  4223b4:	ldp	x29, x30, [sp], #48
  4223b8:	ret
  4223bc:	b	422308 <ferror@plt+0x1e378>
  4223c0:	stp	x29, x30, [sp, #-32]!
  4223c4:	mov	x29, sp
  4223c8:	cbz	x0, 4223e4 <ferror@plt+0x1e454>
  4223cc:	mov	x2, x1
  4223d0:	cbz	x1, 422410 <ferror@plt+0x1e480>
  4223d4:	ldp	x29, x30, [sp], #32
  4223d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4223dc:	mov	x1, #0x0                   	// #0
  4223e0:	b	421ed8 <ferror@plt+0x1df48>
  4223e4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4223e8:	add	x1, x1, #0xfa8
  4223ec:	add	x1, x1, #0xa8
  4223f0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4223f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4223f8:	add	x2, x2, #0xdd0
  4223fc:	add	x0, x0, #0x108
  422400:	bl	414da8 <ferror@plt+0x10e18>
  422404:	mov	x0, #0x0                   	// #0
  422408:	ldp	x29, x30, [sp], #32
  42240c:	ret
  422410:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422414:	add	x1, x1, #0xfa8
  422418:	add	x1, x1, #0xa8
  42241c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422420:	add	x2, x2, #0xf40
  422424:	str	x19, [sp, #16]
  422428:	mov	x19, x0
  42242c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422430:	add	x0, x0, #0x108
  422434:	bl	414da8 <ferror@plt+0x10e18>
  422438:	mov	x0, x19
  42243c:	ldr	x19, [sp, #16]
  422440:	ldp	x29, x30, [sp], #32
  422444:	ret
  422448:	stp	x29, x30, [sp, #-32]!
  42244c:	mov	x29, sp
  422450:	cbz	x0, 42246c <ferror@plt+0x1e4dc>
  422454:	cbz	x1, 422498 <ferror@plt+0x1e508>
  422458:	ldp	x29, x30, [sp], #32
  42245c:	mov	x3, x2
  422460:	mov	x2, x1
  422464:	mov	x1, #0x0                   	// #0
  422468:	b	421ed8 <ferror@plt+0x1df48>
  42246c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422470:	add	x1, x1, #0xfa8
  422474:	add	x1, x1, #0xc0
  422478:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42247c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422480:	add	x2, x2, #0xdd0
  422484:	add	x0, x0, #0x108
  422488:	bl	414da8 <ferror@plt+0x10e18>
  42248c:	mov	x0, #0x0                   	// #0
  422490:	ldp	x29, x30, [sp], #32
  422494:	ret
  422498:	adrp	x1, 441000 <ferror@plt+0x3d070>
  42249c:	add	x1, x1, #0xfa8
  4224a0:	add	x1, x1, #0xc0
  4224a4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4224a8:	add	x2, x2, #0xf40
  4224ac:	str	x19, [sp, #16]
  4224b0:	mov	x19, x0
  4224b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4224b8:	add	x0, x0, #0x108
  4224bc:	bl	414da8 <ferror@plt+0x10e18>
  4224c0:	mov	x0, x19
  4224c4:	ldr	x19, [sp, #16]
  4224c8:	ldp	x29, x30, [sp], #32
  4224cc:	ret
  4224d0:	stp	x29, x30, [sp, #-32]!
  4224d4:	mov	x29, sp
  4224d8:	str	x19, [sp, #16]
  4224dc:	cbz	x0, 42253c <ferror@plt+0x1e5ac>
  4224e0:	mov	x19, x0
  4224e4:	cbz	x2, 422570 <ferror@plt+0x1e5e0>
  4224e8:	tbnz	x1, #63, 422528 <ferror@plt+0x1e598>
  4224ec:	ldr	x0, [x0, #8]
  4224f0:	cmp	x0, x1
  4224f4:	b.cs	422528 <ferror@plt+0x1e598>  // b.hs, b.nlast
  4224f8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4224fc:	add	x1, x1, #0xfa8
  422500:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422504:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422508:	add	x1, x1, #0xd8
  42250c:	add	x2, x2, #0xf28
  422510:	add	x0, x0, #0x108
  422514:	bl	414da8 <ferror@plt+0x10e18>
  422518:	mov	x0, x19
  42251c:	ldr	x19, [sp, #16]
  422520:	ldp	x29, x30, [sp], #32
  422524:	ret
  422528:	mov	x0, x19
  42252c:	mov	x3, #0xffffffffffffffff    	// #-1
  422530:	ldr	x19, [sp, #16]
  422534:	ldp	x29, x30, [sp], #32
  422538:	b	421ed8 <ferror@plt+0x1df48>
  42253c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422540:	add	x1, x1, #0xfa8
  422544:	add	x1, x1, #0xd8
  422548:	mov	x19, #0x0                   	// #0
  42254c:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422550:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422554:	add	x2, x2, #0xdd0
  422558:	add	x0, x0, #0x108
  42255c:	bl	414da8 <ferror@plt+0x10e18>
  422560:	mov	x0, x19
  422564:	ldr	x19, [sp, #16]
  422568:	ldp	x29, x30, [sp], #32
  42256c:	ret
  422570:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422574:	add	x1, x1, #0xfa8
  422578:	add	x1, x1, #0xd8
  42257c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422580:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422584:	add	x2, x2, #0xf40
  422588:	add	x0, x0, #0x108
  42258c:	bl	414da8 <ferror@plt+0x10e18>
  422590:	b	422518 <ferror@plt+0x1e588>
  422594:	nop
  422598:	stp	x29, x30, [sp, #-48]!
  42259c:	mov	x29, sp
  4225a0:	stp	x19, x20, [sp, #16]
  4225a4:	mov	x19, x0
  4225a8:	cbz	x0, 42265c <ferror@plt+0x1e6cc>
  4225ac:	mov	x20, x1
  4225b0:	mov	x1, #0x1                   	// #1
  4225b4:	str	x21, [sp, #32]
  4225b8:	and	w21, w2, #0xff
  4225bc:	bl	421be0 <ferror@plt+0x1dc50>
  4225c0:	tbnz	x20, #63, 422650 <ferror@plt+0x1e6c0>
  4225c4:	ldr	x2, [x19, #8]
  4225c8:	cmp	x2, x20
  4225cc:	b.cc	42261c <ferror@plt+0x1e68c>  // b.lo, b.ul, b.last
  4225d0:	ldr	x0, [x19]
  4225d4:	add	x1, x0, x20
  4225d8:	b.ls	4225f4 <ferror@plt+0x1e664>  // b.plast
  4225dc:	add	x3, x20, #0x1
  4225e0:	sub	x2, x2, x20
  4225e4:	add	x0, x0, x3
  4225e8:	bl	403480 <memmove@plt>
  4225ec:	ldr	x1, [x19]
  4225f0:	add	x1, x1, x20
  4225f4:	strb	w21, [x1]
  4225f8:	ldp	x1, x0, [x19]
  4225fc:	add	x0, x0, #0x1
  422600:	str	x0, [x19, #8]
  422604:	strb	wzr, [x1, x0]
  422608:	mov	x0, x19
  42260c:	ldp	x19, x20, [sp, #16]
  422610:	ldr	x21, [sp, #32]
  422614:	ldp	x29, x30, [sp], #48
  422618:	ret
  42261c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422620:	add	x1, x1, #0xfa8
  422624:	add	x1, x1, #0xe8
  422628:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42262c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422630:	add	x2, x2, #0xf28
  422634:	add	x0, x0, #0x108
  422638:	bl	414da8 <ferror@plt+0x10e18>
  42263c:	mov	x0, x19
  422640:	ldp	x19, x20, [sp, #16]
  422644:	ldr	x21, [sp, #32]
  422648:	ldp	x29, x30, [sp], #48
  42264c:	ret
  422650:	ldp	x1, x0, [x19]
  422654:	add	x1, x1, x0
  422658:	b	4225f4 <ferror@plt+0x1e664>
  42265c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422660:	add	x1, x1, #0xfa8
  422664:	add	x1, x1, #0xe8
  422668:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42266c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422670:	add	x2, x2, #0xdd0
  422674:	add	x0, x0, #0x108
  422678:	bl	414da8 <ferror@plt+0x10e18>
  42267c:	mov	x0, x19
  422680:	ldp	x19, x20, [sp, #16]
  422684:	ldp	x29, x30, [sp], #48
  422688:	ret
  42268c:	nop
  422690:	cbz	x0, 4226a0 <ferror@plt+0x1e710>
  422694:	and	w2, w1, #0xff
  422698:	mov	x1, #0xffffffffffffffff    	// #-1
  42269c:	b	422598 <ferror@plt+0x1e608>
  4226a0:	stp	x29, x30, [sp, #-16]!
  4226a4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4226a8:	add	x1, x1, #0xfa8
  4226ac:	mov	x29, sp
  4226b0:	add	x1, x1, #0x100
  4226b4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  4226b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4226bc:	add	x2, x2, #0xdd0
  4226c0:	add	x0, x0, #0x108
  4226c4:	bl	414da8 <ferror@plt+0x10e18>
  4226c8:	mov	x0, #0x0                   	// #0
  4226cc:	ldp	x29, x30, [sp], #16
  4226d0:	ret
  4226d4:	nop
  4226d8:	cbz	x0, 4226e8 <ferror@plt+0x1e758>
  4226dc:	and	w2, w1, #0xff
  4226e0:	mov	x1, #0x0                   	// #0
  4226e4:	b	422598 <ferror@plt+0x1e608>
  4226e8:	stp	x29, x30, [sp, #-16]!
  4226ec:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4226f0:	add	x1, x1, #0xfa8
  4226f4:	mov	x29, sp
  4226f8:	add	x1, x1, #0x118
  4226fc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422700:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422704:	add	x2, x2, #0xdd0
  422708:	add	x0, x0, #0x108
  42270c:	bl	414da8 <ferror@plt+0x10e18>
  422710:	mov	x0, #0x0                   	// #0
  422714:	ldp	x29, x30, [sp], #16
  422718:	ret
  42271c:	nop
  422720:	stp	x29, x30, [sp, #-96]!
  422724:	mov	x29, sp
  422728:	stp	x19, x20, [sp, #16]
  42272c:	mov	x19, x0
  422730:	cbz	x0, 422948 <ferror@plt+0x1e9b8>
  422734:	stp	x27, x28, [sp, #80]
  422738:	mov	x27, x1
  42273c:	cbz	x1, 422978 <ferror@plt+0x1e9e8>
  422740:	mov	x0, x1
  422744:	stp	x21, x22, [sp, #32]
  422748:	mov	w21, w3
  42274c:	stp	x23, x24, [sp, #48]
  422750:	mov	x24, x2
  422754:	stp	x25, x26, [sp, #64]
  422758:	bl	4034d0 <strlen@plt>
  42275c:	ldrb	w20, [x27]
  422760:	cmp	w21, #0x0
  422764:	add	x25, x27, x0
  422768:	cset	w22, ne  // ne = any
  42276c:	cbz	w20, 4227f8 <ferror@plt+0x1e868>
  422770:	adrp	x21, 441000 <ferror@plt+0x3d070>
  422774:	add	x21, x21, #0xfa8
  422778:	mov	w26, #0x25                  	// #37
  42277c:	adrp	x23, 441000 <ferror@plt+0x3d070>
  422780:	tst	x20, #0x80
  422784:	and	x28, x20, #0xff
  422788:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  42278c:	b.eq	422818 <ferror@plt+0x1e888>  // b.none
  422790:	sub	x1, x25, x27
  422794:	mov	x0, x27
  422798:	bl	42aeb0 <ferror@plt+0x26f20>
  42279c:	cmn	w0, #0x3
  4227a0:	b.ls	4228f4 <ferror@plt+0x1e964>  // b.plast
  4227a4:	ldr	x1, [x23, #3848]
  4227a8:	ubfiz	x0, x20, #1, #8
  4227ac:	ldrh	w0, [x1, x0]
  4227b0:	tbnz	w0, #0, 4227c8 <ferror@plt+0x1e838>
  4227b4:	cbz	x24, 42286c <ferror@plt+0x1e8dc>
  4227b8:	mov	w1, w20
  4227bc:	mov	x0, x24
  4227c0:	bl	403c40 <strchr@plt>
  4227c4:	cbz	x0, 42286c <ferror@plt+0x1e8dc>
  4227c8:	ldp	x0, x2, [x19, #8]
  4227cc:	add	x1, x0, #0x1
  4227d0:	cmp	x1, x2
  4227d4:	b.cs	422858 <ferror@plt+0x1e8c8>  // b.hs, b.nlast
  4227d8:	ldr	x2, [x19]
  4227dc:	str	x1, [x19, #8]
  4227e0:	strb	w20, [x2, x0]
  4227e4:	ldp	x1, x0, [x19]
  4227e8:	strb	wzr, [x1, x0]
  4227ec:	add	x27, x27, #0x1
  4227f0:	ldrb	w20, [x27]
  4227f4:	cbnz	w20, 422780 <ferror@plt+0x1e7f0>
  4227f8:	mov	x0, x19
  4227fc:	ldp	x19, x20, [sp, #16]
  422800:	ldp	x21, x22, [sp, #32]
  422804:	ldp	x23, x24, [sp, #48]
  422808:	ldp	x25, x26, [sp, #64]
  42280c:	ldp	x27, x28, [sp, #80]
  422810:	ldp	x29, x30, [sp], #96
  422814:	ret
  422818:	ldr	x1, [x23, #3848]
  42281c:	ubfiz	x0, x20, #1, #8
  422820:	ldrh	w0, [x1, x0]
  422824:	tbnz	w0, #0, 4227c8 <ferror@plt+0x1e838>
  422828:	sub	w0, w20, #0x2d
  42282c:	and	w0, w0, #0xff
  422830:	cmp	w0, #0x1
  422834:	b.ls	4227c8 <ferror@plt+0x1e838>  // b.plast
  422838:	cmp	w20, #0x5f
  42283c:	mov	w0, #0x7e                  	// #126
  422840:	ccmp	w20, w0, #0x4, ne  // ne = any
  422844:	b.ne	4227b4 <ferror@plt+0x1e824>  // b.any
  422848:	ldp	x0, x2, [x19, #8]
  42284c:	add	x1, x0, #0x1
  422850:	cmp	x1, x2
  422854:	b.cc	4227d8 <ferror@plt+0x1e848>  // b.lo, b.ul, b.last
  422858:	mov	w2, w20
  42285c:	mov	x0, x19
  422860:	mov	x1, #0xffffffffffffffff    	// #-1
  422864:	bl	422598 <ferror@plt+0x1e608>
  422868:	b	4227ec <ferror@plt+0x1e85c>
  42286c:	ldp	x0, x2, [x19, #8]
  422870:	add	x1, x0, #0x1
  422874:	cmp	x1, x2
  422878:	b.cs	422934 <ferror@plt+0x1e9a4>  // b.hs, b.nlast
  42287c:	ldr	x2, [x19]
  422880:	str	x1, [x19, #8]
  422884:	strb	w26, [x2, x0]
  422888:	ldp	x1, x0, [x19]
  42288c:	strb	wzr, [x1, x0]
  422890:	ldp	x0, x4, [x19, #8]
  422894:	ubfx	x3, x20, #4, #4
  422898:	add	x3, x21, x3
  42289c:	ldrb	w2, [x3, #336]
  4228a0:	add	x1, x0, #0x1
  4228a4:	cmp	x1, x4
  4228a8:	b.cs	422924 <ferror@plt+0x1e994>  // b.hs, b.nlast
  4228ac:	ldr	x3, [x19]
  4228b0:	str	x1, [x19, #8]
  4228b4:	strb	w2, [x3, x0]
  4228b8:	ldp	x1, x0, [x19]
  4228bc:	strb	wzr, [x1, x0]
  4228c0:	ldp	x0, x3, [x19, #8]
  4228c4:	and	x20, x20, #0xf
  4228c8:	add	x20, x21, x20
  4228cc:	ldrb	w2, [x20, #336]
  4228d0:	add	x1, x0, #0x1
  4228d4:	cmp	x1, x3
  4228d8:	b.cs	422914 <ferror@plt+0x1e984>  // b.hs, b.nlast
  4228dc:	ldr	x3, [x19]
  4228e0:	str	x1, [x19, #8]
  4228e4:	strb	w2, [x3, x0]
  4228e8:	ldp	x1, x0, [x19]
  4228ec:	strb	wzr, [x1, x0]
  4228f0:	b	4227ec <ferror@plt+0x1e85c>
  4228f4:	adrp	x2, 45a000 <ferror@plt+0x56070>
  4228f8:	mov	x1, x27
  4228fc:	mov	x0, x19
  422900:	ldr	x2, [x2, #1184]
  422904:	ldrb	w2, [x2, x28]
  422908:	add	x27, x27, x2
  42290c:	bl	422268 <ferror@plt+0x1e2d8>
  422910:	b	4227f0 <ferror@plt+0x1e860>
  422914:	mov	x0, x19
  422918:	mov	x1, #0xffffffffffffffff    	// #-1
  42291c:	bl	422598 <ferror@plt+0x1e608>
  422920:	b	4227ec <ferror@plt+0x1e85c>
  422924:	mov	x0, x19
  422928:	mov	x1, #0xffffffffffffffff    	// #-1
  42292c:	bl	422598 <ferror@plt+0x1e608>
  422930:	b	4228c0 <ferror@plt+0x1e930>
  422934:	mov	x0, x19
  422938:	mov	w2, #0x25                  	// #37
  42293c:	mov	x1, #0xffffffffffffffff    	// #-1
  422940:	bl	422598 <ferror@plt+0x1e608>
  422944:	b	422890 <ferror@plt+0x1e900>
  422948:	adrp	x1, 441000 <ferror@plt+0x3d070>
  42294c:	add	x1, x1, #0xfa8
  422950:	add	x1, x1, #0x130
  422954:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422958:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42295c:	add	x2, x2, #0xdd0
  422960:	add	x0, x0, #0x108
  422964:	bl	414da8 <ferror@plt+0x10e18>
  422968:	mov	x0, x19
  42296c:	ldp	x19, x20, [sp, #16]
  422970:	ldp	x29, x30, [sp], #96
  422974:	ret
  422978:	adrp	x1, 441000 <ferror@plt+0x3d070>
  42297c:	add	x1, x1, #0xfa8
  422980:	add	x1, x1, #0x130
  422984:	mov	x19, #0x0                   	// #0
  422988:	adrp	x2, 441000 <ferror@plt+0x3d070>
  42298c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422990:	add	x2, x2, #0xf60
  422994:	add	x0, x0, #0x108
  422998:	bl	414da8 <ferror@plt+0x10e18>
  42299c:	mov	x0, x19
  4229a0:	ldp	x19, x20, [sp, #16]
  4229a4:	ldp	x27, x28, [sp, #80]
  4229a8:	ldp	x29, x30, [sp], #96
  4229ac:	ret
  4229b0:	stp	x29, x30, [sp, #-64]!
  4229b4:	mov	x29, sp
  4229b8:	stp	x21, x22, [sp, #32]
  4229bc:	mov	x21, x0
  4229c0:	cbz	x0, 422afc <ferror@plt+0x1eb6c>
  4229c4:	stp	x19, x20, [sp, #16]
  4229c8:	cmp	w2, #0x7f
  4229cc:	mov	w20, w2
  4229d0:	stp	x23, x24, [sp, #48]
  4229d4:	mov	x24, x1
  4229d8:	b.hi	422a3c <ferror@plt+0x1eaac>  // b.pmore
  4229dc:	mov	x23, #0x1                   	// #1
  4229e0:	mov	w19, w23
  4229e4:	mov	w22, #0x0                   	// #0
  4229e8:	mov	x1, x23
  4229ec:	mov	x0, x21
  4229f0:	bl	421be0 <ferror@plt+0x1dc50>
  4229f4:	tbnz	x24, #63, 422af0 <ferror@plt+0x1eb60>
  4229f8:	ldr	x2, [x21, #8]
  4229fc:	cmp	x2, x24
  422a00:	b.cs	422a78 <ferror@plt+0x1eae8>  // b.hs, b.nlast
  422a04:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422a08:	add	x1, x1, #0xfa8
  422a0c:	add	x1, x1, #0x160
  422a10:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422a14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422a18:	add	x2, x2, #0xf28
  422a1c:	add	x0, x0, #0x108
  422a20:	bl	414da8 <ferror@plt+0x10e18>
  422a24:	mov	x0, x21
  422a28:	ldp	x19, x20, [sp, #16]
  422a2c:	ldp	x21, x22, [sp, #32]
  422a30:	ldp	x23, x24, [sp, #48]
  422a34:	ldp	x29, x30, [sp], #64
  422a38:	ret
  422a3c:	cmp	w2, #0x7ff
  422a40:	b.ls	422b2c <ferror@plt+0x1eb9c>  // b.plast
  422a44:	mov	w0, #0xffff                	// #65535
  422a48:	cmp	w2, w0
  422a4c:	b.ls	422b3c <ferror@plt+0x1ebac>  // b.plast
  422a50:	mov	w0, #0x1fffff              	// #2097151
  422a54:	cmp	w2, w0
  422a58:	b.ls	422b4c <ferror@plt+0x1ebbc>  // b.plast
  422a5c:	mov	w0, #0x3ffffff             	// #67108863
  422a60:	cmp	w2, w0
  422a64:	b.hi	422b5c <ferror@plt+0x1ebcc>  // b.pmore
  422a68:	mov	x23, #0x5                   	// #5
  422a6c:	mov	w22, #0xf8                  	// #248
  422a70:	mov	w19, w23
  422a74:	b	4229e8 <ferror@plt+0x1ea58>
  422a78:	ldr	x0, [x21]
  422a7c:	add	x1, x0, x24
  422a80:	b.ls	422a9c <ferror@plt+0x1eb0c>  // b.plast
  422a84:	add	x3, x24, x23
  422a88:	sub	x2, x2, x24
  422a8c:	add	x0, x0, x3
  422a90:	bl	403480 <memmove@plt>
  422a94:	ldr	x0, [x21]
  422a98:	add	x1, x0, x24
  422a9c:	subs	w4, w19, #0x1
  422aa0:	b.eq	422ac0 <ferror@plt+0x1eb30>  // b.none
  422aa4:	sxtw	x4, w4
  422aa8:	and	w3, w20, #0x3f
  422aac:	lsr	w20, w20, #6
  422ab0:	orr	w3, w3, #0xffffff80
  422ab4:	strb	w3, [x1, x4]
  422ab8:	sub	x4, x4, #0x1
  422abc:	cbnz	w4, 422aa8 <ferror@plt+0x1eb18>
  422ac0:	orr	w20, w20, w22
  422ac4:	strb	w20, [x1]
  422ac8:	ldp	x0, x1, [x21]
  422acc:	add	x23, x23, x1
  422ad0:	str	x23, [x21, #8]
  422ad4:	strb	wzr, [x0, x23]
  422ad8:	mov	x0, x21
  422adc:	ldp	x19, x20, [sp, #16]
  422ae0:	ldp	x21, x22, [sp, #32]
  422ae4:	ldp	x23, x24, [sp, #48]
  422ae8:	ldp	x29, x30, [sp], #64
  422aec:	ret
  422af0:	ldp	x1, x0, [x21]
  422af4:	add	x1, x1, x0
  422af8:	b	422a9c <ferror@plt+0x1eb0c>
  422afc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422b00:	add	x1, x1, #0xfa8
  422b04:	add	x1, x1, #0x160
  422b08:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422b0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422b10:	add	x2, x2, #0xdd0
  422b14:	add	x0, x0, #0x108
  422b18:	bl	414da8 <ferror@plt+0x10e18>
  422b1c:	mov	x0, x21
  422b20:	ldp	x21, x22, [sp, #32]
  422b24:	ldp	x29, x30, [sp], #64
  422b28:	ret
  422b2c:	mov	x23, #0x2                   	// #2
  422b30:	mov	w22, #0xc0                  	// #192
  422b34:	mov	w19, w23
  422b38:	b	4229e8 <ferror@plt+0x1ea58>
  422b3c:	mov	x23, #0x3                   	// #3
  422b40:	mov	w22, #0xe0                  	// #224
  422b44:	mov	w19, w23
  422b48:	b	4229e8 <ferror@plt+0x1ea58>
  422b4c:	mov	x23, #0x4                   	// #4
  422b50:	mov	w22, #0xf0                  	// #240
  422b54:	mov	w19, w23
  422b58:	b	4229e8 <ferror@plt+0x1ea58>
  422b5c:	mov	x23, #0x6                   	// #6
  422b60:	mov	w22, #0xfc                  	// #252
  422b64:	mov	w19, w23
  422b68:	b	4229e8 <ferror@plt+0x1ea58>
  422b6c:	nop
  422b70:	cbz	x0, 422b80 <ferror@plt+0x1ebf0>
  422b74:	mov	w2, w1
  422b78:	mov	x1, #0xffffffffffffffff    	// #-1
  422b7c:	b	4229b0 <ferror@plt+0x1ea20>
  422b80:	stp	x29, x30, [sp, #-16]!
  422b84:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422b88:	add	x1, x1, #0xfa8
  422b8c:	mov	x29, sp
  422b90:	add	x1, x1, #0x178
  422b94:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422b98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422b9c:	add	x2, x2, #0xdd0
  422ba0:	add	x0, x0, #0x108
  422ba4:	bl	414da8 <ferror@plt+0x10e18>
  422ba8:	mov	x0, #0x0                   	// #0
  422bac:	ldp	x29, x30, [sp], #16
  422bb0:	ret
  422bb4:	nop
  422bb8:	cbz	x0, 422bc8 <ferror@plt+0x1ec38>
  422bbc:	mov	w2, w1
  422bc0:	mov	x1, #0x0                   	// #0
  422bc4:	b	4229b0 <ferror@plt+0x1ea20>
  422bc8:	stp	x29, x30, [sp, #-16]!
  422bcc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422bd0:	add	x1, x1, #0xfa8
  422bd4:	mov	x29, sp
  422bd8:	add	x1, x1, #0x190
  422bdc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422be0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422be4:	add	x2, x2, #0xdd0
  422be8:	add	x0, x0, #0x108
  422bec:	bl	414da8 <ferror@plt+0x10e18>
  422bf0:	mov	x0, #0x0                   	// #0
  422bf4:	ldp	x29, x30, [sp], #16
  422bf8:	ret
  422bfc:	nop
  422c00:	stp	x29, x30, [sp, #-64]!
  422c04:	mov	x29, sp
  422c08:	stp	x19, x20, [sp, #16]
  422c0c:	mov	x19, x0
  422c10:	cbz	x0, 422cd4 <ferror@plt+0x1ed44>
  422c14:	cbz	x3, 422c8c <ferror@plt+0x1ecfc>
  422c18:	stp	x21, x22, [sp, #32]
  422c1c:	mov	x22, x2
  422c20:	cbz	x2, 422d1c <ferror@plt+0x1ed8c>
  422c24:	stp	x23, x24, [sp, #48]
  422c28:	mov	x21, x1
  422c2c:	ldr	x24, [x0, #8]
  422c30:	cmp	x1, x24
  422c34:	b.hi	422c9c <ferror@plt+0x1ed0c>  // b.pmore
  422c38:	mov	x20, x3
  422c3c:	tbz	x3, #63, 422c4c <ferror@plt+0x1ecbc>
  422c40:	mov	x0, x2
  422c44:	bl	4034d0 <strlen@plt>
  422c48:	mov	x20, x0
  422c4c:	add	x23, x20, x21
  422c50:	cmp	x24, x23
  422c54:	b.cc	422d50 <ferror@plt+0x1edc0>  // b.lo, b.ul, b.last
  422c58:	ldr	x0, [x19]
  422c5c:	mov	x2, x20
  422c60:	mov	x1, x22
  422c64:	add	x0, x0, x21
  422c68:	bl	403460 <memcpy@plt>
  422c6c:	ldr	x0, [x19, #8]
  422c70:	cmp	x23, x0
  422c74:	b.ls	422d04 <ferror@plt+0x1ed74>  // b.plast
  422c78:	ldr	x0, [x19]
  422c7c:	strb	wzr, [x0, x23]
  422c80:	ldp	x21, x22, [sp, #32]
  422c84:	str	x23, [x19, #8]
  422c88:	ldp	x23, x24, [sp, #48]
  422c8c:	mov	x0, x19
  422c90:	ldp	x19, x20, [sp, #16]
  422c94:	ldp	x29, x30, [sp], #64
  422c98:	ret
  422c9c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422ca0:	add	x1, x1, #0xfa8
  422ca4:	add	x1, x1, #0x1b0
  422ca8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422cac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422cb0:	add	x2, x2, #0xf28
  422cb4:	add	x0, x0, #0x108
  422cb8:	bl	414da8 <ferror@plt+0x10e18>
  422cbc:	mov	x0, x19
  422cc0:	ldp	x19, x20, [sp, #16]
  422cc4:	ldp	x21, x22, [sp, #32]
  422cc8:	ldp	x23, x24, [sp, #48]
  422ccc:	ldp	x29, x30, [sp], #64
  422cd0:	ret
  422cd4:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422cd8:	add	x1, x1, #0xfa8
  422cdc:	add	x1, x1, #0x1b0
  422ce0:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422ce4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ce8:	add	x2, x2, #0xdd0
  422cec:	add	x0, x0, #0x108
  422cf0:	bl	414da8 <ferror@plt+0x10e18>
  422cf4:	mov	x0, x19
  422cf8:	ldp	x19, x20, [sp, #16]
  422cfc:	ldp	x29, x30, [sp], #64
  422d00:	ret
  422d04:	mov	x0, x19
  422d08:	ldp	x19, x20, [sp, #16]
  422d0c:	ldp	x21, x22, [sp, #32]
  422d10:	ldp	x23, x24, [sp, #48]
  422d14:	ldp	x29, x30, [sp], #64
  422d18:	ret
  422d1c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422d20:	add	x1, x1, #0xfa8
  422d24:	add	x1, x1, #0x1b0
  422d28:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422d2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422d30:	add	x2, x2, #0xf40
  422d34:	add	x0, x0, #0x108
  422d38:	bl	414da8 <ferror@plt+0x10e18>
  422d3c:	mov	x0, x19
  422d40:	ldp	x19, x20, [sp, #16]
  422d44:	ldp	x21, x22, [sp, #32]
  422d48:	ldp	x29, x30, [sp], #64
  422d4c:	ret
  422d50:	sub	x1, x23, x24
  422d54:	mov	x0, x19
  422d58:	bl	421be0 <ferror@plt+0x1dc50>
  422d5c:	b	422c58 <ferror@plt+0x1ecc8>
  422d60:	stp	x29, x30, [sp, #-48]!
  422d64:	mov	x29, sp
  422d68:	stp	x19, x20, [sp, #16]
  422d6c:	mov	x20, x0
  422d70:	cbz	x2, 422da8 <ferror@plt+0x1ee18>
  422d74:	mov	x19, x2
  422d78:	mov	x0, x2
  422d7c:	str	x21, [sp, #32]
  422d80:	mov	x21, x1
  422d84:	bl	4034d0 <strlen@plt>
  422d88:	mov	x3, x0
  422d8c:	mov	x2, x19
  422d90:	mov	x1, x21
  422d94:	mov	x0, x20
  422d98:	ldp	x19, x20, [sp, #16]
  422d9c:	ldr	x21, [sp, #32]
  422da0:	ldp	x29, x30, [sp], #48
  422da4:	b	422c00 <ferror@plt+0x1ec70>
  422da8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422dac:	add	x1, x1, #0xfa8
  422db0:	add	x1, x1, #0x1c8
  422db4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422db8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422dbc:	add	x2, x2, #0xf40
  422dc0:	add	x0, x0, #0x108
  422dc4:	bl	414da8 <ferror@plt+0x10e18>
  422dc8:	mov	x0, x20
  422dcc:	ldp	x19, x20, [sp, #16]
  422dd0:	ldp	x29, x30, [sp], #48
  422dd4:	ret
  422dd8:	stp	x29, x30, [sp, #-32]!
  422ddc:	mov	x29, sp
  422de0:	stp	x19, x20, [sp, #16]
  422de4:	mov	x19, x0
  422de8:	cbz	x0, 422edc <ferror@plt+0x1ef4c>
  422dec:	mov	x0, x1
  422df0:	tbnz	x1, #63, 422eb8 <ferror@plt+0x1ef28>
  422df4:	ldr	x3, [x19, #8]
  422df8:	cmp	x3, x1
  422dfc:	b.cc	422e40 <ferror@plt+0x1eeb0>  // b.lo, b.ul, b.last
  422e00:	tbnz	x2, #63, 422e70 <ferror@plt+0x1eee0>
  422e04:	add	x1, x1, x2
  422e08:	cmp	x3, x1
  422e0c:	b.cs	422e94 <ferror@plt+0x1ef04>  // b.hs, b.nlast
  422e10:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422e14:	add	x1, x1, #0xfa8
  422e18:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422e1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422e20:	add	x1, x1, #0x1e0
  422e24:	add	x2, x2, #0xf88
  422e28:	add	x0, x0, #0x108
  422e2c:	bl	414da8 <ferror@plt+0x10e18>
  422e30:	mov	x0, x19
  422e34:	ldp	x19, x20, [sp, #16]
  422e38:	ldp	x29, x30, [sp], #32
  422e3c:	ret
  422e40:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422e44:	add	x1, x1, #0xfa8
  422e48:	add	x1, x1, #0x1e0
  422e4c:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422e50:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422e54:	add	x2, x2, #0xf28
  422e58:	add	x0, x0, #0x108
  422e5c:	bl	414da8 <ferror@plt+0x10e18>
  422e60:	mov	x0, x19
  422e64:	ldp	x19, x20, [sp, #16]
  422e68:	ldp	x29, x30, [sp], #32
  422e6c:	ret
  422e70:	ldr	x4, [x19]
  422e74:	sub	x20, x3, x1
  422e78:	sub	x2, x3, x20
  422e7c:	str	x2, [x19, #8]
  422e80:	mov	x0, x19
  422e84:	strb	wzr, [x4, x2]
  422e88:	ldp	x19, x20, [sp, #16]
  422e8c:	ldp	x29, x30, [sp], #32
  422e90:	ret
  422e94:	mov	x20, x2
  422e98:	ldr	x4, [x19]
  422e9c:	b.ls	422e78 <ferror@plt+0x1eee8>  // b.plast
  422ea0:	sub	x2, x3, x1
  422ea4:	add	x0, x4, x0
  422ea8:	add	x1, x4, x1
  422eac:	bl	403480 <memmove@plt>
  422eb0:	ldp	x4, x3, [x19]
  422eb4:	b	422e78 <ferror@plt+0x1eee8>
  422eb8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422ebc:	add	x1, x1, #0xfa8
  422ec0:	add	x1, x1, #0x1e0
  422ec4:	adrp	x2, 441000 <ferror@plt+0x3d070>
  422ec8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ecc:	add	x2, x2, #0xf78
  422ed0:	add	x0, x0, #0x108
  422ed4:	bl	414da8 <ferror@plt+0x10e18>
  422ed8:	b	422e30 <ferror@plt+0x1eea0>
  422edc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422ee0:	add	x1, x1, #0xfa8
  422ee4:	add	x1, x1, #0x1e0
  422ee8:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422eec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ef0:	add	x2, x2, #0xdd0
  422ef4:	add	x0, x0, #0x108
  422ef8:	bl	414da8 <ferror@plt+0x10e18>
  422efc:	b	422e30 <ferror@plt+0x1eea0>
  422f00:	stp	x29, x30, [sp, #-48]!
  422f04:	mov	x29, sp
  422f08:	str	x21, [sp, #32]
  422f0c:	mov	x21, x0
  422f10:	cbz	x0, 422f58 <ferror@plt+0x1efc8>
  422f14:	stp	x19, x20, [sp, #16]
  422f18:	ldp	x19, x1, [x0]
  422f1c:	cbz	w1, 422f44 <ferror@plt+0x1efb4>
  422f20:	sub	w20, w1, #0x1
  422f24:	add	x20, x20, #0x1
  422f28:	add	x20, x19, x20
  422f2c:	nop
  422f30:	ldrb	w0, [x19]
  422f34:	bl	420430 <ferror@plt+0x1c4a0>
  422f38:	strb	w0, [x19], #1
  422f3c:	cmp	x20, x19
  422f40:	b.ne	422f30 <ferror@plt+0x1efa0>  // b.any
  422f44:	mov	x0, x21
  422f48:	ldp	x19, x20, [sp, #16]
  422f4c:	ldr	x21, [sp, #32]
  422f50:	ldp	x29, x30, [sp], #48
  422f54:	ret
  422f58:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422f5c:	add	x1, x1, #0xfa8
  422f60:	add	x1, x1, #0x1f0
  422f64:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422f68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422f6c:	add	x2, x2, #0xdd0
  422f70:	add	x0, x0, #0x108
  422f74:	bl	414da8 <ferror@plt+0x10e18>
  422f78:	mov	x0, x21
  422f7c:	ldr	x21, [sp, #32]
  422f80:	ldp	x29, x30, [sp], #48
  422f84:	ret
  422f88:	stp	x29, x30, [sp, #-48]!
  422f8c:	mov	x29, sp
  422f90:	str	x21, [sp, #32]
  422f94:	mov	x21, x0
  422f98:	cbz	x0, 422fe0 <ferror@plt+0x1f050>
  422f9c:	stp	x19, x20, [sp, #16]
  422fa0:	ldp	x19, x1, [x0]
  422fa4:	cbz	w1, 422fcc <ferror@plt+0x1f03c>
  422fa8:	sub	w20, w1, #0x1
  422fac:	add	x20, x20, #0x1
  422fb0:	add	x20, x19, x20
  422fb4:	nop
  422fb8:	ldrb	w0, [x19]
  422fbc:	bl	420460 <ferror@plt+0x1c4d0>
  422fc0:	strb	w0, [x19], #1
  422fc4:	cmp	x20, x19
  422fc8:	b.ne	422fb8 <ferror@plt+0x1f028>  // b.any
  422fcc:	mov	x0, x21
  422fd0:	ldp	x19, x20, [sp, #16]
  422fd4:	ldr	x21, [sp, #32]
  422fd8:	ldp	x29, x30, [sp], #48
  422fdc:	ret
  422fe0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  422fe4:	add	x1, x1, #0xfa8
  422fe8:	add	x1, x1, #0x208
  422fec:	adrp	x2, 440000 <ferror@plt+0x3c070>
  422ff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  422ff4:	add	x2, x2, #0xdd0
  422ff8:	add	x0, x0, #0x108
  422ffc:	bl	414da8 <ferror@plt+0x10e18>
  423000:	mov	x0, x21
  423004:	ldr	x21, [sp, #32]
  423008:	ldp	x29, x30, [sp], #48
  42300c:	ret
  423010:	stp	x29, x30, [sp, #-64]!
  423014:	mov	x29, sp
  423018:	str	x23, [sp, #48]
  42301c:	mov	x23, x0
  423020:	cbz	x0, 423084 <ferror@plt+0x1f0f4>
  423024:	stp	x19, x20, [sp, #16]
  423028:	stp	x21, x22, [sp, #32]
  42302c:	ldp	x19, x21, [x0]
  423030:	cbz	x21, 42306c <ferror@plt+0x1f0dc>
  423034:	bl	403b00 <__ctype_b_loc@plt>
  423038:	add	x21, x19, x21
  42303c:	mov	x22, x0
  423040:	ldrb	w20, [x19]
  423044:	ldr	x1, [x22]
  423048:	ldrh	w1, [x1, x20, lsl #1]
  42304c:	tbz	w1, #8, 423060 <ferror@plt+0x1f0d0>
  423050:	bl	403700 <__ctype_tolower_loc@plt>
  423054:	ldr	x0, [x0]
  423058:	ldr	w1, [x0, x20, lsl #2]
  42305c:	strb	w1, [x19]
  423060:	add	x19, x19, #0x1
  423064:	cmp	x19, x21
  423068:	b.ne	423040 <ferror@plt+0x1f0b0>  // b.any
  42306c:	mov	x0, x23
  423070:	ldp	x19, x20, [sp, #16]
  423074:	ldp	x21, x22, [sp, #32]
  423078:	ldr	x23, [sp, #48]
  42307c:	ldp	x29, x30, [sp], #64
  423080:	ret
  423084:	adrp	x1, 441000 <ferror@plt+0x3d070>
  423088:	add	x1, x1, #0xfa8
  42308c:	add	x1, x1, #0x220
  423090:	adrp	x2, 440000 <ferror@plt+0x3c070>
  423094:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423098:	add	x2, x2, #0xdd0
  42309c:	add	x0, x0, #0x108
  4230a0:	bl	414da8 <ferror@plt+0x10e18>
  4230a4:	mov	x0, x23
  4230a8:	ldr	x23, [sp, #48]
  4230ac:	ldp	x29, x30, [sp], #64
  4230b0:	ret
  4230b4:	nop
  4230b8:	stp	x29, x30, [sp, #-64]!
  4230bc:	mov	x29, sp
  4230c0:	str	x23, [sp, #48]
  4230c4:	mov	x23, x0
  4230c8:	cbz	x0, 42312c <ferror@plt+0x1f19c>
  4230cc:	stp	x19, x20, [sp, #16]
  4230d0:	stp	x21, x22, [sp, #32]
  4230d4:	ldp	x19, x21, [x0]
  4230d8:	cbz	x21, 423114 <ferror@plt+0x1f184>
  4230dc:	bl	403b00 <__ctype_b_loc@plt>
  4230e0:	add	x21, x19, x21
  4230e4:	mov	x22, x0
  4230e8:	ldrb	w20, [x19]
  4230ec:	ldr	x1, [x22]
  4230f0:	ldrh	w1, [x1, x20, lsl #1]
  4230f4:	tbz	w1, #9, 423108 <ferror@plt+0x1f178>
  4230f8:	bl	403970 <__ctype_toupper_loc@plt>
  4230fc:	ldr	x0, [x0]
  423100:	ldr	w1, [x0, x20, lsl #2]
  423104:	strb	w1, [x19]
  423108:	add	x19, x19, #0x1
  42310c:	cmp	x19, x21
  423110:	b.ne	4230e8 <ferror@plt+0x1f158>  // b.any
  423114:	mov	x0, x23
  423118:	ldp	x19, x20, [sp, #16]
  42311c:	ldp	x21, x22, [sp, #32]
  423120:	ldr	x23, [sp, #48]
  423124:	ldp	x29, x30, [sp], #64
  423128:	ret
  42312c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  423130:	add	x1, x1, #0xfa8
  423134:	add	x1, x1, #0x230
  423138:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42313c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423140:	add	x2, x2, #0xdd0
  423144:	add	x0, x0, #0x108
  423148:	bl	414da8 <ferror@plt+0x10e18>
  42314c:	mov	x0, x23
  423150:	ldr	x23, [sp, #48]
  423154:	ldp	x29, x30, [sp], #64
  423158:	ret
  42315c:	nop
  423160:	stp	x29, x30, [sp, #-96]!
  423164:	mov	x29, sp
  423168:	stp	x19, x20, [sp, #16]
  42316c:	mov	x19, x0
  423170:	cbz	x0, 4231fc <ferror@plt+0x1f26c>
  423174:	mov	x0, x2
  423178:	cbz	x1, 423228 <ferror@plt+0x1f298>
  42317c:	ldp	x6, x7, [x2]
  423180:	add	x2, sp, #0x30
  423184:	ldp	x4, x5, [x0, #16]
  423188:	add	x0, sp, #0x58
  42318c:	stp	x6, x7, [sp, #48]
  423190:	stp	x4, x5, [sp, #64]
  423194:	bl	42f0e0 <ferror@plt+0x2b150>
  423198:	mov	w20, w0
  42319c:	tbz	w0, #31, 4231ac <ferror@plt+0x1f21c>
  4231a0:	ldp	x19, x20, [sp, #16]
  4231a4:	ldp	x29, x30, [sp], #96
  4231a8:	ret
  4231ac:	str	x21, [sp, #32]
  4231b0:	sxtw	x21, w20
  4231b4:	mov	x0, x19
  4231b8:	mov	x1, x21
  4231bc:	bl	421be0 <ferror@plt+0x1dc50>
  4231c0:	ldp	x3, x0, [x19]
  4231c4:	add	w2, w20, #0x1
  4231c8:	ldr	x1, [sp, #88]
  4231cc:	sxtw	x2, w2
  4231d0:	add	x0, x3, x0
  4231d4:	bl	403460 <memcpy@plt>
  4231d8:	ldr	x1, [x19, #8]
  4231dc:	ldr	x0, [sp, #88]
  4231e0:	add	x1, x1, x21
  4231e4:	str	x1, [x19, #8]
  4231e8:	bl	413678 <ferror@plt+0xf6e8>
  4231ec:	ldp	x19, x20, [sp, #16]
  4231f0:	ldr	x21, [sp, #32]
  4231f4:	ldp	x29, x30, [sp], #96
  4231f8:	ret
  4231fc:	adrp	x1, 441000 <ferror@plt+0x3d070>
  423200:	add	x1, x1, #0xfa8
  423204:	add	x1, x1, #0x240
  423208:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42320c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423210:	add	x2, x2, #0xdd0
  423214:	add	x0, x0, #0x108
  423218:	bl	414da8 <ferror@plt+0x10e18>
  42321c:	ldp	x19, x20, [sp, #16]
  423220:	ldp	x29, x30, [sp], #96
  423224:	ret
  423228:	adrp	x1, 441000 <ferror@plt+0x3d070>
  42322c:	add	x1, x1, #0xfa8
  423230:	add	x1, x1, #0x240
  423234:	adrp	x2, 43c000 <ferror@plt+0x38070>
  423238:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42323c:	add	x2, x2, #0xdb8
  423240:	add	x0, x0, #0x108
  423244:	bl	414da8 <ferror@plt+0x10e18>
  423248:	ldp	x19, x20, [sp, #16]
  42324c:	ldp	x29, x30, [sp], #96
  423250:	ret
  423254:	nop
  423258:	stp	x29, x30, [sp, #-80]!
  42325c:	mov	x29, sp
  423260:	stp	x19, x20, [sp, #16]
  423264:	mov	x19, x2
  423268:	mov	x20, x0
  42326c:	str	x21, [sp, #32]
  423270:	mov	x21, x1
  423274:	mov	x1, #0x0                   	// #0
  423278:	bl	421df0 <ferror@plt+0x1de60>
  42327c:	ldp	x6, x7, [x19]
  423280:	mov	x1, x21
  423284:	ldp	x4, x5, [x19, #16]
  423288:	mov	x0, x20
  42328c:	add	x2, sp, #0x30
  423290:	stp	x6, x7, [sp, #48]
  423294:	stp	x4, x5, [sp, #64]
  423298:	bl	423160 <ferror@plt+0x1f1d0>
  42329c:	ldp	x19, x20, [sp, #16]
  4232a0:	ldr	x21, [sp, #32]
  4232a4:	ldp	x29, x30, [sp], #80
  4232a8:	ret
  4232ac:	nop
  4232b0:	stp	x29, x30, [sp, #-272]!
  4232b4:	mov	x29, sp
  4232b8:	stp	x19, x20, [sp, #16]
  4232bc:	mov	x20, x1
  4232c0:	mov	x19, x0
  4232c4:	mov	x1, #0x0                   	// #0
  4232c8:	str	q0, [sp, #96]
  4232cc:	str	q1, [sp, #112]
  4232d0:	str	q2, [sp, #128]
  4232d4:	str	q3, [sp, #144]
  4232d8:	str	q4, [sp, #160]
  4232dc:	str	q5, [sp, #176]
  4232e0:	str	q6, [sp, #192]
  4232e4:	str	q7, [sp, #208]
  4232e8:	stp	x2, x3, [sp, #224]
  4232ec:	stp	x4, x5, [sp, #240]
  4232f0:	stp	x6, x7, [sp, #256]
  4232f4:	bl	421df0 <ferror@plt+0x1de60>
  4232f8:	add	x1, sp, #0x110
  4232fc:	stp	x1, x1, [sp, #64]
  423300:	add	x0, sp, #0xe0
  423304:	mov	w3, #0xffffff80            	// #-128
  423308:	mov	w2, #0xffffffd0            	// #-48
  42330c:	str	x0, [sp, #80]
  423310:	stp	w2, w3, [sp, #88]
  423314:	mov	x1, x20
  423318:	ldp	x4, x5, [sp, #64]
  42331c:	stp	x4, x5, [sp, #32]
  423320:	mov	x0, x19
  423324:	ldp	x4, x5, [sp, #80]
  423328:	add	x2, sp, #0x20
  42332c:	stp	x4, x5, [sp, #48]
  423330:	bl	423160 <ferror@plt+0x1f1d0>
  423334:	ldp	x19, x20, [sp, #16]
  423338:	ldp	x29, x30, [sp], #272
  42333c:	ret
  423340:	stp	x29, x30, [sp, #-256]!
  423344:	mov	w9, #0xffffffd0            	// #-48
  423348:	mov	w8, #0xffffff80            	// #-128
  42334c:	mov	x29, sp
  423350:	add	x10, sp, #0xd0
  423354:	add	x11, sp, #0x100
  423358:	stp	x11, x11, [sp, #48]
  42335c:	str	x10, [sp, #64]
  423360:	stp	w9, w8, [sp, #72]
  423364:	ldp	x10, x11, [sp, #48]
  423368:	stp	x10, x11, [sp, #16]
  42336c:	ldp	x8, x9, [sp, #64]
  423370:	stp	x8, x9, [sp, #32]
  423374:	str	q0, [sp, #80]
  423378:	str	q1, [sp, #96]
  42337c:	str	q2, [sp, #112]
  423380:	str	q3, [sp, #128]
  423384:	str	q4, [sp, #144]
  423388:	str	q5, [sp, #160]
  42338c:	str	q6, [sp, #176]
  423390:	str	q7, [sp, #192]
  423394:	stp	x2, x3, [sp, #208]
  423398:	add	x2, sp, #0x10
  42339c:	stp	x4, x5, [sp, #224]
  4233a0:	stp	x6, x7, [sp, #240]
  4233a4:	bl	423160 <ferror@plt+0x1f1d0>
  4233a8:	ldp	x29, x30, [sp], #256
  4233ac:	ret
  4233b0:	ldr	x0, [x0]
  4233b4:	b	403ad0 <strcmp@plt>
  4233b8:	cbz	x0, 4233c4 <ferror@plt+0x1f434>
  4233bc:	cbz	x1, 4233d0 <ferror@plt+0x1f440>
  4233c0:	b	403ad0 <strcmp@plt>
  4233c4:	cmp	x1, #0x0
  4233c8:	csetm	w0, ne  // ne = any
  4233cc:	ret
  4233d0:	mov	w0, #0x1                   	// #1
  4233d4:	ret
  4233d8:	stp	x29, x30, [sp, #-96]!
  4233dc:	mov	x29, sp
  4233e0:	str	x21, [sp, #32]
  4233e4:	adrp	x21, 49b000 <ferror@plt+0x97070>
  4233e8:	stp	x19, x20, [sp, #16]
  4233ec:	mov	x19, x0
  4233f0:	ldr	x0, [x21, #3632]
  4233f4:	cbz	x0, 4233fc <ferror@plt+0x1f46c>
  4233f8:	bl	41bc08 <ferror@plt+0x17c78>
  4233fc:	adrp	x20, 442000 <ferror@plt+0x3e070>
  423400:	str	xzr, [x21, #3632]
  423404:	add	x20, x20, #0x200
  423408:	b	423410 <ferror@plt+0x1f480>
  42340c:	add	x19, x19, #0x1
  423410:	ldrb	w1, [x19]
  423414:	mov	x0, x20
  423418:	bl	403c40 <strchr@plt>
  42341c:	cbnz	x0, 42340c <ferror@plt+0x1f47c>
  423420:	adrp	x1, 442000 <ferror@plt+0x3e070>
  423424:	mov	x0, x19
  423428:	add	x1, x1, #0x208
  42342c:	mov	x2, #0x4                   	// #4
  423430:	bl	403830 <strncmp@plt>
  423434:	cbnz	w0, 423448 <ferror@plt+0x1f4b8>
  423438:	add	x0, x19, #0x4
  42343c:	bl	4034d0 <strlen@plt>
  423440:	cmp	x0, #0x1f
  423444:	b.hi	423468 <ferror@plt+0x1f4d8>  // b.pmore
  423448:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42344c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423450:	mov	x3, x19
  423454:	add	x2, x2, #0x210
  423458:	add	x0, x0, #0x108
  42345c:	mov	w1, #0x4                   	// #4
  423460:	bl	414ae8 <ferror@plt+0x10b58>
  423464:	b	423464 <ferror@plt+0x1f4d4>
  423468:	ldur	x3, [x19, #4]
  42346c:	add	x1, sp, #0x38
  423470:	add	x0, sp, #0x40
  423474:	mov	w2, #0x10                  	// #16
  423478:	str	x3, [sp, #64]
  42347c:	mov	w20, #0x0                   	// #0
  423480:	strb	wzr, [sp, #72]
  423484:	bl	41fd70 <ferror@plt+0x1bde0>
  423488:	str	w0, [sp, #80]
  42348c:	ldr	x0, [sp, #56]
  423490:	cbz	x0, 4234a0 <ferror@plt+0x1f510>
  423494:	ldrb	w0, [x0]
  423498:	cmp	w0, #0x0
  42349c:	cset	w20, ne  // ne = any
  4234a0:	ldur	x3, [x19, #12]
  4234a4:	add	x1, sp, #0x38
  4234a8:	add	x0, sp, #0x40
  4234ac:	mov	w2, #0x10                  	// #16
  4234b0:	str	x3, [sp, #64]
  4234b4:	bl	41fd70 <ferror@plt+0x1bde0>
  4234b8:	str	w0, [sp, #84]
  4234bc:	ldr	x0, [sp, #56]
  4234c0:	cbz	x0, 4234d0 <ferror@plt+0x1f540>
  4234c4:	ldrb	w0, [x0]
  4234c8:	cmp	w0, #0x0
  4234cc:	cinc	w20, w20, ne  // ne = any
  4234d0:	ldur	x3, [x19, #20]
  4234d4:	add	x1, sp, #0x38
  4234d8:	add	x0, sp, #0x40
  4234dc:	mov	w2, #0x10                  	// #16
  4234e0:	str	x3, [sp, #64]
  4234e4:	bl	41fd70 <ferror@plt+0x1bde0>
  4234e8:	str	w0, [sp, #88]
  4234ec:	ldr	x0, [sp, #56]
  4234f0:	cbz	x0, 423528 <ferror@plt+0x1f598>
  4234f4:	ldrb	w0, [x0]
  4234f8:	ldur	x3, [x19, #28]
  4234fc:	cbz	w0, 42352c <ferror@plt+0x1f59c>
  423500:	add	x1, sp, #0x38
  423504:	add	x0, sp, #0x40
  423508:	mov	w2, #0x10                  	// #16
  42350c:	str	x3, [sp, #64]
  423510:	bl	41fd70 <ferror@plt+0x1bde0>
  423514:	str	w0, [sp, #92]
  423518:	ldr	x1, [sp, #56]
  42351c:	add	w20, w20, #0x1
  423520:	cbnz	x1, 42354c <ferror@plt+0x1f5bc>
  423524:	b	423448 <ferror@plt+0x1f4b8>
  423528:	ldur	x3, [x19, #28]
  42352c:	add	x1, sp, #0x38
  423530:	add	x0, sp, #0x40
  423534:	mov	w2, #0x10                  	// #16
  423538:	str	x3, [sp, #64]
  42353c:	bl	41fd70 <ferror@plt+0x1bde0>
  423540:	ldr	x1, [sp, #56]
  423544:	str	w0, [sp, #92]
  423548:	cbz	x1, 423554 <ferror@plt+0x1f5c4>
  42354c:	ldrb	w0, [x1]
  423550:	cbnz	w0, 423448 <ferror@plt+0x1f4b8>
  423554:	cbnz	w20, 423448 <ferror@plt+0x1f4b8>
  423558:	add	x0, sp, #0x50
  42355c:	mov	w1, #0x4                   	// #4
  423560:	bl	41bf48 <ferror@plt+0x17fb8>
  423564:	str	x0, [x21, #3632]
  423568:	ldp	x19, x20, [sp, #16]
  42356c:	ldr	x21, [sp, #32]
  423570:	ldp	x29, x30, [sp], #96
  423574:	ret
  423578:	stp	x29, x30, [sp, #-32]!
  42357c:	rev	w3, w1
  423580:	mov	x2, #0x4                   	// #4
  423584:	mov	x29, sp
  423588:	add	x1, sp, #0x1c
  42358c:	str	w3, [sp, #28]
  423590:	bl	422268 <ferror@plt+0x1e2d8>
  423594:	ldp	x29, x30, [sp], #32
  423598:	ret
  42359c:	nop
  4235a0:	stp	x29, x30, [sp, #-48]!
  4235a4:	mov	x29, sp
  4235a8:	stp	x19, x20, [sp, #16]
  4235ac:	mov	w20, w1
  4235b0:	str	x21, [sp, #32]
  4235b4:	mov	w21, w0
  4235b8:	b	4235cc <ferror@plt+0x1f63c>
  4235bc:	bl	403e80 <__errno_location@plt>
  4235c0:	ldr	w2, [x0]
  4235c4:	cmp	w2, #0x4
  4235c8:	b.ne	4235e0 <ferror@plt+0x1f650>  // b.any
  4235cc:	mov	w1, w20
  4235d0:	mov	w0, w21
  4235d4:	bl	403e00 <dup2@plt>
  4235d8:	mov	w19, w0
  4235dc:	tbnz	w0, #31, 4235bc <ferror@plt+0x1f62c>
  4235e0:	mov	w0, w19
  4235e4:	ldp	x19, x20, [sp, #16]
  4235e8:	ldr	x21, [sp, #32]
  4235ec:	ldp	x29, x30, [sp], #48
  4235f0:	ret
  4235f4:	nop
  4235f8:	stp	x29, x30, [sp, #-160]!
  4235fc:	mov	x29, sp
  423600:	stp	x19, x20, [sp, #16]
  423604:	mov	w20, w0
  423608:	mov	w0, #0xffffffff            	// #-1
  42360c:	stp	x21, x22, [sp, #32]
  423610:	mov	w22, w1
  423614:	stp	x23, x24, [sp, #48]
  423618:	mov	x23, x5
  42361c:	mov	w24, w3
  423620:	stp	x25, x26, [sp, #64]
  423624:	mov	w25, w4
  423628:	mov	w26, w2
  42362c:	str	w20, [sp, #88]
  423630:	str	w0, [sp, #104]
  423634:	bl	40f268 <ferror@plt+0xb2d8>
  423638:	mov	w1, #0x0                   	// #0
  42363c:	mov	x19, x0
  423640:	bl	411e80 <ferror@plt+0xdef0>
  423644:	mov	x1, x0
  423648:	mov	w0, w20
  42364c:	str	x1, [sp, #96]
  423650:	bl	412f48 <ferror@plt+0xefb8>
  423654:	mov	x21, x0
  423658:	mov	x3, #0x0                   	// #0
  42365c:	add	x2, sp, #0x58
  423660:	adrp	x1, 423000 <ferror@plt+0x1f070>
  423664:	add	x1, x1, #0xc10
  423668:	bl	40fb78 <ferror@plt+0xbbe8>
  42366c:	mov	x1, x19
  423670:	mov	x0, x21
  423674:	bl	40f508 <ferror@plt+0xb578>
  423678:	mov	x0, x21
  42367c:	adrp	x21, 423000 <ferror@plt+0x1f070>
  423680:	bl	4103f8 <ferror@plt+0xc468>
  423684:	str	w26, [sp, #120]
  423688:	mov	x0, #0x0                   	// #0
  42368c:	bl	422308 <ferror@plt+0x1e378>
  423690:	mov	x1, x0
  423694:	mov	w0, w22
  423698:	str	x1, [sp, #128]
  42369c:	add	x21, x21, #0xa68
  4236a0:	bl	430b70 <ferror@plt+0x2cbe0>
  4236a4:	str	x0, [sp, #112]
  4236a8:	mov	w1, #0x1                   	// #1
  4236ac:	bl	4372f8 <ferror@plt+0x33368>
  4236b0:	ldr	x0, [sp, #112]
  4236b4:	mov	x2, #0x0                   	// #0
  4236b8:	mov	x1, #0x0                   	// #0
  4236bc:	bl	438728 <ferror@plt+0x34798>
  4236c0:	ldr	x0, [sp, #112]
  4236c4:	mov	w1, #0x0                   	// #0
  4236c8:	bl	438628 <ferror@plt+0x34698>
  4236cc:	ldr	x0, [sp, #112]
  4236d0:	mov	w1, #0x19                  	// #25
  4236d4:	bl	436d80 <ferror@plt+0x32df0>
  4236d8:	mov	x22, x0
  4236dc:	mov	x3, #0x0                   	// #0
  4236e0:	add	x2, sp, #0x58
  4236e4:	mov	x1, x21
  4236e8:	bl	40fb78 <ferror@plt+0xbbe8>
  4236ec:	mov	x1, x19
  4236f0:	mov	x0, x22
  4236f4:	bl	40f508 <ferror@plt+0xb578>
  4236f8:	mov	x0, x22
  4236fc:	bl	4103f8 <ferror@plt+0xc468>
  423700:	str	w25, [sp, #144]
  423704:	mov	x0, #0x0                   	// #0
  423708:	bl	422308 <ferror@plt+0x1e378>
  42370c:	mov	x1, x0
  423710:	mov	w0, w24
  423714:	str	x1, [sp, #152]
  423718:	bl	430b70 <ferror@plt+0x2cbe0>
  42371c:	str	x0, [sp, #136]
  423720:	mov	w1, #0x1                   	// #1
  423724:	bl	4372f8 <ferror@plt+0x33368>
  423728:	ldr	x0, [sp, #136]
  42372c:	mov	x2, #0x0                   	// #0
  423730:	mov	x1, #0x0                   	// #0
  423734:	bl	438728 <ferror@plt+0x34798>
  423738:	ldr	x0, [sp, #136]
  42373c:	mov	w1, #0x0                   	// #0
  423740:	bl	438628 <ferror@plt+0x34698>
  423744:	ldr	x0, [sp, #136]
  423748:	mov	w1, #0x19                  	// #25
  42374c:	bl	436d80 <ferror@plt+0x32df0>
  423750:	mov	x1, x21
  423754:	add	x2, sp, #0x58
  423758:	mov	x21, x0
  42375c:	mov	x3, #0x0                   	// #0
  423760:	bl	40fb78 <ferror@plt+0xbbe8>
  423764:	mov	x1, x19
  423768:	mov	x0, x21
  42376c:	bl	40f508 <ferror@plt+0xb578>
  423770:	mov	x0, x21
  423774:	bl	4103f8 <ferror@plt+0xc468>
  423778:	cbnz	x23, 423840 <ferror@plt+0x1f8b0>
  42377c:	ldr	x0, [sp, #96]
  423780:	bl	412038 <ferror@plt+0xe0a8>
  423784:	ldr	x0, [sp, #96]
  423788:	bl	411f88 <ferror@plt+0xdff8>
  42378c:	mov	x0, x19
  423790:	bl	40f0c0 <ferror@plt+0xb130>
  423794:	ldr	w2, [sp, #104]
  423798:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42379c:	ldr	x0, [sp, #128]
  4237a0:	add	x19, x19, #0xe30
  4237a4:	mov	w1, #0x0                   	// #0
  4237a8:	stp	w20, w2, [x19, #8]
  4237ac:	bl	421c98 <ferror@plt+0x1dd08>
  4237b0:	mov	x2, x0
  4237b4:	mov	w1, #0x0                   	// #0
  4237b8:	ldr	x0, [sp, #152]
  4237bc:	str	x2, [x19, #16]
  4237c0:	bl	421c98 <ferror@plt+0x1dd08>
  4237c4:	str	x0, [x19, #24]
  4237c8:	dmb	ish
  4237cc:	ldr	x0, [sp, #112]
  4237d0:	add	x2, sp, #0x70
  4237d4:	ldxr	x1, [x2]
  4237d8:	cmp	x1, x0
  4237dc:	b.ne	4237e8 <ferror@plt+0x1f858>  // b.any
  4237e0:	stlxr	w3, xzr, [x2]
  4237e4:	cbnz	w3, 4237d4 <ferror@plt+0x1f844>
  4237e8:	dmb	ish
  4237ec:	b.ne	4237c8 <ferror@plt+0x1f838>  // b.any
  4237f0:	cbz	x0, 4237f8 <ferror@plt+0x1f868>
  4237f4:	bl	437850 <ferror@plt+0x338c0>
  4237f8:	dmb	ish
  4237fc:	ldr	x0, [sp, #136]
  423800:	add	x2, sp, #0x88
  423804:	ldxr	x1, [x2]
  423808:	cmp	x1, x0
  42380c:	b.ne	423818 <ferror@plt+0x1f888>  // b.any
  423810:	stlxr	w3, xzr, [x2]
  423814:	cbnz	w3, 423804 <ferror@plt+0x1f874>
  423818:	dmb	ish
  42381c:	b.ne	4237f8 <ferror@plt+0x1f868>  // b.any
  423820:	cbz	x0, 423828 <ferror@plt+0x1f898>
  423824:	bl	437850 <ferror@plt+0x338c0>
  423828:	ldp	x19, x20, [sp, #16]
  42382c:	ldp	x21, x22, [sp, #32]
  423830:	ldp	x23, x24, [sp, #48]
  423834:	ldp	x25, x26, [sp, #64]
  423838:	ldp	x29, x30, [sp], #160
  42383c:	ret
  423840:	mov	w0, #0x0                   	// #0
  423844:	bl	412870 <ferror@plt+0xe8e0>
  423848:	mov	x21, x0
  42384c:	bl	410b18 <ferror@plt+0xcb88>
  423850:	mov	x1, x0
  423854:	mov	x0, x21
  423858:	add	x1, x1, x23
  42385c:	bl	40fd60 <ferror@plt+0xbdd0>
  423860:	add	x2, sp, #0x58
  423864:	mov	x0, x21
  423868:	mov	x3, #0x0                   	// #0
  42386c:	adrp	x1, 423000 <ferror@plt+0x1f070>
  423870:	add	x1, x1, #0x890
  423874:	bl	40fb78 <ferror@plt+0xbbe8>
  423878:	mov	x1, x19
  42387c:	mov	x0, x21
  423880:	bl	40f508 <ferror@plt+0xb578>
  423884:	mov	x0, x21
  423888:	bl	4103f8 <ferror@plt+0xc468>
  42388c:	b	42377c <ferror@plt+0x1f7ec>
  423890:	stp	x29, x30, [sp, #-16]!
  423894:	mov	w1, #0xe                   	// #14
  423898:	mov	x29, sp
  42389c:	ldr	w0, [x0]
  4238a0:	bl	403680 <kill@plt>
  4238a4:	mov	w0, #0x0                   	// #0
  4238a8:	ldp	x29, x30, [sp], #16
  4238ac:	ret
  4238b0:	stp	x29, x30, [sp, #-64]!
  4238b4:	mov	x29, sp
  4238b8:	stp	x19, x20, [sp, #16]
  4238bc:	add	x20, x2, #0x1
  4238c0:	mov	x19, x0
  4238c4:	mov	x0, x20
  4238c8:	stp	x21, x22, [sp, #32]
  4238cc:	mov	x21, x1
  4238d0:	mov	w1, #0x2f                  	// #47
  4238d4:	bl	403c40 <strchr@plt>
  4238d8:	cbz	x0, 423954 <ferror@plt+0x1f9c4>
  4238dc:	cbz	x19, 423990 <ferror@plt+0x1fa00>
  4238e0:	mov	x22, x0
  4238e4:	str	x23, [sp, #48]
  4238e8:	sub	x23, x0, x20
  4238ec:	b	4238f8 <ferror@plt+0x1f968>
  4238f0:	ldr	x19, [x19, #8]
  4238f4:	cbz	x19, 42393c <ferror@plt+0x1f9ac>
  4238f8:	ldr	x21, [x19]
  4238fc:	mov	x2, x23
  423900:	mov	x1, x20
  423904:	ldr	x0, [x21]
  423908:	bl	403830 <strncmp@plt>
  42390c:	cbnz	w0, 4238f0 <ferror@plt+0x1f960>
  423910:	ldr	x0, [x21, #8]
  423914:	add	x1, x21, #0x10
  423918:	mov	x2, x22
  42391c:	bl	4238b0 <ferror@plt+0x1f920>
  423920:	cbz	w0, 4238f0 <ferror@plt+0x1f960>
  423924:	mov	w0, #0x1                   	// #1
  423928:	ldp	x19, x20, [sp, #16]
  42392c:	ldp	x21, x22, [sp, #32]
  423930:	ldr	x23, [sp, #48]
  423934:	ldp	x29, x30, [sp], #64
  423938:	ret
  42393c:	mov	w0, #0x0                   	// #0
  423940:	ldp	x19, x20, [sp, #16]
  423944:	ldp	x21, x22, [sp, #32]
  423948:	ldr	x23, [sp, #48]
  42394c:	ldp	x29, x30, [sp], #64
  423950:	ret
  423954:	ldr	x19, [x21]
  423958:	cbnz	x19, 423968 <ferror@plt+0x1f9d8>
  42395c:	b	423990 <ferror@plt+0x1fa00>
  423960:	ldr	x19, [x19, #8]
  423964:	cbz	x19, 423990 <ferror@plt+0x1fa00>
  423968:	ldr	x0, [x19]
  42396c:	mov	x1, x20
  423970:	ldr	x0, [x0]
  423974:	bl	403ad0 <strcmp@plt>
  423978:	cbnz	w0, 423960 <ferror@plt+0x1f9d0>
  42397c:	mov	w0, #0x1                   	// #1
  423980:	ldp	x19, x20, [sp, #16]
  423984:	ldp	x21, x22, [sp, #32]
  423988:	ldp	x29, x30, [sp], #64
  42398c:	ret
  423990:	mov	w0, #0x0                   	// #0
  423994:	ldp	x19, x20, [sp, #16]
  423998:	ldp	x21, x22, [sp, #32]
  42399c:	ldp	x29, x30, [sp], #64
  4239a0:	ret
  4239a4:	nop
  4239a8:	stp	x29, x30, [sp, #-32]!
  4239ac:	mov	x29, sp
  4239b0:	str	x19, [sp, #16]
  4239b4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4239b8:	add	x19, x19, #0xe30
  4239bc:	add	x1, x19, #0x20
  4239c0:	stp	wzr, wzr, [x19, #8]
  4239c4:	dmb	ish
  4239c8:	ldr	x0, [x19, #32]
  4239cc:	ldxr	x2, [x1]
  4239d0:	cmp	x2, x0
  4239d4:	b.ne	4239e0 <ferror@plt+0x1fa50>  // b.any
  4239d8:	stlxr	w3, xzr, [x1]
  4239dc:	cbnz	w3, 4239cc <ferror@plt+0x1fa3c>
  4239e0:	dmb	ish
  4239e4:	b.ne	4239c4 <ferror@plt+0x1fa34>  // b.any
  4239e8:	cbz	x0, 4239f0 <ferror@plt+0x1fa60>
  4239ec:	bl	413678 <ferror@plt+0xf6e8>
  4239f0:	add	x1, x19, #0x10
  4239f4:	dmb	ish
  4239f8:	ldr	x0, [x19, #16]
  4239fc:	ldxr	x2, [x1]
  423a00:	cmp	x2, x0
  423a04:	b.ne	423a10 <ferror@plt+0x1fa80>  // b.any
  423a08:	stlxr	w3, xzr, [x1]
  423a0c:	cbnz	w3, 4239fc <ferror@plt+0x1fa6c>
  423a10:	dmb	ish
  423a14:	b.ne	4239f4 <ferror@plt+0x1fa64>  // b.any
  423a18:	cbz	x0, 423a20 <ferror@plt+0x1fa90>
  423a1c:	bl	413678 <ferror@plt+0xf6e8>
  423a20:	add	x1, x19, #0x18
  423a24:	dmb	ish
  423a28:	ldr	x0, [x19, #24]
  423a2c:	ldxr	x2, [x1]
  423a30:	cmp	x2, x0
  423a34:	b.ne	423a40 <ferror@plt+0x1fab0>  // b.any
  423a38:	stlxr	w3, xzr, [x1]
  423a3c:	cbnz	w3, 423a2c <ferror@plt+0x1fa9c>
  423a40:	dmb	ish
  423a44:	b.ne	423a24 <ferror@plt+0x1fa94>  // b.any
  423a48:	cbz	x0, 423a58 <ferror@plt+0x1fac8>
  423a4c:	ldr	x19, [sp, #16]
  423a50:	ldp	x29, x30, [sp], #32
  423a54:	b	413678 <ferror@plt+0xf6e8>
  423a58:	ldr	x19, [sp, #16]
  423a5c:	ldp	x29, x30, [sp], #32
  423a60:	ret
  423a64:	nop
  423a68:	mov	x12, #0x1030                	// #4144
  423a6c:	sub	sp, sp, x12
  423a70:	add	x1, sp, #0x30
  423a74:	add	x3, sp, #0x28
  423a78:	mov	x4, #0x0                   	// #0
  423a7c:	stp	x29, x30, [sp]
  423a80:	mov	x29, sp
  423a84:	stp	x19, x20, [sp, #16]
  423a88:	mov	x19, x2
  423a8c:	mov	x20, x0
  423a90:	mov	x2, #0x1000                	// #4096
  423a94:	bl	439108 <ferror@plt+0x35178>
  423a98:	tst	w0, #0xfffffffd
  423a9c:	b.eq	423ae8 <ferror@plt+0x1fb58>  // b.none
  423aa0:	cmp	w0, #0x3
  423aa4:	b.eq	423acc <ferror@plt+0x1fb3c>  // b.none
  423aa8:	ldr	x0, [x19, #24]
  423aac:	ldr	x2, [sp, #40]
  423ab0:	cmp	x0, x20
  423ab4:	b.eq	423bc4 <ferror@plt+0x1fc34>  // b.none
  423ab8:	ldr	x0, [x19, #64]
  423abc:	add	x1, sp, #0x30
  423ac0:	bl	422268 <ferror@plt+0x1e2d8>
  423ac4:	ldr	w0, [x19, #56]
  423ac8:	cbnz	w0, 423b50 <ferror@plt+0x1fbc0>
  423acc:	mov	w20, #0x1                   	// #1
  423ad0:	mov	w0, w20
  423ad4:	mov	x12, #0x1030                	// #4144
  423ad8:	ldp	x29, x30, [sp]
  423adc:	ldp	x19, x20, [sp, #16]
  423ae0:	add	sp, sp, x12
  423ae4:	ret
  423ae8:	ldr	x0, [x19, #24]
  423aec:	add	x1, x19, #0x30
  423af0:	cmp	x0, x20
  423af4:	b.eq	423be4 <ferror@plt+0x1fc54>  // b.none
  423af8:	dmb	ish
  423afc:	ldr	x0, [x19, #48]
  423b00:	ldxr	x2, [x1]
  423b04:	cmp	x2, x0
  423b08:	b.ne	423b14 <ferror@plt+0x1fb84>  // b.any
  423b0c:	stlxr	w3, xzr, [x1]
  423b10:	cbnz	w3, 423b00 <ferror@plt+0x1fb70>
  423b14:	dmb	ish
  423b18:	b.ne	423af8 <ferror@plt+0x1fb68>  // b.any
  423b1c:	cbz	x0, 423b24 <ferror@plt+0x1fb94>
  423b20:	bl	437850 <ferror@plt+0x338c0>
  423b24:	ldr	w0, [x19, #16]
  423b28:	mov	w20, #0x0                   	// #0
  423b2c:	cmn	w0, #0x1
  423b30:	b.eq	423ad0 <ferror@plt+0x1fb40>  // b.none
  423b34:	ldr	x0, [x19, #24]
  423b38:	cbnz	x0, 423ad0 <ferror@plt+0x1fb40>
  423b3c:	ldr	x0, [x19, #48]
  423b40:	cbnz	x0, 423ad0 <ferror@plt+0x1fb40>
  423b44:	ldr	x0, [x19, #8]
  423b48:	bl	4121b0 <ferror@plt+0xe220>
  423b4c:	b	423ad0 <ferror@plt+0x1fb40>
  423b50:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423b54:	ldr	x20, [x0, #2352]
  423b58:	cbz	x20, 423acc <ferror@plt+0x1fb3c>
  423b5c:	ldr	x2, [sp, #40]
  423b60:	cbz	x2, 423acc <ferror@plt+0x1fb3c>
  423b64:	mov	x19, #0x0                   	// #0
  423b68:	b	423b7c <ferror@plt+0x1fbec>
  423b6c:	ldr	x2, [sp, #40]
  423b70:	add	x19, x19, x0
  423b74:	cmp	x2, x19
  423b78:	b.ls	423acc <ferror@plt+0x1fb3c>  // b.plast
  423b7c:	add	x0, sp, #0x30
  423b80:	sub	x2, x2, x19
  423b84:	mov	x3, x20
  423b88:	add	x0, x0, x19
  423b8c:	mov	x1, #0x1                   	// #1
  423b90:	bl	403c80 <fwrite@plt>
  423b94:	cbnz	x0, 423b6c <ferror@plt+0x1fbdc>
  423b98:	bl	403e80 <__errno_location@plt>
  423b9c:	ldr	w0, [x0]
  423ba0:	bl	41fdf0 <ferror@plt+0x1be60>
  423ba4:	mov	x3, x0
  423ba8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423bac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423bb0:	add	x2, x2, #0x238
  423bb4:	add	x0, x0, #0x108
  423bb8:	mov	w1, #0x4                   	// #4
  423bbc:	bl	414ae8 <ferror@plt+0x10b58>
  423bc0:	b	423bc0 <ferror@plt+0x1fc30>
  423bc4:	ldr	x0, [x19, #40]
  423bc8:	add	x1, sp, #0x30
  423bcc:	bl	422268 <ferror@plt+0x1e2d8>
  423bd0:	ldr	w0, [x19, #32]
  423bd4:	cbz	w0, 423acc <ferror@plt+0x1fb3c>
  423bd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423bdc:	ldr	x20, [x0, #2360]
  423be0:	b	423b58 <ferror@plt+0x1fbc8>
  423be4:	add	x1, x19, #0x18
  423be8:	dmb	ish
  423bec:	ldr	x0, [x19, #24]
  423bf0:	ldxr	x2, [x1]
  423bf4:	cmp	x2, x0
  423bf8:	b.ne	423c04 <ferror@plt+0x1fc74>  // b.any
  423bfc:	stlxr	w3, xzr, [x1]
  423c00:	cbnz	w3, 423bf0 <ferror@plt+0x1fc60>
  423c04:	dmb	ish
  423c08:	b.eq	423b1c <ferror@plt+0x1fb8c>  // b.none
  423c0c:	b	423be8 <ferror@plt+0x1fc58>
  423c10:	ands	w3, w1, #0x7f
  423c14:	b.ne	423c2c <ferror@plt+0x1fc9c>  // b.any
  423c18:	ubfx	x1, x1, #8, #8
  423c1c:	str	w1, [x2, #16]
  423c20:	ldr	x0, [x2, #24]
  423c24:	cbz	x0, 423c58 <ferror@plt+0x1fcc8>
  423c28:	ret
  423c2c:	add	w0, w3, #0x1
  423c30:	sbfx	x0, x0, #1, #7
  423c34:	cmp	w0, #0x0
  423c38:	b.le	423c68 <ferror@plt+0x1fcd8>
  423c3c:	mov	w0, #0x400                 	// #1024
  423c40:	ubfiz	w1, w1, #12, #7
  423c44:	cmp	w3, #0xe
  423c48:	csel	w1, w0, w1, eq  // eq = none
  423c4c:	str	w1, [x2, #16]
  423c50:	ldr	x0, [x2, #24]
  423c54:	cbnz	x0, 423c28 <ferror@plt+0x1fc98>
  423c58:	ldr	x0, [x2, #48]
  423c5c:	cbnz	x0, 423c28 <ferror@plt+0x1fc98>
  423c60:	ldr	x0, [x2, #8]
  423c64:	b	4121b0 <ferror@plt+0xe220>
  423c68:	mov	w0, #0x200                 	// #512
  423c6c:	str	w0, [x2, #16]
  423c70:	b	423c20 <ferror@plt+0x1fc90>
  423c74:	nop
  423c78:	cmp	w0, #0xb
  423c7c:	b.hi	423c94 <ferror@plt+0x1fd04>  // b.pmore
  423c80:	adrp	x1, 443000 <ferror@plt+0x3f070>
  423c84:	add	x1, x1, #0x190
  423c88:	add	x1, x1, #0x10
  423c8c:	ldr	x0, [x1, w0, uxtw #3]
  423c90:	ret
  423c94:	adrp	x0, 442000 <ferror@plt+0x3e070>
  423c98:	add	x0, x0, #0x250
  423c9c:	ret
  423ca0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423ca4:	ldr	x0, [x0, #3632]
  423ca8:	b	41c0a8 <ferror@plt+0x18118>
  423cac:	nop
  423cb0:	adrp	x3, 49b000 <ferror@plt+0x97070>
  423cb4:	mov	w2, w1
  423cb8:	mov	w1, w0
  423cbc:	ldr	x0, [x3, #3632]
  423cc0:	b	41c228 <ferror@plt+0x18298>
  423cc4:	nop
  423cc8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423ccc:	ldr	x0, [x0, #3632]
  423cd0:	b	41c1c8 <ferror@plt+0x18238>
  423cd4:	nop
  423cd8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423cdc:	ldr	x0, [x0, #3632]
  423ce0:	b	41c3b8 <ferror@plt+0x18428>
  423ce4:	nop
  423ce8:	stp	x29, x30, [sp, #-32]!
  423cec:	mov	x29, sp
  423cf0:	str	x19, [sp, #16]
  423cf4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  423cf8:	add	x19, x19, #0xe30
  423cfc:	ldr	x0, [x19, #40]
  423d00:	cbz	x0, 423d14 <ferror@plt+0x1fd84>
  423d04:	str	xzr, [x19, #48]
  423d08:	ldr	x19, [sp, #16]
  423d0c:	ldp	x29, x30, [sp], #32
  423d10:	b	427ce0 <ferror@plt+0x23d50>
  423d14:	bl	427c78 <ferror@plt+0x23ce8>
  423d18:	str	x0, [x19, #40]
  423d1c:	str	xzr, [x19, #48]
  423d20:	ldr	x19, [sp, #16]
  423d24:	ldp	x29, x30, [sp], #32
  423d28:	b	427ce0 <ferror@plt+0x23d50>
  423d2c:	nop
  423d30:	stp	x29, x30, [sp, #-32]!
  423d34:	movi	d0, #0x0
  423d38:	mov	x29, sp
  423d3c:	str	x19, [sp, #16]
  423d40:	adrp	x19, 49b000 <ferror@plt+0x97070>
  423d44:	add	x19, x19, #0xe30
  423d48:	ldr	x0, [x19, #40]
  423d4c:	cbz	x0, 423d58 <ferror@plt+0x1fdc8>
  423d50:	mov	x1, #0x0                   	// #0
  423d54:	bl	427e78 <ferror@plt+0x23ee8>
  423d58:	str	d0, [x19, #48]
  423d5c:	ldr	x19, [sp, #16]
  423d60:	ldp	x29, x30, [sp], #32
  423d64:	ret
  423d68:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423d6c:	ldr	d0, [x0, #3680]
  423d70:	ret
  423d74:	nop
  423d78:	stp	x29, x30, [sp, #-32]!
  423d7c:	mov	x29, sp
  423d80:	stp	x19, x20, [sp, #16]
  423d84:	adrp	x19, 49b000 <ferror@plt+0x97070>
  423d88:	add	x19, x19, #0xe30
  423d8c:	mov	x20, x0
  423d90:	ldr	x0, [x19, #56]
  423d94:	bl	413678 <ferror@plt+0xf6e8>
  423d98:	mov	x0, x20
  423d9c:	bl	41f7f8 <ferror@plt+0x1b868>
  423da0:	str	x0, [x19, #56]
  423da4:	ldp	x19, x20, [sp, #16]
  423da8:	ldp	x29, x30, [sp], #32
  423dac:	ret
  423db0:	stp	x29, x30, [sp, #-80]!
  423db4:	mov	x29, sp
  423db8:	stp	x19, x20, [sp, #16]
  423dbc:	cbz	x0, 423ebc <ferror@plt+0x1ff2c>
  423dc0:	mov	x20, x0
  423dc4:	stp	x21, x22, [sp, #32]
  423dc8:	mov	x22, x2
  423dcc:	mov	x21, x4
  423dd0:	stp	x23, x24, [sp, #48]
  423dd4:	mov	x24, x1
  423dd8:	mov	x23, x3
  423ddc:	mov	w1, #0x2f                  	// #47
  423de0:	str	x25, [sp, #64]
  423de4:	mov	x25, x5
  423de8:	bl	403c40 <strchr@plt>
  423dec:	mov	x19, x0
  423df0:	cbz	x0, 423e34 <ferror@plt+0x1fea4>
  423df4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  423df8:	add	x1, x1, #0x190
  423dfc:	add	x1, x1, #0x70
  423e00:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423e04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423e08:	add	x2, x2, #0x270
  423e0c:	add	x0, x0, #0x108
  423e10:	bl	414da8 <ferror@plt+0x10e18>
  423e14:	ldp	x21, x22, [sp, #32]
  423e18:	mov	x19, #0x0                   	// #0
  423e1c:	ldp	x23, x24, [sp, #48]
  423e20:	ldr	x25, [sp, #64]
  423e24:	mov	x0, x19
  423e28:	ldp	x19, x20, [sp, #16]
  423e2c:	ldp	x29, x30, [sp], #80
  423e30:	ret
  423e34:	ldrb	w0, [x20]
  423e38:	cbz	w0, 423e80 <ferror@plt+0x1fef0>
  423e3c:	cbz	x21, 423ee4 <ferror@plt+0x1ff54>
  423e40:	mov	x0, #0x30                  	// #48
  423e44:	bl	41e490 <ferror@plt+0x1a500>
  423e48:	mov	x19, x0
  423e4c:	mov	x0, x20
  423e50:	bl	41f7f8 <ferror@plt+0x1b868>
  423e54:	str	x0, [x19]
  423e58:	mov	x0, x19
  423e5c:	str	w24, [x19, #8]
  423e60:	stp	x23, x21, [x19, #16]
  423e64:	stp	x25, x22, [x19, #32]
  423e68:	ldp	x19, x20, [sp, #16]
  423e6c:	ldp	x21, x22, [sp, #32]
  423e70:	ldp	x23, x24, [sp, #48]
  423e74:	ldr	x25, [sp, #64]
  423e78:	ldp	x29, x30, [sp], #80
  423e7c:	ret
  423e80:	adrp	x1, 443000 <ferror@plt+0x3f070>
  423e84:	add	x1, x1, #0x190
  423e88:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423e8c:	add	x1, x1, #0x70
  423e90:	add	x2, x2, #0x290
  423e94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423e98:	add	x0, x0, #0x108
  423e9c:	bl	414da8 <ferror@plt+0x10e18>
  423ea0:	mov	x0, x19
  423ea4:	ldp	x19, x20, [sp, #16]
  423ea8:	ldp	x21, x22, [sp, #32]
  423eac:	ldp	x23, x24, [sp, #48]
  423eb0:	ldr	x25, [sp, #64]
  423eb4:	ldp	x29, x30, [sp], #80
  423eb8:	ret
  423ebc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  423ec0:	add	x1, x1, #0x190
  423ec4:	add	x1, x1, #0x70
  423ec8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423ecc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423ed0:	add	x2, x2, #0x258
  423ed4:	add	x0, x0, #0x108
  423ed8:	mov	x19, #0x0                   	// #0
  423edc:	bl	414da8 <ferror@plt+0x10e18>
  423ee0:	b	423e24 <ferror@plt+0x1fe94>
  423ee4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  423ee8:	add	x1, x1, #0x190
  423eec:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423ef0:	add	x1, x1, #0x70
  423ef4:	add	x2, x2, #0x2a8
  423ef8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423efc:	b	423e98 <ferror@plt+0x1ff08>
  423f00:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423f04:	mov	w1, #0x2                   	// #2
  423f08:	str	w1, [x0, #1992]
  423f0c:	ret
  423f10:	stp	x29, x30, [sp, #-32]!
  423f14:	adrp	x1, 49b000 <ferror@plt+0x97070>
  423f18:	mov	w2, #0x3                   	// #3
  423f1c:	mov	x29, sp
  423f20:	stp	x19, x20, [sp, #16]
  423f24:	adrp	x19, 49b000 <ferror@plt+0x97070>
  423f28:	add	x19, x19, #0xe30
  423f2c:	mov	x20, x0
  423f30:	str	w2, [x1, #1992]
  423f34:	ldr	x0, [x19, #64]
  423f38:	bl	413678 <ferror@plt+0xf6e8>
  423f3c:	mov	x0, x20
  423f40:	bl	41f7f8 <ferror@plt+0x1b868>
  423f44:	str	x0, [x19, #64]
  423f48:	ldp	x19, x20, [sp, #16]
  423f4c:	ldp	x29, x30, [sp], #32
  423f50:	ret
  423f54:	nop
  423f58:	stp	x29, x30, [sp, #-32]!
  423f5c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  423f60:	mov	w2, #0x1                   	// #1
  423f64:	mov	x29, sp
  423f68:	stp	x19, x20, [sp, #16]
  423f6c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  423f70:	add	x19, x19, #0xe30
  423f74:	mov	x20, x0
  423f78:	str	w2, [x1, #1992]
  423f7c:	ldr	x0, [x19, #64]
  423f80:	bl	413678 <ferror@plt+0xf6e8>
  423f84:	mov	x0, x20
  423f88:	bl	41f7f8 <ferror@plt+0x1b868>
  423f8c:	str	x0, [x19, #64]
  423f90:	ldp	x19, x20, [sp, #16]
  423f94:	ldp	x29, x30, [sp], #32
  423f98:	ret
  423f9c:	nop
  423fa0:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423fa4:	ldr	w0, [x0, #1992]
  423fa8:	cmp	w0, #0x0
  423fac:	cset	w0, ne  // ne = any
  423fb0:	ret
  423fb4:	nop
  423fb8:	adrp	x0, 49b000 <ferror@plt+0x97070>
  423fbc:	ldr	w0, [x0, #2000]
  423fc0:	cbz	w0, 423fc8 <ferror@plt+0x20038>
  423fc4:	ret
  423fc8:	stp	x29, x30, [sp, #-16]!
  423fcc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  423fd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  423fd4:	mov	x29, sp
  423fd8:	add	x2, x2, #0x2c0
  423fdc:	add	x0, x0, #0x108
  423fe0:	mov	w1, #0x4                   	// #4
  423fe4:	bl	414ae8 <ferror@plt+0x10b58>
  423fe8:	b	423fe8 <ferror@plt+0x20058>
  423fec:	nop
  423ff0:	stp	x29, x30, [sp, #-32]!
  423ff4:	mov	x29, sp
  423ff8:	stp	x19, x20, [sp, #16]
  423ffc:	cbz	x0, 4240a8 <ferror@plt+0x20118>
  424000:	mov	x20, x0
  424004:	mov	w1, #0x2f                  	// #47
  424008:	bl	403c40 <strchr@plt>
  42400c:	mov	x19, x0
  424010:	cbz	x0, 424048 <ferror@plt+0x200b8>
  424014:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424018:	add	x1, x1, #0x190
  42401c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424020:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424024:	add	x1, x1, #0x88
  424028:	add	x2, x2, #0x318
  42402c:	add	x0, x0, #0x108
  424030:	mov	x19, #0x0                   	// #0
  424034:	bl	414da8 <ferror@plt+0x10e18>
  424038:	mov	x0, x19
  42403c:	ldp	x19, x20, [sp, #16]
  424040:	ldp	x29, x30, [sp], #32
  424044:	ret
  424048:	ldrb	w0, [x20]
  42404c:	cbz	w0, 424078 <ferror@plt+0x200e8>
  424050:	mov	x0, #0x18                  	// #24
  424054:	bl	41e490 <ferror@plt+0x1a500>
  424058:	mov	x19, x0
  42405c:	mov	x0, x20
  424060:	bl	41f7f8 <ferror@plt+0x1b868>
  424064:	str	x0, [x19]
  424068:	mov	x0, x19
  42406c:	ldp	x19, x20, [sp, #16]
  424070:	ldp	x29, x30, [sp], #32
  424074:	ret
  424078:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42407c:	add	x1, x1, #0x190
  424080:	add	x1, x1, #0x88
  424084:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424088:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42408c:	add	x2, x2, #0x340
  424090:	add	x0, x0, #0x108
  424094:	bl	414da8 <ferror@plt+0x10e18>
  424098:	mov	x0, x19
  42409c:	ldp	x19, x20, [sp, #16]
  4240a0:	ldp	x29, x30, [sp], #32
  4240a4:	ret
  4240a8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4240ac:	add	x1, x1, #0x190
  4240b0:	add	x1, x1, #0x88
  4240b4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4240b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4240bc:	add	x2, x2, #0x300
  4240c0:	add	x0, x0, #0x108
  4240c4:	mov	x19, #0x0                   	// #0
  4240c8:	bl	414da8 <ferror@plt+0x10e18>
  4240cc:	b	424038 <ferror@plt+0x200a8>
  4240d0:	stp	x29, x30, [sp, #-32]!
  4240d4:	mov	x29, sp
  4240d8:	stp	x19, x20, [sp, #16]
  4240dc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4240e0:	add	x19, x19, #0xe30
  4240e4:	ldr	x0, [x19, #72]
  4240e8:	cbz	x0, 4240f8 <ferror@plt+0x20168>
  4240ec:	ldp	x19, x20, [sp, #16]
  4240f0:	ldp	x29, x30, [sp], #32
  4240f4:	ret
  4240f8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4240fc:	add	x0, x0, #0x358
  424100:	bl	423ff0 <ferror@plt+0x20060>
  424104:	str	x0, [x19, #72]
  424108:	ldr	x0, [x0]
  42410c:	bl	413678 <ferror@plt+0xf6e8>
  424110:	ldr	x20, [x19, #72]
  424114:	adrp	x0, 43b000 <ferror@plt+0x37070>
  424118:	add	x0, x0, #0xe10
  42411c:	bl	41f7f8 <ferror@plt+0x1b868>
  424120:	mov	x1, x0
  424124:	str	x1, [x20]
  424128:	ldr	x0, [x19, #72]
  42412c:	ldp	x19, x20, [sp, #16]
  424130:	ldp	x29, x30, [sp], #32
  424134:	ret
  424138:	stp	x29, x30, [sp, #-32]!
  42413c:	mov	x29, sp
  424140:	str	x19, [sp, #16]
  424144:	mov	x19, x0
  424148:	cbz	x0, 424168 <ferror@plt+0x201d8>
  42414c:	cbz	x1, 424190 <ferror@plt+0x20200>
  424150:	ldr	x0, [x19, #16]
  424154:	bl	41eec0 <ferror@plt+0x1af30>
  424158:	str	x0, [x19, #16]
  42415c:	ldr	x19, [sp, #16]
  424160:	ldp	x29, x30, [sp], #32
  424164:	ret
  424168:	ldr	x19, [sp, #16]
  42416c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424170:	ldp	x29, x30, [sp], #32
  424174:	add	x1, x1, #0x190
  424178:	add	x1, x1, #0xa0
  42417c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424180:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424184:	add	x2, x2, #0x360
  424188:	add	x0, x0, #0x108
  42418c:	b	414da8 <ferror@plt+0x10e18>
  424190:	ldr	x19, [sp, #16]
  424194:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424198:	ldp	x29, x30, [sp], #32
  42419c:	add	x1, x1, #0x190
  4241a0:	add	x1, x1, #0xa0
  4241a4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4241a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4241ac:	add	x2, x2, #0x370
  4241b0:	add	x0, x0, #0x108
  4241b4:	b	414da8 <ferror@plt+0x10e18>
  4241b8:	stp	x29, x30, [sp, #-32]!
  4241bc:	mov	x29, sp
  4241c0:	str	x19, [sp, #16]
  4241c4:	mov	x19, x0
  4241c8:	cbz	x0, 4241e8 <ferror@plt+0x20258>
  4241cc:	cbz	x1, 424210 <ferror@plt+0x20280>
  4241d0:	ldr	x0, [x19, #8]
  4241d4:	bl	41eec0 <ferror@plt+0x1af30>
  4241d8:	str	x0, [x19, #8]
  4241dc:	ldr	x19, [sp, #16]
  4241e0:	ldp	x29, x30, [sp], #32
  4241e4:	ret
  4241e8:	ldr	x19, [sp, #16]
  4241ec:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4241f0:	ldp	x29, x30, [sp], #32
  4241f4:	add	x1, x1, #0x190
  4241f8:	add	x1, x1, #0xb8
  4241fc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424200:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424204:	add	x2, x2, #0x360
  424208:	add	x0, x0, #0x108
  42420c:	b	414da8 <ferror@plt+0x10e18>
  424210:	ldr	x19, [sp, #16]
  424214:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424218:	ldp	x29, x30, [sp], #32
  42421c:	add	x1, x1, #0x190
  424220:	add	x1, x1, #0xb8
  424224:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424228:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42422c:	add	x2, x2, #0x388
  424230:	add	x0, x0, #0x108
  424234:	b	414da8 <ferror@plt+0x10e18>
  424238:	stp	x29, x30, [sp, #-112]!
  42423c:	mov	x29, sp
  424240:	stp	x1, x2, [sp, #96]
  424244:	cbz	x0, 4242d0 <ferror@plt+0x20340>
  424248:	stp	x21, x22, [sp, #32]
  42424c:	mov	x22, x0
  424250:	stp	x23, x24, [sp, #48]
  424254:	mov	x24, x4
  424258:	stp	x27, x28, [sp, #80]
  42425c:	mov	x27, x3
  424260:	mov	x28, x5
  424264:	bl	40b028 <ferror@plt+0x7098>
  424268:	cbz	w0, 4242a0 <ferror@plt+0x20310>
  42426c:	cbz	x24, 4243c0 <ferror@plt+0x20430>
  424270:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424274:	adrp	x2, 423000 <ferror@plt+0x1f070>
  424278:	mov	x1, x22
  42427c:	add	x2, x2, #0x3b8
  424280:	ldr	x0, [x0, #3712]
  424284:	bl	41f438 <ferror@plt+0x1b4a8>
  424288:	cbz	x0, 4242f4 <ferror@plt+0x20364>
  42428c:	ldp	x21, x22, [sp, #32]
  424290:	ldp	x23, x24, [sp, #48]
  424294:	ldp	x27, x28, [sp, #80]
  424298:	ldp	x29, x30, [sp], #112
  42429c:	ret
  4242a0:	ldp	x21, x22, [sp, #32]
  4242a4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4242a8:	ldp	x23, x24, [sp, #48]
  4242ac:	add	x1, x1, #0x190
  4242b0:	ldp	x27, x28, [sp, #80]
  4242b4:	add	x1, x1, #0xd0
  4242b8:	ldp	x29, x30, [sp], #112
  4242bc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4242c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4242c4:	add	x2, x2, #0x3b8
  4242c8:	add	x0, x0, #0x108
  4242cc:	b	414da8 <ferror@plt+0x10e18>
  4242d0:	ldp	x29, x30, [sp], #112
  4242d4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4242d8:	add	x1, x1, #0x190
  4242dc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4242e0:	add	x1, x1, #0xd0
  4242e4:	add	x2, x2, #0x3a0
  4242e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4242ec:	add	x0, x0, #0x108
  4242f0:	b	414da8 <ferror@plt+0x10e18>
  4242f4:	stp	x19, x20, [sp, #16]
  4242f8:	stp	x25, x26, [sp, #64]
  4242fc:	bl	4240d0 <ferror@plt+0x20140>
  424300:	adrp	x1, 43c000 <ferror@plt+0x38070>
  424304:	mov	x23, x0
  424308:	add	x1, x1, #0xe98
  42430c:	mov	x0, x22
  424310:	mov	w2, #0xffffffff            	// #-1
  424314:	bl	420e88 <ferror@plt+0x1cef8>
  424318:	mov	x25, x0
  42431c:	ldr	x19, [x0]
  424320:	cbz	x19, 424368 <ferror@plt+0x203d8>
  424324:	adrp	x8, 423000 <ferror@plt+0x1f070>
  424328:	add	x26, x8, #0x3b0
  42432c:	mov	w20, #0x0                   	// #0
  424330:	add	w21, w20, #0x1
  424334:	ldrb	w7, [x19]
  424338:	mov	x20, x21
  42433c:	mov	x1, x19
  424340:	mov	x2, x26
  424344:	ldr	x0, [x25, x21, lsl #3]
  424348:	cbz	x0, 424388 <ferror@plt+0x203f8>
  42434c:	cbz	w7, 4243b8 <ferror@plt+0x20428>
  424350:	ldr	x0, [x23, #8]
  424354:	bl	41f438 <ferror@plt+0x1b4a8>
  424358:	cbz	x0, 4243f0 <ferror@plt+0x20460>
  42435c:	ldr	x23, [x0]
  424360:	ldr	x19, [x25, x21, lsl #3]
  424364:	cbnz	x19, 424330 <ferror@plt+0x203a0>
  424368:	mov	x0, x25
  42436c:	ldp	x19, x20, [sp, #16]
  424370:	ldp	x21, x22, [sp, #32]
  424374:	ldp	x23, x24, [sp, #48]
  424378:	ldp	x25, x26, [sp, #64]
  42437c:	ldp	x27, x28, [sp, #80]
  424380:	ldp	x29, x30, [sp], #112
  424384:	b	4212a0 <ferror@plt+0x1d310>
  424388:	mov	x5, x28
  42438c:	mov	x4, x24
  424390:	mov	x3, x27
  424394:	ldr	x2, [sp, #104]
  424398:	cbz	w7, 42440c <ferror@plt+0x2047c>
  42439c:	ldr	x1, [sp, #96]
  4243a0:	mov	x0, x19
  4243a4:	bl	423db0 <ferror@plt+0x1fe20>
  4243a8:	mov	x1, x0
  4243ac:	mov	x0, x23
  4243b0:	bl	424138 <ferror@plt+0x201a8>
  4243b4:	b	424360 <ferror@plt+0x203d0>
  4243b8:	mov	x19, x0
  4243bc:	b	424330 <ferror@plt+0x203a0>
  4243c0:	ldp	x21, x22, [sp, #32]
  4243c4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4243c8:	ldp	x23, x24, [sp, #48]
  4243cc:	add	x1, x1, #0x190
  4243d0:	ldp	x27, x28, [sp, #80]
  4243d4:	add	x1, x1, #0xd0
  4243d8:	ldp	x29, x30, [sp], #112
  4243dc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4243e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4243e4:	add	x2, x2, #0x3d8
  4243e8:	add	x0, x0, #0x108
  4243ec:	b	414da8 <ferror@plt+0x10e18>
  4243f0:	mov	x0, x19
  4243f4:	bl	423ff0 <ferror@plt+0x20060>
  4243f8:	mov	x1, x0
  4243fc:	mov	x0, x23
  424400:	mov	x23, x1
  424404:	bl	4241b8 <ferror@plt+0x20228>
  424408:	b	424360 <ferror@plt+0x203d0>
  42440c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424410:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424414:	mov	x3, x22
  424418:	add	x2, x2, #0x3f8
  42441c:	add	x0, x0, #0x108
  424420:	mov	w1, #0x4                   	// #4
  424424:	bl	414ae8 <ferror@plt+0x10b58>
  424428:	b	424428 <ferror@plt+0x20498>
  42442c:	nop
  424430:	mov	x4, x1
  424434:	cbz	x0, 42447c <ferror@plt+0x204ec>
  424438:	ldrb	w1, [x0]
  42443c:	cmp	w1, #0x2f
  424440:	b.eq	424464 <ferror@plt+0x204d4>  // b.none
  424444:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424448:	add	x1, x1, #0x190
  42444c:	add	x1, x1, #0xe8
  424450:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424454:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424458:	add	x2, x2, #0x418
  42445c:	add	x0, x0, #0x108
  424460:	b	414da8 <ferror@plt+0x10e18>
  424464:	cbz	x4, 42449c <ferror@plt+0x2050c>
  424468:	mov	x5, #0x0                   	// #0
  42446c:	mov	x3, #0x0                   	// #0
  424470:	mov	x2, #0x0                   	// #0
  424474:	mov	x1, #0x0                   	// #0
  424478:	b	424238 <ferror@plt+0x202a8>
  42447c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424480:	add	x1, x1, #0x190
  424484:	add	x1, x1, #0xe8
  424488:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42448c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424490:	add	x2, x2, #0x3a0
  424494:	add	x0, x0, #0x108
  424498:	b	414da8 <ferror@plt+0x10e18>
  42449c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4244a0:	add	x1, x1, #0x190
  4244a4:	add	x1, x1, #0xe8
  4244a8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4244ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4244b0:	add	x2, x2, #0x3e0
  4244b4:	add	x0, x0, #0x108
  4244b8:	b	414da8 <ferror@plt+0x10e18>
  4244bc:	nop
  4244c0:	mov	x4, x2
  4244c4:	mov	x2, x1
  4244c8:	cbz	x0, 42450c <ferror@plt+0x2057c>
  4244cc:	ldrb	w1, [x0]
  4244d0:	cmp	w1, #0x2f
  4244d4:	b.eq	4244f8 <ferror@plt+0x20568>  // b.none
  4244d8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4244dc:	add	x1, x1, #0x190
  4244e0:	add	x1, x1, #0xf8
  4244e4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4244e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4244ec:	add	x2, x2, #0x418
  4244f0:	add	x0, x0, #0x108
  4244f4:	b	414da8 <ferror@plt+0x10e18>
  4244f8:	cbz	x4, 42452c <ferror@plt+0x2059c>
  4244fc:	mov	x5, #0x0                   	// #0
  424500:	mov	x3, #0x0                   	// #0
  424504:	mov	x1, #0x0                   	// #0
  424508:	b	424238 <ferror@plt+0x202a8>
  42450c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424510:	add	x1, x1, #0x190
  424514:	add	x1, x1, #0xf8
  424518:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42451c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424520:	add	x2, x2, #0x3a0
  424524:	add	x0, x0, #0x108
  424528:	b	414da8 <ferror@plt+0x10e18>
  42452c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424530:	add	x1, x1, #0x190
  424534:	add	x1, x1, #0xf8
  424538:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42453c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424540:	add	x2, x2, #0x3e0
  424544:	add	x0, x0, #0x108
  424548:	b	414da8 <ferror@plt+0x10e18>
  42454c:	nop
  424550:	mov	x4, x2
  424554:	mov	x5, x3
  424558:	mov	x2, x1
  42455c:	cbz	x0, 42459c <ferror@plt+0x2060c>
  424560:	ldrb	w1, [x0]
  424564:	cmp	w1, #0x2f
  424568:	b.eq	42458c <ferror@plt+0x205fc>  // b.none
  42456c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424570:	add	x1, x1, #0x190
  424574:	add	x1, x1, #0x110
  424578:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42457c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424580:	add	x2, x2, #0x418
  424584:	add	x0, x0, #0x108
  424588:	b	414da8 <ferror@plt+0x10e18>
  42458c:	cbz	x4, 4245bc <ferror@plt+0x2062c>
  424590:	mov	x3, #0x0                   	// #0
  424594:	mov	x1, #0x0                   	// #0
  424598:	b	424238 <ferror@plt+0x202a8>
  42459c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4245a0:	add	x1, x1, #0x190
  4245a4:	add	x1, x1, #0x110
  4245a8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4245ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4245b0:	add	x2, x2, #0x3a0
  4245b4:	add	x0, x0, #0x108
  4245b8:	b	414da8 <ferror@plt+0x10e18>
  4245bc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4245c0:	add	x1, x1, #0x190
  4245c4:	add	x1, x1, #0x110
  4245c8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4245cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4245d0:	add	x2, x2, #0x3e0
  4245d4:	add	x0, x0, #0x108
  4245d8:	b	414da8 <ferror@plt+0x10e18>
  4245dc:	nop
  4245e0:	cbz	x0, 424624 <ferror@plt+0x20694>
  4245e4:	stp	x29, x30, [sp, #-32]!
  4245e8:	mov	x29, sp
  4245ec:	stp	x19, x20, [sp, #16]
  4245f0:	mov	x20, x1
  4245f4:	mov	x19, x0
  4245f8:	mov	x0, #0x18                  	// #24
  4245fc:	bl	41e490 <ferror@plt+0x1a500>
  424600:	adrp	x2, 49b000 <ferror@plt+0x97070>
  424604:	add	x2, x2, #0xe30
  424608:	str	x20, [x0, #16]
  42460c:	ldr	x1, [x2, #88]
  424610:	stp	x1, x19, [x0]
  424614:	ldp	x19, x20, [sp, #16]
  424618:	str	x0, [x2, #88]
  42461c:	ldp	x29, x30, [sp], #32
  424620:	ret
  424624:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424628:	add	x1, x1, #0x190
  42462c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424630:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424634:	add	x1, x1, #0x130
  424638:	add	x2, x2, #0x430
  42463c:	add	x0, x0, #0x108
  424640:	b	414da8 <ferror@plt+0x10e18>
  424644:	nop
  424648:	mov	x1, x0
  42464c:	cbz	x0, 42465c <ferror@plt+0x206cc>
  424650:	adrp	x0, 413000 <ferror@plt+0xf070>
  424654:	add	x0, x0, #0x678
  424658:	b	4245e0 <ferror@plt+0x20650>
  42465c:	ret
  424660:	stp	x29, x30, [sp, #-64]!
  424664:	mov	x29, sp
  424668:	stp	x19, x20, [sp, #16]
  42466c:	mov	w20, w1
  424670:	mov	x19, #0xffffffffffffffff    	// #-1
  424674:	stp	x21, x22, [sp, #32]
  424678:	mov	x22, x0
  42467c:	stp	x19, x19, [sp, #48]
  424680:	bl	4239a8 <ferror@plt+0x1fa18>
  424684:	add	x0, sp, #0x30
  424688:	bl	403600 <pipe@plt>
  42468c:	tbnz	w0, #31, 42469c <ferror@plt+0x2070c>
  424690:	add	x0, sp, #0x38
  424694:	bl	403600 <pipe@plt>
  424698:	tbz	w0, #31, 4246c8 <ferror@plt+0x20738>
  42469c:	bl	403e80 <__errno_location@plt>
  4246a0:	ldr	w0, [x0]
  4246a4:	bl	41fdf0 <ferror@plt+0x1be60>
  4246a8:	mov	x3, x0
  4246ac:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4246b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4246b4:	add	x2, x2, #0x448
  4246b8:	add	x0, x0, #0x108
  4246bc:	mov	w1, #0x4                   	// #4
  4246c0:	bl	414ae8 <ferror@plt+0x10b58>
  4246c4:	b	4246c4 <ferror@plt+0x20734>
  4246c8:	adrp	x21, 49b000 <ferror@plt+0x97070>
  4246cc:	add	x21, x21, #0xe30
  4246d0:	bl	4036a0 <fork@plt>
  4246d4:	cmp	w0, #0x0
  4246d8:	str	w0, [x21, #8]
  4246dc:	b.lt	424760 <ferror@plt+0x207d0>  // b.tstop
  4246e0:	b.ne	42478c <ferror@plt+0x207fc>  // b.any
  4246e4:	ldr	w0, [sp, #48]
  4246e8:	bl	4039c0 <close@plt>
  4246ec:	ldr	w0, [sp, #56]
  4246f0:	bl	4039c0 <close@plt>
  4246f4:	tbz	w20, #9, 424810 <ferror@plt+0x20880>
  4246f8:	ldr	w0, [sp, #52]
  4246fc:	mov	w1, #0x1                   	// #1
  424700:	bl	4235a0 <ferror@plt+0x1f610>
  424704:	tbnz	w0, #31, 4247e4 <ferror@plt+0x20854>
  424708:	ldr	w0, [sp, #60]
  42470c:	mov	w1, #0x2                   	// #2
  424710:	bl	4235a0 <ferror@plt+0x1f610>
  424714:	tbnz	w0, #31, 4247e4 <ferror@plt+0x20854>
  424718:	tbnz	w19, #31, 42473c <ferror@plt+0x207ac>
  42471c:	mov	w0, w19
  424720:	mov	w1, #0x0                   	// #0
  424724:	bl	4235a0 <ferror@plt+0x1f610>
  424728:	tbnz	w0, #31, 4247e4 <ferror@plt+0x20854>
  42472c:	cmp	w19, #0x2
  424730:	b.le	42473c <ferror@plt+0x207ac>
  424734:	mov	w0, w19
  424738:	bl	4039c0 <close@plt>
  42473c:	ldr	w0, [sp, #52]
  424740:	cmp	w0, #0x2
  424744:	b.gt	42482c <ferror@plt+0x2089c>
  424748:	ldr	w0, [sp, #60]
  42474c:	mov	w19, #0x1                   	// #1
  424750:	cmp	w0, #0x2
  424754:	b.le	4247d0 <ferror@plt+0x20840>
  424758:	bl	4039c0 <close@plt>
  42475c:	b	4247d0 <ferror@plt+0x20840>
  424760:	bl	403e80 <__errno_location@plt>
  424764:	ldr	w0, [x0]
  424768:	bl	41fdf0 <ferror@plt+0x1be60>
  42476c:	mov	x3, x0
  424770:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424774:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424778:	add	x2, x2, #0x478
  42477c:	add	x0, x0, #0x108
  424780:	mov	w1, #0x4                   	// #4
  424784:	bl	414ae8 <ferror@plt+0x10b58>
  424788:	b	424788 <ferror@plt+0x207f8>
  42478c:	ldr	w1, [x21, #96]
  424790:	mov	w19, #0x0                   	// #0
  424794:	ldr	w0, [sp, #52]
  424798:	add	w1, w1, #0x1
  42479c:	str	w1, [x21, #96]
  4247a0:	bl	4039c0 <close@plt>
  4247a4:	ldr	w0, [sp, #60]
  4247a8:	bl	4039c0 <close@plt>
  4247ac:	ldr	w0, [x21, #8]
  4247b0:	eor	x4, x20, #0x100
  4247b4:	ldr	w1, [sp, #48]
  4247b8:	eor	x2, x20, #0x80
  4247bc:	ldr	w3, [sp, #56]
  4247c0:	mov	x5, x22
  4247c4:	ubfx	w4, w4, #8, #1
  4247c8:	ubfx	w2, w2, #7, #1
  4247cc:	bl	4235f8 <ferror@plt+0x1f668>
  4247d0:	mov	w0, w19
  4247d4:	ldp	x19, x20, [sp, #16]
  4247d8:	ldp	x21, x22, [sp, #32]
  4247dc:	ldp	x29, x30, [sp], #64
  4247e0:	ret
  4247e4:	bl	403e80 <__errno_location@plt>
  4247e8:	ldr	w0, [x0]
  4247ec:	bl	41fdf0 <ferror@plt+0x1be60>
  4247f0:	mov	x3, x0
  4247f4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4247f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4247fc:	add	x2, x2, #0x4a8
  424800:	add	x0, x0, #0x108
  424804:	mov	w1, #0x4                   	// #4
  424808:	bl	414ae8 <ferror@plt+0x10b58>
  42480c:	b	42480c <ferror@plt+0x2087c>
  424810:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424814:	mov	w2, #0x0                   	// #0
  424818:	add	x0, x0, #0x498
  42481c:	mov	w1, #0x0                   	// #0
  424820:	bl	4037b0 <open@plt>
  424824:	mov	w19, w0
  424828:	b	4246f8 <ferror@plt+0x20768>
  42482c:	bl	4039c0 <close@plt>
  424830:	b	424748 <ferror@plt+0x207b8>
  424834:	nop
  424838:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42483c:	ldr	w0, [x0, #3732]
  424840:	ret
  424844:	nop
  424848:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42484c:	ldr	w0, [x0, #3644]
  424850:	cmp	w0, #0x0
  424854:	cset	w0, eq  // eq = none
  424858:	ret
  42485c:	nop
  424860:	adrp	x0, 49b000 <ferror@plt+0x97070>
  424864:	ldr	w0, [x0, #3644]
  424868:	cmp	w0, #0x400
  42486c:	cset	w0, ne  // ne = any
  424870:	ret
  424874:	nop
  424878:	stp	x29, x30, [sp, #-32]!
  42487c:	mov	x0, #0x10                  	// #16
  424880:	mov	x29, sp
  424884:	str	x19, [sp, #16]
  424888:	bl	413598 <ferror@plt+0xf608>
  42488c:	mov	x19, x0
  424890:	mov	x0, #0x400                 	// #1024
  424894:	bl	421c48 <ferror@plt+0x1dcb8>
  424898:	mov	x1, x0
  42489c:	mov	x0, x19
  4248a0:	str	x1, [x19]
  4248a4:	ldr	x19, [sp, #16]
  4248a8:	ldp	x29, x30, [sp], #32
  4248ac:	ret
  4248b0:	stp	x29, x30, [sp, #-112]!
  4248b4:	mov	x29, sp
  4248b8:	cbz	x0, 424a64 <ferror@plt+0x20ad4>
  4248bc:	mov	w3, w1
  4248c0:	cbz	w1, 424a5c <ferror@plt+0x20acc>
  4248c4:	mov	x1, x2
  4248c8:	cbz	x2, 424a98 <ferror@plt+0x20b08>
  4248cc:	stp	x21, x22, [sp, #32]
  4248d0:	mov	x22, x0
  4248d4:	mov	w2, w3
  4248d8:	ldr	x0, [x0]
  4248dc:	bl	422268 <ferror@plt+0x1e2d8>
  4248e0:	ldr	x1, [x22]
  4248e4:	ldr	x0, [x1, #8]
  4248e8:	cmp	x0, #0x13
  4248ec:	b.ls	424a8c <ferror@plt+0x20afc>  // b.plast
  4248f0:	stp	x19, x20, [sp, #16]
  4248f4:	stp	x23, x24, [sp, #48]
  4248f8:	ldr	x19, [x1]
  4248fc:	ldr	w23, [x19]
  424900:	rev	w23, w23
  424904:	cmp	x23, x0
  424908:	b.hi	424a50 <ferror@plt+0x20ac0>  // b.pmore
  42490c:	ldp	w1, w0, [x19, #4]
  424910:	ldr	w2, [x19, #12]
  424914:	rev	w1, w1
  424918:	rev	w0, w0
  42491c:	rev	w2, w2
  424920:	str	w2, [sp, #96]
  424924:	stp	w1, w0, [sp, #80]
  424928:	ldr	w1, [x19, #16]
  42492c:	rev	w21, w1
  424930:	cbnz	w1, 4249e8 <ferror@plt+0x20a58>
  424934:	mov	x1, #0x8                   	// #8
  424938:	add	w0, w0, #0x1
  42493c:	bl	4137b0 <ferror@plt+0xf820>
  424940:	mov	x2, x0
  424944:	ldr	w0, [sp, #96]
  424948:	mov	x1, #0x10                  	// #16
  42494c:	str	x2, [sp, #88]
  424950:	add	x19, x19, #0x14
  424954:	bl	4137b0 <ferror@plt+0xf820>
  424958:	str	x0, [sp, #104]
  42495c:	ldr	w1, [sp, #84]
  424960:	cbz	w1, 4249a0 <ferror@plt+0x20a10>
  424964:	str	x25, [sp, #64]
  424968:	ldr	w20, [x19], #4
  42496c:	mov	w25, w21
  424970:	ldr	x24, [sp, #88]
  424974:	rev	w20, w20
  424978:	mov	x0, x19
  42497c:	mov	x1, x20
  424980:	bl	41f888 <ferror@plt+0x1b8f8>
  424984:	add	w21, w21, #0x1
  424988:	str	x0, [x24, x25, lsl #3]
  42498c:	add	x19, x19, x20
  424990:	ldr	w0, [sp, #84]
  424994:	cmp	w21, w0
  424998:	b.cc	424968 <ferror@plt+0x209d8>  // b.lo, b.ul, b.last
  42499c:	ldr	x25, [sp, #64]
  4249a0:	ldr	w0, [sp, #96]
  4249a4:	cbz	w0, 424ac0 <ferror@plt+0x20b30>
  4249a8:	sub	w21, w0, #0x1
  4249ac:	add	x21, x21, #0x1
  4249b0:	ldr	x20, [sp, #104]
  4249b4:	add	x21, x19, x21, lsl #3
  4249b8:	ldr	x0, [x19], #8
  4249bc:	rev	x0, x0
  4249c0:	fmov	d0, x0
  4249c4:	bl	43b688 <ferror@plt+0x376f8>
  4249c8:	str	q0, [x20], #16
  4249cc:	cmp	x21, x19
  4249d0:	b.ne	4249b8 <ferror@plt+0x20a28>  // b.any
  4249d4:	ldr	x0, [x22]
  4249d8:	ldr	x1, [x0]
  4249dc:	add	x1, x1, x23
  4249e0:	cmp	x21, x1
  4249e4:	b.ls	424a14 <ferror@plt+0x20a84>  // b.plast
  4249e8:	ldr	x0, [sp, #104]
  4249ec:	bl	413678 <ferror@plt+0xf6e8>
  4249f0:	ldr	x0, [sp, #88]
  4249f4:	bl	4212a0 <ferror@plt+0x1d310>
  4249f8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4249fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424a00:	add	x2, x2, #0x4f8
  424a04:	add	x0, x0, #0x108
  424a08:	mov	w1, #0x4                   	// #4
  424a0c:	bl	414ae8 <ferror@plt+0x10b58>
  424a10:	b	424a10 <ferror@plt+0x20a80>
  424a14:	mov	x2, x23
  424a18:	mov	x1, #0x0                   	// #0
  424a1c:	bl	422dd8 <ferror@plt+0x1ee48>
  424a20:	ldr	x19, [x22, #8]
  424a24:	mov	w1, #0x20                  	// #32
  424a28:	add	x0, sp, #0x50
  424a2c:	bl	41f840 <ferror@plt+0x1b8b0>
  424a30:	mov	x1, x0
  424a34:	mov	x0, x19
  424a38:	bl	41eec0 <ferror@plt+0x1af30>
  424a3c:	str	x0, [x22, #8]
  424a40:	ldr	x1, [x22]
  424a44:	ldr	x0, [x1, #8]
  424a48:	cmp	x0, #0x13
  424a4c:	b.hi	4248f8 <ferror@plt+0x20968>  // b.pmore
  424a50:	ldp	x19, x20, [sp, #16]
  424a54:	ldp	x21, x22, [sp, #32]
  424a58:	ldp	x23, x24, [sp, #48]
  424a5c:	ldp	x29, x30, [sp], #112
  424a60:	ret
  424a64:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424a68:	add	x1, x1, #0x190
  424a6c:	add	x1, x1, #0x148
  424a70:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424a74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424a78:	add	x2, x2, #0x4d8
  424a7c:	add	x0, x0, #0x108
  424a80:	bl	414da8 <ferror@plt+0x10e18>
  424a84:	ldp	x29, x30, [sp], #112
  424a88:	ret
  424a8c:	ldp	x21, x22, [sp, #32]
  424a90:	ldp	x29, x30, [sp], #112
  424a94:	ret
  424a98:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424a9c:	add	x1, x1, #0x190
  424aa0:	add	x1, x1, #0x148
  424aa4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424aa8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424aac:	add	x2, x2, #0x4e8
  424ab0:	add	x0, x0, #0x108
  424ab4:	bl	414da8 <ferror@plt+0x10e18>
  424ab8:	ldp	x29, x30, [sp], #112
  424abc:	ret
  424ac0:	mov	x21, x19
  424ac4:	b	4249d4 <ferror@plt+0x20a44>
  424ac8:	stp	x29, x30, [sp, #-32]!
  424acc:	mov	x29, sp
  424ad0:	stp	x19, x20, [sp, #16]
  424ad4:	cbz	x0, 424b10 <ferror@plt+0x20b80>
  424ad8:	ldr	x20, [x0, #8]
  424adc:	mov	x19, x0
  424ae0:	cbz	x20, 424b00 <ferror@plt+0x20b70>
  424ae4:	mov	x0, x20
  424ae8:	bl	41f540 <ferror@plt+0x1b5b0>
  424aec:	mov	x1, x0
  424af0:	ldr	x20, [x0]
  424af4:	ldr	x0, [x19, #8]
  424af8:	bl	41f240 <ferror@plt+0x1b2b0>
  424afc:	str	x0, [x19, #8]
  424b00:	mov	x0, x20
  424b04:	ldp	x19, x20, [sp, #16]
  424b08:	ldp	x29, x30, [sp], #32
  424b0c:	ret
  424b10:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424b14:	add	x1, x1, #0x190
  424b18:	add	x1, x1, #0x160
  424b1c:	mov	x20, #0x0                   	// #0
  424b20:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424b24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424b28:	add	x2, x2, #0x4d8
  424b2c:	add	x0, x0, #0x108
  424b30:	bl	414da8 <ferror@plt+0x10e18>
  424b34:	mov	x0, x20
  424b38:	ldp	x19, x20, [sp, #16]
  424b3c:	ldp	x29, x30, [sp], #32
  424b40:	ret
  424b44:	nop
  424b48:	cbz	x0, 424b7c <ferror@plt+0x20bec>
  424b4c:	stp	x29, x30, [sp, #-32]!
  424b50:	mov	x29, sp
  424b54:	str	x19, [sp, #16]
  424b58:	mov	x19, x0
  424b5c:	ldr	x0, [x0, #8]
  424b60:	bl	4212a0 <ferror@plt+0x1d310>
  424b64:	ldr	x0, [x19, #24]
  424b68:	bl	413678 <ferror@plt+0xf6e8>
  424b6c:	mov	x0, x19
  424b70:	ldr	x19, [sp, #16]
  424b74:	ldp	x29, x30, [sp], #32
  424b78:	b	413678 <ferror@plt+0xf6e8>
  424b7c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424b80:	add	x1, x1, #0x190
  424b84:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424b88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424b8c:	add	x1, x1, #0x178
  424b90:	add	x2, x2, #0x520
  424b94:	add	x0, x0, #0x108
  424b98:	b	414da8 <ferror@plt+0x10e18>
  424b9c:	nop
  424ba0:	cbz	x0, 424bf0 <ferror@plt+0x20c60>
  424ba4:	stp	x29, x30, [sp, #-32]!
  424ba8:	mov	x29, sp
  424bac:	str	x19, [sp, #16]
  424bb0:	mov	x19, x0
  424bb4:	ldr	x0, [x0, #8]
  424bb8:	cbz	x0, 424bd4 <ferror@plt+0x20c44>
  424bbc:	nop
  424bc0:	mov	x0, x19
  424bc4:	bl	424ac8 <ferror@plt+0x20b38>
  424bc8:	bl	424b48 <ferror@plt+0x20bb8>
  424bcc:	ldr	x0, [x19, #8]
  424bd0:	cbnz	x0, 424bc0 <ferror@plt+0x20c30>
  424bd4:	ldr	x0, [x19]
  424bd8:	mov	w1, #0x1                   	// #1
  424bdc:	bl	421c98 <ferror@plt+0x1dd08>
  424be0:	mov	x0, x19
  424be4:	ldr	x19, [sp, #16]
  424be8:	ldp	x29, x30, [sp], #32
  424bec:	b	413678 <ferror@plt+0xf6e8>
  424bf0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  424bf4:	add	x1, x1, #0x190
  424bf8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  424bfc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  424c00:	add	x1, x1, #0x190
  424c04:	add	x2, x2, #0x4d8
  424c08:	add	x0, x0, #0x108
  424c0c:	b	414da8 <ferror@plt+0x10e18>
  424c10:	stp	x29, x30, [sp, #-144]!
  424c14:	cmp	w0, #0x8
  424c18:	mov	x29, sp
  424c1c:	stp	x19, x20, [sp, #16]
  424c20:	mov	w20, w0
  424c24:	stp	x21, x22, [sp, #32]
  424c28:	mov	x21, x2
  424c2c:	mov	x22, x4
  424c30:	stp	x23, x24, [sp, #48]
  424c34:	mov	w23, w3
  424c38:	stp	x25, x26, [sp, #64]
  424c3c:	mov	x26, x1
  424c40:	stp	x27, x28, [sp, #80]
  424c44:	stp	xzr, xzr, [sp, #120]
  424c48:	str	xzr, [sp, #136]
  424c4c:	b.eq	42508c <ferror@plt+0x210fc>  // b.none
  424c50:	b.hi	424c98 <ferror@plt+0x20d08>  // b.pmore
  424c54:	cmp	w0, #0x6
  424c58:	b.eq	4250bc <ferror@plt+0x2112c>  // b.none
  424c5c:	b.ls	424cf0 <ferror@plt+0x20d60>  // b.plast
  424c60:	cmp	w0, #0x7
  424c64:	adrp	x27, 49b000 <ferror@plt+0x97070>
  424c68:	b.ne	424d78 <ferror@plt+0x20de8>  // b.any
  424c6c:	add	x27, x27, #0xe30
  424c70:	ldr	w0, [x27, #104]
  424c74:	cbnz	w0, 4252e8 <ferror@plt+0x21358>
  424c78:	adrp	x25, 49b000 <ferror@plt+0x97070>
  424c7c:	add	x25, x25, #0x7c8
  424c80:	ldr	w0, [x25, #20]
  424c84:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  424c88:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424c8c:	add	x0, x0, #0x628
  424c90:	bl	4150f0 <ferror@plt+0x11160>
  424c94:	b	424d84 <ferror@plt+0x20df4>
  424c98:	cmp	w0, #0xa
  424c9c:	b.eq	425190 <ferror@plt+0x21200>  // b.none
  424ca0:	cmp	w0, #0xb
  424ca4:	b.ne	424d34 <ferror@plt+0x20da4>  // b.any
  424ca8:	adrp	x27, 49b000 <ferror@plt+0x97070>
  424cac:	add	x27, x27, #0xe30
  424cb0:	ldr	w0, [x27, #104]
  424cb4:	cbz	w0, 425080 <ferror@plt+0x210f0>
  424cb8:	ldrb	w0, [x1]
  424cbc:	cbz	w0, 425338 <ferror@plt+0x213a8>
  424cc0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424cc4:	add	x0, x0, #0x590
  424cc8:	bl	4150f0 <ferror@plt+0x11160>
  424ccc:	cmp	x26, #0x0
  424cd0:	adrp	x25, 49b000 <ferror@plt+0x97070>
  424cd4:	cset	w24, ne  // ne = any
  424cd8:	cmp	x21, #0x0
  424cdc:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  424ce0:	add	x25, x25, #0x7c8
  424ce4:	cinc	w24, w24, ne  // ne = any
  424ce8:	str	x26, [sp, #120]
  424cec:	b	424da4 <ferror@plt+0x20e14>
  424cf0:	cmp	w0, #0x1
  424cf4:	b.eq	424d3c <ferror@plt+0x20dac>  // b.none
  424cf8:	cmp	w0, #0x2
  424cfc:	adrp	x27, 49b000 <ferror@plt+0x97070>
  424d00:	b.ne	424d78 <ferror@plt+0x20de8>  // b.any
  424d04:	add	x27, x27, #0xe30
  424d08:	ldr	w0, [x27, #104]
  424d0c:	cbnz	w0, 425300 <ferror@plt+0x21370>
  424d10:	adrp	x25, 49b000 <ferror@plt+0x97070>
  424d14:	add	x25, x25, #0x7c8
  424d18:	ldr	w0, [x25, #20]
  424d1c:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  424d20:	mov	x1, x2
  424d24:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424d28:	add	x0, x0, #0x560
  424d2c:	bl	4150f0 <ferror@plt+0x11160>
  424d30:	b	424d84 <ferror@plt+0x20df4>
  424d34:	cmp	w0, #0x9
  424d38:	b.ne	424d70 <ferror@plt+0x20de0>  // b.any
  424d3c:	adrp	x27, 49b000 <ferror@plt+0x97070>
  424d40:	add	x27, x27, #0xe30
  424d44:	ldr	w0, [x27, #104]
  424d48:	cbnz	w0, 42531c <ferror@plt+0x2138c>
  424d4c:	adrp	x25, 49b000 <ferror@plt+0x97070>
  424d50:	add	x25, x25, #0x7c8
  424d54:	ldr	w0, [x25, #20]
  424d58:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  424d5c:	mov	x1, x26
  424d60:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424d64:	add	x0, x0, #0x660
  424d68:	bl	4150f0 <ferror@plt+0x11160>
  424d6c:	b	424d84 <ferror@plt+0x20df4>
  424d70:	adrp	x27, 49b000 <ferror@plt+0x97070>
  424d74:	nop
  424d78:	adrp	x25, 49b000 <ferror@plt+0x97070>
  424d7c:	add	x27, x27, #0xe30
  424d80:	add	x25, x25, #0x7c8
  424d84:	cmp	x26, #0x0
  424d88:	str	x26, [sp, #120]
  424d8c:	cset	w24, ne  // ne = any
  424d90:	cmp	x21, #0x0
  424d94:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  424d98:	cinc	w24, w24, ne  // ne = any
  424d9c:	cmp	x26, #0x0
  424da0:	csel	x21, x21, xzr, ne  // ne = any
  424da4:	mov	x0, #0x400                 	// #1024
  424da8:	str	x21, [sp, #128]
  424dac:	bl	421c48 <ferror@plt+0x1dcb8>
  424db0:	mov	x19, x0
  424db4:	mov	x2, #0x4                   	// #4
  424db8:	add	x1, sp, #0x70
  424dbc:	str	wzr, [sp, #112]
  424dc0:	bl	422268 <ferror@plt+0x1e2d8>
  424dc4:	mov	w1, w20
  424dc8:	mov	x0, x19
  424dcc:	bl	423578 <ferror@plt+0x1f5e8>
  424dd0:	mov	w1, w24
  424dd4:	mov	x0, x19
  424dd8:	bl	423578 <ferror@plt+0x1f5e8>
  424ddc:	mov	w1, w23
  424de0:	mov	x0, x19
  424de4:	bl	423578 <ferror@plt+0x1f5e8>
  424de8:	str	wzr, [sp, #112]
  424dec:	mov	x0, x19
  424df0:	add	x1, sp, #0x70
  424df4:	mov	x2, #0x4                   	// #4
  424df8:	bl	422268 <ferror@plt+0x1e2d8>
  424dfc:	cbz	w24, 424e64 <ferror@plt+0x20ed4>
  424e00:	ldr	x3, [sp, #120]
  424e04:	str	x3, [sp, #96]
  424e08:	mov	x0, x3
  424e0c:	bl	4034d0 <strlen@plt>
  424e10:	mov	x28, x0
  424e14:	mov	w1, w28
  424e18:	mov	x0, x19
  424e1c:	bl	423578 <ferror@plt+0x1f5e8>
  424e20:	ldr	x3, [sp, #96]
  424e24:	mov	w2, w28
  424e28:	mov	x0, x19
  424e2c:	mov	x1, x3
  424e30:	bl	422268 <ferror@plt+0x1e2d8>
  424e34:	cmp	w24, #0x2
  424e38:	b.ne	424e64 <ferror@plt+0x20ed4>  // b.any
  424e3c:	mov	x0, x21
  424e40:	bl	4034d0 <strlen@plt>
  424e44:	mov	x24, x0
  424e48:	mov	x0, x19
  424e4c:	mov	w1, w24
  424e50:	bl	423578 <ferror@plt+0x1f5e8>
  424e54:	mov	w2, w24
  424e58:	mov	x1, x21
  424e5c:	mov	x0, x19
  424e60:	bl	422268 <ferror@plt+0x1e2d8>
  424e64:	cbz	w23, 424ea0 <ferror@plt+0x20f10>
  424e68:	sub	w23, w23, #0x1
  424e6c:	add	x23, x22, w23, uxtw #4
  424e70:	ldr	q0, [x22]
  424e74:	bl	43b7d8 <ferror@plt+0x37848>
  424e78:	fmov	x3, d0
  424e7c:	add	x1, sp, #0x70
  424e80:	mov	x0, x19
  424e84:	mov	x2, #0x8                   	// #8
  424e88:	rev	x3, x3
  424e8c:	str	x3, [sp, #112]
  424e90:	bl	422268 <ferror@plt+0x1e2d8>
  424e94:	cmp	x22, x23
  424e98:	add	x22, x22, #0x10
  424e9c:	b.ne	424e70 <ferror@plt+0x20ee0>  // b.any
  424ea0:	ldr	w4, [x19, #8]
  424ea4:	add	x2, sp, #0x70
  424ea8:	mov	x3, #0x4                   	// #4
  424eac:	mov	x0, x19
  424eb0:	rev	w4, w4
  424eb4:	mov	x1, #0x0                   	// #0
  424eb8:	ldr	x21, [x19, #8]
  424ebc:	str	w4, [sp, #112]
  424ec0:	bl	422c00 <ferror@plt+0x1ec70>
  424ec4:	mov	x0, x19
  424ec8:	mov	w1, #0x0                   	// #0
  424ecc:	bl	421c98 <ferror@plt+0x1dd08>
  424ed0:	and	x22, x21, #0xffffffff
  424ed4:	ldr	w1, [x25, #36]
  424ed8:	mov	x19, x0
  424edc:	tbz	w1, #31, 424ef8 <ferror@plt+0x20f68>
  424ee0:	b	424f0c <ferror@plt+0x20f7c>
  424ee4:	bl	403e80 <__errno_location@plt>
  424ee8:	ldr	w0, [x0]
  424eec:	cmp	w0, #0x4
  424ef0:	b.ne	424f0c <ferror@plt+0x20f7c>  // b.any
  424ef4:	ldr	w1, [x25, #36]
  424ef8:	mov	w0, w1
  424efc:	mov	x2, x22
  424f00:	mov	x1, x19
  424f04:	bl	403a20 <write@plt>
  424f08:	tbnz	w0, #31, 424ee4 <ferror@plt+0x20f54>
  424f0c:	ldr	w0, [x27, #112]
  424f10:	cbnz	w0, 424f70 <ferror@plt+0x20fe0>
  424f14:	mov	x0, x19
  424f18:	bl	413678 <ferror@plt+0xf6e8>
  424f1c:	cmp	w20, #0x5
  424f20:	b.eq	424f40 <ferror@plt+0x20fb0>  // b.none
  424f24:	ldp	x19, x20, [sp, #16]
  424f28:	ldp	x21, x22, [sp, #32]
  424f2c:	ldp	x23, x24, [sp, #48]
  424f30:	ldp	x25, x26, [sp, #64]
  424f34:	ldp	x27, x28, [sp, #80]
  424f38:	ldp	x29, x30, [sp], #144
  424f3c:	ret
  424f40:	ldr	w0, [x27, #104]
  424f44:	cbnz	w0, 424f24 <ferror@plt+0x20f94>
  424f48:	ldr	w0, [x25, #20]
  424f4c:	add	x25, x25, #0x8
  424f50:	cbnz	w0, 4252a8 <ferror@plt+0x21318>
  424f54:	ldr	w0, [x25, #16]
  424f58:	cbnz	w0, 424f24 <ferror@plt+0x20f94>
  424f5c:	mov	x1, x26
  424f60:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424f64:	add	x0, x0, #0x6f0
  424f68:	bl	4150f0 <ferror@plt+0x11160>
  424f6c:	b	424f24 <ferror@plt+0x20f94>
  424f70:	bl	424878 <ferror@plt+0x208e8>
  424f74:	mov	w1, w21
  424f78:	mov	x2, x19
  424f7c:	mov	x21, x0
  424f80:	bl	4248b0 <ferror@plt+0x20920>
  424f84:	mov	x0, x21
  424f88:	bl	424ac8 <ferror@plt+0x20b38>
  424f8c:	mov	x28, x0
  424f90:	cbz	x0, 425278 <ferror@plt+0x212e8>
  424f94:	ldr	x0, [x21]
  424f98:	ldr	x0, [x0, #8]
  424f9c:	cbnz	x0, 425028 <ferror@plt+0x21098>
  424fa0:	mov	x0, x21
  424fa4:	bl	424ba0 <ferror@plt+0x20c10>
  424fa8:	ldr	w1, [x28]
  424fac:	cmp	w1, #0xb
  424fb0:	b.hi	425068 <ferror@plt+0x210d8>  // b.pmore
  424fb4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  424fb8:	add	x0, x0, #0x190
  424fbc:	add	x0, x0, #0x10
  424fc0:	ldr	x1, [x0, w1, uxtw #3]
  424fc4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  424fc8:	add	x0, x0, #0x6a8
  424fcc:	bl	415288 <ferror@plt+0x112f8>
  424fd0:	ldr	w0, [x28, #4]
  424fd4:	adrp	x22, 442000 <ferror@plt+0x3e070>
  424fd8:	mov	w21, #0x0                   	// #0
  424fdc:	add	x22, x22, #0x6b8
  424fe0:	cbz	w0, 425008 <ferror@plt+0x21078>
  424fe4:	nop
  424fe8:	ldr	x1, [x28, #8]
  424fec:	mov	x0, x22
  424ff0:	ldr	x1, [x1, w21, uxtw #3]
  424ff4:	add	w21, w21, #0x1
  424ff8:	bl	415288 <ferror@plt+0x112f8>
  424ffc:	ldr	w1, [x28, #4]
  425000:	cmp	w21, w1
  425004:	b.cc	424fe8 <ferror@plt+0x21058>  // b.lo, b.ul, b.last
  425008:	ldr	w0, [x28, #16]
  42500c:	cbnz	w0, 4251b8 <ferror@plt+0x21228>
  425010:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425014:	add	x0, x0, #0x6d8
  425018:	bl	415288 <ferror@plt+0x112f8>
  42501c:	mov	x0, x28
  425020:	bl	424b48 <ferror@plt+0x20bb8>
  425024:	b	424f14 <ferror@plt+0x20f84>
  425028:	adrp	x3, 443000 <ferror@plt+0x3f070>
  42502c:	add	x3, x3, #0x190
  425030:	add	x3, x3, #0x1a8
  425034:	adrp	x4, 442000 <ferror@plt+0x3e070>
  425038:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42503c:	add	x4, x4, #0x690
  425040:	add	x1, x1, #0x680
  425044:	mov	w2, #0x2a2                 	// #674
  425048:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42504c:	add	x0, x0, #0x108
  425050:	bl	414dc0 <ferror@plt+0x10e30>
  425054:	mov	x0, x21
  425058:	bl	424ba0 <ferror@plt+0x20c10>
  42505c:	ldr	w1, [x28]
  425060:	cmp	w1, #0xb
  425064:	b.ls	424fb4 <ferror@plt+0x21024>  // b.plast
  425068:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42506c:	add	x1, x1, #0x250
  425070:	b	424fc4 <ferror@plt+0x21034>
  425074:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425078:	add	x0, x0, #0x638
  42507c:	bl	4150f0 <ferror@plt+0x11160>
  425080:	adrp	x25, 49b000 <ferror@plt+0x97070>
  425084:	add	x25, x25, #0x7c8
  425088:	b	424d84 <ferror@plt+0x20df4>
  42508c:	adrp	x27, 49b000 <ferror@plt+0x97070>
  425090:	add	x27, x27, #0xe30
  425094:	ldr	w0, [x27, #104]
  425098:	cbnz	w0, 425074 <ferror@plt+0x210e4>
  42509c:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4250a0:	add	x25, x25, #0x7c8
  4250a4:	ldr	w0, [x25, #20]
  4250a8:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  4250ac:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4250b0:	add	x0, x0, #0x648
  4250b4:	bl	4150f0 <ferror@plt+0x11160>
  4250b8:	b	424d84 <ferror@plt+0x20df4>
  4250bc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4250c0:	add	x0, x0, #0x160
  4250c4:	ldr	q0, [x4]
  4250c8:	adrp	x27, 49b000 <ferror@plt+0x97070>
  4250cc:	add	x27, x27, #0xe30
  4250d0:	ldr	q1, [x0]
  4250d4:	str	q0, [sp, #96]
  4250d8:	bl	43b178 <ferror@plt+0x371e8>
  4250dc:	cmp	w0, #0x0
  4250e0:	movi	v1.2d, #0x0
  4250e4:	ldr	q0, [sp, #96]
  4250e8:	cset	w19, ne  // ne = any
  4250ec:	bl	43b178 <ferror@plt+0x371e8>
  4250f0:	cmp	w0, #0x0
  4250f4:	cset	w0, ne  // ne = any
  4250f8:	ldr	w24, [x27, #104]
  4250fc:	tst	w0, w19
  425100:	b.ne	42534c <ferror@plt+0x213bc>  // b.any
  425104:	cbz	w24, 4252bc <ferror@plt+0x2132c>
  425108:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42510c:	add	x1, x1, #0x538
  425110:	mov	w19, #0x0                   	// #0
  425114:	ldr	w2, [x27, #108]
  425118:	mov	x3, x26
  42511c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425120:	add	x0, x0, #0x5b0
  425124:	bl	4150f0 <ferror@plt+0x11160>
  425128:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42512c:	add	x0, x0, #0x170
  425130:	ldr	q0, [x22]
  425134:	ldr	q1, [x0]
  425138:	str	q0, [sp, #96]
  42513c:	bl	43b178 <ferror@plt+0x371e8>
  425140:	ldr	q0, [sp, #96]
  425144:	cbnz	w0, 425360 <ferror@plt+0x213d0>
  425148:	cmp	x21, #0x0
  42514c:	adrp	x1, 43b000 <ferror@plt+0x37070>
  425150:	add	x1, x1, #0xe10
  425154:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425158:	csel	x1, x1, x21, eq  // eq = none
  42515c:	add	x0, x0, #0x5c0
  425160:	bl	4150f0 <ferror@plt+0x11160>
  425164:	adrp	x25, 49b000 <ferror@plt+0x97070>
  425168:	add	x25, x25, #0x7c8
  42516c:	cbz	w19, 424d84 <ferror@plt+0x20df4>
  425170:	ldr	w0, [x25, #32]
  425174:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  425178:	ldr	w0, [x27, #104]
  42517c:	cbz	w0, 42518c <ferror@plt+0x211fc>
  425180:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425184:	add	x0, x0, #0x608
  425188:	bl	4150f0 <ferror@plt+0x11160>
  42518c:	bl	403a40 <abort@plt>
  425190:	adrp	x27, 49b000 <ferror@plt+0x97070>
  425194:	add	x27, x27, #0xe30
  425198:	ldr	w0, [x27, #104]
  42519c:	cbz	w0, 425080 <ferror@plt+0x210f0>
  4251a0:	ldrb	w0, [x1]
  4251a4:	cbz	w0, 424ccc <ferror@plt+0x20d3c>
  4251a8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4251ac:	add	x0, x0, #0x578
  4251b0:	bl	4150f0 <ferror@plt+0x11160>
  4251b4:	b	424ccc <ferror@plt+0x20d3c>
  4251b8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4251bc:	add	x0, x0, #0x6c0
  4251c0:	bl	415288 <ferror@plt+0x112f8>
  4251c4:	mov	w21, #0x0                   	// #0
  4251c8:	ldr	w0, [x28, #16]
  4251cc:	cbz	w0, 425268 <ferror@plt+0x212d8>
  4251d0:	adrp	x23, 43b000 <ferror@plt+0x37070>
  4251d4:	adrp	x22, 442000 <ferror@plt+0x3e070>
  4251d8:	add	x23, x23, #0xe10
  4251dc:	add	x22, x22, #0x540
  4251e0:	b	425208 <ferror@plt+0x21278>
  4251e4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4251e8:	mov	x2, x24
  4251ec:	csel	x1, x22, x23, ne  // ne = any
  4251f0:	add	x0, x0, #0x6c8
  4251f4:	bl	415288 <ferror@plt+0x112f8>
  4251f8:	ldr	w0, [x28, #16]
  4251fc:	add	w21, w21, #0x1
  425200:	cmp	w21, w0
  425204:	b.cs	425268 <ferror@plt+0x212d8>  // b.hs, b.nlast
  425208:	ldr	x1, [x28, #24]
  42520c:	ubfiz	x0, x21, #4, #32
  425210:	add	x1, x1, x0
  425214:	ldr	q2, [x1]
  425218:	mov	v0.16b, v2.16b
  42521c:	str	q2, [sp, #96]
  425220:	bl	43b368 <ferror@plt+0x373d8>
  425224:	mov	x24, x0
  425228:	bl	43b5c0 <ferror@plt+0x37630>
  42522c:	mov	v1.16b, v0.16b
  425230:	ldr	q2, [sp, #96]
  425234:	mov	v0.16b, v2.16b
  425238:	bl	43b178 <ferror@plt+0x371e8>
  42523c:	cmp	w21, #0x0
  425240:	ldr	q2, [sp, #96]
  425244:	cbz	w0, 4251e4 <ferror@plt+0x21254>
  425248:	csel	x24, x22, x23, ne  // ne = any
  42524c:	mov	v0.16b, v2.16b
  425250:	bl	43b7d8 <ferror@plt+0x37848>
  425254:	mov	x1, x24
  425258:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42525c:	add	x0, x0, #0x6d0
  425260:	bl	415288 <ferror@plt+0x112f8>
  425264:	b	4251f8 <ferror@plt+0x21268>
  425268:	adrp	x0, 43f000 <ferror@plt+0x3b070>
  42526c:	add	x0, x0, #0x2f8
  425270:	bl	415288 <ferror@plt+0x112f8>
  425274:	b	425010 <ferror@plt+0x21080>
  425278:	adrp	x3, 443000 <ferror@plt+0x3f070>
  42527c:	add	x3, x3, #0x190
  425280:	add	x3, x3, #0x1a8
  425284:	adrp	x4, 442000 <ferror@plt+0x3e070>
  425288:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42528c:	add	x4, x4, #0x670
  425290:	add	x1, x1, #0x680
  425294:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425298:	mov	w2, #0x2a1                 	// #673
  42529c:	add	x0, x0, #0x108
  4252a0:	bl	414dc0 <ferror@plt+0x10e30>
  4252a4:	b	424f94 <ferror@plt+0x21004>
  4252a8:	mov	x1, x26
  4252ac:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4252b0:	add	x0, x0, #0x6e0
  4252b4:	bl	4150f0 <ferror@plt+0x11160>
  4252b8:	b	424f24 <ferror@plt+0x20f94>
  4252bc:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4252c0:	add	x25, x25, #0x7c8
  4252c4:	add	x0, x25, #0x8
  4252c8:	ldr	w1, [x0, #12]
  4252cc:	cbz	w1, 425394 <ferror@plt+0x21404>
  4252d0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4252d4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4252d8:	add	x1, x1, #0x600
  4252dc:	add	x0, x0, #0x5e8
  4252e0:	bl	4150f0 <ferror@plt+0x11160>
  4252e4:	b	424d84 <ferror@plt+0x20df4>
  4252e8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4252ec:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4252f0:	add	x0, x0, #0x618
  4252f4:	add	x25, x25, #0x7c8
  4252f8:	bl	4150f0 <ferror@plt+0x11160>
  4252fc:	b	424d84 <ferror@plt+0x20df4>
  425300:	mov	x1, x2
  425304:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425308:	adrp	x25, 49b000 <ferror@plt+0x97070>
  42530c:	add	x0, x0, #0x548
  425310:	add	x25, x25, #0x7c8
  425314:	bl	4150f0 <ferror@plt+0x11160>
  425318:	b	424d84 <ferror@plt+0x20df4>
  42531c:	mov	x1, x26
  425320:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425324:	adrp	x25, 49b000 <ferror@plt+0x97070>
  425328:	add	x0, x0, #0x658
  42532c:	add	x25, x25, #0x7c8
  425330:	bl	4150f0 <ferror@plt+0x11160>
  425334:	b	424d84 <ferror@plt+0x20df4>
  425338:	ldr	w1, [x27, #108]
  42533c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425340:	add	x0, x0, #0x5a8
  425344:	bl	4150f0 <ferror@plt+0x11160>
  425348:	b	424ccc <ferror@plt+0x20d3c>
  42534c:	cbz	w24, 4253b4 <ferror@plt+0x21424>
  425350:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425354:	mov	w19, #0x1                   	// #1
  425358:	add	x1, x1, #0x530
  42535c:	b	425114 <ferror@plt+0x21184>
  425360:	adrp	x0, 443000 <ferror@plt+0x3f070>
  425364:	add	x0, x0, #0x160
  425368:	ldr	q1, [x0]
  42536c:	bl	43b178 <ferror@plt+0x371e8>
  425370:	cbnz	w0, 4253e0 <ferror@plt+0x21450>
  425374:	cmp	x21, #0x0
  425378:	adrp	x1, 43b000 <ferror@plt+0x37070>
  42537c:	add	x1, x1, #0xe10
  425380:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425384:	csel	x1, x1, x21, eq  // eq = none
  425388:	add	x0, x0, #0x5d0
  42538c:	bl	4150f0 <ferror@plt+0x11160>
  425390:	b	425164 <ferror@plt+0x211d4>
  425394:	ldr	w0, [x0, #16]
  425398:	cbnz	w0, 424d84 <ferror@plt+0x20df4>
  42539c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4253a0:	adrp	x0, 43c000 <ferror@plt+0x38070>
  4253a4:	add	x1, x1, #0x600
  4253a8:	add	x0, x0, #0xb68
  4253ac:	bl	4150f0 <ferror@plt+0x11160>
  4253b0:	b	424d84 <ferror@plt+0x20df4>
  4253b4:	adrp	x25, 49b000 <ferror@plt+0x97070>
  4253b8:	add	x25, x25, #0x7c8
  4253bc:	add	x0, x25, #0x8
  4253c0:	ldr	w1, [x0, #12]
  4253c4:	cbz	w1, 4253f0 <ferror@plt+0x21460>
  4253c8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4253cc:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4253d0:	add	x1, x1, #0x5e0
  4253d4:	add	x0, x0, #0x5e8
  4253d8:	bl	4150f0 <ferror@plt+0x11160>
  4253dc:	b	425170 <ferror@plt+0x211e0>
  4253e0:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4253e4:	add	x0, x0, #0xcb0
  4253e8:	bl	4150f0 <ferror@plt+0x11160>
  4253ec:	b	425164 <ferror@plt+0x211d4>
  4253f0:	ldr	w0, [x0, #16]
  4253f4:	cbz	w0, 425404 <ferror@plt+0x21474>
  4253f8:	ldr	w0, [x25, #32]
  4253fc:	cbz	w0, 424d84 <ferror@plt+0x20df4>
  425400:	bl	403a40 <abort@plt>
  425404:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425408:	adrp	x0, 43c000 <ferror@plt+0x38070>
  42540c:	add	x1, x1, #0x5e0
  425410:	add	x0, x0, #0xb68
  425414:	bl	4150f0 <ferror@plt+0x11160>
  425418:	b	425170 <ferror@plt+0x211e0>
  42541c:	nop
  425420:	stp	x29, x30, [sp, #-208]!
  425424:	mov	x29, sp
  425428:	stp	x23, x24, [sp, #48]
  42542c:	mov	x24, x0
  425430:	mov	w0, #0x5                   	// #5
  425434:	stp	x25, x26, [sp, #64]
  425438:	mov	x25, x1
  42543c:	str	x2, [sp, #200]
  425440:	bl	414628 <ferror@plt+0x10698>
  425444:	orr	w0, w0, #0x18
  425448:	bl	414628 <ferror@plt+0x10698>
  42544c:	cbz	x24, 425968 <ferror@plt+0x219d8>
  425450:	cbz	x25, 425998 <ferror@plt+0x21a08>
  425454:	stp	x21, x22, [sp, #32]
  425458:	adrp	x22, 49b000 <ferror@plt+0x97070>
  42545c:	add	x22, x22, #0x7c8
  425460:	ldr	w0, [x22, #8]
  425464:	cbnz	w0, 4257f0 <ferror@plt+0x21860>
  425468:	ldr	x0, [sp, #200]
  42546c:	stp	x19, x20, [sp, #16]
  425470:	add	x2, sp, #0xc0
  425474:	add	x3, sp, #0xd0
  425478:	mov	w19, #0x1                   	// #1
  42547c:	mov	w1, #0xfffffff8            	// #-8
  425480:	str	w19, [x22, #8]
  425484:	stp	x3, x3, [sp, #160]
  425488:	str	x2, [sp, #176]
  42548c:	stp	w1, wzr, [sp, #184]
  425490:	cbz	x0, 4254cc <ferror@plt+0x2153c>
  425494:	adrp	x1, 443000 <ferror@plt+0x3f070>
  425498:	add	x1, x1, #0x190
  42549c:	add	x1, x1, #0x1b8
  4254a0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4254a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4254a8:	add	x2, x2, #0x748
  4254ac:	add	x0, x0, #0x108
  4254b0:	bl	414da8 <ferror@plt+0x10e18>
  4254b4:	ldp	x19, x20, [sp, #16]
  4254b8:	ldp	x21, x22, [sp, #32]
  4254bc:	ldp	x23, x24, [sp, #48]
  4254c0:	ldp	x25, x26, [sp, #64]
  4254c4:	ldp	x29, x30, [sp], #208
  4254c8:	ret
  4254cc:	bl	41c3f0 <ferror@plt+0x18460>
  4254d0:	mov	w21, w0
  4254d4:	bl	41c3f0 <ferror@plt+0x18460>
  4254d8:	mov	w23, w0
  4254dc:	bl	41c3f0 <ferror@plt+0x18460>
  4254e0:	adrp	x20, 49b000 <ferror@plt+0x97070>
  4254e4:	mov	w26, w0
  4254e8:	add	x20, x20, #0xe30
  4254ec:	bl	41c3f0 <ferror@plt+0x18460>
  4254f0:	mov	w6, w0
  4254f4:	mov	w5, w26
  4254f8:	add	x26, x20, #0x78
  4254fc:	mov	w3, w21
  425500:	mov	w4, w23
  425504:	mov	x0, x26
  425508:	mov	x1, #0x25                  	// #37
  42550c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425510:	add	x2, x2, #0x758
  425514:	bl	42f070 <ferror@plt+0x2b0e0>
  425518:	ldr	x21, [x25]
  42551c:	ldr	x0, [x21]
  425520:	stp	x26, x0, [x20, #160]
  425524:	ldr	w26, [x24]
  425528:	bl	40b4b8 <ferror@plt+0x7528>
  42552c:	str	x0, [x20, #176]
  425530:	cmp	w26, #0x1
  425534:	b.ls	425624 <ferror@plt+0x21694>  // b.plast
  425538:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42553c:	add	x0, x0, #0x788
  425540:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425544:	add	x1, x1, #0x770
  425548:	stp	x27, x28, [sp, #80]
  42554c:	stp	x1, x0, [sp, #112]
  425550:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425554:	add	x0, x0, #0x798
  425558:	str	x0, [sp, #128]
  42555c:	b	4255ac <ferror@plt+0x2161c>
  425560:	ldr	x1, [sp, #120]
  425564:	mov	x0, x28
  425568:	bl	403ad0 <strcmp@plt>
  42556c:	cbz	w0, 425598 <ferror@plt+0x21608>
  425570:	ldrb	w0, [x28]
  425574:	str	w0, [sp, #140]
  425578:	cmp	w0, #0x2d
  42557c:	b.ne	425750 <ferror@plt+0x217c0>  // b.any
  425580:	ldrb	w0, [x28, #1]
  425584:	cmp	w0, #0x6b
  425588:	b.ne	425750 <ferror@plt+0x217c0>  // b.any
  42558c:	ldrb	w0, [x28, #2]
  425590:	cbnz	w0, 425750 <ferror@plt+0x217c0>
  425594:	nop
  425598:	add	w19, w19, #0x1
  42559c:	str	xzr, [x21, x23]
  4255a0:	str	wzr, [x22, #32]
  4255a4:	cmp	w26, w19
  4255a8:	b.ls	4255f0 <ferror@plt+0x21660>  // b.plast
  4255ac:	mov	w27, w19
  4255b0:	ubfiz	x23, x19, #3, #32
  4255b4:	ldr	x1, [sp, #112]
  4255b8:	add	x0, x21, x23
  4255bc:	ldr	x28, [x21, x27, lsl #3]
  4255c0:	str	x0, [sp, #104]
  4255c4:	mov	x0, x28
  4255c8:	bl	403ad0 <strcmp@plt>
  4255cc:	cbnz	w0, 425560 <ferror@plt+0x215d0>
  4255d0:	mov	w0, #0x5                   	// #5
  4255d4:	bl	414628 <ferror@plt+0x10698>
  4255d8:	orr	w0, w0, #0x18
  4255dc:	bl	414628 <ferror@plt+0x10698>
  4255e0:	str	xzr, [x21, x27, lsl #3]
  4255e4:	add	w19, w19, #0x1
  4255e8:	cmp	w26, w19
  4255ec:	b.hi	4255ac <ferror@plt+0x2161c>  // b.pmore
  4255f0:	mov	x0, #0x1                   	// #1
  4255f4:	mov	w19, w0
  4255f8:	ldr	x1, [x21, x0, lsl #3]
  4255fc:	cbz	x1, 425614 <ferror@plt+0x21684>
  425600:	str	x1, [x21, w19, uxtw #3]
  425604:	add	w19, w19, #0x1
  425608:	cmp	w19, w0
  42560c:	b.hi	425614 <ferror@plt+0x21684>  // b.pmore
  425610:	str	xzr, [x21, x0, lsl #3]
  425614:	add	x0, x0, #0x1
  425618:	cmp	w26, w0
  42561c:	b.hi	4255f8 <ferror@plt+0x21668>  // b.pmore
  425620:	ldp	x27, x28, [sp, #80]
  425624:	str	w19, [x24]
  425628:	bl	42de80 <ferror@plt+0x29ef0>
  42562c:	cbz	x0, 425a3c <ferror@plt+0x21aac>
  425630:	mov	w0, #0x9fb6                	// #40886
  425634:	movk	w0, #0xc8c4, lsl #16
  425638:	bl	41bdb8 <ferror@plt+0x17e28>
  42563c:	mov	x19, x0
  425640:	bl	41c0a8 <ferror@plt+0x18118>
  425644:	mov	w22, w0
  425648:	mov	x0, x19
  42564c:	bl	41c0a8 <ferror@plt+0x18118>
  425650:	mov	w21, w0
  425654:	mov	x0, x19
  425658:	bl	41c0a8 <ferror@plt+0x18118>
  42565c:	mov	w23, w0
  425660:	mov	x0, x19
  425664:	bl	41c0a8 <ferror@plt+0x18118>
  425668:	mov	w1, #0x9f9b                	// #40859
  42566c:	movk	w1, #0xfab3, lsl #16
  425670:	cmp	w22, w1
  425674:	mov	w1, #0xfb0e                	// #64270
  425678:	movk	w1, #0xb948, lsl #16
  42567c:	ccmp	w21, w1, #0x0, eq  // eq = none
  425680:	b.ne	4256a0 <ferror@plt+0x21710>  // b.any
  425684:	mov	w1, #0xbe26                	// #48678
  425688:	movk	w1, #0x3d31, lsl #16
  42568c:	cmp	w23, w1
  425690:	mov	w1, #0x9d66                	// #40294
  425694:	movk	w1, #0x43a1, lsl #16
  425698:	ccmp	w0, w1, #0x0, eq  // eq = none
  42569c:	b.eq	4256b8 <ferror@plt+0x21728>  // b.none
  4256a0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4256a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4256a8:	add	x2, x2, #0xbb8
  4256ac:	add	x0, x0, #0x108
  4256b0:	mov	w1, #0x10                  	// #16
  4256b4:	bl	414ae8 <ferror@plt+0x10b58>
  4256b8:	mov	x0, x19
  4256bc:	bl	41bc08 <ferror@plt+0x17c78>
  4256c0:	ldr	x0, [x20, #160]
  4256c4:	bl	4233d8 <ferror@plt+0x1f448>
  4256c8:	mov	x1, #0x0                   	// #0
  4256cc:	adrp	x0, 425000 <ferror@plt+0x21070>
  4256d0:	add	x0, x0, #0xdd8
  4256d4:	bl	414700 <ferror@plt+0x10770>
  4256d8:	bl	42de80 <ferror@plt+0x29ef0>
  4256dc:	mov	x1, x0
  4256e0:	ldr	x2, [x20, #160]
  4256e4:	mov	x4, #0x0                   	// #0
  4256e8:	mov	w3, #0x0                   	// #0
  4256ec:	mov	w0, #0x2                   	// #2
  4256f0:	bl	424c10 <ferror@plt+0x20c80>
  4256f4:	ldr	x0, [x20, #168]
  4256f8:	bl	40b3f0 <ferror@plt+0x7460>
  4256fc:	str	x0, [x20, #208]
  425700:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425704:	add	x1, x1, #0xc18
  425708:	bl	4219d0 <ferror@plt+0x1da40>
  42570c:	cbnz	w0, 4259bc <ferror@plt+0x21a2c>
  425710:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425714:	add	x0, x0, #0xc20
  425718:	bl	409040 <ferror@plt+0x50b0>
  42571c:	str	x0, [x20, #216]
  425720:	cbz	x0, 4259e8 <ferror@plt+0x21a58>
  425724:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425728:	add	x0, x0, #0xc30
  42572c:	bl	409040 <ferror@plt+0x50b0>
  425730:	str	x0, [x20, #224]
  425734:	cbz	x0, 425a04 <ferror@plt+0x21a74>
  425738:	ldp	x19, x20, [sp, #16]
  42573c:	ldp	x21, x22, [sp, #32]
  425740:	ldp	x23, x24, [sp, #48]
  425744:	ldp	x25, x26, [sp, #64]
  425748:	ldp	x29, x30, [sp], #208
  42574c:	ret
  425750:	ldr	x1, [sp, #128]
  425754:	mov	x0, x28
  425758:	bl	403ad0 <strcmp@plt>
  42575c:	cbnz	w0, 425774 <ferror@plt+0x217e4>
  425760:	mov	w0, #0x1                   	// #1
  425764:	add	w19, w19, #0x1
  425768:	str	xzr, [x21, x23]
  42576c:	str	w0, [x20, #112]
  425770:	b	4255a4 <ferror@plt+0x21614>
  425774:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425778:	mov	x0, x28
  42577c:	add	x1, x1, #0x7a8
  425780:	bl	403ad0 <strcmp@plt>
  425784:	cbnz	w0, 42579c <ferror@plt+0x2180c>
  425788:	mov	w0, #0x1                   	// #1
  42578c:	add	w19, w19, #0x1
  425790:	str	xzr, [x21, x23]
  425794:	str	w0, [x20, #104]
  425798:	b	4255a4 <ferror@plt+0x21614>
  42579c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4257a0:	mov	x1, x28
  4257a4:	add	x0, x0, #0x7b0
  4257a8:	bl	403ad0 <strcmp@plt>
  4257ac:	cbz	w0, 4257c8 <ferror@plt+0x21838>
  4257b0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4257b4:	mov	x1, x28
  4257b8:	add	x0, x0, #0x7c0
  4257bc:	mov	x2, #0xd                   	// #13
  4257c0:	bl	403830 <strncmp@plt>
  4257c4:	cbnz	w0, 425824 <ferror@plt+0x21894>
  4257c8:	ldrb	w0, [x28, #12]
  4257cc:	add	w27, w19, #0x1
  4257d0:	cmp	w0, #0x3d
  4257d4:	b.eq	425a18 <ferror@plt+0x21a88>  // b.none
  4257d8:	cmp	w26, w27
  4257dc:	b.hi	4258f4 <ferror@plt+0x21964>  // b.pmore
  4257e0:	ldr	x0, [sp, #104]
  4257e4:	mov	w19, w27
  4257e8:	str	xzr, [x0]
  4257ec:	b	4255a4 <ferror@plt+0x21614>
  4257f0:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4257f4:	add	x1, x1, #0x190
  4257f8:	add	x1, x1, #0x1b8
  4257fc:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425800:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425804:	add	x2, x2, #0x718
  425808:	add	x0, x0, #0x108
  42580c:	bl	414da8 <ferror@plt+0x10e18>
  425810:	ldp	x21, x22, [sp, #32]
  425814:	ldp	x23, x24, [sp, #48]
  425818:	ldp	x25, x26, [sp, #64]
  42581c:	ldp	x29, x30, [sp], #208
  425820:	ret
  425824:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425828:	mov	x1, x28
  42582c:	add	x0, x0, #0x7d0
  425830:	bl	403ad0 <strcmp@plt>
  425834:	cbz	w0, 425928 <ferror@plt+0x21998>
  425838:	adrp	x0, 442000 <ferror@plt+0x3e070>
  42583c:	mov	x1, x28
  425840:	add	x0, x0, #0x7e8
  425844:	mov	x2, #0x11                  	// #17
  425848:	bl	403830 <strncmp@plt>
  42584c:	cbz	w0, 425928 <ferror@plt+0x21998>
  425850:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425854:	mov	x1, x28
  425858:	add	x0, x0, #0x800
  42585c:	bl	403ad0 <strcmp@plt>
  425860:	cbz	w0, 425ab4 <ferror@plt+0x21b24>
  425864:	ldr	w0, [sp, #140]
  425868:	cmp	w0, #0x2d
  42586c:	b.eq	425a64 <ferror@plt+0x21ad4>  // b.none
  425870:	ldr	w0, [sp, #140]
  425874:	cmp	w0, #0x2d
  425878:	b.ne	425898 <ferror@plt+0x21908>  // b.any
  42587c:	ldrb	w0, [x28, #1]
  425880:	cmp	w0, #0x70
  425884:	b.ne	425898 <ferror@plt+0x21908>  // b.any
  425888:	ldrb	w0, [x28, #2]
  42588c:	cmp	w0, #0x3d
  425890:	b.eq	425a78 <ferror@plt+0x21ae8>  // b.none
  425894:	nop
  425898:	ldr	w0, [sp, #140]
  42589c:	cmp	w0, #0x2d
  4258a0:	b.ne	425af0 <ferror@plt+0x21b60>  // b.any
  4258a4:	ldrb	w0, [x28, #1]
  4258a8:	cmp	w0, #0x73
  4258ac:	b.ne	425af0 <ferror@plt+0x21b60>  // b.any
  4258b0:	ldrb	w0, [x28, #2]
  4258b4:	cbnz	w0, 425af0 <ferror@plt+0x21b60>
  4258b8:	ldrb	w0, [x28, #2]
  4258bc:	add	w27, w19, #0x1
  4258c0:	cmp	w0, #0x3d
  4258c4:	b.eq	425b88 <ferror@plt+0x21bf8>  // b.none
  4258c8:	cmp	w26, w27
  4258cc:	b.ls	4257e0 <ferror@plt+0x21850>  // b.plast
  4258d0:	str	xzr, [x21, x23]
  4258d4:	add	x0, x21, w27, uxtw #3
  4258d8:	str	x0, [sp, #104]
  4258dc:	ldr	x1, [x21, w27, uxtw #3]
  4258e0:	add	w27, w19, #0x2
  4258e4:	ldr	x0, [x20, #80]
  4258e8:	bl	41eec0 <ferror@plt+0x1af30>
  4258ec:	str	x0, [x20, #80]
  4258f0:	b	4257e0 <ferror@plt+0x21850>
  4258f4:	str	xzr, [x21, x23]
  4258f8:	add	x0, x21, w27, uxtw #3
  4258fc:	str	x0, [sp, #104]
  425900:	mov	w2, #0x0                   	// #0
  425904:	ldr	x0, [x21, w27, uxtw #3]
  425908:	mov	x1, #0x0                   	// #0
  42590c:	add	w27, w19, #0x2
  425910:	mov	w19, w27
  425914:	bl	41fd70 <ferror@plt+0x1bde0>
  425918:	str	w0, [x22, #36]
  42591c:	ldr	x0, [sp, #104]
  425920:	str	xzr, [x0]
  425924:	b	4255a4 <ferror@plt+0x21614>
  425928:	ldrb	w0, [x28, #16]
  42592c:	add	w27, w19, #0x1
  425930:	cmp	w0, #0x3d
  425934:	b.eq	425a4c <ferror@plt+0x21abc>  // b.none
  425938:	cmp	w26, w27
  42593c:	b.ls	4257e0 <ferror@plt+0x21850>  // b.plast
  425940:	str	xzr, [x21, x23]
  425944:	add	x0, x21, w27, uxtw #3
  425948:	str	x0, [sp, #104]
  42594c:	mov	w2, #0x0                   	// #0
  425950:	ldr	x0, [x21, w27, uxtw #3]
  425954:	mov	x1, #0x0                   	// #0
  425958:	add	w27, w19, #0x2
  42595c:	bl	41fd70 <ferror@plt+0x1bde0>
  425960:	str	w0, [x20, #184]
  425964:	b	4257e0 <ferror@plt+0x21850>
  425968:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42596c:	add	x1, x1, #0x190
  425970:	add	x1, x1, #0x1b8
  425974:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42597c:	add	x2, x2, #0x6f8
  425980:	add	x0, x0, #0x108
  425984:	bl	414da8 <ferror@plt+0x10e18>
  425988:	ldp	x23, x24, [sp, #48]
  42598c:	ldp	x25, x26, [sp, #64]
  425990:	ldp	x29, x30, [sp], #208
  425994:	ret
  425998:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42599c:	add	x1, x1, #0x190
  4259a0:	add	x1, x1, #0x1b8
  4259a4:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4259a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4259ac:	add	x2, x2, #0x708
  4259b0:	add	x0, x0, #0x108
  4259b4:	bl	414da8 <ferror@plt+0x10e18>
  4259b8:	b	4254bc <ferror@plt+0x2152c>
  4259bc:	ldr	x0, [x20, #208]
  4259c0:	bl	40b3f0 <ferror@plt+0x7460>
  4259c4:	mov	x19, x0
  4259c8:	ldr	x0, [x20, #208]
  4259cc:	bl	413678 <ferror@plt+0xf6e8>
  4259d0:	str	x19, [x20, #208]
  4259d4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4259d8:	add	x0, x0, #0xc20
  4259dc:	bl	409040 <ferror@plt+0x50b0>
  4259e0:	str	x0, [x20, #216]
  4259e4:	cbnz	x0, 425724 <ferror@plt+0x21794>
  4259e8:	ldr	x0, [x20, #208]
  4259ec:	str	x0, [x20, #216]
  4259f0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4259f4:	add	x0, x0, #0xc30
  4259f8:	bl	409040 <ferror@plt+0x50b0>
  4259fc:	str	x0, [x20, #224]
  425a00:	cbnz	x0, 425738 <ferror@plt+0x217a8>
  425a04:	ldr	x0, [x20, #208]
  425a08:	str	x0, [x20, #224]
  425a0c:	ldp	x19, x20, [sp, #16]
  425a10:	ldp	x21, x22, [sp, #32]
  425a14:	b	4254bc <ferror@plt+0x2152c>
  425a18:	add	x0, x28, #0xd
  425a1c:	mov	w2, #0x0                   	// #0
  425a20:	mov	x1, #0x0                   	// #0
  425a24:	bl	41fd70 <ferror@plt+0x1bde0>
  425a28:	str	w0, [x22, #36]
  425a2c:	mov	w19, w27
  425a30:	ldr	x0, [sp, #104]
  425a34:	str	xzr, [x0]
  425a38:	b	4255a4 <ferror@plt+0x21614>
  425a3c:	ldr	x0, [x25]
  425a40:	ldr	x0, [x0]
  425a44:	bl	42dec0 <ferror@plt+0x29f30>
  425a48:	b	425630 <ferror@plt+0x216a0>
  425a4c:	add	x0, x28, #0x11
  425a50:	mov	w2, #0x0                   	// #0
  425a54:	mov	x1, #0x0                   	// #0
  425a58:	bl	41fd70 <ferror@plt+0x1bde0>
  425a5c:	str	w0, [x20, #184]
  425a60:	b	4257e0 <ferror@plt+0x21850>
  425a64:	ldrb	w0, [x28, #1]
  425a68:	cmp	w0, #0x70
  425a6c:	b.ne	425870 <ferror@plt+0x218e0>  // b.any
  425a70:	ldrb	w0, [x28, #2]
  425a74:	cbnz	w0, 425870 <ferror@plt+0x218e0>
  425a78:	ldrb	w0, [x28, #2]
  425a7c:	add	w27, w19, #0x1
  425a80:	cmp	w0, #0x3d
  425a84:	b.eq	425adc <ferror@plt+0x21b4c>  // b.none
  425a88:	cmp	w26, w27
  425a8c:	b.ls	4257e0 <ferror@plt+0x21850>  // b.plast
  425a90:	str	xzr, [x21, x23]
  425a94:	add	x0, x21, w27, uxtw #3
  425a98:	str	x0, [sp, #104]
  425a9c:	ldr	x1, [x21, w27, uxtw #3]
  425aa0:	add	w27, w19, #0x2
  425aa4:	ldr	x0, [x20, #192]
  425aa8:	bl	41eec0 <ferror@plt+0x1af30>
  425aac:	str	x0, [x20, #192]
  425ab0:	b	4257e0 <ferror@plt+0x21850>
  425ab4:	mov	w2, #0x1                   	// #1
  425ab8:	add	x1, sp, #0x90
  425abc:	add	w19, w19, w2
  425ac0:	mov	w0, #0x4                   	// #4
  425ac4:	str	w2, [x20, #100]
  425ac8:	stp	xzr, xzr, [sp, #144]
  425acc:	bl	403660 <setrlimit@plt>
  425ad0:	bl	415410 <ferror@plt+0x11480>
  425ad4:	str	xzr, [x21, x23]
  425ad8:	b	4255a4 <ferror@plt+0x21614>
  425adc:	ldr	x0, [x20, #192]
  425ae0:	add	x1, x28, #0x3
  425ae4:	bl	41eec0 <ferror@plt+0x1af30>
  425ae8:	str	x0, [x20, #192]
  425aec:	b	4257e0 <ferror@plt+0x21850>
  425af0:	ldr	w0, [sp, #140]
  425af4:	cmp	w0, #0x2d
  425af8:	b.ne	425b14 <ferror@plt+0x21b84>  // b.any
  425afc:	ldrb	w0, [x28, #1]
  425b00:	cmp	w0, #0x73
  425b04:	b.ne	425b14 <ferror@plt+0x21b84>  // b.any
  425b08:	ldrb	w0, [x28, #2]
  425b0c:	cmp	w0, #0x3d
  425b10:	b.eq	4258b8 <ferror@plt+0x21928>  // b.none
  425b14:	ldr	w0, [sp, #140]
  425b18:	cmp	w0, #0x2d
  425b1c:	b.ne	425b9c <ferror@plt+0x21c0c>  // b.any
  425b20:	ldrb	w0, [x28, #1]
  425b24:	cmp	w0, #0x6d
  425b28:	b.ne	425b9c <ferror@plt+0x21c0c>  // b.any
  425b2c:	ldrb	w0, [x28, #2]
  425b30:	cbnz	w0, 425b9c <ferror@plt+0x21c0c>
  425b34:	ldrb	w0, [x28, #2]
  425b38:	cmp	w0, #0x3d
  425b3c:	b.eq	425c10 <ferror@plt+0x21c80>  // b.none
  425b40:	add	w28, w19, #0x1
  425b44:	cmp	w26, w28
  425b48:	b.ls	425c18 <ferror@plt+0x21c88>  // b.plast
  425b4c:	str	xzr, [x21, x23]
  425b50:	mov	w27, w28
  425b54:	mov	x19, x27
  425b58:	ldr	x23, [x21, w28, uxtw #3]
  425b5c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425b60:	mov	x0, x23
  425b64:	add	x1, x1, #0x818
  425b68:	bl	403ad0 <strcmp@plt>
  425b6c:	cbnz	w0, 425c40 <ferror@plt+0x21cb0>
  425b70:	add	w28, w19, #0x1
  425b74:	mov	w0, #0x1                   	// #1
  425b78:	str	w0, [x22, #16]
  425b7c:	mov	w19, w28
  425b80:	str	xzr, [x21, x27, lsl #3]
  425b84:	b	4255a4 <ferror@plt+0x21614>
  425b88:	ldr	x0, [x20, #80]
  425b8c:	add	x1, x28, #0x3
  425b90:	bl	41eec0 <ferror@plt+0x1af30>
  425b94:	str	x0, [x20, #80]
  425b98:	b	4257e0 <ferror@plt+0x21850>
  425b9c:	ldr	w0, [sp, #140]
  425ba0:	cmp	w0, #0x2d
  425ba4:	b.ne	425bc0 <ferror@plt+0x21c30>  // b.any
  425ba8:	ldrb	w0, [x28, #1]
  425bac:	cmp	w0, #0x6d
  425bb0:	b.ne	425bc0 <ferror@plt+0x21c30>  // b.any
  425bb4:	ldrb	w0, [x28, #2]
  425bb8:	cmp	w0, #0x3d
  425bbc:	b.eq	425b34 <ferror@plt+0x21ba4>  // b.none
  425bc0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425bc4:	mov	x1, x28
  425bc8:	add	x0, x0, #0x880
  425bcc:	bl	403ad0 <strcmp@plt>
  425bd0:	cbz	w0, 425c60 <ferror@plt+0x21cd0>
  425bd4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425bd8:	mov	x1, x28
  425bdc:	add	x0, x0, #0x888
  425be0:	bl	403ad0 <strcmp@plt>
  425be4:	cbz	w0, 425c60 <ferror@plt+0x21cd0>
  425be8:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425bec:	mov	x1, x28
  425bf0:	add	x0, x0, #0x890
  425bf4:	bl	403ad0 <strcmp@plt>
  425bf8:	cbnz	w0, 425cc8 <ferror@plt+0x21d38>
  425bfc:	mov	x0, #0x1                   	// #1
  425c00:	stur	x0, [x22, #20]
  425c04:	add	w19, w19, #0x1
  425c08:	str	xzr, [x21, x23]
  425c0c:	b	4255a4 <ferror@plt+0x21614>
  425c10:	add	x23, x28, #0x3
  425c14:	b	425b5c <ferror@plt+0x21bcc>
  425c18:	adrp	x3, 43b000 <ferror@plt+0x37070>
  425c1c:	add	x23, x3, #0xe10
  425c20:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425c24:	mov	x0, x23
  425c28:	add	x1, x1, #0x840
  425c2c:	bl	403ad0 <strcmp@plt>
  425c30:	cbnz	w0, 425cac <ferror@plt+0x21d1c>
  425c34:	mov	w0, #0x1                   	// #1
  425c38:	str	w0, [x22, #28]
  425c3c:	b	425b7c <ferror@plt+0x21bec>
  425c40:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425c44:	mov	x0, x23
  425c48:	add	x1, x1, #0x820
  425c4c:	bl	403ad0 <strcmp@plt>
  425c50:	cbnz	w0, 425c74 <ferror@plt+0x21ce4>
  425c54:	add	w28, w19, #0x1
  425c58:	str	wzr, [x22, #12]
  425c5c:	b	425b7c <ferror@plt+0x21bec>
  425c60:	mov	x0, #0x100000000           	// #4294967296
  425c64:	stur	x0, [x22, #20]
  425c68:	add	w19, w19, #0x1
  425c6c:	str	xzr, [x21, x23]
  425c70:	b	4255a4 <ferror@plt+0x21614>
  425c74:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425c78:	mov	x0, x23
  425c7c:	add	x1, x1, #0x828
  425c80:	bl	403ad0 <strcmp@plt>
  425c84:	cbz	w0, 425c54 <ferror@plt+0x21cc4>
  425c88:	mov	x0, x23
  425c8c:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425c90:	add	w28, w19, #0x1
  425c94:	add	x1, x1, #0x838
  425c98:	bl	403ad0 <strcmp@plt>
  425c9c:	cbnz	w0, 425c20 <ferror@plt+0x21c90>
  425ca0:	mov	x0, #0x1                   	// #1
  425ca4:	stur	x0, [x22, #12]
  425ca8:	b	425b7c <ferror@plt+0x21bec>
  425cac:	adrp	x1, 442000 <ferror@plt+0x3e070>
  425cb0:	mov	x0, x23
  425cb4:	add	x1, x1, #0x850
  425cb8:	bl	403ad0 <strcmp@plt>
  425cbc:	cbnz	w0, 425cf0 <ferror@plt+0x21d60>
  425cc0:	str	wzr, [x22, #28]
  425cc4:	b	425b7c <ferror@plt+0x21bec>
  425cc8:	adrp	x0, 43c000 <ferror@plt+0x38070>
  425ccc:	mov	x1, x28
  425cd0:	add	x0, x0, #0x570
  425cd4:	bl	403ad0 <strcmp@plt>
  425cd8:	cbnz	w0, 425d10 <ferror@plt+0x21d80>
  425cdc:	mov	w0, #0x1                   	// #1
  425ce0:	add	w19, w19, #0x1
  425ce4:	str	xzr, [x21, x23]
  425ce8:	str	w0, [x20, #200]
  425cec:	b	4255a4 <ferror@plt+0x21614>
  425cf0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  425cf4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  425cf8:	mov	x3, x23
  425cfc:	add	x2, x2, #0x860
  425d00:	add	x0, x0, #0x108
  425d04:	mov	w1, #0x4                   	// #4
  425d08:	bl	414ae8 <ferror@plt+0x10b58>
  425d0c:	b	425d0c <ferror@plt+0x21d7c>
  425d10:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425d14:	mov	x1, x28
  425d18:	add	x0, x0, #0x8a0
  425d1c:	bl	403ad0 <strcmp@plt>
  425d20:	cbz	w0, 425d80 <ferror@plt+0x21df0>
  425d24:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425d28:	mov	x1, x28
  425d2c:	add	x0, x0, #0x8a8
  425d30:	mov	x2, #0x7                   	// #7
  425d34:	bl	403830 <strncmp@plt>
  425d38:	cbz	w0, 425d80 <ferror@plt+0x21df0>
  425d3c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425d40:	mov	x1, x28
  425d44:	add	x0, x0, #0x8b0
  425d48:	bl	403ad0 <strcmp@plt>
  425d4c:	cbz	w0, 425db0 <ferror@plt+0x21e20>
  425d50:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425d54:	mov	x1, x28
  425d58:	add	x0, x0, #0x8b8
  425d5c:	bl	403ad0 <strcmp@plt>
  425d60:	cbz	w0, 425db0 <ferror@plt+0x21e20>
  425d64:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425d68:	mov	x1, x28
  425d6c:	add	x0, x0, #0x8c0
  425d70:	bl	403ad0 <strcmp@plt>
  425d74:	cbz	w0, 425db0 <ferror@plt+0x21e20>
  425d78:	add	w19, w19, #0x1
  425d7c:	b	4255a4 <ferror@plt+0x21614>
  425d80:	ldrb	w0, [x28, #6]
  425d84:	cmp	w0, #0x3d
  425d88:	b.eq	425dc8 <ferror@plt+0x21e38>  // b.none
  425d8c:	add	w28, w19, #0x1
  425d90:	cmp	w26, w28
  425d94:	b.ls	425b7c <ferror@plt+0x21bec>  // b.plast
  425d98:	str	xzr, [x21, x23]
  425d9c:	mov	w27, w28
  425da0:	ldr	x0, [x21, w28, uxtw #3]
  425da4:	add	w28, w28, #0x1
  425da8:	str	x0, [x20, #160]
  425dac:	b	425b7c <ferror@plt+0x21bec>
  425db0:	ldr	x1, [x21]
  425db4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425db8:	add	x0, x0, #0x8c8
  425dbc:	bl	403e60 <printf@plt>
  425dc0:	mov	w0, #0x0                   	// #0
  425dc4:	bl	403500 <exit@plt>
  425dc8:	add	x3, x28, #0x7
  425dcc:	add	w28, w19, #0x1
  425dd0:	str	x3, [x20, #160]
  425dd4:	b	425b7c <ferror@plt+0x21bec>
  425dd8:	stp	x29, x30, [sp, #-192]!
  425ddc:	mov	x29, sp
  425de0:	stp	x19, x20, [sp, #16]
  425de4:	mov	x20, x0
  425de8:	mov	w19, w1
  425dec:	stp	x21, x22, [sp, #32]
  425df0:	mov	x22, x2
  425df4:	str	x23, [sp, #48]
  425df8:	mov	x23, x3
  425dfc:	cbz	x0, 425f58 <ferror@plt+0x21fc8>
  425e00:	adrp	x0, 440000 <ferror@plt+0x3c070>
  425e04:	mov	w4, #0x3                   	// #3
  425e08:	add	x0, x0, #0x238
  425e0c:	mov	w5, #0x2                   	// #2
  425e10:	stp	x20, x0, [sp, #64]
  425e14:	and	w21, w19, #0x2
  425e18:	add	x1, sp, #0x40
  425e1c:	tbz	w19, #1, 425e38 <ferror@plt+0x21ea8>
  425e20:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425e24:	mov	w21, #0x1                   	// #1
  425e28:	add	x0, x0, #0xc40
  425e2c:	str	x0, [x1, w5, uxtw #3]
  425e30:	mov	w5, w4
  425e34:	add	w4, w4, w21
  425e38:	tbz	w19, #0, 425e50 <ferror@plt+0x21ec0>
  425e3c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425e40:	add	x0, x0, #0xc48
  425e44:	str	x0, [x1, w5, uxtw #3]
  425e48:	mov	w5, w4
  425e4c:	add	w4, w4, #0x1
  425e50:	tbz	w19, #2, 425e68 <ferror@plt+0x21ed8>
  425e54:	adrp	x0, 440000 <ferror@plt+0x3c070>
  425e58:	add	x0, x0, #0x1d0
  425e5c:	str	x0, [x1, w5, uxtw #3]
  425e60:	mov	w5, w4
  425e64:	add	w4, w4, #0x1
  425e68:	tbz	w19, #3, 425e80 <ferror@plt+0x21ef0>
  425e6c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  425e70:	add	x0, x0, #0x1d8
  425e74:	str	x0, [x1, w5, uxtw #3]
  425e78:	mov	w5, w4
  425e7c:	add	w4, w4, #0x1
  425e80:	tbz	w19, #4, 425e98 <ferror@plt+0x21f08>
  425e84:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425e88:	add	x0, x0, #0xc58
  425e8c:	str	x0, [x1, w5, uxtw #3]
  425e90:	mov	w5, w4
  425e94:	add	w4, w4, #0x1
  425e98:	tbz	w19, #5, 425eb0 <ferror@plt+0x21f20>
  425e9c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425ea0:	add	x0, x0, #0xc60
  425ea4:	str	x0, [x1, w5, uxtw #3]
  425ea8:	mov	w5, w4
  425eac:	add	w4, w4, #0x1
  425eb0:	tbz	w19, #6, 425ec8 <ferror@plt+0x21f38>
  425eb4:	adrp	x0, 440000 <ferror@plt+0x3c070>
  425eb8:	add	x0, x0, #0x1e8
  425ebc:	str	x0, [x1, w5, uxtw #3]
  425ec0:	mov	w5, w4
  425ec4:	add	w4, w4, #0x1
  425ec8:	tbz	w19, #7, 425ee0 <ferror@plt+0x21f50>
  425ecc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  425ed0:	add	x0, x0, #0x1f0
  425ed4:	str	x0, [x1, w5, uxtw #3]
  425ed8:	mov	w5, w4
  425edc:	add	w4, w4, #0x1
  425ee0:	add	w2, w5, #0x2
  425ee4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  425ee8:	add	x0, x0, #0xf48
  425eec:	str	x0, [x1, w5, uxtw #3]
  425ef0:	str	x22, [x1, w4, uxtw #3]
  425ef4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  425ef8:	add	x0, x0, #0xe10
  425efc:	str	xzr, [x1, x2, lsl #3]
  425f00:	bl	421390 <ferror@plt+0x1d400>
  425f04:	cmp	w21, #0x0
  425f08:	mov	x21, x0
  425f0c:	mov	x4, #0x0                   	// #0
  425f10:	mov	x1, x21
  425f14:	mov	w3, #0x0                   	// #0
  425f18:	mov	x2, #0x0                   	// #0
  425f1c:	mov	w0, #0x9                   	// #9
  425f20:	csinc	w0, w0, wzr, eq  // eq = none
  425f24:	bl	424c10 <ferror@plt+0x20c80>
  425f28:	mov	x3, x23
  425f2c:	mov	x2, x22
  425f30:	mov	w1, w19
  425f34:	mov	x0, x20
  425f38:	bl	4141f0 <ferror@plt+0x10260>
  425f3c:	mov	x0, x21
  425f40:	bl	413678 <ferror@plt+0xf6e8>
  425f44:	ldp	x19, x20, [sp, #16]
  425f48:	ldp	x21, x22, [sp, #32]
  425f4c:	ldr	x23, [sp, #48]
  425f50:	ldp	x29, x30, [sp], #192
  425f54:	ret
  425f58:	mov	w4, #0x1                   	// #1
  425f5c:	mov	w5, #0x0                   	// #0
  425f60:	b	425e14 <ferror@plt+0x21e84>
  425f64:	nop
  425f68:	stp	x29, x30, [sp, #-288]!
  425f6c:	mov	x29, sp
  425f70:	str	x19, [sp, #16]
  425f74:	mov	x19, x0
  425f78:	str	q1, [sp, #112]
  425f7c:	str	q2, [sp, #128]
  425f80:	str	q3, [sp, #144]
  425f84:	str	q4, [sp, #160]
  425f88:	str	q5, [sp, #176]
  425f8c:	str	q6, [sp, #192]
  425f90:	str	q7, [sp, #208]
  425f94:	stp	x1, x2, [sp, #232]
  425f98:	stp	x3, x4, [sp, #248]
  425f9c:	stp	x5, x6, [sp, #264]
  425fa0:	str	x7, [sp, #280]
  425fa4:	bl	43b688 <ferror@plt+0x376f8>
  425fa8:	add	x0, sp, #0x120
  425fac:	add	x1, sp, #0x120
  425fb0:	stp	x0, x1, [sp, #80]
  425fb4:	add	x4, sp, #0xe0
  425fb8:	mov	w3, #0xffffffc8            	// #-56
  425fbc:	mov	w2, #0xffffff90            	// #-112
  425fc0:	str	x4, [sp, #96]
  425fc4:	stp	w3, w2, [sp, #104]
  425fc8:	add	x1, sp, #0x20
  425fcc:	ldp	x2, x3, [sp, #80]
  425fd0:	stp	x2, x3, [sp, #32]
  425fd4:	mov	x0, x19
  425fd8:	ldp	x2, x3, [sp, #96]
  425fdc:	stp	x2, x3, [sp, #48]
  425fe0:	str	q0, [sp, #64]
  425fe4:	bl	41f978 <ferror@plt+0x1b9e8>
  425fe8:	mov	x1, x0
  425fec:	add	x4, sp, #0x40
  425ff0:	mov	w3, #0x1                   	// #1
  425ff4:	mov	x2, #0x0                   	// #0
  425ff8:	mov	x19, x0
  425ffc:	mov	w0, #0x7                   	// #7
  426000:	bl	424c10 <ferror@plt+0x20c80>
  426004:	mov	x0, x19
  426008:	bl	413678 <ferror@plt+0xf6e8>
  42600c:	ldr	x19, [sp, #16]
  426010:	ldp	x29, x30, [sp], #288
  426014:	ret
  426018:	stp	x29, x30, [sp, #-288]!
  42601c:	mov	x29, sp
  426020:	str	x19, [sp, #16]
  426024:	mov	x19, x0
  426028:	str	q1, [sp, #112]
  42602c:	str	q2, [sp, #128]
  426030:	str	q3, [sp, #144]
  426034:	str	q4, [sp, #160]
  426038:	str	q5, [sp, #176]
  42603c:	str	q6, [sp, #192]
  426040:	str	q7, [sp, #208]
  426044:	stp	x1, x2, [sp, #232]
  426048:	stp	x3, x4, [sp, #248]
  42604c:	stp	x5, x6, [sp, #264]
  426050:	str	x7, [sp, #280]
  426054:	bl	43b688 <ferror@plt+0x376f8>
  426058:	add	x0, sp, #0x120
  42605c:	add	x1, sp, #0x120
  426060:	stp	x0, x1, [sp, #80]
  426064:	add	x4, sp, #0xe0
  426068:	mov	w3, #0xffffffc8            	// #-56
  42606c:	mov	w2, #0xffffff90            	// #-112
  426070:	str	x4, [sp, #96]
  426074:	stp	w3, w2, [sp, #104]
  426078:	add	x1, sp, #0x20
  42607c:	ldp	x2, x3, [sp, #80]
  426080:	stp	x2, x3, [sp, #32]
  426084:	mov	x0, x19
  426088:	ldp	x2, x3, [sp, #96]
  42608c:	stp	x2, x3, [sp, #48]
  426090:	str	q0, [sp, #64]
  426094:	bl	41f978 <ferror@plt+0x1b9e8>
  426098:	mov	x1, x0
  42609c:	add	x4, sp, #0x40
  4260a0:	mov	w3, #0x1                   	// #1
  4260a4:	mov	x2, #0x0                   	// #0
  4260a8:	mov	x19, x0
  4260ac:	mov	w0, #0x8                   	// #8
  4260b0:	bl	424c10 <ferror@plt+0x20c80>
  4260b4:	mov	x0, x19
  4260b8:	bl	413678 <ferror@plt+0xf6e8>
  4260bc:	ldr	x19, [sp, #16]
  4260c0:	ldp	x29, x30, [sp], #288
  4260c4:	ret
  4260c8:	stp	x29, x30, [sp, #-288]!
  4260cc:	mov	w9, #0xffffffc8            	// #-56
  4260d0:	mov	w8, #0xffffff80            	// #-128
  4260d4:	mov	x29, sp
  4260d8:	add	x10, sp, #0xe0
  4260dc:	add	x11, sp, #0x120
  4260e0:	stp	x11, x11, [sp, #64]
  4260e4:	str	x10, [sp, #80]
  4260e8:	stp	w9, w8, [sp, #88]
  4260ec:	ldp	x10, x11, [sp, #64]
  4260f0:	stp	x1, x2, [sp, #232]
  4260f4:	add	x1, sp, #0x20
  4260f8:	ldp	x8, x9, [sp, #80]
  4260fc:	str	x19, [sp, #16]
  426100:	stp	x10, x11, [sp, #32]
  426104:	stp	x8, x9, [sp, #48]
  426108:	str	q0, [sp, #96]
  42610c:	str	q1, [sp, #112]
  426110:	str	q2, [sp, #128]
  426114:	str	q3, [sp, #144]
  426118:	str	q4, [sp, #160]
  42611c:	str	q5, [sp, #176]
  426120:	str	q6, [sp, #192]
  426124:	str	q7, [sp, #208]
  426128:	stp	x3, x4, [sp, #248]
  42612c:	stp	x5, x6, [sp, #264]
  426130:	str	x7, [sp, #280]
  426134:	bl	41f978 <ferror@plt+0x1b9e8>
  426138:	mov	x1, x0
  42613c:	mov	x4, #0x0                   	// #0
  426140:	mov	w3, #0x0                   	// #0
  426144:	mov	x2, #0x0                   	// #0
  426148:	mov	x19, x0
  42614c:	mov	w0, #0x9                   	// #9
  426150:	bl	424c10 <ferror@plt+0x20c80>
  426154:	mov	x0, x19
  426158:	bl	413678 <ferror@plt+0xf6e8>
  42615c:	ldr	x19, [sp, #16]
  426160:	ldp	x29, x30, [sp], #288
  426164:	ret
  426168:	stp	x29, x30, [sp, #-48]!
  42616c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  426170:	mov	x29, sp
  426174:	str	x21, [sp, #32]
  426178:	ldr	x21, [x1, #3688]
  42617c:	cbz	x21, 4261f4 <ferror@plt+0x22264>
  426180:	stp	x19, x20, [sp, #16]
  426184:	mov	x19, x0
  426188:	cbz	x0, 42621c <ferror@plt+0x2228c>
  42618c:	mov	x0, x21
  426190:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426194:	add	x1, x1, #0x230
  426198:	bl	403dd0 <strstr@plt>
  42619c:	mov	x20, x0
  4261a0:	cbz	x0, 426248 <ferror@plt+0x222b8>
  4261a4:	sub	x1, x0, x21
  4261a8:	mov	x0, x21
  4261ac:	bl	41f888 <ferror@plt+0x1b8f8>
  4261b0:	add	x2, x20, #0x2
  4261b4:	mov	x1, x19
  4261b8:	mov	x3, #0x0                   	// #0
  4261bc:	mov	x20, x0
  4261c0:	bl	41fa48 <ferror@plt+0x1bab8>
  4261c4:	mov	x19, x0
  4261c8:	mov	x0, x20
  4261cc:	bl	413678 <ferror@plt+0xf6e8>
  4261d0:	mov	x1, x19
  4261d4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4261d8:	add	x0, x0, #0xc98
  4261dc:	bl	4260c8 <ferror@plt+0x22138>
  4261e0:	mov	x0, x19
  4261e4:	ldp	x19, x20, [sp, #16]
  4261e8:	ldr	x21, [sp, #32]
  4261ec:	ldp	x29, x30, [sp], #48
  4261f0:	b	413678 <ferror@plt+0xf6e8>
  4261f4:	ldr	x21, [sp, #32]
  4261f8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4261fc:	ldp	x29, x30, [sp], #48
  426200:	add	x1, x1, #0x190
  426204:	add	x1, x1, #0x1c8
  426208:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42620c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426210:	add	x2, x2, #0xc68
  426214:	add	x0, x0, #0x108
  426218:	b	414da8 <ferror@plt+0x10e18>
  42621c:	ldp	x19, x20, [sp, #16]
  426220:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426224:	ldr	x21, [sp, #32]
  426228:	add	x1, x1, #0x190
  42622c:	ldp	x29, x30, [sp], #48
  426230:	add	x1, x1, #0x1c8
  426234:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426238:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42623c:	add	x2, x2, #0xc80
  426240:	add	x0, x0, #0x108
  426244:	b	414da8 <ferror@plt+0x10e18>
  426248:	mov	x2, x19
  42624c:	mov	x1, x21
  426250:	ldp	x19, x20, [sp, #16]
  426254:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426258:	ldr	x21, [sp, #32]
  42625c:	add	x0, x0, #0xcb0
  426260:	ldp	x29, x30, [sp], #48
  426264:	b	4260c8 <ferror@plt+0x22138>
  426268:	stp	x29, x30, [sp, #-224]!
  42626c:	mov	x29, sp
  426270:	stp	x23, x24, [sp, #48]
  426274:	adrp	x24, 49b000 <ferror@plt+0x97070>
  426278:	add	x24, x24, #0x7c8
  42627c:	stp	x27, x28, [sp, #80]
  426280:	mov	x27, x0
  426284:	ldr	x0, [x24, #40]
  426288:	str	x0, [sp, #128]
  42628c:	cbz	x27, 426770 <ferror@plt+0x227e0>
  426290:	stp	x19, x20, [sp, #16]
  426294:	mov	x20, x1
  426298:	mov	w0, #0xa                   	// #10
  42629c:	ldr	x1, [x27]
  4262a0:	mov	x4, #0x0                   	// #0
  4262a4:	mov	w3, #0x0                   	// #0
  4262a8:	mov	x2, #0x0                   	// #0
  4262ac:	stp	x21, x22, [sp, #32]
  4262b0:	stp	x25, x26, [sp, #64]
  4262b4:	bl	424c10 <ferror@plt+0x20c80>
  4262b8:	ldrb	w0, [x20]
  4262bc:	cmp	w0, #0x2f
  4262c0:	b.ne	4262d4 <ferror@plt+0x22344>  // b.any
  4262c4:	nop
  4262c8:	ldrb	w0, [x20, #1]!
  4262cc:	cmp	w0, #0x2f
  4262d0:	b.eq	4262c8 <ferror@plt+0x22338>  // b.none
  4262d4:	mov	x0, x20
  4262d8:	bl	4034d0 <strlen@plt>
  4262dc:	mov	w1, #0x2f                  	// #47
  4262e0:	mov	x22, x0
  4262e4:	mov	x0, x20
  4262e8:	bl	403c40 <strchr@plt>
  4262ec:	mov	x25, x0
  4262f0:	cbz	x0, 426304 <ferror@plt+0x22374>
  4262f4:	sub	x0, x0, x20
  4262f8:	and	x1, x22, #0xffffffff
  4262fc:	cmp	x0, w22, uxtw
  426300:	csel	x22, x0, x1, le
  426304:	ldr	x2, [x27]
  426308:	ldrb	w0, [x2]
  42630c:	cbz	w0, 426548 <ferror@plt+0x225b8>
  426310:	ldr	x0, [sp, #128]
  426314:	adrp	x1, 43c000 <ferror@plt+0x38070>
  426318:	add	x1, x1, #0xe98
  42631c:	mov	x3, #0x0                   	// #0
  426320:	bl	41fa48 <ferror@plt+0x1bab8>
  426324:	mov	x1, x0
  426328:	ldr	x0, [x27, #16]
  42632c:	str	x1, [x24, #40]
  426330:	bl	41f380 <ferror@plt+0x1b3f0>
  426334:	bl	41f390 <ferror@plt+0x1b400>
  426338:	str	x0, [sp, #136]
  42633c:	mov	x19, x0
  426340:	cbz	x0, 4267dc <ferror@plt+0x2284c>
  426344:	adrp	x21, 49b000 <ferror@plt+0x97070>
  426348:	add	x21, x21, #0xe30
  42634c:	add	x0, x21, #0x40
  426350:	str	wzr, [sp, #100]
  426354:	str	x0, [sp, #144]
  426358:	b	426390 <ferror@plt+0x22400>
  42635c:	ldr	x26, [x23]
  426360:	mov	x0, x26
  426364:	bl	4034d0 <strlen@plt>
  426368:	cmp	x25, #0x0
  42636c:	ccmp	w0, w22, #0x0, eq  // eq = none
  426370:	b.ne	426388 <ferror@plt+0x223f8>  // b.any
  426374:	mov	w2, w0
  426378:	mov	x1, x26
  42637c:	mov	x0, x20
  426380:	bl	403830 <strncmp@plt>
  426384:	cbz	w0, 42639c <ferror@plt+0x2240c>
  426388:	ldr	x19, [x19, #8]
  42638c:	cbz	x19, 4264a0 <ferror@plt+0x22510>
  426390:	ldr	x23, [x19]
  426394:	cbnz	w22, 42635c <ferror@plt+0x223cc>
  426398:	cbnz	x25, 426388 <ferror@plt+0x223f8>
  42639c:	ldr	x0, [x21, #56]
  4263a0:	ldr	x26, [x24, #40]
  4263a4:	str	x26, [sp, #104]
  4263a8:	bl	41f7f8 <ferror@plt+0x1b868>
  4263ac:	ldr	x2, [x23]
  4263b0:	mov	x3, #0x0                   	// #0
  4263b4:	ldr	x4, [x21, #232]
  4263b8:	stp	x0, x4, [sp, #112]
  4263bc:	add	x4, sp, #0xa8
  4263c0:	mov	x0, x26
  4263c4:	adrp	x1, 43c000 <ferror@plt+0x38070>
  4263c8:	add	x1, x1, #0xe98
  4263cc:	str	xzr, [sp, #168]
  4263d0:	str	x4, [x21, #232]
  4263d4:	bl	41fa48 <ferror@plt+0x1bab8>
  4263d8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4263dc:	mov	x26, x0
  4263e0:	add	x1, x1, #0xcc8
  4263e4:	str	x0, [x24, #40]
  4263e8:	bl	403dd0 <strstr@plt>
  4263ec:	cbz	x0, 426414 <ferror@plt+0x22484>
  4263f0:	ldr	x28, [x21, #192]
  4263f4:	cbnz	x28, 426404 <ferror@plt+0x22474>
  4263f8:	b	4267a4 <ferror@plt+0x22814>
  4263fc:	ldr	x28, [x28, #8]
  426400:	cbz	x28, 4267a4 <ferror@plt+0x22814>
  426404:	ldr	x1, [x28]
  426408:	mov	x0, x26
  42640c:	bl	403ad0 <strcmp@plt>
  426410:	cbnz	w0, 4263fc <ferror@plt+0x2246c>
  426414:	ldr	w0, [x21, #108]
  426418:	ldr	w1, [x21, #184]
  42641c:	add	w0, w0, #0x1
  426420:	str	w0, [x21, #108]
  426424:	cmp	w0, w1
  426428:	b.ls	426754 <ferror@plt+0x227c4>  // b.plast
  42642c:	ldr	w0, [x21, #200]
  426430:	cbz	w0, 426584 <ferror@plt+0x225f4>
  426434:	mov	x1, x26
  426438:	adrp	x0, 43c000 <ferror@plt+0x38070>
  42643c:	add	x0, x0, #0xb68
  426440:	bl	4150f0 <ferror@plt+0x11160>
  426444:	ldr	x1, [x24, #40]
  426448:	mov	x4, #0x0                   	// #0
  42644c:	mov	w3, #0x0                   	// #0
  426450:	mov	x2, #0x0                   	// #0
  426454:	mov	w0, #0x3                   	// #3
  426458:	bl	424c10 <ferror@plt+0x20c80>
  42645c:	ldr	x0, [sp, #168]
  426460:	adrp	x1, 413000 <ferror@plt+0xf070>
  426464:	add	x1, x1, #0x678
  426468:	bl	41ee28 <ferror@plt+0x1ae98>
  42646c:	ldr	x0, [sp, #120]
  426470:	str	x0, [x21, #232]
  426474:	ldr	x0, [x24, #40]
  426478:	bl	413678 <ferror@plt+0xf6e8>
  42647c:	ldr	x0, [sp, #104]
  426480:	str	x0, [x24, #40]
  426484:	ldr	x0, [x21, #56]
  426488:	bl	413678 <ferror@plt+0xf6e8>
  42648c:	ldr	x19, [x19, #8]
  426490:	ldr	x0, [sp, #112]
  426494:	str	x0, [x21, #56]
  426498:	cbnz	x19, 426390 <ferror@plt+0x22400>
  42649c:	nop
  4264a0:	ldr	x0, [sp, #136]
  4264a4:	bl	41ee08 <ferror@plt+0x1ae78>
  4264a8:	ldr	x0, [x27, #8]
  4264ac:	bl	41f380 <ferror@plt+0x1b3f0>
  4264b0:	bl	41f390 <ferror@plt+0x1b400>
  4264b4:	mov	x21, x0
  4264b8:	cbz	x0, 4264f8 <ferror@plt+0x22568>
  4264bc:	cmp	x25, #0x0
  4264c0:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4264c4:	add	x0, x0, #0xe10
  4264c8:	mov	x19, x21
  4264cc:	csel	x25, x25, x0, ne  // ne = any
  4264d0:	ldr	x23, [x19]
  4264d4:	cbnz	w22, 426558 <ferror@plt+0x225c8>
  4264d8:	mov	x1, x25
  4264dc:	mov	x0, x23
  4264e0:	bl	426268 <ferror@plt+0x222d8>
  4264e4:	ldr	w1, [sp, #100]
  4264e8:	add	w0, w1, w0
  4264ec:	str	w0, [sp, #100]
  4264f0:	ldr	x19, [x19, #8]
  4264f4:	cbnz	x19, 4264d0 <ferror@plt+0x22540>
  4264f8:	mov	x0, x21
  4264fc:	bl	41ee08 <ferror@plt+0x1ae78>
  426500:	ldr	x0, [x24, #40]
  426504:	bl	413678 <ferror@plt+0xf6e8>
  426508:	ldr	x1, [x27]
  42650c:	mov	x4, #0x0                   	// #0
  426510:	ldr	x0, [sp, #128]
  426514:	mov	w3, #0x0                   	// #0
  426518:	mov	x2, #0x0                   	// #0
  42651c:	str	x0, [x24, #40]
  426520:	mov	w0, #0xb                   	// #11
  426524:	bl	424c10 <ferror@plt+0x20c80>
  426528:	ldr	w0, [sp, #100]
  42652c:	ldp	x19, x20, [sp, #16]
  426530:	ldp	x21, x22, [sp, #32]
  426534:	ldp	x23, x24, [sp, #48]
  426538:	ldp	x25, x26, [sp, #64]
  42653c:	ldp	x27, x28, [sp, #80]
  426540:	ldp	x29, x30, [sp], #224
  426544:	ret
  426548:	ldr	x0, [x24, #40]
  42654c:	bl	41f7f8 <ferror@plt+0x1b868>
  426550:	mov	x1, x0
  426554:	b	426328 <ferror@plt+0x22398>
  426558:	ldr	x26, [x23]
  42655c:	mov	x0, x26
  426560:	bl	4034d0 <strlen@plt>
  426564:	cmp	w22, w0
  426568:	b.ne	4264f0 <ferror@plt+0x22560>  // b.any
  42656c:	mov	w2, w0
  426570:	mov	x1, x26
  426574:	mov	x0, x20
  426578:	bl	403830 <strncmp@plt>
  42657c:	cbnz	w0, 4264f0 <ferror@plt+0x22560>
  426580:	b	4264d8 <ferror@plt+0x22548>
  426584:	bl	427c78 <ferror@plt+0x23ce8>
  426588:	mov	x28, x0
  42658c:	ldr	x1, [x24, #40]
  426590:	mov	x4, #0x0                   	// #0
  426594:	mov	w3, #0x0                   	// #0
  426598:	mov	x2, #0x0                   	// #0
  42659c:	mov	w0, #0x5                   	// #5
  4265a0:	bl	424c10 <ferror@plt+0x20c80>
  4265a4:	str	wzr, [x24]
  4265a8:	str	wzr, [x21, #96]
  4265ac:	dmb	ish
  4265b0:	ldr	x0, [x21, #64]
  4265b4:	ldr	x2, [sp, #144]
  4265b8:	ldxr	x1, [x2]
  4265bc:	cmp	x1, x0
  4265c0:	b.ne	4265cc <ferror@plt+0x2263c>  // b.any
  4265c4:	stlxr	w3, xzr, [x2]
  4265c8:	cbnz	w3, 4265b8 <ferror@plt+0x22628>
  4265cc:	dmb	ish
  4265d0:	b.ne	4265ac <ferror@plt+0x2261c>  // b.any
  4265d4:	cbz	x0, 4265dc <ferror@plt+0x2264c>
  4265d8:	bl	413678 <ferror@plt+0xf6e8>
  4265dc:	mov	x1, #0x0                   	// #0
  4265e0:	mov	x0, #0x0                   	// #0
  4265e4:	bl	414758 <ferror@plt+0x107c8>
  4265e8:	mov	x0, x28
  4265ec:	bl	427ce0 <ferror@plt+0x23d50>
  4265f0:	ldr	w0, [x23, #8]
  4265f4:	cbnz	w0, 4267cc <ferror@plt+0x2283c>
  4265f8:	ldr	x0, [x23, #40]
  4265fc:	str	x0, [sp, #152]
  426600:	ldr	x0, [x21, #160]
  426604:	bl	4233d8 <ferror@plt+0x1f448>
  426608:	ldr	x2, [x23, #16]
  42660c:	cbz	x2, 42661c <ferror@plt+0x2268c>
  426610:	ldr	x1, [x23, #40]
  426614:	ldr	x0, [sp, #152]
  426618:	blr	x2
  42661c:	ldr	x2, [x23, #24]
  426620:	ldr	x1, [x23, #40]
  426624:	ldr	x0, [sp, #152]
  426628:	blr	x2
  42662c:	bl	4239a8 <ferror@plt+0x1fa18>
  426630:	ldr	x26, [x21, #88]
  426634:	cbz	x26, 42665c <ferror@plt+0x226cc>
  426638:	ldp	x3, x2, [x26]
  42663c:	str	x3, [x21, #88]
  426640:	ldr	x0, [x26, #16]
  426644:	blr	x2
  426648:	mov	x1, x26
  42664c:	mov	x0, #0x18                  	// #24
  426650:	bl	41e510 <ferror@plt+0x1a580>
  426654:	ldr	x26, [x21, #88]
  426658:	cbnz	x26, 426638 <ferror@plt+0x226a8>
  42665c:	ldr	x2, [x23, #32]
  426660:	cbz	x2, 426670 <ferror@plt+0x226e0>
  426664:	ldr	x1, [x23, #40]
  426668:	ldr	x0, [sp, #152]
  42666c:	blr	x2
  426670:	ldr	w0, [x23, #8]
  426674:	cbnz	w0, 4267c0 <ferror@plt+0x22830>
  426678:	mov	x0, x28
  42667c:	bl	427d38 <ferror@plt+0x23da8>
  426680:	mov	w0, #0x2                   	// #2
  426684:	ldr	w23, [x24]
  426688:	str	w0, [x24]
  42668c:	mov	w0, w23
  426690:	bl	43b280 <ferror@plt+0x372f0>
  426694:	str	q0, [sp, #176]
  426698:	ldr	w0, [x21, #96]
  42669c:	bl	43b300 <ferror@plt+0x37370>
  4266a0:	str	q0, [sp, #192]
  4266a4:	mov	x0, x28
  4266a8:	mov	x1, #0x0                   	// #0
  4266ac:	bl	427e78 <ferror@plt+0x23ee8>
  4266b0:	bl	43b688 <ferror@plt+0x376f8>
  4266b4:	str	q0, [sp, #208]
  4266b8:	ldr	x1, [x24, #40]
  4266bc:	add	x4, sp, #0xb0
  4266c0:	ldr	x2, [x21, #64]
  4266c4:	mov	w3, #0x3                   	// #3
  4266c8:	mov	w0, #0x6                   	// #6
  4266cc:	bl	424c10 <ferror@plt+0x20c80>
  4266d0:	dmb	ish
  4266d4:	ldr	x0, [x21, #64]
  4266d8:	ldr	x2, [sp, #144]
  4266dc:	ldxr	x1, [x2]
  4266e0:	cmp	x1, x0
  4266e4:	b.ne	4266f0 <ferror@plt+0x22760>  // b.any
  4266e8:	stlxr	w3, xzr, [x2]
  4266ec:	cbnz	w3, 4266dc <ferror@plt+0x2274c>
  4266f0:	dmb	ish
  4266f4:	b.ne	4266d0 <ferror@plt+0x22740>  // b.any
  4266f8:	cbz	x0, 426700 <ferror@plt+0x22770>
  4266fc:	bl	413678 <ferror@plt+0xf6e8>
  426700:	mov	x0, x28
  426704:	bl	427cb8 <ferror@plt+0x23d28>
  426708:	ldr	x0, [sp, #168]
  42670c:	adrp	x1, 413000 <ferror@plt+0xf070>
  426710:	add	x1, x1, #0x678
  426714:	bl	41ee28 <ferror@plt+0x1ae98>
  426718:	ldr	x0, [sp, #120]
  42671c:	str	x0, [x21, #232]
  426720:	ldr	x0, [x24, #40]
  426724:	bl	413678 <ferror@plt+0xf6e8>
  426728:	ldr	x0, [sp, #104]
  42672c:	str	x0, [x24, #40]
  426730:	ldr	x0, [x21, #56]
  426734:	bl	413678 <ferror@plt+0xf6e8>
  426738:	ldr	x0, [sp, #112]
  42673c:	str	x0, [x21, #56]
  426740:	ldr	w0, [sp, #100]
  426744:	cmp	w23, #0x0
  426748:	cinc	w0, w0, ne  // ne = any
  42674c:	str	w0, [sp, #100]
  426750:	b	426388 <ferror@plt+0x223f8>
  426754:	mov	x1, x26
  426758:	mov	x4, #0x0                   	// #0
  42675c:	mov	w3, #0x0                   	// #0
  426760:	mov	x2, #0x0                   	// #0
  426764:	mov	w0, #0x4                   	// #4
  426768:	bl	424c10 <ferror@plt+0x20c80>
  42676c:	b	42645c <ferror@plt+0x224cc>
  426770:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426774:	add	x1, x1, #0x190
  426778:	add	x1, x1, #0x1d8
  42677c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426780:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426784:	add	x2, x2, #0x360
  426788:	add	x0, x0, #0x108
  42678c:	bl	414da8 <ferror@plt+0x10e18>
  426790:	mov	w0, #0xffffffff            	// #-1
  426794:	ldp	x23, x24, [sp, #48]
  426798:	ldp	x27, x28, [sp, #80]
  42679c:	ldp	x29, x30, [sp], #224
  4267a0:	ret
  4267a4:	ldr	w0, [x24, #20]
  4267a8:	cbz	w0, 42645c <ferror@plt+0x224cc>
  4267ac:	mov	x1, x26
  4267b0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4267b4:	add	x0, x0, #0xcd8
  4267b8:	bl	4150f0 <ferror@plt+0x11160>
  4267bc:	b	42645c <ferror@plt+0x224cc>
  4267c0:	ldr	x0, [sp, #152]
  4267c4:	bl	413678 <ferror@plt+0xf6e8>
  4267c8:	b	426678 <ferror@plt+0x226e8>
  4267cc:	mov	w0, w0
  4267d0:	bl	413598 <ferror@plt+0xf608>
  4267d4:	str	x0, [sp, #152]
  4267d8:	b	426600 <ferror@plt+0x22670>
  4267dc:	str	wzr, [sp, #100]
  4267e0:	b	4264a0 <ferror@plt+0x22510>
  4267e4:	nop
  4267e8:	stp	x29, x30, [sp, #-80]!
  4267ec:	adrp	x1, 49b000 <ferror@plt+0x97070>
  4267f0:	add	x1, x1, #0x7c8
  4267f4:	mov	x29, sp
  4267f8:	stp	x21, x22, [sp, #32]
  4267fc:	mov	x22, x0
  426800:	ldr	w0, [x1, #8]
  426804:	cbnz	w0, 426838 <ferror@plt+0x228a8>
  426808:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42680c:	add	x1, x1, #0x190
  426810:	add	x1, x1, #0x1f8
  426814:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426818:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42681c:	add	x2, x2, #0xcf0
  426820:	add	x0, x0, #0x108
  426824:	bl	414da8 <ferror@plt+0x10e18>
  426828:	mov	w0, #0xffffffff            	// #-1
  42682c:	ldp	x21, x22, [sp, #32]
  426830:	ldp	x29, x30, [sp], #80
  426834:	ret
  426838:	ldr	w0, [x1, #48]
  42683c:	cmp	w0, #0x1
  426840:	b.eq	426874 <ferror@plt+0x228e4>  // b.none
  426844:	adrp	x1, 443000 <ferror@plt+0x3f070>
  426848:	add	x1, x1, #0x190
  42684c:	add	x1, x1, #0x1f8
  426850:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426854:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426858:	add	x2, x2, #0xd18
  42685c:	add	x0, x0, #0x108
  426860:	bl	414da8 <ferror@plt+0x10e18>
  426864:	mov	w0, #0xffffffff            	// #-1
  426868:	ldp	x21, x22, [sp, #32]
  42686c:	ldp	x29, x30, [sp], #80
  426870:	ret
  426874:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426878:	stp	x19, x20, [sp, #16]
  42687c:	ldr	x0, [x0, #3824]
  426880:	stp	x23, x24, [sp, #48]
  426884:	str	x25, [sp, #64]
  426888:	str	wzr, [x1, #48]
  42688c:	cbz	x0, 426984 <ferror@plt+0x229f4>
  426890:	bl	41f380 <ferror@plt+0x1b3f0>
  426894:	mov	x20, x0
  426898:	cbz	x20, 42699c <ferror@plt+0x22a0c>
  42689c:	adrp	x24, 43b000 <ferror@plt+0x37070>
  4268a0:	add	x24, x24, #0xe10
  4268a4:	mov	w23, #0x0                   	// #0
  4268a8:	ldr	x0, [x22]
  4268ac:	ldr	x19, [x20]
  4268b0:	bl	4034d0 <strlen@plt>
  4268b4:	mov	x21, x0
  4268b8:	mov	x1, x20
  4268bc:	mov	x0, x20
  4268c0:	bl	41f240 <ferror@plt+0x1b2b0>
  4268c4:	mov	x20, x0
  4268c8:	ldrb	w1, [x19]
  4268cc:	cmp	w1, #0x2f
  4268d0:	b.ne	4268e4 <ferror@plt+0x22954>  // b.any
  4268d4:	nop
  4268d8:	ldrb	w1, [x19, #1]!
  4268dc:	cmp	w1, #0x2f
  4268e0:	b.eq	4268d8 <ferror@plt+0x22948>  // b.none
  4268e4:	cbz	w21, 42696c <ferror@plt+0x229dc>
  4268e8:	mov	w1, #0x2f                  	// #47
  4268ec:	mov	x0, x19
  4268f0:	bl	403c40 <strchr@plt>
  4268f4:	mov	x25, x0
  4268f8:	mov	x0, x19
  4268fc:	bl	4034d0 <strlen@plt>
  426900:	mov	x1, x0
  426904:	cbz	x25, 426918 <ferror@plt+0x22988>
  426908:	sub	x0, x25, x19
  42690c:	and	x2, x1, #0xffffffff
  426910:	cmp	x0, w1, uxtw
  426914:	csel	x1, x0, x2, le
  426918:	cmp	w1, #0x0
  42691c:	ccmp	w1, w21, #0x4, ne  // ne = any
  426920:	b.ne	42694c <ferror@plt+0x229bc>  // b.any
  426924:	ldr	x1, [x22]
  426928:	mov	w2, w21
  42692c:	mov	x0, x19
  426930:	bl	403830 <strncmp@plt>
  426934:	cbnz	w0, 42694c <ferror@plt+0x229bc>
  426938:	cmp	x25, #0x0
  42693c:	mov	x0, x22
  426940:	csel	x1, x24, x25, eq  // eq = none
  426944:	bl	426268 <ferror@plt+0x222d8>
  426948:	add	w23, w23, w0
  42694c:	cbnz	x20, 4268a8 <ferror@plt+0x22918>
  426950:	mov	w0, w23
  426954:	ldp	x19, x20, [sp, #16]
  426958:	ldp	x21, x22, [sp, #32]
  42695c:	ldp	x23, x24, [sp, #48]
  426960:	ldr	x25, [sp, #64]
  426964:	ldp	x29, x30, [sp], #80
  426968:	ret
  42696c:	mov	x1, x19
  426970:	mov	x0, x22
  426974:	bl	426268 <ferror@plt+0x222d8>
  426978:	add	w23, w23, w0
  42697c:	cbnz	x20, 4268a8 <ferror@plt+0x22918>
  426980:	b	426950 <ferror@plt+0x229c0>
  426984:	adrp	x1, 43b000 <ferror@plt+0x37070>
  426988:	mov	x0, #0x0                   	// #0
  42698c:	add	x1, x1, #0xe10
  426990:	bl	41eec0 <ferror@plt+0x1af30>
  426994:	mov	x20, x0
  426998:	b	426898 <ferror@plt+0x22908>
  42699c:	mov	w0, #0x0                   	// #0
  4269a0:	ldp	x19, x20, [sp, #16]
  4269a4:	ldp	x23, x24, [sp, #48]
  4269a8:	ldr	x25, [sp, #64]
  4269ac:	b	42682c <ferror@plt+0x2289c>
  4269b0:	stp	x29, x30, [sp, #-16]!
  4269b4:	mov	x29, sp
  4269b8:	bl	4240d0 <ferror@plt+0x20140>
  4269bc:	ldp	x29, x30, [sp], #16
  4269c0:	b	4267e8 <ferror@plt+0x22858>
  4269c4:	nop
  4269c8:	sub	sp, sp, #0x70
  4269cc:	cmp	x4, #0x0
  4269d0:	stp	x29, x30, [sp, #32]
  4269d4:	add	x29, sp, #0x20
  4269d8:	stp	x19, x20, [sp, #48]
  4269dc:	mov	x19, x4
  4269e0:	adrp	x4, 440000 <ferror@plt+0x3c070>
  4269e4:	add	x4, x4, #0x408
  4269e8:	mov	x20, x0
  4269ec:	csel	x19, x4, x19, eq  // eq = none
  4269f0:	add	x0, sp, #0x50
  4269f4:	stp	x21, x22, [sp, #64]
  4269f8:	mov	x22, x1
  4269fc:	mov	x21, x3
  426a00:	mov	x1, #0x20                  	// #32
  426a04:	mov	w3, w2
  426a08:	adrp	x2, 440000 <ferror@plt+0x3c070>
  426a0c:	add	x2, x2, #0x3d0
  426a10:	bl	42f070 <ferror@plt+0x2b0e0>
  426a14:	cbz	x20, 426af4 <ferror@plt+0x22b64>
  426a18:	ldrb	w0, [x20]
  426a1c:	cbnz	w0, 426ae4 <ferror@plt+0x22b54>
  426a20:	adrp	x1, 43b000 <ferror@plt+0x37070>
  426a24:	adrp	x6, 440000 <ferror@plt+0x3c070>
  426a28:	add	x1, x1, #0xe10
  426a2c:	add	x6, x6, #0x228
  426a30:	ldrb	w3, [x21]
  426a34:	adrp	x0, 43b000 <ferror@plt+0x37070>
  426a38:	adrp	x2, 441000 <ferror@plt+0x3d070>
  426a3c:	add	x0, x0, #0xe10
  426a40:	cmp	w3, #0x0
  426a44:	add	x2, x2, #0x6f8
  426a48:	csel	x0, x0, x6, eq  // eq = none
  426a4c:	add	x5, sp, #0x50
  426a50:	mov	x3, x22
  426a54:	mov	x7, x21
  426a58:	mov	x4, x6
  426a5c:	stp	x0, x2, [sp]
  426a60:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426a64:	add	x2, x2, #0xd30
  426a68:	stp	x19, xzr, [sp, #16]
  426a6c:	mov	x0, x20
  426a70:	adrp	x20, 49b000 <ferror@plt+0x97070>
  426a74:	add	x20, x20, #0xe30
  426a78:	bl	41fa48 <ferror@plt+0x1bab8>
  426a7c:	mov	x19, x0
  426a80:	mov	x1, x19
  426a84:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426a88:	add	x0, x0, #0xd38
  426a8c:	bl	415288 <ferror@plt+0x112f8>
  426a90:	ldr	x0, [x20, #240]
  426a94:	cbz	x0, 426a9c <ferror@plt+0x22b0c>
  426a98:	bl	403b90 <free@plt>
  426a9c:	mov	x0, x19
  426aa0:	bl	4034d0 <strlen@plt>
  426aa4:	add	x21, x0, #0x1
  426aa8:	mov	x0, x21
  426aac:	bl	403790 <malloc@plt>
  426ab0:	mov	x2, x21
  426ab4:	mov	x1, x19
  426ab8:	str	x0, [x20, #240]
  426abc:	bl	403460 <memcpy@plt>
  426ac0:	mov	x1, x19
  426ac4:	mov	x4, #0x0                   	// #0
  426ac8:	mov	w3, #0x0                   	// #0
  426acc:	mov	x2, #0x0                   	// #0
  426ad0:	mov	w0, #0x1                   	// #1
  426ad4:	bl	424c10 <ferror@plt+0x20c80>
  426ad8:	mov	x0, x19
  426adc:	bl	413678 <ferror@plt+0xf6e8>
  426ae0:	bl	414608 <ferror@plt+0x10678>
  426ae4:	adrp	x6, 440000 <ferror@plt+0x3c070>
  426ae8:	add	x6, x6, #0x228
  426aec:	mov	x1, x6
  426af0:	b	426a30 <ferror@plt+0x22aa0>
  426af4:	adrp	x20, 43b000 <ferror@plt+0x37070>
  426af8:	add	x20, x20, #0xe10
  426afc:	adrp	x6, 440000 <ferror@plt+0x3c070>
  426b00:	mov	x1, x20
  426b04:	add	x6, x6, #0x228
  426b08:	b	426a30 <ferror@plt+0x22aa0>
  426b0c:	nop
  426b10:	stp	x29, x30, [sp, #-48]!
  426b14:	mov	x29, sp
  426b18:	stp	x19, x20, [sp, #16]
  426b1c:	mov	x19, x0
  426b20:	mov	x20, x1
  426b24:	stp	x21, x22, [sp, #32]
  426b28:	mov	w21, w2
  426b2c:	mov	x22, x3
  426b30:	cbz	x4, 426b68 <ferror@plt+0x22bd8>
  426b34:	mov	x1, x4
  426b38:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  426b3c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426b40:	add	x2, x2, #0x2f8
  426b44:	add	x0, x0, #0xd40
  426b48:	mov	x3, #0x0                   	// #0
  426b4c:	bl	41fa48 <ferror@plt+0x1bab8>
  426b50:	mov	x4, x0
  426b54:	mov	x3, x22
  426b58:	mov	w2, w21
  426b5c:	mov	x1, x20
  426b60:	mov	x0, x19
  426b64:	bl	4269c8 <ferror@plt+0x22a38>
  426b68:	adrp	x0, 440000 <ferror@plt+0x3c070>
  426b6c:	add	x0, x0, #0x408
  426b70:	bl	41f7f8 <ferror@plt+0x1b868>
  426b74:	mov	x4, x0
  426b78:	b	426b54 <ferror@plt+0x22bc4>
  426b7c:	nop
  426b80:	sub	sp, sp, #0xf0
  426b84:	tst	w2, #0x380
  426b88:	stp	x29, x30, [sp, #32]
  426b8c:	add	x29, sp, #0x20
  426b90:	stp	x19, x20, [sp, #48]
  426b94:	stp	x21, x22, [sp, #64]
  426b98:	stp	x23, x24, [sp, #80]
  426b9c:	str	xzr, [sp, #104]
  426ba0:	b.eq	426bd0 <ferror@plt+0x22c40>  // b.none
  426ba4:	adrp	x3, 443000 <ferror@plt+0x3f070>
  426ba8:	add	x3, x3, #0x190
  426bac:	adrp	x4, 442000 <ferror@plt+0x3e070>
  426bb0:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426bb4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426bb8:	add	x3, x3, #0x210
  426bbc:	add	x4, x4, #0xd58
  426bc0:	add	x1, x1, #0x680
  426bc4:	add	x0, x0, #0x108
  426bc8:	mov	w2, #0xad6                 	// #2774
  426bcc:	bl	426b10 <ferror@plt+0x22b80>
  426bd0:	mov	w21, w2
  426bd4:	mov	x20, x0
  426bd8:	mov	x24, x1
  426bdc:	bl	4240d0 <ferror@plt+0x20140>
  426be0:	add	x1, x0, #0x10
  426be4:	mov	x2, x20
  426be8:	ldr	x0, [x0, #8]
  426bec:	bl	4238b0 <ferror@plt+0x1f920>
  426bf0:	cbz	w0, 426d68 <ferror@plt+0x22dd8>
  426bf4:	adrp	x23, 49b000 <ferror@plt+0x97070>
  426bf8:	add	x23, x23, #0x7c8
  426bfc:	ldr	w0, [x23, #20]
  426c00:	cbnz	w0, 426d88 <ferror@plt+0x22df8>
  426c04:	adrp	x22, 49b000 <ferror@plt+0x97070>
  426c08:	add	x22, x22, #0xe30
  426c0c:	bl	4239a8 <ferror@plt+0x1fa18>
  426c10:	mov	x0, x20
  426c14:	bl	41f7f8 <ferror@plt+0x1b868>
  426c18:	str	x0, [x22, #32]
  426c1c:	bl	4335c8 <ferror@plt+0x2f638>
  426c20:	ldr	x1, [x22, #168]
  426c24:	mov	x19, x0
  426c28:	bl	433c88 <ferror@plt+0x2fcf8>
  426c2c:	mov	x0, x19
  426c30:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426c34:	add	x1, x1, #0x880
  426c38:	bl	433c88 <ferror@plt+0x2fcf8>
  426c3c:	mov	x0, x19
  426c40:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426c44:	add	x1, x1, #0xe10
  426c48:	bl	433c88 <ferror@plt+0x2fcf8>
  426c4c:	mov	x1, x20
  426c50:	mov	x0, x19
  426c54:	bl	433c88 <ferror@plt+0x2fcf8>
  426c58:	add	x20, sp, #0x70
  426c5c:	mov	x0, x19
  426c60:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426c64:	add	x1, x1, #0x800
  426c68:	bl	433c88 <ferror@plt+0x2fcf8>
  426c6c:	ldr	w0, [x23, #36]
  426c70:	cmn	w0, #0x1
  426c74:	b.ne	426d2c <ferror@plt+0x22d9c>  // b.any
  426c78:	mov	x0, x19
  426c7c:	mov	x1, #0x0                   	// #0
  426c80:	bl	433c88 <ferror@plt+0x2fcf8>
  426c84:	ldr	x1, [x19]
  426c88:	tst	x21, #0x200
  426c8c:	ldr	x0, [x22, #176]
  426c90:	add	x2, sp, #0x68
  426c94:	add	x3, sp, #0x64
  426c98:	add	x4, sp, #0x60
  426c9c:	stp	x4, x3, [sp]
  426ca0:	mov	x6, x20
  426ca4:	mov	w3, #0x2                   	// #2
  426ca8:	str	x2, [sp, #16]
  426cac:	mov	w2, #0x22                  	// #34
  426cb0:	mov	x7, #0x0                   	// #0
  426cb4:	csel	w3, w3, w2, eq  // eq = none
  426cb8:	mov	x5, #0x0                   	// #0
  426cbc:	mov	x4, #0x0                   	// #0
  426cc0:	mov	x2, #0x0                   	// #0
  426cc4:	bl	4322f0 <ferror@plt+0x2e360>
  426cc8:	cbnz	w0, 426cf0 <ferror@plt+0x22d60>
  426ccc:	ldr	x3, [sp, #104]
  426cd0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426cd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426cd8:	add	x2, x2, #0xe18
  426cdc:	add	x0, x0, #0x108
  426ce0:	mov	w1, #0x4                   	// #4
  426ce4:	ldr	x3, [x3, #8]
  426ce8:	bl	414ae8 <ferror@plt+0x10b58>
  426cec:	b	426cec <ferror@plt+0x22d5c>
  426cf0:	mov	x0, x19
  426cf4:	mov	w1, #0x1                   	// #1
  426cf8:	bl	433eb8 <ferror@plt+0x2ff28>
  426cfc:	ldp	w1, w3, [sp, #96]
  426d00:	mov	x5, x24
  426d04:	ldr	w0, [sp, #112]
  426d08:	ubfx	x4, x21, #2, #1
  426d0c:	ubfx	x2, x21, #1, #1
  426d10:	bl	4235f8 <ferror@plt+0x1f668>
  426d14:	ldp	x29, x30, [sp, #32]
  426d18:	ldp	x19, x20, [sp, #48]
  426d1c:	ldp	x21, x22, [sp, #64]
  426d20:	ldp	x23, x24, [sp, #80]
  426d24:	add	sp, sp, #0xf0
  426d28:	ret
  426d2c:	mov	x0, x19
  426d30:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426d34:	add	x1, x1, #0x7b0
  426d38:	bl	433c88 <ferror@plt+0x2fcf8>
  426d3c:	ldr	w3, [x23, #36]
  426d40:	adrp	x2, 440000 <ferror@plt+0x3c070>
  426d44:	add	x2, x2, #0x3d0
  426d48:	add	x20, sp, #0x70
  426d4c:	mov	x0, x20
  426d50:	mov	x1, #0x80                  	// #128
  426d54:	bl	42f070 <ferror@plt+0x2b0e0>
  426d58:	mov	x1, x20
  426d5c:	mov	x0, x19
  426d60:	bl	433c88 <ferror@plt+0x2fcf8>
  426d64:	b	426c78 <ferror@plt+0x22ce8>
  426d68:	adrp	x2, 442000 <ferror@plt+0x3e070>
  426d6c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426d70:	mov	x3, x20
  426d74:	add	x2, x2, #0xdc8
  426d78:	add	x0, x0, #0x108
  426d7c:	mov	w1, #0x4                   	// #4
  426d80:	bl	414ae8 <ferror@plt+0x10b58>
  426d84:	b	426d84 <ferror@plt+0x22df4>
  426d88:	mov	x1, x20
  426d8c:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426d90:	add	x0, x0, #0xdf8
  426d94:	bl	4150f0 <ferror@plt+0x11160>
  426d98:	b	426c04 <ferror@plt+0x22c74>
  426d9c:	nop
  426da0:	stp	x29, x30, [sp, #-96]!
  426da4:	and	w6, w6, #0xff
  426da8:	mov	v2.16b, v0.16b
  426dac:	mov	x29, sp
  426db0:	stp	x19, x20, [sp, #16]
  426db4:	cmp	w6, #0x69
  426db8:	mov	x19, x0
  426dbc:	stp	x21, x22, [sp, #32]
  426dc0:	mov	x20, x1
  426dc4:	mov	w21, w2
  426dc8:	stp	x23, x24, [sp, #48]
  426dcc:	mov	x22, x3
  426dd0:	mov	x23, x4
  426dd4:	str	x25, [sp, #64]
  426dd8:	mov	x24, x5
  426ddc:	str	d8, [sp, #72]
  426de0:	mov	v0.16b, v1.16b
  426de4:	b.eq	426e10 <ferror@plt+0x22e80>  // b.none
  426de8:	cmp	w6, #0x78
  426dec:	b.eq	426e84 <ferror@plt+0x22ef4>  // b.none
  426df0:	cmp	w6, #0x66
  426df4:	mov	x4, #0x0                   	// #0
  426df8:	b.eq	426e4c <ferror@plt+0x22ebc>  // b.none
  426dfc:	mov	x3, x22
  426e00:	mov	w2, w21
  426e04:	mov	x1, x20
  426e08:	mov	x0, x19
  426e0c:	bl	4269c8 <ferror@plt+0x22a38>
  426e10:	str	q2, [sp, #80]
  426e14:	bl	43b368 <ferror@plt+0x373d8>
  426e18:	ldr	q2, [sp, #80]
  426e1c:	mov	x25, x0
  426e20:	mov	v0.16b, v2.16b
  426e24:	bl	43b368 <ferror@plt+0x373d8>
  426e28:	mov	x4, x25
  426e2c:	mov	x2, x0
  426e30:	mov	x3, x24
  426e34:	mov	x1, x23
  426e38:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426e3c:	add	x0, x0, #0xe40
  426e40:	bl	41f9b8 <ferror@plt+0x1ba28>
  426e44:	mov	x4, x0
  426e48:	b	426dfc <ferror@plt+0x22e6c>
  426e4c:	str	q2, [sp, #80]
  426e50:	bl	43b7d8 <ferror@plt+0x37848>
  426e54:	fmov	d8, d0
  426e58:	ldr	q2, [sp, #80]
  426e5c:	mov	v0.16b, v2.16b
  426e60:	bl	43b7d8 <ferror@plt+0x37848>
  426e64:	fmov	d1, d8
  426e68:	mov	x2, x24
  426e6c:	mov	x1, x23
  426e70:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426e74:	add	x0, x0, #0xe98
  426e78:	bl	41f9b8 <ferror@plt+0x1ba28>
  426e7c:	mov	x4, x0
  426e80:	b	426dfc <ferror@plt+0x22e6c>
  426e84:	str	q2, [sp, #80]
  426e88:	bl	43b4a0 <ferror@plt+0x37510>
  426e8c:	ldr	q2, [sp, #80]
  426e90:	mov	x25, x0
  426e94:	mov	v0.16b, v2.16b
  426e98:	bl	43b4a0 <ferror@plt+0x37510>
  426e9c:	mov	x4, x25
  426ea0:	mov	x2, x0
  426ea4:	mov	x3, x24
  426ea8:	mov	x1, x23
  426eac:	adrp	x0, 442000 <ferror@plt+0x3e070>
  426eb0:	add	x0, x0, #0xe68
  426eb4:	bl	41f9b8 <ferror@plt+0x1ba28>
  426eb8:	mov	x4, x0
  426ebc:	b	426dfc <ferror@plt+0x22e6c>
  426ec0:	stp	x29, x30, [sp, #-144]!
  426ec4:	mov	x29, sp
  426ec8:	ldr	w4, [x2, #24]
  426ecc:	ldr	x3, [x2]
  426ed0:	cbnz	w0, 426fa4 <ferror@plt+0x23014>
  426ed4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426ed8:	ldr	x0, [x0, #3848]
  426edc:	str	x0, [sp, #16]
  426ee0:	add	x0, sp, #0x10
  426ee4:	str	x1, [sp, #24]
  426ee8:	ldr	x7, [x2, #8]
  426eec:	add	x5, x0, #0x70
  426ef0:	tbnz	w4, #31, 426f60 <ferror@plt+0x22fd0>
  426ef4:	add	x2, x3, #0xf
  426ef8:	mov	x1, x3
  426efc:	and	x3, x2, #0xfffffffffffffff8
  426f00:	ldr	x1, [x1]
  426f04:	str	x1, [x0, #16]
  426f08:	cbz	x1, 426f88 <ferror@plt+0x22ff8>
  426f0c:	add	x0, x0, #0x8
  426f10:	cmp	x0, x5
  426f14:	b.ne	426ef0 <ferror@plt+0x22f60>  // b.any
  426f18:	adrp	x0, 443000 <ferror@plt+0x3f070>
  426f1c:	add	x0, x0, #0x180
  426f20:	adrp	x3, 443000 <ferror@plt+0x3f070>
  426f24:	add	x3, x3, #0x190
  426f28:	adrp	x5, 43c000 <ferror@plt+0x38070>
  426f2c:	adrp	x4, 442000 <ferror@plt+0x3e070>
  426f30:	ldr	q1, [x0]
  426f34:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426f38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426f3c:	add	x3, x3, #0x228
  426f40:	add	x5, x5, #0x490
  426f44:	add	x4, x4, #0xec0
  426f48:	mov	v0.16b, v1.16b
  426f4c:	add	x1, x1, #0x680
  426f50:	add	x0, x0, #0x108
  426f54:	mov	w6, #0x69                  	// #105
  426f58:	mov	w2, #0xc4a                 	// #3146
  426f5c:	bl	426da0 <ferror@plt+0x22e10>
  426f60:	add	w2, w4, #0x8
  426f64:	cmp	w2, #0x0
  426f68:	b.le	426f98 <ferror@plt+0x23008>
  426f6c:	mov	x1, x3
  426f70:	add	x6, x3, #0xf
  426f74:	mov	w4, w2
  426f78:	and	x3, x6, #0xfffffffffffffff8
  426f7c:	ldr	x1, [x1]
  426f80:	str	x1, [x0, #16]
  426f84:	cbnz	x1, 426f0c <ferror@plt+0x22f7c>
  426f88:	add	x0, sp, #0x10
  426f8c:	bl	40ae78 <ferror@plt+0x6ee8>
  426f90:	ldp	x29, x30, [sp], #144
  426f94:	ret
  426f98:	add	x1, x7, w4, sxtw
  426f9c:	mov	w4, w2
  426fa0:	b	426f00 <ferror@plt+0x22f70>
  426fa4:	cmp	w0, #0x1
  426fa8:	b.ne	426fbc <ferror@plt+0x2302c>  // b.any
  426fac:	adrp	x0, 49b000 <ferror@plt+0x97070>
  426fb0:	ldr	x0, [x0, #3856]
  426fb4:	str	x0, [sp, #16]
  426fb8:	b	426ee0 <ferror@plt+0x22f50>
  426fbc:	adrp	x3, 443000 <ferror@plt+0x3f070>
  426fc0:	add	x3, x3, #0x190
  426fc4:	adrp	x1, 442000 <ferror@plt+0x3e070>
  426fc8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  426fcc:	add	x3, x3, #0x228
  426fd0:	add	x1, x1, #0x680
  426fd4:	add	x0, x0, #0x108
  426fd8:	mov	x4, #0x0                   	// #0
  426fdc:	mov	w2, #0xc3f                 	// #3135
  426fe0:	bl	426b10 <ferror@plt+0x22b80>
  426fe4:	nop
  426fe8:	stp	x29, x30, [sp, #-96]!
  426fec:	mov	x29, sp
  426ff0:	stp	x19, x20, [sp, #16]
  426ff4:	mov	x20, x5
  426ff8:	mov	x19, x7
  426ffc:	stp	x21, x22, [sp, #32]
  427000:	mov	x21, x0
  427004:	mov	x22, x1
  427008:	stp	x23, x24, [sp, #48]
  42700c:	mov	w23, w2
  427010:	mov	x24, x3
  427014:	stp	x25, x26, [sp, #64]
  427018:	mov	x25, x4
  42701c:	mov	x26, x6
  427020:	stp	x27, x28, [sp, #80]
  427024:	cbz	x5, 4270dc <ferror@plt+0x2314c>
  427028:	mov	x0, x5
  42702c:	mov	x1, #0x0                   	// #0
  427030:	bl	420b50 <ferror@plt+0x1cbc0>
  427034:	mov	x1, x0
  427038:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42703c:	add	x2, x2, #0xef0
  427040:	mov	x20, x0
  427044:	mov	x3, #0x0                   	// #0
  427048:	mov	x0, x2
  42704c:	bl	41fa48 <ferror@plt+0x1bab8>
  427050:	mov	x27, x0
  427054:	cbz	x19, 4270f0 <ferror@plt+0x23160>
  427058:	mov	x0, x19
  42705c:	mov	x1, #0x0                   	// #0
  427060:	bl	420b50 <ferror@plt+0x1cbc0>
  427064:	mov	x1, x0
  427068:	adrp	x2, 442000 <ferror@plt+0x3e070>
  42706c:	add	x2, x2, #0xef0
  427070:	mov	x19, x0
  427074:	mov	x3, #0x0                   	// #0
  427078:	mov	x0, x2
  42707c:	bl	41fa48 <ferror@plt+0x1bab8>
  427080:	mov	x28, x0
  427084:	mov	x0, x20
  427088:	bl	413678 <ferror@plt+0xf6e8>
  42708c:	mov	x0, x19
  427090:	bl	413678 <ferror@plt+0xf6e8>
  427094:	mov	x3, x26
  427098:	mov	x1, x25
  42709c:	mov	x4, x28
  4270a0:	mov	x2, x27
  4270a4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4270a8:	add	x0, x0, #0xef8
  4270ac:	bl	41f9b8 <ferror@plt+0x1ba28>
  4270b0:	mov	x19, x0
  4270b4:	mov	x0, x27
  4270b8:	bl	413678 <ferror@plt+0xf6e8>
  4270bc:	mov	x0, x28
  4270c0:	bl	413678 <ferror@plt+0xf6e8>
  4270c4:	mov	x4, x19
  4270c8:	mov	x3, x24
  4270cc:	mov	w2, w23
  4270d0:	mov	x1, x22
  4270d4:	mov	x0, x21
  4270d8:	bl	4269c8 <ferror@plt+0x22a38>
  4270dc:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4270e0:	add	x0, x0, #0x700
  4270e4:	bl	41f7f8 <ferror@plt+0x1b868>
  4270e8:	mov	x27, x0
  4270ec:	cbnz	x19, 427058 <ferror@plt+0x230c8>
  4270f0:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4270f4:	add	x0, x0, #0x700
  4270f8:	bl	41f7f8 <ferror@plt+0x1b868>
  4270fc:	mov	x28, x0
  427100:	b	427084 <ferror@plt+0x230f4>
  427104:	nop
  427108:	stp	x29, x30, [sp, #-96]!
  42710c:	mov	x29, sp
  427110:	stp	x19, x20, [sp, #16]
  427114:	mov	x19, x5
  427118:	stp	x21, x22, [sp, #32]
  42711c:	mov	x22, x4
  427120:	mov	w21, w6
  427124:	stp	x23, x24, [sp, #48]
  427128:	mov	x23, x0
  42712c:	mov	x24, x1
  427130:	adrp	x0, 442000 <ferror@plt+0x3e070>
  427134:	add	x0, x0, #0xf20
  427138:	stp	x25, x26, [sp, #64]
  42713c:	mov	w25, w2
  427140:	mov	x26, x3
  427144:	str	x27, [sp, #80]
  427148:	mov	w27, w7
  42714c:	bl	422308 <ferror@plt+0x1e378>
  427150:	mov	x20, x0
  427154:	cbz	w21, 4271bc <ferror@plt+0x2322c>
  427158:	mov	w0, w21
  42715c:	bl	41a5b0 <ferror@plt+0x16620>
  427160:	adrp	x1, 442000 <ferror@plt+0x3e070>
  427164:	mov	x3, x0
  427168:	mov	w4, w27
  42716c:	mov	x2, x22
  427170:	add	x1, x1, #0xf38
  427174:	mov	x0, x20
  427178:	bl	423340 <ferror@plt+0x1f3b0>
  42717c:	cbz	x19, 4271d0 <ferror@plt+0x23240>
  427180:	ldr	w0, [x19]
  427184:	bl	41a5b0 <ferror@plt+0x16620>
  427188:	mov	x3, x0
  42718c:	ldr	w4, [x19, #4]
  427190:	adrp	x1, 442000 <ferror@plt+0x3e070>
  427194:	ldr	x2, [x19, #8]
  427198:	mov	x0, x20
  42719c:	add	x1, x1, #0xf60
  4271a0:	bl	423340 <ferror@plt+0x1f3b0>
  4271a4:	ldr	x4, [x20]
  4271a8:	mov	x3, x26
  4271ac:	mov	w2, w25
  4271b0:	mov	x1, x24
  4271b4:	mov	x0, x23
  4271b8:	bl	4269c8 <ferror@plt+0x22a38>
  4271bc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4271c0:	mov	x2, x22
  4271c4:	add	x1, x1, #0xf50
  4271c8:	bl	423340 <ferror@plt+0x1f3b0>
  4271cc:	cbnz	x19, 427180 <ferror@plt+0x231f0>
  4271d0:	mov	x2, x22
  4271d4:	mov	x0, x20
  4271d8:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4271dc:	add	x1, x1, #0xf70
  4271e0:	bl	423340 <ferror@plt+0x1f3b0>
  4271e4:	b	4271a4 <ferror@plt+0x23214>
  4271e8:	stp	x29, x30, [sp, #-112]!
  4271ec:	tst	x4, #0x2
  4271f0:	mov	x29, sp
  4271f4:	stp	x27, x28, [sp, #80]
  4271f8:	adrp	x28, 49b000 <ferror@plt+0x97070>
  4271fc:	add	x28, x28, #0xe30
  427200:	stp	x19, x20, [sp, #16]
  427204:	mov	x20, x0
  427208:	ldr	x6, [x28, #32]
  42720c:	stp	x21, x22, [sp, #32]
  427210:	mov	x21, x1
  427214:	stp	x23, x24, [sp, #48]
  427218:	adrp	x24, 442000 <ferror@plt+0x3e070>
  42721c:	add	x24, x24, #0xf80
  427220:	stp	x25, x26, [sp, #64]
  427224:	csel	x26, x5, xzr, ne  // ne = any
  427228:	and	x25, x4, #0x1
  42722c:	tst	x4, #0x4
  427230:	str	x4, [sp, #104]
  427234:	csel	x27, x5, xzr, ne  // ne = any
  427238:	cmp	x25, #0x0
  42723c:	adrp	x5, 442000 <ferror@plt+0x3e070>
  427240:	add	x5, x5, #0xf90
  427244:	ldr	w1, [x28, #8]
  427248:	mov	w22, w2
  42724c:	mov	x23, x3
  427250:	eor	w25, w25, #0x1
  427254:	csel	x24, x24, x5, eq  // eq = none
  427258:	cbz	x6, 42731c <ferror@plt+0x2338c>
  42725c:	mov	w2, w1
  427260:	adrp	x0, 442000 <ferror@plt+0x3e070>
  427264:	mov	x1, x6
  427268:	add	x0, x0, #0xfa8
  42726c:	bl	41f9b8 <ferror@plt+0x1ba28>
  427270:	mov	x19, x0
  427274:	ldr	x4, [sp, #104]
  427278:	cbz	x4, 4272ec <ferror@plt+0x2335c>
  42727c:	cmp	x4, #0x1
  427280:	b.ne	42728c <ferror@plt+0x232fc>  // b.any
  427284:	ldr	w0, [x28, #12]
  427288:	cbz	w0, 427358 <ferror@plt+0x233c8>
  42728c:	cbz	x26, 4272ac <ferror@plt+0x2331c>
  427290:	ldr	x1, [x28, #16]
  427294:	mov	x0, x26
  427298:	bl	41a0b8 <ferror@plt+0x16128>
  42729c:	cmp	w0, #0x0
  4272a0:	cset	w0, eq  // eq = none
  4272a4:	cmp	w0, w25
  4272a8:	b.eq	427368 <ferror@plt+0x233d8>  // b.none
  4272ac:	cbz	x27, 4272cc <ferror@plt+0x2333c>
  4272b0:	ldr	x1, [x28, #24]
  4272b4:	mov	x0, x27
  4272b8:	bl	41a0b8 <ferror@plt+0x16128>
  4272bc:	cmp	w0, #0x0
  4272c0:	cset	w0, eq  // eq = none
  4272c4:	cmp	w0, w25
  4272c8:	b.eq	427384 <ferror@plt+0x233f4>  // b.none
  4272cc:	mov	x0, x19
  4272d0:	ldp	x19, x20, [sp, #16]
  4272d4:	ldp	x21, x22, [sp, #32]
  4272d8:	ldp	x23, x24, [sp, #48]
  4272dc:	ldp	x25, x26, [sp, #64]
  4272e0:	ldp	x27, x28, [sp, #80]
  4272e4:	ldp	x29, x30, [sp], #112
  4272e8:	b	413678 <ferror@plt+0xf6e8>
  4272ec:	ldr	w0, [x28, #12]
  4272f0:	cbz	w0, 42728c <ferror@plt+0x232fc>
  4272f4:	adrp	x0, 442000 <ferror@plt+0x3e070>
  4272f8:	mov	x1, x19
  4272fc:	add	x0, x0, #0xfe0
  427300:	bl	41f9b8 <ferror@plt+0x1ba28>
  427304:	mov	x4, x0
  427308:	mov	x3, x23
  42730c:	mov	w2, w22
  427310:	mov	x1, x21
  427314:	mov	x0, x20
  427318:	bl	4269c8 <ferror@plt+0x22a38>
  42731c:	cbz	w1, 42733c <ferror@plt+0x233ac>
  427320:	adrp	x0, 440000 <ferror@plt+0x3c070>
  427324:	add	x0, x0, #0x3d0
  427328:	bl	41f9b8 <ferror@plt+0x1ba28>
  42732c:	mov	x19, x0
  427330:	ldr	x4, [sp, #104]
  427334:	cbnz	x4, 42727c <ferror@plt+0x232ec>
  427338:	b	4272ec <ferror@plt+0x2335c>
  42733c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  427340:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427344:	add	x2, x2, #0xfb0
  427348:	add	x0, x0, #0x108
  42734c:	mov	w1, #0x4                   	// #4
  427350:	bl	414ae8 <ferror@plt+0x10b58>
  427354:	b	427354 <ferror@plt+0x233c4>
  427358:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42735c:	mov	x1, x19
  427360:	add	x0, x0, #0x8
  427364:	b	427300 <ferror@plt+0x23370>
  427368:	mov	x3, x26
  42736c:	mov	x2, x24
  427370:	mov	x1, x19
  427374:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427378:	add	x0, x0, #0x38
  42737c:	bl	41f9b8 <ferror@plt+0x1ba28>
  427380:	b	427304 <ferror@plt+0x23374>
  427384:	mov	x3, x27
  427388:	mov	x2, x24
  42738c:	mov	x1, x19
  427390:	adrp	x0, 443000 <ferror@plt+0x3f070>
  427394:	add	x0, x0, #0x60
  427398:	bl	41f9b8 <ferror@plt+0x1ba28>
  42739c:	b	427304 <ferror@plt+0x23374>
  4273a0:	stp	x29, x30, [sp, #-256]!
  4273a4:	adrp	x8, 49b000 <ferror@plt+0x97070>
  4273a8:	mov	x29, sp
  4273ac:	ldr	w8, [x8, #2000]
  4273b0:	str	q0, [sp, #80]
  4273b4:	str	q1, [sp, #96]
  4273b8:	str	q2, [sp, #112]
  4273bc:	str	q3, [sp, #128]
  4273c0:	str	q4, [sp, #144]
  4273c4:	str	q5, [sp, #160]
  4273c8:	str	q6, [sp, #176]
  4273cc:	str	q7, [sp, #192]
  4273d0:	stp	x2, x3, [sp, #208]
  4273d4:	stp	x4, x5, [sp, #224]
  4273d8:	stp	x6, x7, [sp, #240]
  4273dc:	cbnz	w8, 42740c <ferror@plt+0x2347c>
  4273e0:	adrp	x3, 443000 <ferror@plt+0x3f070>
  4273e4:	add	x3, x3, #0x190
  4273e8:	adrp	x4, 443000 <ferror@plt+0x3f070>
  4273ec:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4273f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4273f4:	add	x3, x3, #0x248
  4273f8:	add	x4, x4, #0x88
  4273fc:	add	x1, x1, #0x680
  427400:	add	x0, x0, #0x108
  427404:	mov	w2, #0xc90                 	// #3216
  427408:	bl	426b10 <ferror@plt+0x22b80>
  42740c:	add	x2, sp, #0x100
  427410:	stp	x2, x2, [sp, #48]
  427414:	add	x5, sp, #0xd0
  427418:	mov	w3, #0xffffff80            	// #-128
  42741c:	mov	w4, #0xffffffd0            	// #-48
  427420:	str	x5, [sp, #64]
  427424:	add	x2, sp, #0x10
  427428:	stp	w4, w3, [sp, #72]
  42742c:	ldp	x4, x5, [sp, #48]
  427430:	stp	x4, x5, [sp, #16]
  427434:	ldp	x4, x5, [sp, #64]
  427438:	stp	x4, x5, [sp, #32]
  42743c:	bl	426ec0 <ferror@plt+0x22f30>
  427440:	ldp	x29, x30, [sp], #256
  427444:	ret
  427448:	stp	x29, x30, [sp, #-16]!
  42744c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  427450:	mov	x29, sp
  427454:	ldr	w1, [x1, #2000]
  427458:	cbnz	w1, 427488 <ferror@plt+0x234f8>
  42745c:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427460:	add	x3, x3, #0x190
  427464:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427468:	adrp	x1, 442000 <ferror@plt+0x3e070>
  42746c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427470:	add	x3, x3, #0x260
  427474:	add	x4, x4, #0x88
  427478:	add	x1, x1, #0x680
  42747c:	add	x0, x0, #0x108
  427480:	mov	w2, #0xcaa                 	// #3242
  427484:	bl	426b10 <ferror@plt+0x22b80>
  427488:	cbz	w0, 4274a4 <ferror@plt+0x23514>
  42748c:	cmp	w0, #0x1
  427490:	b.ne	4274b4 <ferror@plt+0x23524>  // b.any
  427494:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427498:	ldp	x29, x30, [sp], #16
  42749c:	ldr	x0, [x0, #3856]
  4274a0:	ret
  4274a4:	adrp	x0, 49b000 <ferror@plt+0x97070>
  4274a8:	ldp	x29, x30, [sp], #16
  4274ac:	ldr	x0, [x0, #3848]
  4274b0:	ret
  4274b4:	adrp	x3, 443000 <ferror@plt+0x3f070>
  4274b8:	add	x3, x3, #0x190
  4274bc:	adrp	x1, 442000 <ferror@plt+0x3e070>
  4274c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4274c4:	add	x3, x3, #0x260
  4274c8:	add	x1, x1, #0x680
  4274cc:	add	x0, x0, #0x108
  4274d0:	mov	x4, #0x0                   	// #0
  4274d4:	mov	w2, #0xcb1                 	// #3249
  4274d8:	bl	426b10 <ferror@plt+0x22b80>
  4274dc:	nop
  4274e0:	stp	x29, x30, [sp, #-272]!
  4274e4:	adrp	x8, 49b000 <ferror@plt+0x97070>
  4274e8:	mov	x29, sp
  4274ec:	ldr	w8, [x8, #2000]
  4274f0:	stp	x19, x20, [sp, #16]
  4274f4:	str	q0, [sp, #96]
  4274f8:	str	q1, [sp, #112]
  4274fc:	str	q2, [sp, #128]
  427500:	str	q3, [sp, #144]
  427504:	str	q4, [sp, #160]
  427508:	str	q5, [sp, #176]
  42750c:	str	q6, [sp, #192]
  427510:	str	q7, [sp, #208]
  427514:	stp	x2, x3, [sp, #224]
  427518:	stp	x4, x5, [sp, #240]
  42751c:	stp	x6, x7, [sp, #256]
  427520:	cbnz	w8, 427550 <ferror@plt+0x235c0>
  427524:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427528:	add	x3, x3, #0x190
  42752c:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427530:	adrp	x1, 442000 <ferror@plt+0x3e070>
  427534:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427538:	add	x3, x3, #0x270
  42753c:	add	x4, x4, #0x88
  427540:	add	x1, x1, #0x680
  427544:	add	x0, x0, #0x108
  427548:	mov	w2, #0xcd4                 	// #3284
  42754c:	bl	426b10 <ferror@plt+0x22b80>
  427550:	adrp	x19, 49b000 <ferror@plt+0x97070>
  427554:	add	x19, x19, #0xe30
  427558:	ldr	x2, [x19, #232]
  42755c:	cbz	x2, 4275dc <ferror@plt+0x2364c>
  427560:	add	x2, sp, #0x110
  427564:	stp	x2, x2, [sp, #64]
  427568:	add	x5, sp, #0xe0
  42756c:	mov	w4, #0xffffffd0            	// #-48
  427570:	mov	w3, #0xffffff80            	// #-128
  427574:	str	x5, [sp, #80]
  427578:	add	x2, sp, #0x20
  42757c:	stp	w4, w3, [sp, #88]
  427580:	ldp	x4, x5, [sp, #64]
  427584:	stp	x4, x5, [sp, #32]
  427588:	ldp	x4, x5, [sp, #80]
  42758c:	stp	x4, x5, [sp, #48]
  427590:	bl	426ec0 <ferror@plt+0x22f30>
  427594:	mov	x20, x0
  427598:	mov	x1, x20
  42759c:	mov	x0, #0x0                   	// #0
  4275a0:	bl	41eec0 <ferror@plt+0x1af30>
  4275a4:	ldr	x2, [x19, #232]
  4275a8:	ldr	x3, [x2]
  4275ac:	str	x3, [x0, #8]
  4275b0:	ldxr	x4, [x2]
  4275b4:	cmp	x4, x3
  4275b8:	b.ne	4275c4 <ferror@plt+0x23634>  // b.any
  4275bc:	stlxr	w1, x0, [x2]
  4275c0:	cbnz	w1, 4275b0 <ferror@plt+0x23620>
  4275c4:	dmb	ish
  4275c8:	b.ne	4275a4 <ferror@plt+0x23614>  // b.any
  4275cc:	mov	x0, x20
  4275d0:	ldp	x19, x20, [sp, #16]
  4275d4:	ldp	x29, x30, [sp], #272
  4275d8:	ret
  4275dc:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4275e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4275e4:	add	x2, x2, #0xa0
  4275e8:	add	x0, x0, #0x108
  4275ec:	mov	w1, #0x4                   	// #4
  4275f0:	bl	414ae8 <ferror@plt+0x10b58>
  4275f4:	b	4275f4 <ferror@plt+0x23664>
  4275f8:	stp	x29, x30, [sp, #-32]!
  4275fc:	mov	x29, sp
  427600:	stp	x19, x20, [sp, #16]
  427604:	cbz	x0, 42766c <ferror@plt+0x236dc>
  427608:	mov	x1, x0
  42760c:	mov	x19, x0
  427610:	adrp	x20, 49b000 <ferror@plt+0x97070>
  427614:	adrp	x0, 49b000 <ferror@plt+0x97070>
  427618:	add	x20, x20, #0xf28
  42761c:	add	x0, x0, #0x800
  427620:	bl	42fef0 <ferror@plt+0x2bf60>
  427624:	mov	x0, x20
  427628:	bl	42fb00 <ferror@plt+0x2bb70>
  42762c:	mov	x0, x20
  427630:	bl	42fb28 <ferror@plt+0x2bb98>
  427634:	ldr	x0, [x19, #32]
  427638:	cbz	x0, 42764c <ferror@plt+0x236bc>
  42763c:	bl	430248 <ferror@plt+0x2c2b8>
  427640:	ldr	x0, [x19, #32]
  427644:	bl	413678 <ferror@plt+0xf6e8>
  427648:	str	xzr, [x19, #32]
  42764c:	ldp	x1, x0, [x19]
  427650:	blr	x1
  427654:	mov	x1, x0
  427658:	str	x1, [x19, #40]
  42765c:	mov	x0, #0x0                   	// #0
  427660:	ldp	x19, x20, [sp, #16]
  427664:	ldp	x29, x30, [sp], #32
  427668:	ret
  42766c:	adrp	x4, 443000 <ferror@plt+0x3f070>
  427670:	adrp	x3, 443000 <ferror@plt+0x3f070>
  427674:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427678:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42767c:	add	x4, x4, #0x420
  427680:	add	x3, x3, #0x518
  427684:	add	x1, x1, #0x428
  427688:	add	x0, x0, #0x108
  42768c:	mov	w2, #0x30c                 	// #780
  427690:	bl	426b10 <ferror@plt+0x22b80>
  427694:	nop
  427698:	stp	x29, x30, [sp, #-32]!
  42769c:	mov	x29, sp
  4276a0:	str	x19, [sp, #16]
  4276a4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4276a8:	add	x19, x19, #0xf28
  4276ac:	ldr	w0, [x19, #8]
  4276b0:	cbnz	w0, 4276c4 <ferror@plt+0x23734>
  4276b4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4276b8:	add	x0, x0, #0x438
  4276bc:	bl	41a418 <ferror@plt+0x16488>
  4276c0:	str	w0, [x19, #8]
  4276c4:	ldr	x19, [sp, #16]
  4276c8:	ldp	x29, x30, [sp], #32
  4276cc:	ret
  4276d0:	stp	x29, x30, [sp, #-64]!
  4276d4:	mov	x29, sp
  4276d8:	stp	x19, x20, [sp, #16]
  4276dc:	mov	x19, x0
  4276e0:	stp	x21, x22, [sp, #32]
  4276e4:	adrp	x22, 49b000 <ferror@plt+0x97070>
  4276e8:	add	x22, x22, #0xf28
  4276ec:	add	x20, x22, #0x10
  4276f0:	stp	x23, x24, [sp, #48]
  4276f4:	mov	x0, x20
  4276f8:	mov	x23, x1
  4276fc:	mov	x24, x2
  427700:	bl	42fb00 <ferror@plt+0x2bb70>
  427704:	ldr	w0, [x19]
  427708:	cmp	w0, #0x1
  42770c:	b.ne	427730 <ferror@plt+0x237a0>  // b.any
  427710:	add	x21, x22, #0x18
  427714:	nop
  427718:	mov	x1, x20
  42771c:	mov	x0, x21
  427720:	bl	42fd98 <ferror@plt+0x2be08>
  427724:	ldr	w3, [x19]
  427728:	cmp	w3, #0x1
  42772c:	b.eq	427718 <ferror@plt+0x23788>  // b.none
  427730:	ldr	w0, [x19]
  427734:	cmp	w0, #0x2
  427738:	b.eq	427778 <ferror@plt+0x237e8>  // b.none
  42773c:	mov	w0, #0x1                   	// #1
  427740:	str	w0, [x19]
  427744:	add	x20, x22, #0x10
  427748:	mov	x0, x20
  42774c:	bl	42fb28 <ferror@plt+0x2bb98>
  427750:	mov	x0, x24
  427754:	blr	x23
  427758:	mov	x1, x0
  42775c:	str	x1, [x19, #8]
  427760:	mov	x0, x20
  427764:	bl	42fb00 <ferror@plt+0x2bb70>
  427768:	mov	w0, #0x2                   	// #2
  42776c:	str	w0, [x19]
  427770:	add	x0, x22, #0x18
  427774:	bl	42fe08 <ferror@plt+0x2be78>
  427778:	add	x0, x22, #0x10
  42777c:	bl	42fb28 <ferror@plt+0x2bb98>
  427780:	ldr	x0, [x19, #8]
  427784:	ldp	x19, x20, [sp, #16]
  427788:	ldp	x21, x22, [sp, #32]
  42778c:	ldp	x23, x24, [sp, #48]
  427790:	ldp	x29, x30, [sp], #64
  427794:	ret
  427798:	stp	x29, x30, [sp, #-48]!
  42779c:	mov	x29, sp
  4277a0:	stp	x19, x20, [sp, #16]
  4277a4:	adrp	x19, 49b000 <ferror@plt+0x97070>
  4277a8:	add	x19, x19, #0xf28
  4277ac:	stp	x21, x22, [sp, #32]
  4277b0:	add	x21, x19, #0x10
  4277b4:	mov	x20, x0
  4277b8:	mov	x0, x21
  4277bc:	bl	42fb00 <ferror@plt+0x2bb70>
  4277c0:	dmb	ish
  4277c4:	ldr	x0, [x20]
  4277c8:	cbz	x0, 4277ec <ferror@plt+0x2385c>
  4277cc:	mov	w20, #0x0                   	// #0
  4277d0:	add	x0, x19, #0x10
  4277d4:	bl	42fb28 <ferror@plt+0x2bb98>
  4277d8:	mov	w0, w20
  4277dc:	ldp	x19, x20, [sp, #16]
  4277e0:	ldp	x21, x22, [sp, #32]
  4277e4:	ldp	x29, x30, [sp], #48
  4277e8:	ret
  4277ec:	ldr	x0, [x19, #40]
  4277f0:	mov	x1, x20
  4277f4:	add	x22, x19, #0x18
  4277f8:	bl	41f410 <ferror@plt+0x1b480>
  4277fc:	cbz	x0, 427820 <ferror@plt+0x23890>
  427800:	mov	x1, x21
  427804:	mov	x0, x22
  427808:	bl	42fd98 <ferror@plt+0x2be08>
  42780c:	ldr	x0, [x19, #40]
  427810:	mov	x1, x20
  427814:	bl	41f410 <ferror@plt+0x1b480>
  427818:	cbnz	x0, 427800 <ferror@plt+0x23870>
  42781c:	b	4277cc <ferror@plt+0x2383c>
  427820:	ldr	x0, [x19, #40]
  427824:	mov	x1, x20
  427828:	mov	w20, #0x1                   	// #1
  42782c:	bl	41eec0 <ferror@plt+0x1af30>
  427830:	str	x0, [x19, #40]
  427834:	b	4277d0 <ferror@plt+0x23840>
  427838:	stp	x29, x30, [sp, #-48]!
  42783c:	mov	x29, sp
  427840:	stp	x19, x20, [sp, #16]
  427844:	mov	x20, x0
  427848:	dmb	ish
  42784c:	ldr	x0, [x0]
  427850:	cbz	x0, 42787c <ferror@plt+0x238ec>
  427854:	ldp	x19, x20, [sp, #16]
  427858:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42785c:	ldp	x29, x30, [sp], #48
  427860:	add	x1, x1, #0x518
  427864:	add	x1, x1, #0x10
  427868:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42786c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427870:	add	x2, x2, #0x448
  427874:	add	x0, x0, #0x108
  427878:	b	414da8 <ferror@plt+0x10e18>
  42787c:	cbz	x1, 4278d8 <ferror@plt+0x23948>
  427880:	adrp	x19, 49b000 <ferror@plt+0x97070>
  427884:	add	x19, x19, #0xf28
  427888:	ldr	x0, [x19, #40]
  42788c:	cbz	x0, 427900 <ferror@plt+0x23970>
  427890:	str	x21, [sp, #32]
  427894:	str	x1, [x20]
  427898:	dmb	ish
  42789c:	add	x21, x19, #0x10
  4278a0:	mov	x0, x21
  4278a4:	bl	42fb00 <ferror@plt+0x2bb70>
  4278a8:	ldr	x0, [x19, #40]
  4278ac:	mov	x1, x20
  4278b0:	bl	41f100 <ferror@plt+0x1b170>
  4278b4:	mov	x1, x0
  4278b8:	add	x0, x19, #0x18
  4278bc:	str	x1, [x19, #40]
  4278c0:	bl	42fe08 <ferror@plt+0x2be78>
  4278c4:	mov	x0, x21
  4278c8:	ldp	x19, x20, [sp, #16]
  4278cc:	ldr	x21, [sp, #32]
  4278d0:	ldp	x29, x30, [sp], #48
  4278d4:	b	42fb28 <ferror@plt+0x2bb98>
  4278d8:	ldp	x19, x20, [sp, #16]
  4278dc:	adrp	x1, 443000 <ferror@plt+0x3f070>
  4278e0:	ldp	x29, x30, [sp], #48
  4278e4:	add	x1, x1, #0x518
  4278e8:	add	x1, x1, #0x10
  4278ec:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4278f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4278f4:	add	x2, x2, #0x478
  4278f8:	add	x0, x0, #0x108
  4278fc:	b	414da8 <ferror@plt+0x10e18>
  427900:	ldp	x19, x20, [sp, #16]
  427904:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427908:	ldp	x29, x30, [sp], #48
  42790c:	add	x1, x1, #0x518
  427910:	add	x1, x1, #0x10
  427914:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427918:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42791c:	add	x2, x2, #0x488
  427920:	add	x0, x0, #0x108
  427924:	b	414da8 <ferror@plt+0x10e18>
  427928:	add	x1, x0, #0x18
  42792c:	ldxr	w2, [x1]
  427930:	add	w2, w2, #0x1
  427934:	stlxr	w3, w2, [x1]
  427938:	cbnz	w3, 42792c <ferror@plt+0x2399c>
  42793c:	dmb	ish
  427940:	ret
  427944:	nop
  427948:	mov	x1, x0
  42794c:	add	x2, x0, #0x18
  427950:	ldxr	w3, [x2]
  427954:	sub	w4, w3, #0x1
  427958:	stlxr	w5, w4, [x2]
  42795c:	cbnz	w5, 427950 <ferror@plt+0x239c0>
  427960:	dmb	ish
  427964:	cmp	w3, #0x1
  427968:	b.eq	427970 <ferror@plt+0x239e0>  // b.none
  42796c:	ret
  427970:	ldr	w2, [x1, #28]
  427974:	cbz	w2, 42797c <ferror@plt+0x239ec>
  427978:	b	42ff98 <ferror@plt+0x2c008>
  42797c:	mov	x0, #0x30                  	// #48
  427980:	b	41e510 <ferror@plt+0x1a580>
  427984:	nop
  427988:	b	427948 <ferror@plt+0x239b8>
  42798c:	nop
  427990:	stp	x29, x30, [sp, #-80]!
  427994:	mov	x29, sp
  427998:	stp	x19, x20, [sp, #16]
  42799c:	cbz	x2, 427a34 <ferror@plt+0x23aa4>
  4279a0:	adrp	x20, 49b000 <ferror@plt+0x97070>
  4279a4:	add	x20, x20, #0xf28
  4279a8:	mov	x19, x1
  4279ac:	stp	x21, x22, [sp, #32]
  4279b0:	mov	x22, x4
  4279b4:	mov	x21, x2
  4279b8:	stp	x23, x24, [sp, #48]
  4279bc:	mov	x24, x5
  4279c0:	mov	x23, x3
  4279c4:	str	x25, [sp, #64]
  4279c8:	mov	x25, x0
  4279cc:	mov	x0, x20
  4279d0:	bl	42fb00 <ferror@plt+0x2bb70>
  4279d4:	mov	x0, x19
  4279d8:	mov	x2, x24
  4279dc:	mov	x1, x22
  4279e0:	bl	42ffe8 <ferror@plt+0x2c058>
  4279e4:	mov	x19, x0
  4279e8:	cbz	x0, 427a10 <ferror@plt+0x23a80>
  4279ec:	mov	x1, #0x2                   	// #2
  4279f0:	mov	w2, #0x1                   	// #1
  4279f4:	movk	x1, #0x1, lsl #32
  4279f8:	stp	x21, x23, [x19]
  4279fc:	mov	x0, x25
  427a00:	str	w2, [x19, #16]
  427a04:	str	x1, [x19, #24]
  427a08:	bl	41f7f8 <ferror@plt+0x1b868>
  427a0c:	str	x0, [x19, #32]
  427a10:	mov	x0, x20
  427a14:	bl	42fb28 <ferror@plt+0x2bb98>
  427a18:	mov	x0, x19
  427a1c:	ldp	x19, x20, [sp, #16]
  427a20:	ldp	x21, x22, [sp, #32]
  427a24:	ldp	x23, x24, [sp, #48]
  427a28:	ldr	x25, [sp, #64]
  427a2c:	ldp	x29, x30, [sp], #80
  427a30:	ret
  427a34:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427a38:	add	x1, x1, #0x518
  427a3c:	add	x1, x1, #0x28
  427a40:	mov	x19, #0x0                   	// #0
  427a44:	adrp	x2, 440000 <ferror@plt+0x3c070>
  427a48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427a4c:	add	x2, x2, #0xf00
  427a50:	add	x0, x0, #0x108
  427a54:	bl	414da8 <ferror@plt+0x10e18>
  427a58:	mov	x0, x19
  427a5c:	ldp	x19, x20, [sp, #16]
  427a60:	ldp	x29, x30, [sp], #80
  427a64:	ret
  427a68:	stp	x29, x30, [sp, #-48]!
  427a6c:	mov	x3, x2
  427a70:	mov	x4, #0x0                   	// #0
  427a74:	mov	x29, sp
  427a78:	mov	x2, x1
  427a7c:	add	x5, sp, #0x28
  427a80:	adrp	x1, 427000 <ferror@plt+0x23070>
  427a84:	add	x1, x1, #0x5f8
  427a88:	str	x19, [sp, #16]
  427a8c:	mov	x19, x0
  427a90:	str	xzr, [sp, #40]
  427a94:	bl	427990 <ferror@plt+0x23a00>
  427a98:	cbz	x0, 427aa8 <ferror@plt+0x23b18>
  427a9c:	ldr	x19, [sp, #16]
  427aa0:	ldp	x29, x30, [sp], #48
  427aa4:	ret
  427aa8:	ldr	x0, [sp, #40]
  427aac:	cmp	x19, #0x0
  427ab0:	adrp	x3, 43b000 <ferror@plt+0x37070>
  427ab4:	add	x3, x3, #0xe10
  427ab8:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427abc:	csel	x3, x3, x19, eq  // eq = none
  427ac0:	ldr	x4, [x0, #8]
  427ac4:	add	x2, x2, #0x4a8
  427ac8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427acc:	mov	w1, #0x4                   	// #4
  427ad0:	add	x0, x0, #0x108
  427ad4:	bl	414ae8 <ferror@plt+0x10b58>
  427ad8:	b	427ad8 <ferror@plt+0x23b48>
  427adc:	nop
  427ae0:	mov	x4, x2
  427ae4:	mov	x5, x3
  427ae8:	mov	x2, x1
  427aec:	mov	x3, x4
  427af0:	adrp	x1, 427000 <ferror@plt+0x23070>
  427af4:	mov	x4, #0x0                   	// #0
  427af8:	add	x1, x1, #0x5f8
  427afc:	b	427990 <ferror@plt+0x23a00>
  427b00:	stp	x29, x30, [sp, #-32]!
  427b04:	mov	x29, sp
  427b08:	str	x19, [sp, #16]
  427b0c:	cbz	x0, 427b74 <ferror@plt+0x23be4>
  427b10:	ldr	w1, [x0, #28]
  427b14:	mov	x19, x0
  427b18:	cbz	w1, 427b40 <ferror@plt+0x23bb0>
  427b1c:	bl	4301a8 <ferror@plt+0x2c218>
  427b20:	str	wzr, [x19, #16]
  427b24:	mov	x0, x19
  427b28:	ldr	x19, [x19, #40]
  427b2c:	bl	427948 <ferror@plt+0x239b8>
  427b30:	mov	x0, x19
  427b34:	ldr	x19, [sp, #16]
  427b38:	ldp	x29, x30, [sp], #32
  427b3c:	ret
  427b40:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427b44:	add	x1, x1, #0x518
  427b48:	add	x1, x1, #0x40
  427b4c:	mov	x19, #0x0                   	// #0
  427b50:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427b54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427b58:	add	x2, x2, #0x4d0
  427b5c:	add	x0, x0, #0x108
  427b60:	bl	414da8 <ferror@plt+0x10e18>
  427b64:	mov	x0, x19
  427b68:	ldr	x19, [sp, #16]
  427b6c:	ldp	x29, x30, [sp], #32
  427b70:	ret
  427b74:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427b78:	add	x1, x1, #0x518
  427b7c:	add	x1, x1, #0x40
  427b80:	mov	x19, #0x0                   	// #0
  427b84:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427b88:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427b8c:	add	x2, x2, #0x4c8
  427b90:	add	x0, x0, #0x108
  427b94:	bl	414da8 <ferror@plt+0x10e18>
  427b98:	mov	x0, x19
  427b9c:	ldr	x19, [sp, #16]
  427ba0:	ldp	x29, x30, [sp], #32
  427ba4:	ret
  427ba8:	stp	x29, x30, [sp, #-32]!
  427bac:	mov	x29, sp
  427bb0:	stp	x19, x20, [sp, #16]
  427bb4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  427bb8:	add	x20, x20, #0x800
  427bbc:	mov	x0, x20
  427bc0:	bl	42fed8 <ferror@plt+0x2bf48>
  427bc4:	mov	x19, x0
  427bc8:	cbz	x0, 427bdc <ferror@plt+0x23c4c>
  427bcc:	mov	x0, x19
  427bd0:	ldp	x19, x20, [sp, #16]
  427bd4:	ldp	x29, x30, [sp], #32
  427bd8:	ret
  427bdc:	mov	x0, #0x30                  	// #48
  427be0:	bl	41e490 <ferror@plt+0x1a500>
  427be4:	mov	x19, x0
  427be8:	mov	w2, #0x1                   	// #1
  427bec:	mov	x0, x20
  427bf0:	mov	x1, x19
  427bf4:	str	w2, [x19, #24]
  427bf8:	bl	42fef0 <ferror@plt+0x2bf60>
  427bfc:	mov	x0, x19
  427c00:	ldp	x19, x20, [sp, #16]
  427c04:	ldp	x29, x30, [sp], #32
  427c08:	ret
  427c0c:	nop
  427c10:	stp	x29, x30, [sp, #-32]!
  427c14:	mov	x29, sp
  427c18:	str	x19, [sp, #16]
  427c1c:	mov	x19, x0
  427c20:	bl	427ba8 <ferror@plt+0x23c18>
  427c24:	ldr	w1, [x0, #28]
  427c28:	cbnz	w1, 427c48 <ferror@plt+0x23cb8>
  427c2c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427c30:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427c34:	add	x2, x2, #0x4e0
  427c38:	add	x0, x0, #0x108
  427c3c:	mov	w1, #0x4                   	// #4
  427c40:	bl	414ae8 <ferror@plt+0x10b58>
  427c44:	b	427c44 <ferror@plt+0x23cb4>
  427c48:	str	x19, [x0, #40]
  427c4c:	ldr	x19, [sp, #16]
  427c50:	ldp	x29, x30, [sp], #32
  427c54:	b	430238 <ferror@plt+0x2c2a8>
  427c58:	stp	x29, x30, [sp, #-16]!
  427c5c:	mov	w0, #0x54                  	// #84
  427c60:	mov	x29, sp
  427c64:	bl	403d80 <sysconf@plt>
  427c68:	cmp	w0, #0x0
  427c6c:	csinc	x0, x0, xzr, gt
  427c70:	ldp	x29, x30, [sp], #16
  427c74:	ret
  427c78:	stp	x29, x30, [sp, #-32]!
  427c7c:	mov	x0, #0x18                  	// #24
  427c80:	mov	x29, sp
  427c84:	str	x19, [sp, #16]
  427c88:	bl	413538 <ferror@plt+0xf5a8>
  427c8c:	mov	x19, x0
  427c90:	ldrb	w0, [x0, #16]
  427c94:	orr	w0, w0, #0x1
  427c98:	strb	w0, [x19, #16]
  427c9c:	bl	410b18 <ferror@plt+0xcb88>
  427ca0:	mov	x1, x0
  427ca4:	mov	x0, x19
  427ca8:	str	x1, [x19]
  427cac:	ldr	x19, [sp, #16]
  427cb0:	ldp	x29, x30, [sp], #32
  427cb4:	ret
  427cb8:	cbz	x0, 427cc0 <ferror@plt+0x23d30>
  427cbc:	b	413678 <ferror@plt+0xf6e8>
  427cc0:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427cc4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427cc8:	add	x2, x2, #0x568
  427ccc:	add	x1, x1, #0x638
  427cd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427cd4:	add	x0, x0, #0x108
  427cd8:	b	414da8 <ferror@plt+0x10e18>
  427cdc:	nop
  427ce0:	cbz	x0, 427d14 <ferror@plt+0x23d84>
  427ce4:	stp	x29, x30, [sp, #-32]!
  427ce8:	mov	x29, sp
  427cec:	str	x19, [sp, #16]
  427cf0:	mov	x19, x0
  427cf4:	ldrb	w0, [x0, #16]
  427cf8:	orr	w0, w0, #0x1
  427cfc:	strb	w0, [x19, #16]
  427d00:	bl	410b18 <ferror@plt+0xcb88>
  427d04:	str	x0, [x19]
  427d08:	ldr	x19, [sp, #16]
  427d0c:	ldp	x29, x30, [sp], #32
  427d10:	ret
  427d14:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427d18:	add	x1, x1, #0x638
  427d1c:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427d20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427d24:	add	x1, x1, #0x10
  427d28:	add	x2, x2, #0x568
  427d2c:	add	x0, x0, #0x108
  427d30:	b	414da8 <ferror@plt+0x10e18>
  427d34:	nop
  427d38:	cbz	x0, 427d6c <ferror@plt+0x23ddc>
  427d3c:	stp	x29, x30, [sp, #-32]!
  427d40:	mov	x29, sp
  427d44:	str	x19, [sp, #16]
  427d48:	mov	x19, x0
  427d4c:	ldrb	w0, [x0, #16]
  427d50:	and	w0, w0, #0xfffffffe
  427d54:	strb	w0, [x19, #16]
  427d58:	bl	410b18 <ferror@plt+0xcb88>
  427d5c:	str	x0, [x19, #8]
  427d60:	ldr	x19, [sp, #16]
  427d64:	ldp	x29, x30, [sp], #32
  427d68:	ret
  427d6c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427d70:	add	x1, x1, #0x638
  427d74:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427d78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427d7c:	add	x1, x1, #0x20
  427d80:	add	x2, x2, #0x568
  427d84:	add	x0, x0, #0x108
  427d88:	b	414da8 <ferror@plt+0x10e18>
  427d8c:	nop
  427d90:	cbz	x0, 427db8 <ferror@plt+0x23e28>
  427d94:	stp	x29, x30, [sp, #-32]!
  427d98:	mov	x29, sp
  427d9c:	str	x19, [sp, #16]
  427da0:	mov	x19, x0
  427da4:	bl	410b18 <ferror@plt+0xcb88>
  427da8:	str	x0, [x19]
  427dac:	ldr	x19, [sp, #16]
  427db0:	ldp	x29, x30, [sp], #32
  427db4:	ret
  427db8:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427dbc:	add	x1, x1, #0x638
  427dc0:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427dc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427dc8:	add	x1, x1, #0x30
  427dcc:	add	x2, x2, #0x568
  427dd0:	add	x0, x0, #0x108
  427dd4:	b	414da8 <ferror@plt+0x10e18>
  427dd8:	cbz	x0, 427e2c <ferror@plt+0x23e9c>
  427ddc:	stp	x29, x30, [sp, #-48]!
  427de0:	mov	x29, sp
  427de4:	stp	x19, x20, [sp, #16]
  427de8:	mov	x19, x0
  427dec:	ldrb	w0, [x0, #16]
  427df0:	tbnz	w0, #0, 427e4c <ferror@plt+0x23ebc>
  427df4:	ldr	x20, [x19]
  427df8:	str	x21, [sp, #32]
  427dfc:	ldr	x21, [x19, #8]
  427e00:	bl	410b18 <ferror@plt+0xcb88>
  427e04:	ldrb	w1, [x19, #16]
  427e08:	sub	x20, x20, x21
  427e0c:	add	x20, x20, x0
  427e10:	orr	w1, w1, #0x1
  427e14:	strb	w1, [x19, #16]
  427e18:	ldr	x21, [sp, #32]
  427e1c:	str	x20, [x19]
  427e20:	ldp	x19, x20, [sp, #16]
  427e24:	ldp	x29, x30, [sp], #48
  427e28:	ret
  427e2c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427e30:	add	x1, x1, #0x638
  427e34:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427e38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427e3c:	add	x1, x1, #0x40
  427e40:	add	x2, x2, #0x568
  427e44:	add	x0, x0, #0x108
  427e48:	b	414da8 <ferror@plt+0x10e18>
  427e4c:	ldp	x19, x20, [sp, #16]
  427e50:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427e54:	ldp	x29, x30, [sp], #48
  427e58:	add	x1, x1, #0x638
  427e5c:	add	x1, x1, #0x40
  427e60:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427e64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427e68:	add	x2, x2, #0x578
  427e6c:	add	x0, x0, #0x108
  427e70:	b	414da8 <ferror@plt+0x10e18>
  427e74:	nop
  427e78:	stp	x29, x30, [sp, #-32]!
  427e7c:	mov	x29, sp
  427e80:	cbz	x0, 427ef4 <ferror@plt+0x23f64>
  427e84:	stp	x19, x20, [sp, #16]
  427e88:	mov	x19, x0
  427e8c:	ldrb	w0, [x0, #16]
  427e90:	mov	x20, x1
  427e94:	tbnz	w0, #0, 427f20 <ferror@plt+0x23f90>
  427e98:	ldr	x2, [x19]
  427e9c:	mov	x1, #0x848000000000        	// #145685290680320
  427ea0:	ldr	x0, [x19, #8]
  427ea4:	movk	x1, #0x412e, lsl #48
  427ea8:	fmov	d1, x1
  427eac:	sub	x0, x0, x2
  427eb0:	scvtf	d0, x0
  427eb4:	fdiv	d0, d0, d1
  427eb8:	cbz	x20, 427f48 <ferror@plt+0x23fb8>
  427ebc:	mov	x2, #0x34db                	// #13531
  427ec0:	mov	x1, #0x4240                	// #16960
  427ec4:	movk	x2, #0xd7b6, lsl #16
  427ec8:	movk	x1, #0xf, lsl #16
  427ecc:	movk	x2, #0xde82, lsl #32
  427ed0:	movk	x2, #0x431b, lsl #48
  427ed4:	smulh	x2, x0, x2
  427ed8:	asr	x2, x2, #18
  427edc:	sub	x2, x2, x0, asr #63
  427ee0:	msub	x0, x2, x1, x0
  427ee4:	str	x0, [x20]
  427ee8:	ldp	x19, x20, [sp, #16]
  427eec:	ldp	x29, x30, [sp], #32
  427ef0:	ret
  427ef4:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427ef8:	add	x1, x1, #0x638
  427efc:	add	x1, x1, #0x58
  427f00:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427f04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  427f08:	add	x2, x2, #0x568
  427f0c:	add	x0, x0, #0x108
  427f10:	bl	414da8 <ferror@plt+0x10e18>
  427f14:	movi	d0, #0x0
  427f18:	ldp	x29, x30, [sp], #32
  427f1c:	ret
  427f20:	bl	410b18 <ferror@plt+0xcb88>
  427f24:	str	x0, [x19, #8]
  427f28:	ldr	x2, [x19]
  427f2c:	mov	x1, #0x848000000000        	// #145685290680320
  427f30:	movk	x1, #0x412e, lsl #48
  427f34:	fmov	d1, x1
  427f38:	sub	x0, x0, x2
  427f3c:	scvtf	d0, x0
  427f40:	fdiv	d0, d0, d1
  427f44:	cbnz	x20, 427ebc <ferror@plt+0x23f2c>
  427f48:	ldp	x19, x20, [sp, #16]
  427f4c:	ldp	x29, x30, [sp], #32
  427f50:	ret
  427f54:	nop
  427f58:	mov	x1, #0x34db                	// #13531
  427f5c:	mov	x2, #0x4240                	// #16960
  427f60:	movk	x1, #0xd7b6, lsl #16
  427f64:	movk	x2, #0xf, lsl #16
  427f68:	movk	x1, #0xde82, lsl #32
  427f6c:	stp	x29, x30, [sp, #-48]!
  427f70:	movk	x1, #0x431b, lsl #48
  427f74:	mov	x29, sp
  427f78:	umulh	x1, x0, x1
  427f7c:	lsr	x1, x1, #18
  427f80:	str	x1, [sp, #16]
  427f84:	msub	x0, x1, x2, x0
  427f88:	lsl	x1, x0, #5
  427f8c:	sub	x1, x1, x0
  427f90:	add	x0, x0, x1, lsl #2
  427f94:	lsl	x0, x0, #3
  427f98:	str	x0, [sp, #24]
  427f9c:	b	427fb8 <ferror@plt+0x24028>
  427fa0:	bl	403e80 <__errno_location@plt>
  427fa4:	ldr	w0, [x0]
  427fa8:	cmp	w0, #0x4
  427fac:	b.ne	427fcc <ferror@plt+0x2403c>  // b.any
  427fb0:	ldp	x0, x1, [sp, #32]
  427fb4:	stp	x0, x1, [sp, #16]
  427fb8:	add	x1, sp, #0x20
  427fbc:	add	x0, sp, #0x10
  427fc0:	bl	403c00 <nanosleep@plt>
  427fc4:	cmn	w0, #0x1
  427fc8:	b.eq	427fa0 <ferror@plt+0x24010>  // b.none
  427fcc:	ldp	x29, x30, [sp], #48
  427fd0:	ret
  427fd4:	nop
  427fd8:	ldr	x3, [x0, #8]
  427fdc:	mov	x5, #0x423f                	// #16959
  427fe0:	movk	x5, #0xf, lsl #16
  427fe4:	cmp	x3, x5
  427fe8:	b.ls	42800c <ferror@plt+0x2407c>  // b.plast
  427fec:	adrp	x1, 443000 <ferror@plt+0x3f070>
  427ff0:	add	x1, x1, #0x638
  427ff4:	add	x1, x1, #0x68
  427ff8:	adrp	x2, 443000 <ferror@plt+0x3f070>
  427ffc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428000:	add	x2, x2, #0x590
  428004:	add	x0, x0, #0x108
  428008:	b	414da8 <ferror@plt+0x10e18>
  42800c:	ldr	x4, [x0]
  428010:	tbnz	x1, #63, 428060 <ferror@plt+0x240d0>
  428014:	mov	x2, #0x34db                	// #13531
  428018:	mov	x6, #0x4240                	// #16960
  42801c:	movk	x2, #0xd7b6, lsl #16
  428020:	movk	x6, #0xf, lsl #16
  428024:	movk	x2, #0xde82, lsl #32
  428028:	movk	x2, #0x431b, lsl #48
  42802c:	smulh	x2, x1, x2
  428030:	asr	x2, x2, #18
  428034:	sub	x2, x2, x1, asr #63
  428038:	add	x4, x2, x4
  42803c:	msub	x1, x2, x6, x1
  428040:	add	x1, x1, x3
  428044:	stp	x4, x1, [x0]
  428048:	cmp	x1, x5
  42804c:	b.le	42805c <ferror@plt+0x240cc>
  428050:	sub	x1, x1, x6
  428054:	add	x4, x4, #0x1
  428058:	stp	x4, x1, [x0]
  42805c:	ret
  428060:	mov	x2, #0x34db                	// #13531
  428064:	neg	x1, x1
  428068:	movk	x2, #0xd7b6, lsl #16
  42806c:	mov	x6, #0x4240                	// #16960
  428070:	movk	x2, #0xde82, lsl #32
  428074:	movk	x6, #0xf, lsl #16
  428078:	movk	x2, #0x431b, lsl #48
  42807c:	asr	x7, x1, #63
  428080:	umulh	x5, x1, x2
  428084:	smulh	x2, x1, x2
  428088:	lsr	x5, x5, #18
  42808c:	sub	x2, x7, x2, asr #18
  428090:	add	x2, x2, x4
  428094:	msub	x1, x5, x6, x1
  428098:	sub	x1, x3, x1
  42809c:	stp	x2, x1, [x0]
  4280a0:	tbz	x1, #63, 42805c <ferror@plt+0x240cc>
  4280a4:	add	x1, x1, x6
  4280a8:	sub	x2, x2, #0x1
  4280ac:	stp	x2, x1, [x0]
  4280b0:	ret
  4280b4:	nop
  4280b8:	stp	x29, x30, [sp, #-128]!
  4280bc:	mov	x29, sp
  4280c0:	str	x0, [sp, #56]
  4280c4:	stp	xzr, xzr, [sp, #72]
  4280c8:	stp	xzr, xzr, [sp, #88]
  4280cc:	stp	xzr, xzr, [sp, #104]
  4280d0:	str	xzr, [sp, #120]
  4280d4:	cbz	x0, 428238 <ferror@plt+0x242a8>
  4280d8:	stp	x19, x20, [sp, #16]
  4280dc:	mov	x20, x1
  4280e0:	cbz	x1, 428264 <ferror@plt+0x242d4>
  4280e4:	mov	x2, x0
  4280e8:	adrp	x1, 441000 <ferror@plt+0x3d070>
  4280ec:	ldr	x19, [x1, #3848]
  4280f0:	ldrb	w3, [x2], #1
  4280f4:	ubfiz	x1, x3, #1, #8
  4280f8:	ldrh	w4, [x19, x1]
  4280fc:	tbz	w4, #8, 428118 <ferror@plt+0x24188>
  428100:	str	x2, [sp, #56]
  428104:	mov	x0, x2
  428108:	ldrb	w3, [x2], #1
  42810c:	ubfiz	x4, x3, #1, #8
  428110:	ldrh	w4, [x19, x4]
  428114:	tbnz	w4, #8, 428100 <ferror@plt+0x24170>
  428118:	cbz	w3, 428228 <ferror@plt+0x24298>
  42811c:	sub	w3, w3, #0x2b
  428120:	and	w4, w4, #0x8
  428124:	mov	w1, #0xfd                  	// #253
  428128:	tst	w3, w1
  42812c:	ccmp	w4, #0x0, #0x0, ne  // ne = any
  428130:	b.eq	428228 <ferror@plt+0x24298>  // b.none
  428134:	add	x1, sp, #0x38
  428138:	mov	w2, #0xa                   	// #10
  42813c:	bl	4034c0 <strtoul@plt>
  428140:	ldr	x5, [sp, #56]
  428144:	ldrb	w1, [x5]
  428148:	cmp	w1, #0x2d
  42814c:	b.eq	4281e8 <ferror@plt+0x24258>  // b.none
  428150:	mov	x2, #0x594b                	// #22859
  428154:	mov	x3, #0xd70b                	// #55051
  428158:	movk	x2, #0x3886, lsl #16
  42815c:	movk	x3, #0x70a3, lsl #16
  428160:	movk	x2, #0xc5d6, lsl #32
  428164:	movk	x3, #0xa3d, lsl #32
  428168:	movk	x2, #0x346d, lsl #48
  42816c:	movk	x3, #0xa3d7, lsl #48
  428170:	asr	x4, x0, #63
  428174:	mov	x6, #0x2710                	// #10000
  428178:	smulh	x2, x0, x2
  42817c:	smulh	x1, x0, x3
  428180:	asr	x2, x2, #11
  428184:	add	x1, x1, x0
  428188:	sub	x2, x2, x4
  42818c:	asr	x1, x1, #6
  428190:	sub	w7, w2, #0x76c
  428194:	sub	x1, x1, x4
  428198:	str	w7, [sp, #92]
  42819c:	msub	x2, x2, x6, x0
  4281a0:	add	x4, x1, x1, lsl #1
  4281a4:	add	x1, x1, x4, lsl #3
  4281a8:	smulh	x3, x2, x3
  4281ac:	sub	x0, x0, x1, lsl #2
  4281b0:	str	w0, [sp, #84]
  4281b4:	add	x0, x3, x2
  4281b8:	asr	x0, x0, #6
  4281bc:	sub	x2, x0, x2, asr #63
  4281c0:	sub	w2, w2, #0x1
  4281c4:	str	w2, [sp, #88]
  4281c8:	ldrb	w0, [x5]
  4281cc:	cmp	w0, #0x54
  4281d0:	b.eq	428294 <ferror@plt+0x24304>  // b.none
  4281d4:	cmp	w0, #0x0
  4281d8:	cset	w0, eq  // eq = none
  4281dc:	ldp	x19, x20, [sp, #16]
  4281e0:	ldp	x29, x30, [sp], #128
  4281e4:	ret
  4281e8:	add	x5, x5, #0x1
  4281ec:	sub	w3, w0, #0x76c
  4281f0:	add	x1, sp, #0x38
  4281f4:	mov	x0, x5
  4281f8:	mov	w2, #0xa                   	// #10
  4281fc:	str	x5, [sp, #56]
  428200:	str	w3, [sp, #92]
  428204:	bl	4034c0 <strtoul@plt>
  428208:	ldr	x1, [sp, #56]
  42820c:	sub	w0, w0, #0x1
  428210:	str	w0, [sp, #88]
  428214:	add	x0, x1, #0x1
  428218:	str	x0, [sp, #56]
  42821c:	ldrb	w1, [x1]
  428220:	cmp	w1, #0x2d
  428224:	b.eq	42848c <ferror@plt+0x244fc>  // b.none
  428228:	ldp	x19, x20, [sp, #16]
  42822c:	mov	w0, #0x0                   	// #0
  428230:	ldp	x29, x30, [sp], #128
  428234:	ret
  428238:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42823c:	add	x1, x1, #0x638
  428240:	add	x1, x1, #0x78
  428244:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428248:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42824c:	add	x2, x2, #0x5c8
  428250:	add	x0, x0, #0x108
  428254:	bl	414da8 <ferror@plt+0x10e18>
  428258:	mov	w0, #0x0                   	// #0
  42825c:	ldp	x29, x30, [sp], #128
  428260:	ret
  428264:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428268:	add	x1, x1, #0x638
  42826c:	add	x1, x1, #0x78
  428270:	adrp	x2, 443000 <ferror@plt+0x3f070>
  428274:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428278:	add	x2, x2, #0x5e0
  42827c:	add	x0, x0, #0x108
  428280:	bl	414da8 <ferror@plt+0x10e18>
  428284:	mov	w0, #0x0                   	// #0
  428288:	ldp	x19, x20, [sp, #16]
  42828c:	ldp	x29, x30, [sp], #128
  428290:	ret
  428294:	add	x0, x5, #0x1
  428298:	str	x0, [sp, #56]
  42829c:	ldrb	w1, [x5, #1]
  4282a0:	ldrh	w1, [x19, x1, lsl #1]
  4282a4:	tbz	w1, #3, 428228 <ferror@plt+0x24298>
  4282a8:	add	x1, sp, #0x38
  4282ac:	mov	w2, #0xa                   	// #10
  4282b0:	bl	4034c0 <strtoul@plt>
  4282b4:	mov	x3, x0
  4282b8:	ldr	x6, [sp, #56]
  4282bc:	ldrb	w0, [x6]
  4282c0:	cmp	w0, #0x3a
  4282c4:	b.eq	4284a4 <ferror@plt+0x24514>  // b.none
  4282c8:	mov	x1, #0x594b                	// #22859
  4282cc:	mov	x2, #0xd70b                	// #55051
  4282d0:	movk	x1, #0x3886, lsl #16
  4282d4:	movk	x2, #0x70a3, lsl #16
  4282d8:	movk	x1, #0xc5d6, lsl #32
  4282dc:	movk	x2, #0xa3d, lsl #32
  4282e0:	movk	x1, #0x346d, lsl #48
  4282e4:	movk	x2, #0xa3d7, lsl #48
  4282e8:	asr	x4, x3, #63
  4282ec:	mov	x5, #0x2710                	// #10000
  4282f0:	smulh	x1, x3, x1
  4282f4:	smulh	x0, x3, x2
  4282f8:	asr	x1, x1, #11
  4282fc:	add	x0, x0, x3
  428300:	sub	x1, x1, x4
  428304:	str	w1, [sp, #80]
  428308:	asr	x0, x0, #6
  42830c:	sub	x0, x0, x4
  428310:	msub	x1, x1, x5, x3
  428314:	add	x4, x0, x0, lsl #1
  428318:	add	x4, x0, x4, lsl #3
  42831c:	smulh	x0, x1, x2
  428320:	sub	x3, x3, x4, lsl #2
  428324:	add	x0, x0, x1
  428328:	asr	x0, x0, #6
  42832c:	sub	x1, x0, x1, asr #63
  428330:	stp	w3, w1, [sp, #72]
  428334:	str	xzr, [x20, #8]
  428338:	ldrb	w1, [x6]
  42833c:	and	w0, w1, #0xfffffffd
  428340:	cmp	w0, #0x2c
  428344:	b.ne	4283ac <ferror@plt+0x2441c>  // b.any
  428348:	add	x0, x6, #0x1
  42834c:	str	x0, [sp, #56]
  428350:	ldrb	w1, [x6, #1]
  428354:	ubfiz	x2, x1, #1, #8
  428358:	ldrh	w2, [x19, x2]
  42835c:	tbz	w2, #3, 428540 <ferror@plt+0x245b0>
  428360:	mov	x2, #0x86a0                	// #34464
  428364:	mov	x7, #0x6666666666666666    	// #7378697629483820646
  428368:	add	x3, x6, #0x2
  42836c:	mov	x5, #0x0                   	// #0
  428370:	movk	x2, #0x1, lsl #16
  428374:	movk	x7, #0x6667
  428378:	sub	w1, w1, #0x30
  42837c:	str	x3, [sp, #56]
  428380:	mov	x6, x3
  428384:	smulh	x4, x2, x7
  428388:	sxtw	x1, w1
  42838c:	asr	x4, x4, #2
  428390:	madd	x5, x1, x2, x5
  428394:	sub	x2, x4, x2, asr #63
  428398:	str	x5, [x20, #8]
  42839c:	ldrb	w1, [x3], #1
  4283a0:	ubfiz	x0, x1, #1, #8
  4283a4:	ldrh	w0, [x19, x0]
  4283a8:	tbnz	w0, #3, 428378 <ferror@plt+0x243e8>
  4283ac:	cmp	w1, #0x5a
  4283b0:	b.eq	428508 <ferror@plt+0x24578>  // b.none
  4283b4:	sub	w0, w1, #0x2b
  4283b8:	mov	w2, #0xfd                  	// #253
  4283bc:	tst	w0, w2
  4283c0:	b.ne	4284f0 <ferror@plt+0x24560>  // b.any
  4283c4:	cmp	w1, #0x2b
  4283c8:	mov	x1, #0x1                   	// #1
  4283cc:	mov	w2, #0xa                   	// #10
  4283d0:	add	x0, x6, #0x1
  4283d4:	stp	x21, x22, [sp, #32]
  4283d8:	cneg	x22, x1, eq  // eq = none
  4283dc:	add	x1, sp, #0x38
  4283e0:	bl	4034c0 <strtoul@plt>
  4283e4:	mov	x21, x0
  4283e8:	ldr	x2, [sp, #56]
  4283ec:	ldrb	w0, [x2]
  4283f0:	cmp	w0, #0x3a
  4283f4:	b.eq	428520 <ferror@plt+0x24590>  // b.none
  4283f8:	mov	x0, #0xd70b                	// #55051
  4283fc:	movk	x0, #0x70a3, lsl #16
  428400:	movk	x0, #0xa3d, lsl #32
  428404:	movk	x0, #0xa3d7, lsl #48
  428408:	smulh	x0, x21, x0
  42840c:	add	x0, x0, x21
  428410:	asr	x0, x0, #6
  428414:	sub	x0, x0, x21, asr #63
  428418:	add	x2, x0, x0, lsl #1
  42841c:	lsl	x1, x0, #4
  428420:	sub	x1, x1, x0
  428424:	add	x0, x0, x2, lsl #3
  428428:	sub	x21, x21, x0, lsl #2
  42842c:	add	x21, x21, x1, lsl #2
  428430:	add	x0, sp, #0x48
  428434:	bl	403ee0 <timegm@plt>
  428438:	mul	x1, x21, x22
  42843c:	ldp	x21, x22, [sp, #32]
  428440:	lsl	x2, x1, #4
  428444:	sub	x1, x2, x1
  428448:	add	x1, x0, x1, lsl #2
  42844c:	str	x1, [x20]
  428450:	ldr	x0, [sp, #56]
  428454:	ldrb	w1, [x0], #1
  428458:	ubfiz	x2, x1, #1, #8
  42845c:	ldrh	w2, [x19, x2]
  428460:	tbz	w2, #8, 42847c <ferror@plt+0x244ec>
  428464:	nop
  428468:	str	x0, [sp, #56]
  42846c:	ldrb	w1, [x0], #1
  428470:	ubfiz	x2, x1, #1, #8
  428474:	ldrh	w2, [x19, x2]
  428478:	tbnz	w2, #8, 428468 <ferror@plt+0x244d8>
  42847c:	cmp	w1, #0x0
  428480:	cset	w0, eq  // eq = none
  428484:	ldp	x19, x20, [sp, #16]
  428488:	b	428230 <ferror@plt+0x242a0>
  42848c:	add	x1, sp, #0x38
  428490:	mov	w2, #0xa                   	// #10
  428494:	bl	4034c0 <strtoul@plt>
  428498:	str	w0, [sp, #84]
  42849c:	ldr	x5, [sp, #56]
  4284a0:	b	4281c8 <ferror@plt+0x24238>
  4284a4:	add	x0, x6, #0x1
  4284a8:	add	x1, sp, #0x38
  4284ac:	mov	w2, #0xa                   	// #10
  4284b0:	str	x0, [sp, #56]
  4284b4:	str	w3, [sp, #80]
  4284b8:	bl	4034c0 <strtoul@plt>
  4284bc:	ldr	x1, [sp, #56]
  4284c0:	str	w0, [sp, #76]
  4284c4:	add	x0, x1, #0x1
  4284c8:	str	x0, [sp, #56]
  4284cc:	ldrb	w1, [x1]
  4284d0:	cmp	w1, #0x3a
  4284d4:	b.ne	428228 <ferror@plt+0x24298>  // b.any
  4284d8:	add	x1, sp, #0x38
  4284dc:	mov	w2, #0xa                   	// #10
  4284e0:	bl	4034c0 <strtoul@plt>
  4284e4:	str	w0, [sp, #72]
  4284e8:	ldr	x6, [sp, #56]
  4284ec:	b	428334 <ferror@plt+0x243a4>
  4284f0:	mov	w1, #0xffffffff            	// #-1
  4284f4:	add	x0, sp, #0x48
  4284f8:	str	w1, [sp, #104]
  4284fc:	bl	403a10 <mktime@plt>
  428500:	str	x0, [x20]
  428504:	b	428450 <ferror@plt+0x244c0>
  428508:	add	x6, x6, #0x1
  42850c:	add	x0, sp, #0x48
  428510:	str	x6, [sp, #56]
  428514:	bl	403ee0 <timegm@plt>
  428518:	str	x0, [x20]
  42851c:	b	428450 <ferror@plt+0x244c0>
  428520:	add	x1, sp, #0x38
  428524:	add	x0, x2, #0x1
  428528:	mov	w2, #0xa                   	// #10
  42852c:	bl	4034c0 <strtoul@plt>
  428530:	lsl	x1, x21, #4
  428534:	sub	x1, x1, x21
  428538:	add	x21, x0, x1, lsl #2
  42853c:	b	428430 <ferror@plt+0x244a0>
  428540:	mov	x6, x0
  428544:	b	4283ac <ferror@plt+0x2441c>
  428548:	stp	x29, x30, [sp, #-96]!
  42854c:	mov	x1, #0x423f                	// #16959
  428550:	movk	x1, #0xf, lsl #16
  428554:	mov	x29, sp
  428558:	str	x19, [sp, #16]
  42855c:	mov	x19, x0
  428560:	ldr	x0, [x0, #8]
  428564:	cmp	x0, x1
  428568:	b.ls	42859c <ferror@plt+0x2460c>  // b.plast
  42856c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  428570:	add	x1, x1, #0x638
  428574:	add	x1, x1, #0x90
  428578:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42857c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  428580:	add	x2, x2, #0x590
  428584:	add	x0, x0, #0x108
  428588:	bl	414da8 <ferror@plt+0x10e18>
  42858c:	mov	x0, #0x0                   	// #0
  428590:	ldr	x19, [sp, #16]
  428594:	ldp	x29, x30, [sp], #96
  428598:	ret
  42859c:	ldr	x2, [x19]
  4285a0:	add	x1, sp, #0x28
  4285a4:	add	x0, sp, #0x20
  4285a8:	str	x2, [sp, #32]
  4285ac:	bl	4038c0 <gmtime_r@plt>
  4285b0:	mov	x1, x0
  4285b4:	ldr	x7, [x19, #8]
  4285b8:	cbz	x7, 4285e8 <ferror@plt+0x24658>
  4285bc:	ldp	w6, w5, [x1]
  4285c0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4285c4:	ldp	w4, w3, [x1, #8]
  4285c8:	add	x0, x0, #0x5f0
  4285cc:	ldp	w2, w1, [x1, #16]
  4285d0:	add	w2, w2, #0x1
  4285d4:	add	w1, w1, #0x76c
  4285d8:	bl	41f9b8 <ferror@plt+0x1ba28>
  4285dc:	ldr	x19, [sp, #16]
  4285e0:	ldp	x29, x30, [sp], #96
  4285e4:	ret
  4285e8:	ldp	w6, w5, [x1]
  4285ec:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4285f0:	ldp	w4, w3, [x1, #8]
  4285f4:	add	x0, x0, #0x618
  4285f8:	ldp	w2, w1, [x1, #16]
  4285fc:	add	w2, w2, #0x1
  428600:	add	w1, w1, #0x76c
  428604:	bl	41f9b8 <ferror@plt+0x1ba28>
  428608:	ldr	x19, [sp, #16]
  42860c:	ldp	x29, x30, [sp], #96
  428610:	ret
  428614:	nop
  428618:	stp	x29, x30, [sp, #-16]!
  42861c:	mov	x1, #0x0                   	// #0
  428620:	mov	w0, #0x0                   	// #0
  428624:	mov	x29, sp
  428628:	bl	403f80 <setlocale@plt>
  42862c:	cbz	x0, 42869c <ferror@plt+0x2470c>
  428630:	mov	x1, x0
  428634:	ldrb	w0, [x0]
  428638:	cmp	w0, #0x6c
  42863c:	b.eq	42865c <ferror@plt+0x246cc>  // b.none
  428640:	cmp	w0, #0x74
  428644:	b.eq	428688 <ferror@plt+0x246f8>  // b.none
  428648:	cmp	w0, #0x61
  42864c:	mov	w0, #0x0                   	// #0
  428650:	b.eq	428674 <ferror@plt+0x246e4>  // b.none
  428654:	ldp	x29, x30, [sp], #16
  428658:	ret
  42865c:	ldrb	w0, [x1, #1]
  428660:	ldp	x29, x30, [sp], #16
  428664:	cmp	w0, #0x74
  428668:	cset	w0, eq  // eq = none
  42866c:	lsl	w0, w0, #1
  428670:	ret
  428674:	ldrb	w0, [x1, #1]
  428678:	ldp	x29, x30, [sp], #16
  42867c:	cmp	w0, #0x7a
  428680:	cset	w0, eq  // eq = none
  428684:	ret
  428688:	ldrb	w0, [x1, #1]
  42868c:	ldp	x29, x30, [sp], #16
  428690:	cmp	w0, #0x72
  428694:	cset	w0, eq  // eq = none
  428698:	ret
  42869c:	mov	w0, #0x0                   	// #0
  4286a0:	ldp	x29, x30, [sp], #16
  4286a4:	ret
  4286a8:	stp	x29, x30, [sp, #-80]!
  4286ac:	mov	x29, sp
  4286b0:	stp	x19, x20, [sp, #16]
  4286b4:	ldr	x19, [x0]
  4286b8:	stp	x25, x26, [sp, #64]
  4286bc:	mov	x26, x0
  4286c0:	ldrb	w0, [x19]
  4286c4:	cbz	w0, 428818 <ferror@plt+0x24888>
  4286c8:	stp	x23, x24, [sp, #48]
  4286cc:	adrp	x23, 443000 <ferror@plt+0x3f070>
  4286d0:	add	x23, x23, #0x6e0
  4286d4:	mov	w24, w2
  4286d8:	add	x25, x23, #0x5f8
  4286dc:	stp	x21, x22, [sp, #32]
  4286e0:	mov	w22, #0xfaff                	// #64255
  4286e4:	mov	x21, x1
  4286e8:	mov	w20, #0x0                   	// #0
  4286ec:	movk	w22, #0x2, lsl #16
  4286f0:	mov	x0, x19
  4286f4:	bl	42aa70 <ferror@plt+0x26ae0>
  4286f8:	cmp	w0, w22
  4286fc:	b.hi	42877c <ferror@plt+0x247ec>  // b.pmore
  428700:	lsr	w1, w0, #8
  428704:	mov	w2, #0x270f                	// #9999
  428708:	ldrsh	w1, [x23, x1, lsl #1]
  42870c:	cmp	w1, w2
  428710:	b.le	4287d0 <ferror@plt+0x24840>
  428714:	mov	w3, #0xffffd8f0            	// #-10000
  428718:	add	w2, w1, w3
  42871c:	mov	w1, #0x1c00                	// #7168
  428720:	lsr	w1, w1, w2
  428724:	and	w1, w1, #0x1
  428728:	cbz	w1, 42875c <ferror@plt+0x247cc>
  42872c:	eor	w3, w24, #0x1
  428730:	cmp	w0, #0x307
  428734:	and	w3, w3, #0x1
  428738:	csinc	w3, w3, wzr, eq  // eq = none
  42873c:	cbnz	w3, 4287b8 <ferror@plt+0x24828>
  428740:	adrp	x1, 45a000 <ferror@plt+0x56070>
  428744:	ldrb	w0, [x19]
  428748:	ldr	x1, [x1, #1184]
  42874c:	ldrb	w0, [x1, x0]
  428750:	add	x19, x19, x0
  428754:	ldrb	w0, [x19]
  428758:	cbnz	w0, 4286f0 <ferror@plt+0x24760>
  42875c:	ldp	x21, x22, [sp, #32]
  428760:	ldp	x23, x24, [sp, #48]
  428764:	str	x19, [x26]
  428768:	mov	w0, w20
  42876c:	ldp	x19, x20, [sp, #16]
  428770:	ldp	x25, x26, [sp, #64]
  428774:	ldp	x29, x30, [sp], #80
  428778:	ret
  42877c:	sub	w1, w0, #0xe0, lsl #12
  428780:	mov	w2, #0x2ffff               	// #196607
  428784:	cmp	w1, w2
  428788:	b.hi	42875c <ferror@plt+0x247cc>  // b.pmore
  42878c:	lsr	w1, w1, #8
  428790:	mov	w2, #0x270f                	// #9999
  428794:	ldrsh	w1, [x25, x1, lsl #1]
  428798:	cmp	w1, w2
  42879c:	b.le	4287f4 <ferror@plt+0x24864>
  4287a0:	mov	w2, #0xffffd8f0            	// #-10000
  4287a4:	add	w2, w1, w2
  4287a8:	mov	w1, #0x1c00                	// #7168
  4287ac:	lsr	w1, w1, w2
  4287b0:	and	w1, w1, #0x1
  4287b4:	cbz	w1, 42875c <ferror@plt+0x247cc>
  4287b8:	cmp	x21, #0x0
  4287bc:	add	x1, x21, w20, sxtw
  4287c0:	csel	x1, x1, xzr, ne  // ne = any
  4287c4:	bl	42ad68 <ferror@plt+0x26dd8>
  4287c8:	add	w20, w20, w0
  4287cc:	b	428740 <ferror@plt+0x247b0>
  4287d0:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4287d4:	add	x3, x3, #0x6e0
  4287d8:	sbfiz	x2, x1, #8, #32
  4287dc:	add	x3, x3, w0, uxtb
  4287e0:	mov	w1, #0x1c00                	// #7168
  4287e4:	ldrb	w2, [x3, x2]
  4287e8:	lsr	w1, w1, w2
  4287ec:	and	w1, w1, #0x1
  4287f0:	b	428728 <ferror@plt+0x24798>
  4287f4:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4287f8:	add	x3, x3, #0x6e0
  4287fc:	sbfiz	x2, x1, #8, #32
  428800:	add	x3, x3, w0, uxtb
  428804:	mov	w1, #0x1c00                	// #7168
  428808:	ldrb	w2, [x3, x2]
  42880c:	lsr	w1, w1, w2
  428810:	and	w1, w1, #0x1
  428814:	b	4287b4 <ferror@plt+0x24824>
  428818:	mov	w20, #0x0                   	// #0
  42881c:	b	428764 <ferror@plt+0x247d4>
  428820:	stp	x29, x30, [sp, #-48]!
  428824:	adrp	x4, 443000 <ferror@plt+0x3f070>
  428828:	add	x4, x4, #0x6e0
  42882c:	mov	x29, sp
  428830:	stp	x19, x20, [sp, #16]
  428834:	add	x4, x4, #0xbf8
  428838:	mov	x20, x0
  42883c:	str	x21, [sp, #32]
  428840:	cmp	w2, #0x8
  428844:	add	x19, x4, w1, sxtw
  428848:	mov	w21, w3
  42884c:	b.eq	428864 <ferror@plt+0x248d4>  // b.none
  428850:	adrp	x2, 45a000 <ferror@plt+0x56070>
  428854:	ldrb	w0, [x4, w1, sxtw]
  428858:	ldr	x1, [x2, #1184]
  42885c:	ldrb	w0, [x1, x0]
  428860:	add	x19, x19, x0
  428864:	mov	x0, x19
  428868:	bl	4034d0 <strlen@plt>
  42886c:	cmp	w21, #0x1
  428870:	b.ne	428884 <ferror@plt+0x248f4>  // b.any
  428874:	add	x2, x0, #0x1
  428878:	add	x19, x19, x2
  42887c:	mov	x0, x19
  428880:	bl	4034d0 <strlen@plt>
  428884:	mov	w21, w0
  428888:	cbz	x20, 42889c <ferror@plt+0x2490c>
  42888c:	sxtw	x2, w0
  428890:	mov	x1, x19
  428894:	mov	x0, x20
  428898:	bl	403460 <memcpy@plt>
  42889c:	mov	w0, w21
  4288a0:	ldp	x19, x20, [sp, #16]
  4288a4:	ldr	x21, [sp, #32]
  4288a8:	ldp	x29, x30, [sp], #48
  4288ac:	ret
  4288b0:	mov	w2, #0xfaff                	// #64255
  4288b4:	mov	w1, w0
  4288b8:	movk	w2, #0x2, lsl #16
  4288bc:	cmp	w0, w2
  4288c0:	b.hi	4288f8 <ferror@plt+0x24968>  // b.pmore
  4288c4:	lsr	w2, w1, #8
  4288c8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4288cc:	add	x0, x0, #0x6e0
  4288d0:	mov	w3, #0x270f                	// #9999
  4288d4:	ldrsh	w0, [x0, x2, lsl #1]
  4288d8:	cmp	w0, w3
  4288dc:	b.le	42892c <ferror@plt+0x2499c>
  4288e0:	mov	w1, #0xffffd8f0            	// #-10000
  4288e4:	add	w1, w0, w1
  4288e8:	mov	w0, #0xe3e0                	// #58336
  4288ec:	lsr	w0, w0, w1
  4288f0:	and	w0, w0, #0x1
  4288f4:	ret
  4288f8:	sub	w2, w0, #0xe0, lsl #12
  4288fc:	mov	w3, #0x2ffff               	// #196607
  428900:	mov	w0, #0x0                   	// #0
  428904:	cmp	w2, w3
  428908:	b.hi	4288f4 <ferror@plt+0x24964>  // b.pmore
  42890c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428910:	add	x0, x0, #0x6e0
  428914:	lsr	w2, w2, #8
  428918:	add	x0, x0, #0x5f8
  42891c:	mov	w3, #0x270f                	// #9999
  428920:	ldrsh	w0, [x0, x2, lsl #1]
  428924:	cmp	w0, w3
  428928:	b.gt	4288e0 <ferror@plt+0x24950>
  42892c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428930:	add	x3, x3, #0x6e0
  428934:	sbfiz	x2, x0, #8, #32
  428938:	add	x1, x3, w1, uxtb
  42893c:	mov	w0, #0xe3e0                	// #58336
  428940:	ldrb	w1, [x1, x2]
  428944:	lsr	w0, w0, w1
  428948:	and	w0, w0, #0x1
  42894c:	ret
  428950:	mov	w2, #0xfaff                	// #64255
  428954:	mov	w1, w0
  428958:	movk	w2, #0x2, lsl #16
  42895c:	cmp	w0, w2
  428960:	b.hi	428998 <ferror@plt+0x24a08>  // b.pmore
  428964:	lsr	w2, w1, #8
  428968:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42896c:	add	x0, x0, #0x6e0
  428970:	mov	w3, #0x270f                	// #9999
  428974:	ldrsh	w0, [x0, x2, lsl #1]
  428978:	cmp	w0, w3
  42897c:	b.le	4289cc <ferror@plt+0x24a3c>
  428980:	mov	w1, #0xffffd8f0            	// #-10000
  428984:	add	w1, w0, w1
  428988:	mov	w0, #0x3e0                 	// #992
  42898c:	lsr	w0, w0, w1
  428990:	and	w0, w0, #0x1
  428994:	ret
  428998:	sub	w2, w0, #0xe0, lsl #12
  42899c:	mov	w3, #0x2ffff               	// #196607
  4289a0:	mov	w0, #0x0                   	// #0
  4289a4:	cmp	w2, w3
  4289a8:	b.hi	428994 <ferror@plt+0x24a04>  // b.pmore
  4289ac:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4289b0:	add	x0, x0, #0x6e0
  4289b4:	lsr	w2, w2, #8
  4289b8:	add	x0, x0, #0x5f8
  4289bc:	mov	w3, #0x270f                	// #9999
  4289c0:	ldrsh	w0, [x0, x2, lsl #1]
  4289c4:	cmp	w0, w3
  4289c8:	b.gt	428980 <ferror@plt+0x249f0>
  4289cc:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4289d0:	add	x3, x3, #0x6e0
  4289d4:	sbfiz	x2, x0, #8, #32
  4289d8:	add	x1, x3, w1, uxtb
  4289dc:	mov	w0, #0x3e0                 	// #992
  4289e0:	ldrb	w1, [x1, x2]
  4289e4:	lsr	w0, w0, w1
  4289e8:	and	w0, w0, #0x1
  4289ec:	ret
  4289f0:	mov	w2, #0xfaff                	// #64255
  4289f4:	mov	w1, w0
  4289f8:	movk	w2, #0x2, lsl #16
  4289fc:	cmp	w0, w2
  428a00:	b.hi	428a30 <ferror@plt+0x24aa0>  // b.pmore
  428a04:	lsr	w2, w1, #8
  428a08:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428a0c:	add	x0, x0, #0x6e0
  428a10:	mov	w3, #0x270f                	// #9999
  428a14:	ldrsh	w0, [x0, x2, lsl #1]
  428a18:	cmp	w0, w3
  428a1c:	b.le	428a64 <ferror@plt+0x24ad4>
  428a20:	mov	w1, #0x2710                	// #10000
  428a24:	cmp	w0, w1
  428a28:	cset	w0, eq  // eq = none
  428a2c:	ret
  428a30:	sub	w2, w0, #0xe0, lsl #12
  428a34:	mov	w3, #0x2ffff               	// #196607
  428a38:	mov	w0, #0x0                   	// #0
  428a3c:	cmp	w2, w3
  428a40:	b.hi	428a2c <ferror@plt+0x24a9c>  // b.pmore
  428a44:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428a48:	add	x0, x0, #0x6e0
  428a4c:	lsr	w2, w2, #8
  428a50:	add	x0, x0, #0x5f8
  428a54:	mov	w3, #0x270f                	// #9999
  428a58:	ldrsh	w0, [x0, x2, lsl #1]
  428a5c:	cmp	w0, w3
  428a60:	b.gt	428a20 <ferror@plt+0x24a90>
  428a64:	adrp	x2, 453000 <ferror@plt+0x4f070>
  428a68:	add	x2, x2, #0x6e0
  428a6c:	add	x1, x2, w1, uxtb
  428a70:	sbfiz	x0, x0, #8, #32
  428a74:	ldrb	w0, [x1, x0]
  428a78:	cmp	w0, #0x0
  428a7c:	cset	w0, eq  // eq = none
  428a80:	ret
  428a84:	nop
  428a88:	mov	w2, #0xfaff                	// #64255
  428a8c:	mov	w1, w0
  428a90:	movk	w2, #0x2, lsl #16
  428a94:	cmp	w0, w2
  428a98:	b.hi	428ac8 <ferror@plt+0x24b38>  // b.pmore
  428a9c:	lsr	w2, w1, #8
  428aa0:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428aa4:	add	x0, x0, #0x6e0
  428aa8:	mov	w3, #0x270f                	// #9999
  428aac:	ldrsh	w0, [x0, x2, lsl #1]
  428ab0:	cmp	w0, w3
  428ab4:	b.le	428afc <ferror@plt+0x24b6c>
  428ab8:	mov	w1, #0x271d                	// #10013
  428abc:	cmp	w0, w1
  428ac0:	cset	w0, eq  // eq = none
  428ac4:	ret
  428ac8:	sub	w2, w0, #0xe0, lsl #12
  428acc:	mov	w3, #0x2ffff               	// #196607
  428ad0:	mov	w0, #0x0                   	// #0
  428ad4:	cmp	w2, w3
  428ad8:	b.hi	428ac4 <ferror@plt+0x24b34>  // b.pmore
  428adc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428ae0:	add	x0, x0, #0x6e0
  428ae4:	lsr	w2, w2, #8
  428ae8:	add	x0, x0, #0x5f8
  428aec:	mov	w3, #0x270f                	// #9999
  428af0:	ldrsh	w0, [x0, x2, lsl #1]
  428af4:	cmp	w0, w3
  428af8:	b.gt	428ab8 <ferror@plt+0x24b28>
  428afc:	adrp	x2, 453000 <ferror@plt+0x4f070>
  428b00:	add	x2, x2, #0x6e0
  428b04:	add	x1, x2, w1, uxtb
  428b08:	sbfiz	x0, x0, #8, #32
  428b0c:	ldrb	w0, [x1, x0]
  428b10:	cmp	w0, #0xd
  428b14:	cset	w0, eq  // eq = none
  428b18:	ret
  428b1c:	nop
  428b20:	mov	w2, #0xfaff                	// #64255
  428b24:	mov	w1, w0
  428b28:	movk	w2, #0x2, lsl #16
  428b2c:	cmp	w0, w2
  428b30:	b.hi	428b70 <ferror@plt+0x24be0>  // b.pmore
  428b34:	lsr	w2, w1, #8
  428b38:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428b3c:	add	x0, x0, #0x6e0
  428b40:	mov	w3, #0x270f                	// #9999
  428b44:	ldrsh	w0, [x0, x2, lsl #1]
  428b48:	cmp	w0, w3
  428b4c:	b.le	428ba4 <ferror@plt+0x24c14>
  428b50:	mov	w1, #0xffffd8f0            	// #-10000
  428b54:	add	w1, w0, w1
  428b58:	mov	w0, #0x17                  	// #23
  428b5c:	movk	w0, #0x2000, lsl #16
  428b60:	lsr	w0, w0, w1
  428b64:	mvn	w0, w0
  428b68:	and	w0, w0, #0x1
  428b6c:	ret
  428b70:	sub	w2, w0, #0xe0, lsl #12
  428b74:	mov	w3, #0x2ffff               	// #196607
  428b78:	mov	w0, #0x0                   	// #0
  428b7c:	cmp	w2, w3
  428b80:	b.hi	428b6c <ferror@plt+0x24bdc>  // b.pmore
  428b84:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428b88:	add	x0, x0, #0x6e0
  428b8c:	lsr	w2, w2, #8
  428b90:	add	x0, x0, #0x5f8
  428b94:	mov	w3, #0x270f                	// #9999
  428b98:	ldrsh	w0, [x0, x2, lsl #1]
  428b9c:	cmp	w0, w3
  428ba0:	b.gt	428b50 <ferror@plt+0x24bc0>
  428ba4:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428ba8:	add	x3, x3, #0x6e0
  428bac:	sbfiz	x2, x0, #8, #32
  428bb0:	add	x1, x3, w1, uxtb
  428bb4:	mov	w0, #0x17                  	// #23
  428bb8:	movk	w0, #0x2000, lsl #16
  428bbc:	ldrb	w1, [x1, x2]
  428bc0:	lsr	w0, w0, w1
  428bc4:	mvn	w0, w0
  428bc8:	and	w0, w0, #0x1
  428bcc:	ret
  428bd0:	mov	w2, #0xfaff                	// #64255
  428bd4:	mov	w1, w0
  428bd8:	movk	w2, #0x2, lsl #16
  428bdc:	cmp	w0, w2
  428be0:	b.hi	428c10 <ferror@plt+0x24c80>  // b.pmore
  428be4:	lsr	w2, w1, #8
  428be8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428bec:	add	x0, x0, #0x6e0
  428bf0:	mov	w3, #0x270f                	// #9999
  428bf4:	ldrsh	w0, [x0, x2, lsl #1]
  428bf8:	cmp	w0, w3
  428bfc:	b.le	428c44 <ferror@plt+0x24cb4>
  428c00:	mov	w1, #0x2715                	// #10005
  428c04:	cmp	w0, w1
  428c08:	cset	w0, eq  // eq = none
  428c0c:	ret
  428c10:	sub	w2, w0, #0xe0, lsl #12
  428c14:	mov	w3, #0x2ffff               	// #196607
  428c18:	mov	w0, #0x0                   	// #0
  428c1c:	cmp	w2, w3
  428c20:	b.hi	428c0c <ferror@plt+0x24c7c>  // b.pmore
  428c24:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428c28:	add	x0, x0, #0x6e0
  428c2c:	lsr	w2, w2, #8
  428c30:	add	x0, x0, #0x5f8
  428c34:	mov	w3, #0x270f                	// #9999
  428c38:	ldrsh	w0, [x0, x2, lsl #1]
  428c3c:	cmp	w0, w3
  428c40:	b.gt	428c00 <ferror@plt+0x24c70>
  428c44:	adrp	x2, 453000 <ferror@plt+0x4f070>
  428c48:	add	x2, x2, #0x6e0
  428c4c:	add	x1, x2, w1, uxtb
  428c50:	sbfiz	x0, x0, #8, #32
  428c54:	ldrb	w0, [x1, x0]
  428c58:	cmp	w0, #0x5
  428c5c:	cset	w0, eq  // eq = none
  428c60:	ret
  428c64:	nop
  428c68:	mov	w2, #0xfaff                	// #64255
  428c6c:	mov	w1, w0
  428c70:	movk	w2, #0x2, lsl #16
  428c74:	cmp	w0, w2
  428c78:	b.hi	428cb4 <ferror@plt+0x24d24>  // b.pmore
  428c7c:	lsr	w2, w1, #8
  428c80:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428c84:	add	x0, x0, #0x6e0
  428c88:	mov	w3, #0x270f                	// #9999
  428c8c:	ldrsh	w0, [x0, x2, lsl #1]
  428c90:	cmp	w0, w3
  428c94:	b.le	428ce8 <ferror@plt+0x24d58>
  428c98:	mov	w1, #0xffffd8f0            	// #-10000
  428c9c:	add	w1, w0, w1
  428ca0:	mov	w0, #0x17                  	// #23
  428ca4:	lsr	w0, w0, w1
  428ca8:	mvn	w0, w0
  428cac:	and	w0, w0, #0x1
  428cb0:	ret
  428cb4:	sub	w2, w0, #0xe0, lsl #12
  428cb8:	mov	w3, #0x2ffff               	// #196607
  428cbc:	mov	w0, #0x0                   	// #0
  428cc0:	cmp	w2, w3
  428cc4:	b.hi	428cb0 <ferror@plt+0x24d20>  // b.pmore
  428cc8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428ccc:	add	x0, x0, #0x6e0
  428cd0:	lsr	w2, w2, #8
  428cd4:	add	x0, x0, #0x5f8
  428cd8:	mov	w3, #0x270f                	// #9999
  428cdc:	ldrsh	w0, [x0, x2, lsl #1]
  428ce0:	cmp	w0, w3
  428ce4:	b.gt	428c98 <ferror@plt+0x24d08>
  428ce8:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428cec:	add	x3, x3, #0x6e0
  428cf0:	sbfiz	x2, x0, #8, #32
  428cf4:	add	x1, x3, w1, uxtb
  428cf8:	mov	w0, #0x17                  	// #23
  428cfc:	ldrb	w1, [x1, x2]
  428d00:	lsr	w0, w0, w1
  428d04:	mvn	w0, w0
  428d08:	and	w0, w0, #0x1
  428d0c:	ret
  428d10:	mov	w2, #0xfaff                	// #64255
  428d14:	mov	w1, w0
  428d18:	movk	w2, #0x2, lsl #16
  428d1c:	cmp	w0, w2
  428d20:	b.hi	428d58 <ferror@plt+0x24dc8>  // b.pmore
  428d24:	lsr	w2, w1, #8
  428d28:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428d2c:	add	x0, x0, #0x6e0
  428d30:	mov	w3, #0x270f                	// #9999
  428d34:	ldrsh	w0, [x0, x2, lsl #1]
  428d38:	cmp	w0, w3
  428d3c:	b.le	428d8c <ferror@plt+0x24dfc>
  428d40:	mov	w1, #0xffffd8f0            	// #-10000
  428d44:	add	w1, w0, w1
  428d48:	mov	w0, #0x7ff0000             	// #134152192
  428d4c:	lsr	w0, w0, w1
  428d50:	and	w0, w0, #0x1
  428d54:	ret
  428d58:	sub	w2, w0, #0xe0, lsl #12
  428d5c:	mov	w3, #0x2ffff               	// #196607
  428d60:	mov	w0, #0x0                   	// #0
  428d64:	cmp	w2, w3
  428d68:	b.hi	428d54 <ferror@plt+0x24dc4>  // b.pmore
  428d6c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428d70:	add	x0, x0, #0x6e0
  428d74:	lsr	w2, w2, #8
  428d78:	add	x0, x0, #0x5f8
  428d7c:	mov	w3, #0x270f                	// #9999
  428d80:	ldrsh	w0, [x0, x2, lsl #1]
  428d84:	cmp	w0, w3
  428d88:	b.gt	428d40 <ferror@plt+0x24db0>
  428d8c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428d90:	add	x3, x3, #0x6e0
  428d94:	sbfiz	x2, x0, #8, #32
  428d98:	add	x1, x3, w1, uxtb
  428d9c:	mov	w0, #0x7ff0000             	// #134152192
  428da0:	ldrb	w1, [x1, x2]
  428da4:	lsr	w0, w0, w1
  428da8:	and	w0, w0, #0x1
  428dac:	ret
  428db0:	mov	w1, w0
  428db4:	cmp	w0, #0xa
  428db8:	b.hi	428dfc <ferror@plt+0x24e6c>  // b.pmore
  428dbc:	cmp	w0, #0x8
  428dc0:	mov	w0, #0x1                   	// #1
  428dc4:	b.hi	428df8 <ferror@plt+0x24e68>  // b.pmore
  428dc8:	lsr	w2, w1, #8
  428dcc:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428dd0:	add	x0, x0, #0x6e0
  428dd4:	mov	w3, #0x270f                	// #9999
  428dd8:	ldrsh	w0, [x0, x2, lsl #1]
  428ddc:	cmp	w0, w3
  428de0:	b.le	428e50 <ferror@plt+0x24ec0>
  428de4:	mov	w1, #0xffffd8f0            	// #-10000
  428de8:	add	w1, w0, w1
  428dec:	mov	w0, #0x38000000            	// #939524096
  428df0:	lsr	w0, w0, w1
  428df4:	and	w0, w0, #0x1
  428df8:	ret
  428dfc:	sub	w2, w0, #0xc
  428e00:	mov	w0, #0x1                   	// #1
  428e04:	cmp	w2, w0
  428e08:	b.ls	428df8 <ferror@plt+0x24e68>  // b.plast
  428e0c:	mov	w0, #0xfaff                	// #64255
  428e10:	movk	w0, #0x2, lsl #16
  428e14:	cmp	w1, w0
  428e18:	b.ls	428dc8 <ferror@plt+0x24e38>  // b.plast
  428e1c:	sub	w2, w1, #0xe0, lsl #12
  428e20:	mov	w3, #0x2ffff               	// #196607
  428e24:	mov	w0, #0x0                   	// #0
  428e28:	cmp	w2, w3
  428e2c:	b.hi	428df8 <ferror@plt+0x24e68>  // b.pmore
  428e30:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428e34:	add	x0, x0, #0x6e0
  428e38:	lsr	w2, w2, #8
  428e3c:	add	x0, x0, #0x5f8
  428e40:	mov	w3, #0x270f                	// #9999
  428e44:	ldrsh	w0, [x0, x2, lsl #1]
  428e48:	cmp	w0, w3
  428e4c:	b.gt	428de4 <ferror@plt+0x24e54>
  428e50:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428e54:	add	x3, x3, #0x6e0
  428e58:	sbfiz	x2, x0, #8, #32
  428e5c:	add	x1, x3, w1, uxtb
  428e60:	mov	w0, #0x38000000            	// #939524096
  428e64:	ldrb	w1, [x1, x2]
  428e68:	lsr	w0, w0, w1
  428e6c:	and	w0, w0, #0x1
  428e70:	ret
  428e74:	nop
  428e78:	mov	w2, #0xfaff                	// #64255
  428e7c:	mov	w1, w0
  428e80:	movk	w2, #0x2, lsl #16
  428e84:	cmp	w0, w2
  428e88:	b.hi	428ec0 <ferror@plt+0x24f30>  // b.pmore
  428e8c:	lsr	w2, w1, #8
  428e90:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428e94:	add	x0, x0, #0x6e0
  428e98:	mov	w3, #0x270f                	// #9999
  428e9c:	ldrsh	w0, [x0, x2, lsl #1]
  428ea0:	cmp	w0, w3
  428ea4:	b.le	428ef4 <ferror@plt+0x24f64>
  428ea8:	mov	w1, #0xffffd8f0            	// #-10000
  428eac:	add	w1, w0, w1
  428eb0:	mov	w0, #0x1                   	// #1
  428eb4:	lsl	w0, w0, w1
  428eb8:	and	w0, w0, #0x1c00
  428ebc:	ret
  428ec0:	sub	w2, w0, #0xe0, lsl #12
  428ec4:	mov	w3, #0x2ffff               	// #196607
  428ec8:	mov	w0, #0x0                   	// #0
  428ecc:	cmp	w2, w3
  428ed0:	b.hi	428ebc <ferror@plt+0x24f2c>  // b.pmore
  428ed4:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428ed8:	add	x0, x0, #0x6e0
  428edc:	lsr	w2, w2, #8
  428ee0:	add	x0, x0, #0x5f8
  428ee4:	mov	w3, #0x270f                	// #9999
  428ee8:	ldrsh	w0, [x0, x2, lsl #1]
  428eec:	cmp	w0, w3
  428ef0:	b.gt	428ea8 <ferror@plt+0x24f18>
  428ef4:	adrp	x3, 453000 <ferror@plt+0x4f070>
  428ef8:	add	x3, x3, #0x6e0
  428efc:	sbfiz	x2, x0, #8, #32
  428f00:	add	x1, x3, w1, uxtb
  428f04:	mov	w0, #0x1                   	// #1
  428f08:	ldrb	w1, [x1, x2]
  428f0c:	lsl	w0, w0, w1
  428f10:	and	w0, w0, #0x1c00
  428f14:	ret
  428f18:	mov	w2, #0xfaff                	// #64255
  428f1c:	mov	w1, w0
  428f20:	movk	w2, #0x2, lsl #16
  428f24:	cmp	w0, w2
  428f28:	b.hi	428f58 <ferror@plt+0x24fc8>  // b.pmore
  428f2c:	lsr	w2, w1, #8
  428f30:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428f34:	add	x0, x0, #0x6e0
  428f38:	mov	w3, #0x270f                	// #9999
  428f3c:	ldrsh	w0, [x0, x2, lsl #1]
  428f40:	cmp	w0, w3
  428f44:	b.le	428f8c <ferror@plt+0x24ffc>
  428f48:	mov	w1, #0x2719                	// #10009
  428f4c:	cmp	w0, w1
  428f50:	cset	w0, eq  // eq = none
  428f54:	ret
  428f58:	sub	w2, w0, #0xe0, lsl #12
  428f5c:	mov	w3, #0x2ffff               	// #196607
  428f60:	mov	w0, #0x0                   	// #0
  428f64:	cmp	w2, w3
  428f68:	b.hi	428f54 <ferror@plt+0x24fc4>  // b.pmore
  428f6c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  428f70:	add	x0, x0, #0x6e0
  428f74:	lsr	w2, w2, #8
  428f78:	add	x0, x0, #0x5f8
  428f7c:	mov	w3, #0x270f                	// #9999
  428f80:	ldrsh	w0, [x0, x2, lsl #1]
  428f84:	cmp	w0, w3
  428f88:	b.gt	428f48 <ferror@plt+0x24fb8>
  428f8c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  428f90:	add	x2, x2, #0x6e0
  428f94:	add	x1, x2, w1, uxtb
  428f98:	sbfiz	x0, x0, #8, #32
  428f9c:	ldrb	w0, [x1, x0]
  428fa0:	cmp	w0, #0x9
  428fa4:	cset	w0, eq  // eq = none
  428fa8:	ret
  428fac:	nop
  428fb0:	adrp	x3, 444000 <ferror@plt+0x40070>
  428fb4:	add	x3, x3, #0x7e0
  428fb8:	sub	x1, x3, #0x70
  428fbc:	mov	w2, #0x1c5                 	// #453
  428fc0:	add	x3, x3, #0x104
  428fc4:	b	428fd4 <ferror@plt+0x25044>
  428fc8:	cmp	x1, x3
  428fcc:	b.eq	428fe8 <ferror@plt+0x25058>  // b.none
  428fd0:	ldr	w2, [x1]
  428fd4:	add	x1, x1, #0xc
  428fd8:	cmp	w0, w2
  428fdc:	b.ne	428fc8 <ferror@plt+0x25038>  // b.any
  428fe0:	mov	w0, #0x1                   	// #1
  428fe4:	ret
  428fe8:	mov	w0, #0x0                   	// #0
  428fec:	ret
  428ff0:	mov	w1, w0
  428ff4:	and	w0, w0, #0xffffffdf
  428ff8:	sub	w0, w0, #0x41
  428ffc:	cmp	w0, #0x5
  429000:	b.ls	429040 <ferror@plt+0x250b0>  // b.plast
  429004:	mov	w0, #0xfaff                	// #64255
  429008:	movk	w0, #0x2, lsl #16
  42900c:	cmp	w1, w0
  429010:	b.hi	429048 <ferror@plt+0x250b8>  // b.pmore
  429014:	lsr	w2, w1, #8
  429018:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42901c:	add	x0, x0, #0x6e0
  429020:	mov	w3, #0x270f                	// #9999
  429024:	ldrsh	w0, [x0, x2, lsl #1]
  429028:	cmp	w0, w3
  42902c:	b.le	42907c <ferror@plt+0x250ec>
  429030:	mov	w1, #0x271d                	// #10013
  429034:	cmp	w0, w1
  429038:	cset	w0, eq  // eq = none
  42903c:	ret
  429040:	mov	w0, #0x1                   	// #1
  429044:	ret
  429048:	sub	w2, w1, #0xe0, lsl #12
  42904c:	mov	w3, #0x2ffff               	// #196607
  429050:	mov	w0, #0x0                   	// #0
  429054:	cmp	w2, w3
  429058:	b.hi	42903c <ferror@plt+0x250ac>  // b.pmore
  42905c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  429060:	add	x0, x0, #0x6e0
  429064:	lsr	w2, w2, #8
  429068:	add	x0, x0, #0x5f8
  42906c:	mov	w3, #0x270f                	// #9999
  429070:	ldrsh	w0, [x0, x2, lsl #1]
  429074:	cmp	w0, w3
  429078:	b.gt	429030 <ferror@plt+0x250a0>
  42907c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  429080:	add	x2, x2, #0x6e0
  429084:	add	x1, x2, w1, uxtb
  429088:	sbfiz	x0, x0, #8, #32
  42908c:	ldrb	w0, [x1, x0]
  429090:	cmp	w0, #0xd
  429094:	cset	w0, eq  // eq = none
  429098:	ret
  42909c:	nop
  4290a0:	mov	w2, #0xfaff                	// #64255
  4290a4:	mov	w1, w0
  4290a8:	movk	w2, #0x2, lsl #16
  4290ac:	cmp	w0, w2
  4290b0:	b.hi	4290ec <ferror@plt+0x2515c>  // b.pmore
  4290b4:	lsr	w2, w1, #8
  4290b8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  4290bc:	add	x0, x0, #0x6e0
  4290c0:	mov	w3, #0x270f                	// #9999
  4290c4:	ldrsh	w0, [x0, x2, lsl #1]
  4290c8:	cmp	w0, w3
  4290cc:	b.le	429120 <ferror@plt+0x25190>
  4290d0:	mov	w1, #0xffffd8f0            	// #-10000
  4290d4:	add	w1, w0, w1
  4290d8:	mov	w0, #0x14                  	// #20
  4290dc:	lsr	w0, w0, w1
  4290e0:	mvn	w0, w0
  4290e4:	and	w0, w0, #0x1
  4290e8:	ret
  4290ec:	sub	w2, w0, #0xe0, lsl #12
  4290f0:	mov	w3, #0x2ffff               	// #196607
  4290f4:	mov	w0, #0x0                   	// #0
  4290f8:	cmp	w2, w3
  4290fc:	b.hi	4290e8 <ferror@plt+0x25158>  // b.pmore
  429100:	adrp	x0, 443000 <ferror@plt+0x3f070>
  429104:	add	x0, x0, #0x6e0
  429108:	lsr	w2, w2, #8
  42910c:	add	x0, x0, #0x5f8
  429110:	mov	w3, #0x270f                	// #9999
  429114:	ldrsh	w0, [x0, x2, lsl #1]
  429118:	cmp	w0, w3
  42911c:	b.gt	4290d0 <ferror@plt+0x25140>
  429120:	adrp	x3, 453000 <ferror@plt+0x4f070>
  429124:	add	x3, x3, #0x6e0
  429128:	sbfiz	x2, x0, #8, #32
  42912c:	add	x1, x3, w1, uxtb
  429130:	mov	w0, #0x14                  	// #20
  429134:	ldrb	w1, [x1, x2]
  429138:	lsr	w0, w0, w1
  42913c:	mvn	w0, w0
  429140:	and	w0, w0, #0x1
  429144:	ret
  429148:	mov	w1, w0
  42914c:	mov	w0, #0x0                   	// #0
  429150:	cmp	w1, #0xad
  429154:	b.eq	4291b8 <ferror@plt+0x25228>  // b.none
  429158:	mov	w0, #0xfaff                	// #64255
  42915c:	movk	w0, #0x2, lsl #16
  429160:	cmp	w1, w0
  429164:	b.hi	4291bc <ferror@plt+0x2522c>  // b.pmore
  429168:	lsr	w2, w1, #8
  42916c:	adrp	x0, 443000 <ferror@plt+0x3f070>
  429170:	add	x0, x0, #0x6e0
  429174:	mov	w3, #0x270f                	// #9999
  429178:	ldrsh	w2, [x0, x2, lsl #1]
  42917c:	cmp	w2, w3
  429180:	b.le	4291ec <ferror@plt+0x2525c>
  429184:	mov	w3, #0xffffd8f0            	// #-10000
  429188:	add	w0, w2, w3
  42918c:	mov	w2, #0x1802                	// #6146
  429190:	lsr	w2, w2, w0
  429194:	and	w2, w2, #0x1
  429198:	mov	w0, #0x1                   	// #1
  42919c:	cbnz	w2, 4291b8 <ferror@plt+0x25228>
  4291a0:	mov	w0, #0xffffeea0            	// #-4448
  4291a4:	add	w2, w1, w0
  4291a8:	cmp	w2, #0x9f
  4291ac:	mov	w0, #0x200b                	// #8203
  4291b0:	ccmp	w1, w0, #0x4, hi  // hi = pmore
  4291b4:	cset	w0, eq  // eq = none
  4291b8:	ret
  4291bc:	sub	w0, w1, #0xe0, lsl #12
  4291c0:	mov	w2, #0x2ffff               	// #196607
  4291c4:	cmp	w0, w2
  4291c8:	b.hi	4291a0 <ferror@plt+0x25210>  // b.pmore
  4291cc:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4291d0:	add	x2, x2, #0x6e0
  4291d4:	lsr	w0, w0, #8
  4291d8:	add	x2, x2, #0x5f8
  4291dc:	mov	w3, #0x270f                	// #9999
  4291e0:	ldrsh	w2, [x2, x0, lsl #1]
  4291e4:	cmp	w2, w3
  4291e8:	b.gt	429184 <ferror@plt+0x251f4>
  4291ec:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4291f0:	add	x3, x3, #0x6e0
  4291f4:	sbfiz	x0, x2, #8, #32
  4291f8:	add	x3, x3, w1, uxtb
  4291fc:	mov	w2, #0x1802                	// #6146
  429200:	ldrb	w0, [x3, x0]
  429204:	lsr	w2, w2, w0
  429208:	and	w2, w2, #0x1
  42920c:	b	429198 <ferror@plt+0x25208>
  429210:	adrp	x5, 444000 <ferror@plt+0x40070>
  429214:	add	x5, x5, #0x7e0
  429218:	add	x5, x5, #0x108
  42921c:	mov	x4, #0x23                  	// #35
  429220:	mov	x3, #0x0                   	// #0
  429224:	add	x1, x4, x3
  429228:	cmp	x4, x3
  42922c:	b.ls	42926c <ferror@plt+0x252dc>  // b.plast
  429230:	lsr	x1, x1, #1
  429234:	lsl	x2, x1, #3
  429238:	add	x6, x5, x2
  42923c:	ldr	w2, [x5, x2]
  429240:	cmp	w0, w2
  429244:	b.cc	429274 <ferror@plt+0x252e4>  // b.lo, b.ul, b.last
  429248:	ldr	w2, [x6, #4]
  42924c:	cmp	w0, w2
  429250:	b.hi	42925c <ferror@plt+0x252cc>  // b.pmore
  429254:	mov	w0, #0x1                   	// #1
  429258:	ret
  42925c:	add	x3, x1, #0x1
  429260:	add	x1, x4, x3
  429264:	cmp	x4, x3
  429268:	b.hi	429230 <ferror@plt+0x252a0>  // b.pmore
  42926c:	mov	w0, #0x0                   	// #0
  429270:	ret
  429274:	mov	x4, x1
  429278:	b	429224 <ferror@plt+0x25294>
  42927c:	nop
  429280:	adrp	x2, 444000 <ferror@plt+0x40070>
  429284:	add	x2, x2, #0x7e0
  429288:	add	x2, x2, #0x108
  42928c:	mov	x4, #0x23                  	// #35
  429290:	mov	x5, #0x0                   	// #0
  429294:	add	x1, x4, x5
  429298:	cmp	x4, x5
  42929c:	b.ls	4292dc <ferror@plt+0x2534c>  // b.plast
  4292a0:	lsr	x1, x1, #1
  4292a4:	lsl	x3, x1, #3
  4292a8:	add	x6, x2, x3
  4292ac:	ldr	w3, [x2, x3]
  4292b0:	cmp	w0, w3
  4292b4:	b.cc	4292cc <ferror@plt+0x2533c>  // b.lo, b.ul, b.last
  4292b8:	ldr	w3, [x6, #4]
  4292bc:	cmp	w0, w3
  4292c0:	b.hi	429338 <ferror@plt+0x253a8>  // b.pmore
  4292c4:	mov	w0, #0x1                   	// #1
  4292c8:	ret
  4292cc:	mov	x4, x1
  4292d0:	add	x1, x4, x5
  4292d4:	cmp	x4, x5
  4292d8:	b.hi	4292a0 <ferror@plt+0x25310>  // b.pmore
  4292dc:	adrp	x5, 444000 <ferror@plt+0x40070>
  4292e0:	add	x5, x5, #0x7e0
  4292e4:	add	x5, x5, #0x220
  4292e8:	mov	x4, #0xad                  	// #173
  4292ec:	mov	x3, #0x0                   	// #0
  4292f0:	add	x1, x4, x3
  4292f4:	cmp	x4, x3
  4292f8:	b.ls	429330 <ferror@plt+0x253a0>  // b.plast
  4292fc:	lsr	x1, x1, #1
  429300:	lsl	x2, x1, #3
  429304:	add	x6, x5, x2
  429308:	ldr	w2, [x5, x2]
  42930c:	cmp	w0, w2
  429310:	b.cc	429340 <ferror@plt+0x253b0>  // b.lo, b.ul, b.last
  429314:	ldr	w2, [x6, #4]
  429318:	cmp	w0, w2
  42931c:	b.ls	4292c4 <ferror@plt+0x25334>  // b.plast
  429320:	add	x3, x1, #0x1
  429324:	add	x1, x4, x3
  429328:	cmp	x4, x3
  42932c:	b.hi	4292fc <ferror@plt+0x2536c>  // b.pmore
  429330:	mov	w0, #0x0                   	// #0
  429334:	ret
  429338:	add	x5, x1, #0x1
  42933c:	b	429294 <ferror@plt+0x25304>
  429340:	mov	x4, x1
  429344:	b	4292f0 <ferror@plt+0x25360>
  429348:	stp	x29, x30, [sp, #-32]!
  42934c:	mov	w1, #0xfaff                	// #64255
  429350:	movk	w1, #0x2, lsl #16
  429354:	mov	x29, sp
  429358:	str	x19, [sp, #16]
  42935c:	cmp	w0, w1
  429360:	mov	w19, w0
  429364:	b.hi	429404 <ferror@plt+0x25474>  // b.pmore
  429368:	lsr	w3, w0, #8
  42936c:	adrp	x1, 443000 <ferror@plt+0x3f070>
  429370:	add	x1, x1, #0x6e0
  429374:	mov	w2, #0x270f                	// #9999
  429378:	ldrsh	w0, [x1, x3, lsl #1]
  42937c:	cmp	w0, w2
  429380:	b.gt	4294ac <ferror@plt+0x2551c>
  429384:	adrp	x2, 453000 <ferror@plt+0x4f070>
  429388:	add	x2, x2, #0x6e0
  42938c:	sbfiz	x0, x0, #8, #32
  429390:	add	x2, x2, w19, uxtb
  429394:	ldrb	w0, [x2, x0]
  429398:	cmp	w0, #0x5
  42939c:	b.eq	4294c4 <ferror@plt+0x25534>  // b.none
  4293a0:	cmp	w0, #0x8
  4293a4:	b.ne	4293f4 <ferror@plt+0x25464>  // b.any
  4293a8:	adrp	x1, 444000 <ferror@plt+0x40070>
  4293ac:	add	x3, x1, #0x7e0
  4293b0:	sub	x0, x3, #0x70
  4293b4:	mov	w2, #0x1c5                 	// #453
  4293b8:	mov	w1, #0x0                   	// #0
  4293bc:	b	4293d4 <ferror@plt+0x25444>
  4293c0:	add	w1, w1, #0x1
  4293c4:	add	x0, x0, #0xc
  4293c8:	cmp	w1, #0x1f
  4293cc:	b.eq	4293f4 <ferror@plt+0x25464>  // b.none
  4293d0:	ldr	w2, [x0]
  4293d4:	cmp	w19, w2
  4293d8:	b.ne	4293c0 <ferror@plt+0x25430>  // b.any
  4293dc:	ubfiz	x0, x1, #1, #32
  4293e0:	add	x1, x0, w1, uxtw
  4293e4:	add	x1, x3, x1, lsl #2
  4293e8:	ldur	w0, [x1, #-108]
  4293ec:	cmp	w0, #0x0
  4293f0:	csel	w19, w19, w0, eq  // eq = none
  4293f4:	mov	w0, w19
  4293f8:	ldr	x19, [sp, #16]
  4293fc:	ldp	x29, x30, [sp], #32
  429400:	ret
  429404:	sub	w0, w0, #0xe0, lsl #12
  429408:	mov	w1, #0x2ffff               	// #196607
  42940c:	cmp	w0, w1
  429410:	b.hi	4293f4 <ferror@plt+0x25464>  // b.pmore
  429414:	adrp	x1, 443000 <ferror@plt+0x3f070>
  429418:	add	x1, x1, #0x6e0
  42941c:	lsr	w0, w0, #8
  429420:	add	x3, x1, #0x5f8
  429424:	mov	w2, #0x270f                	// #9999
  429428:	ldrsh	w0, [x3, x0, lsl #1]
  42942c:	cmp	w0, w2
  429430:	b.gt	4294b8 <ferror@plt+0x25528>
  429434:	adrp	x2, 453000 <ferror@plt+0x4f070>
  429438:	add	x2, x2, #0x6e0
  42943c:	sbfiz	x0, x0, #8, #32
  429440:	add	x2, x2, w19, uxtb
  429444:	ldrb	w0, [x2, x0]
  429448:	cmp	w0, #0x5
  42944c:	b.ne	4293a0 <ferror@plt+0x25410>  // b.any
  429450:	lsr	w2, w19, #8
  429454:	adrp	x0, 444000 <ferror@plt+0x40070>
  429458:	add	x0, x0, #0x7e0
  42945c:	sub	w2, w2, #0xe00
  429460:	add	x0, x0, #0xd80
  429464:	mov	w3, #0x2710                	// #10000
  429468:	ldrsh	w0, [x0, x2, lsl #1]
  42946c:	cmp	w0, w3
  429470:	b.eq	4293f4 <ferror@plt+0x25464>  // b.none
  429474:	sbfiz	x0, x0, #8, #32
  429478:	adrp	x2, 449000 <ferror@plt+0x45070>
  42947c:	add	x0, x0, w19, uxtb
  429480:	add	x2, x2, #0x2e0
  429484:	mov	w3, #0xffffff              	// #16777215
  429488:	ldr	w0, [x2, x0, lsl #2]
  42948c:	cmp	w0, w3
  429490:	b.ls	4293ec <ferror@plt+0x2545c>  // b.plast
  429494:	add	x1, x1, #0xbf8
  429498:	mov	x2, #0xffffffffff000000    	// #-16777216
  42949c:	add	x0, x2, w0, uxtw
  4294a0:	add	x0, x1, x0
  4294a4:	bl	42aa70 <ferror@plt+0x26ae0>
  4294a8:	b	4293ec <ferror@plt+0x2545c>
  4294ac:	mov	w4, #0xffffd8f0            	// #-10000
  4294b0:	add	w0, w0, w4
  4294b4:	b	429398 <ferror@plt+0x25408>
  4294b8:	mov	w2, #0xffffd8f0            	// #-10000
  4294bc:	add	w0, w0, w2
  4294c0:	b	429448 <ferror@plt+0x254b8>
  4294c4:	adrp	x0, 444000 <ferror@plt+0x40070>
  4294c8:	add	x0, x0, #0x7e0
  4294cc:	add	x0, x0, #0x788
  4294d0:	mov	w2, #0x2710                	// #10000
  4294d4:	ldrsh	w0, [x0, x3, lsl #1]
  4294d8:	cmp	w0, w2
  4294dc:	b.eq	4293f4 <ferror@plt+0x25464>  // b.none
  4294e0:	b	429474 <ferror@plt+0x254e4>
  4294e4:	nop
  4294e8:	stp	x29, x30, [sp, #-192]!
  4294ec:	mov	x29, sp
  4294f0:	stp	x19, x20, [sp, #16]
  4294f4:	mov	x20, x2
  4294f8:	mov	x19, #0x0                   	// #0
  4294fc:	stp	x21, x22, [sp, #32]
  429500:	mov	x21, x1
  429504:	mov	w22, w3
  429508:	stp	x23, x24, [sp, #48]
  42950c:	mov	w24, #0xfaff                	// #64255
  429510:	mov	x23, x0
  429514:	stp	x25, x26, [sp, #64]
  429518:	adrp	x26, 444000 <ferror@plt+0x40070>
  42951c:	add	x26, x26, #0x7e0
  429520:	mov	w25, #0x0                   	// #0
  429524:	movk	w24, #0x2, lsl #16
  429528:	stp	x27, x28, [sp, #80]
  42952c:	mov	x27, x0
  429530:	add	x0, x26, #0xd80
  429534:	stp	x0, x23, [sp, #104]
  429538:	tbnz	x21, #63, 429548 <ferror@plt+0x255b8>
  42953c:	add	x0, x23, x21
  429540:	cmp	x27, x0
  429544:	b.cs	429834 <ferror@plt+0x258a4>  // b.hs, b.nlast
  429548:	ldrb	w28, [x27]
  42954c:	cbz	w28, 429834 <ferror@plt+0x258a4>
  429550:	mov	x0, x27
  429554:	bl	42aa70 <ferror@plt+0x26ae0>
  429558:	cmp	w0, w24
  42955c:	b.hi	4295d0 <ferror@plt+0x25640>  // b.pmore
  429560:	lsr	w3, w0, #8
  429564:	adrp	x2, 443000 <ferror@plt+0x3f070>
  429568:	add	x2, x2, #0x6e0
  42956c:	mov	w4, #0x270f                	// #9999
  429570:	ldrsh	w2, [x2, x3, lsl #1]
  429574:	cmp	w2, w4
  429578:	b.le	4296c8 <ferror@plt+0x25738>
  42957c:	mov	w3, #0xffffd8f0            	// #-10000
  429580:	add	w2, w2, w3
  429584:	adrp	x3, 45a000 <ferror@plt+0x56070>
  429588:	and	x28, x28, #0xff
  42958c:	cmp	w22, #0x2
  429590:	ldr	x3, [x3, #1184]
  429594:	ldrb	w4, [x3, x28]
  429598:	add	x4, x27, x4
  42959c:	str	x4, [sp, #112]
  4295a0:	b.eq	4296fc <ferror@plt+0x2576c>  // b.none
  4295a4:	cmp	w0, #0x69
  4295a8:	ccmp	w22, #0x1, #0x0, eq  // eq = none
  4295ac:	b.ne	4297bc <ferror@plt+0x2582c>  // b.any
  4295b0:	cmp	x20, #0x0
  4295b4:	add	x1, x20, x19
  4295b8:	csel	x1, x1, xzr, ne  // ne = any
  4295bc:	mov	w0, #0x130                 	// #304
  4295c0:	bl	42ad68 <ferror@plt+0x26dd8>
  4295c4:	add	x19, x19, w0, sxtw
  4295c8:	ldr	x27, [sp, #112]
  4295cc:	b	429538 <ferror@plt+0x255a8>
  4295d0:	sub	w3, w0, #0xe0, lsl #12
  4295d4:	mov	w4, #0x2ffff               	// #196607
  4295d8:	mov	w2, #0x2                   	// #2
  4295dc:	cmp	w3, w4
  4295e0:	b.hi	42960c <ferror@plt+0x2567c>  // b.pmore
  4295e4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4295e8:	add	x2, x2, #0x6e0
  4295ec:	lsr	w3, w3, #8
  4295f0:	add	x2, x2, #0x5f8
  4295f4:	mov	w4, #0x270f                	// #9999
  4295f8:	ldrsh	w2, [x2, x3, lsl #1]
  4295fc:	cmp	w2, w4
  429600:	b.le	42981c <ferror@plt+0x2588c>
  429604:	mov	w1, #0xffffd8f0            	// #-10000
  429608:	add	w2, w2, w1
  42960c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  429610:	and	x28, x28, #0xff
  429614:	cmp	w22, #0x2
  429618:	ldr	x3, [x3, #1184]
  42961c:	ldrb	w4, [x3, x28]
  429620:	add	x4, x27, x4
  429624:	str	x4, [sp, #112]
  429628:	b.eq	42973c <ferror@plt+0x257ac>  // b.none
  42962c:	mov	w4, #0x120                 	// #288
  429630:	lsr	w4, w4, w2
  429634:	tbz	w4, #0, 4297f4 <ferror@plt+0x25864>
  429638:	lsr	w1, w0, #8
  42963c:	cmp	w1, #0x2fa
  429640:	b.ls	429690 <ferror@plt+0x25700>  // b.plast
  429644:	ldr	x4, [sp, #104]
  429648:	sub	w1, w1, #0xe00
  42964c:	mov	w3, #0x2710                	// #10000
  429650:	ldrsh	w1, [x4, x1, lsl #1]
  429654:	cmp	w1, w3
  429658:	b.eq	4296a4 <ferror@plt+0x25714>  // b.none
  42965c:	sbfiz	x1, x1, #8, #32
  429660:	adrp	x3, 449000 <ferror@plt+0x45070>
  429664:	add	x1, x1, w0, uxtb
  429668:	add	x3, x3, #0x2e0
  42966c:	mov	w4, #0xffffff              	// #16777215
  429670:	ldr	w1, [x3, x1, lsl #2]
  429674:	cmp	w1, w4
  429678:	b.hi	42986c <ferror@plt+0x258dc>  // b.pmore
  42967c:	cmp	w2, #0x8
  429680:	b.eq	42989c <ferror@plt+0x2590c>  // b.none
  429684:	cmp	w1, #0x0
  429688:	csel	w0, w0, w1, eq  // eq = none
  42968c:	b	4296ac <ferror@plt+0x2571c>
  429690:	add	x3, x26, #0x788
  429694:	mov	w4, #0x2710                	// #10000
  429698:	ldrsh	w1, [x3, x1, lsl #1]
  42969c:	cmp	w1, w4
  4296a0:	b.ne	42965c <ferror@plt+0x256cc>  // b.any
  4296a4:	cmp	w2, #0x8
  4296a8:	b.eq	429898 <ferror@plt+0x25908>  // b.none
  4296ac:	cmp	x20, #0x0
  4296b0:	add	x1, x20, x19
  4296b4:	csel	x1, x1, xzr, ne  // ne = any
  4296b8:	bl	42ad68 <ferror@plt+0x26dd8>
  4296bc:	add	x19, x19, w0, sxtw
  4296c0:	ldr	x27, [sp, #112]
  4296c4:	b	429538 <ferror@plt+0x255a8>
  4296c8:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4296cc:	add	x3, x3, #0x6e0
  4296d0:	add	x3, x3, w0, uxtb
  4296d4:	sbfiz	x2, x2, #8, #32
  4296d8:	and	x28, x28, #0xff
  4296dc:	cmp	w22, #0x2
  4296e0:	ldrb	w2, [x3, x2]
  4296e4:	adrp	x3, 45a000 <ferror@plt+0x56070>
  4296e8:	ldr	x3, [x3, #1184]
  4296ec:	ldrb	w4, [x3, x28]
  4296f0:	add	x4, x27, x4
  4296f4:	str	x4, [sp, #112]
  4296f8:	b.ne	4295a4 <ferror@plt+0x25614>  // b.any
  4296fc:	cmp	w0, #0x69
  429700:	b.ne	4297b8 <ferror@plt+0x25828>  // b.any
  429704:	mov	w4, #0x120                 	// #288
  429708:	mov	w25, #0x1                   	// #1
  42970c:	lsr	w4, w4, w2
  429710:	tbz	w4, #0, 4297f4 <ferror@plt+0x25864>
  429714:	mov	w1, #0x0                   	// #0
  429718:	adrp	x3, 449000 <ferror@plt+0x45070>
  42971c:	sbfiz	x1, x1, #8, #32
  429720:	add	x3, x3, #0x2e0
  429724:	add	x1, x1, w0, uxtb
  429728:	mov	w4, #0xffffff              	// #16777215
  42972c:	ldr	w1, [x3, x1, lsl #2]
  429730:	cmp	w1, w4
  429734:	b.ls	42967c <ferror@plt+0x256ec>  // b.plast
  429738:	b	42986c <ferror@plt+0x258dc>
  42973c:	cbz	w25, 42962c <ferror@plt+0x2569c>
  429740:	add	x2, sp, #0x78
  429744:	mov	x3, #0x12                  	// #18
  429748:	mov	w1, #0x0                   	// #0
  42974c:	bl	42d158 <ferror@plt+0x291c8>
  429750:	cbz	x0, 429790 <ferror@plt+0x25800>
  429754:	add	x1, sp, #0x78
  429758:	add	x28, x1, x0, lsl #2
  42975c:	mov	x25, x1
  429760:	ldr	w0, [x25]
  429764:	add	x25, x25, #0x4
  429768:	cmp	w0, #0x307
  42976c:	b.eq	429788 <ferror@plt+0x257f8>  // b.none
  429770:	bl	429348 <ferror@plt+0x253b8>
  429774:	cmp	x20, #0x0
  429778:	add	x1, x20, x19
  42977c:	csel	x1, x1, xzr, ne  // ne = any
  429780:	bl	42ad68 <ferror@plt+0x26dd8>
  429784:	add	x19, x19, w0, sxtw
  429788:	cmp	x28, x25
  42978c:	b.ne	429760 <ferror@plt+0x257d0>  // b.any
  429790:	cmp	x20, #0x0
  429794:	add	x1, x20, x19
  429798:	mov	w2, #0x1                   	// #1
  42979c:	csel	x1, x1, xzr, ne  // ne = any
  4297a0:	add	x0, sp, #0x70
  4297a4:	mov	w25, w2
  4297a8:	bl	4286a8 <ferror@plt+0x24718>
  4297ac:	add	x19, x19, w0, sxtw
  4297b0:	ldr	x27, [sp, #112]
  4297b4:	b	429538 <ferror@plt+0x255a8>
  4297b8:	cbnz	w25, 429740 <ferror@plt+0x257b0>
  4297bc:	cmp	w0, #0x345
  4297c0:	b.ne	42962c <ferror@plt+0x2569c>  // b.any
  4297c4:	mov	w2, #0x0                   	// #0
  4297c8:	cbz	x20, 429854 <ferror@plt+0x258c4>
  4297cc:	add	x1, x20, x19
  4297d0:	add	x0, sp, #0x70
  4297d4:	bl	4286a8 <ferror@plt+0x24718>
  4297d8:	add	x19, x19, w0, sxtw
  4297dc:	add	x1, x20, x19
  4297e0:	mov	w0, #0x399                 	// #921
  4297e4:	bl	42ad68 <ferror@plt+0x26dd8>
  4297e8:	add	x19, x19, w0, sxtw
  4297ec:	ldr	x27, [sp, #112]
  4297f0:	b	429538 <ferror@plt+0x255a8>
  4297f4:	ldrb	w0, [x27]
  4297f8:	ldrb	w28, [x3, x0]
  4297fc:	cbz	x20, 429810 <ferror@plt+0x25880>
  429800:	mov	x1, x27
  429804:	mov	x2, x28
  429808:	add	x0, x20, x19
  42980c:	bl	403460 <memcpy@plt>
  429810:	add	x19, x19, x28
  429814:	ldr	x27, [sp, #112]
  429818:	b	429538 <ferror@plt+0x255a8>
  42981c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  429820:	add	x3, x3, #0x6e0
  429824:	sbfiz	x2, x2, #8, #32
  429828:	add	x3, x3, w0, uxtb
  42982c:	ldrb	w2, [x3, x2]
  429830:	b	42960c <ferror@plt+0x2567c>
  429834:	mov	x0, x19
  429838:	ldp	x19, x20, [sp, #16]
  42983c:	ldp	x21, x22, [sp, #32]
  429840:	ldp	x23, x24, [sp, #48]
  429844:	ldp	x25, x26, [sp, #64]
  429848:	ldp	x27, x28, [sp, #80]
  42984c:	ldp	x29, x30, [sp], #192
  429850:	ret
  429854:	mov	x1, #0x0                   	// #0
  429858:	add	x0, sp, #0x70
  42985c:	bl	4286a8 <ferror@plt+0x24718>
  429860:	add	x19, x19, w0, sxtw
  429864:	mov	x1, #0x0                   	// #0
  429868:	b	4297e0 <ferror@plt+0x25850>
  42986c:	cmp	x20, #0x0
  429870:	add	x0, x20, x19
  429874:	csel	x0, x0, xzr, ne  // ne = any
  429878:	cmp	w2, #0x5
  42987c:	mov	w4, #0xff000000            	// #-16777216
  429880:	cset	w3, ne  // ne = any
  429884:	add	w1, w1, w4
  429888:	bl	428820 <ferror@plt+0x24890>
  42988c:	add	x19, x19, w0, sxtw
  429890:	ldr	x27, [sp, #112]
  429894:	b	429538 <ferror@plt+0x255a8>
  429898:	mov	w1, #0x0                   	// #0
  42989c:	sub	x3, x26, #0x70
  4298a0:	mov	w4, #0x1c5                 	// #453
  4298a4:	mov	w2, #0x0                   	// #0
  4298a8:	b	4298c0 <ferror@plt+0x25930>
  4298ac:	add	w2, w2, #0x1
  4298b0:	add	x3, x3, #0xc
  4298b4:	cmp	w2, #0x1f
  4298b8:	b.eq	429684 <ferror@plt+0x256f4>  // b.none
  4298bc:	ldr	w4, [x3]
  4298c0:	cmp	w4, w0
  4298c4:	b.ne	4298ac <ferror@plt+0x2591c>  // b.any
  4298c8:	ubfiz	x1, x2, #1, #32
  4298cc:	add	x1, x1, w2, uxtw
  4298d0:	add	x1, x26, x1, lsl #2
  4298d4:	ldur	w1, [x1, #-108]
  4298d8:	b	429684 <ferror@plt+0x256f4>
  4298dc:	nop
  4298e0:	mov	w1, #0xfaff                	// #64255
  4298e4:	movk	w1, #0x2, lsl #16
  4298e8:	cmp	w0, w1
  4298ec:	b.hi	429978 <ferror@plt+0x259e8>  // b.pmore
  4298f0:	lsr	w4, w0, #8
  4298f4:	adrp	x2, 443000 <ferror@plt+0x3f070>
  4298f8:	add	x2, x2, #0x6e0
  4298fc:	mov	w3, #0x270f                	// #9999
  429900:	ldrsh	w1, [x2, x4, lsl #1]
  429904:	cmp	w1, w3
  429908:	b.gt	429a1c <ferror@plt+0x25a8c>
  42990c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  429910:	add	x3, x3, #0x6e0
  429914:	sbfiz	x1, x1, #8, #32
  429918:	add	x3, x3, w0, uxtb
  42991c:	ldrb	w1, [x3, x1]
  429920:	cmp	w1, #0x9
  429924:	b.eq	429a2c <ferror@plt+0x25a9c>  // b.none
  429928:	cmp	w1, #0x8
  42992c:	b.ne	429974 <ferror@plt+0x259e4>  // b.any
  429930:	adrp	x1, 444000 <ferror@plt+0x40070>
  429934:	add	x4, x1, #0x7e0
  429938:	sub	x2, x4, #0x70
  42993c:	mov	w3, #0x1c5                 	// #453
  429940:	mov	w1, #0x0                   	// #0
  429944:	b	42995c <ferror@plt+0x259cc>
  429948:	add	w1, w1, #0x1
  42994c:	add	x2, x2, #0xc
  429950:	cmp	w1, #0x1f
  429954:	b.eq	429974 <ferror@plt+0x259e4>  // b.none
  429958:	ldr	w3, [x2]
  42995c:	cmp	w0, w3
  429960:	b.ne	429948 <ferror@plt+0x259b8>  // b.any
  429964:	ubfiz	x0, x1, #1, #32
  429968:	add	x1, x0, w1, uxtw
  42996c:	add	x1, x4, x1, lsl #2
  429970:	ldur	w0, [x1, #-104]
  429974:	ret
  429978:	sub	w1, w0, #0xe0, lsl #12
  42997c:	mov	w2, #0x2ffff               	// #196607
  429980:	cmp	w1, w2
  429984:	b.hi	429974 <ferror@plt+0x259e4>  // b.pmore
  429988:	adrp	x2, 443000 <ferror@plt+0x3f070>
  42998c:	add	x2, x2, #0x6e0
  429990:	lsr	w1, w1, #8
  429994:	add	x4, x2, #0x5f8
  429998:	mov	w3, #0x270f                	// #9999
  42999c:	ldrsh	w1, [x4, x1, lsl #1]
  4299a0:	cmp	w1, w3
  4299a4:	b.gt	429a4c <ferror@plt+0x25abc>
  4299a8:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4299ac:	add	x3, x3, #0x6e0
  4299b0:	sbfiz	x1, x1, #8, #32
  4299b4:	add	x3, x3, w0, uxtb
  4299b8:	ldrb	w1, [x3, x1]
  4299bc:	cmp	w1, #0x9
  4299c0:	b.ne	429928 <ferror@plt+0x25998>  // b.any
  4299c4:	lsr	w3, w0, #8
  4299c8:	adrp	x1, 444000 <ferror@plt+0x40070>
  4299cc:	add	x1, x1, #0x7e0
  4299d0:	sub	w3, w3, #0xe00
  4299d4:	add	x1, x1, #0xd80
  4299d8:	mov	w4, #0x2710                	// #10000
  4299dc:	ldrsh	w1, [x1, x3, lsl #1]
  4299e0:	cmp	w1, w4
  4299e4:	b.eq	429974 <ferror@plt+0x259e4>  // b.none
  4299e8:	sbfiz	x1, x1, #8, #32
  4299ec:	adrp	x3, 449000 <ferror@plt+0x45070>
  4299f0:	add	x1, x1, w0, uxtb
  4299f4:	add	x3, x3, #0x2e0
  4299f8:	mov	w4, #0xffffff              	// #16777215
  4299fc:	ldr	w1, [x3, x1, lsl #2]
  429a00:	cmp	w1, w4
  429a04:	b.ls	429a58 <ferror@plt+0x25ac8>  // b.plast
  429a08:	mov	x3, #0xffffffffff000000    	// #-16777216
  429a0c:	add	x0, x2, #0xbf8
  429a10:	add	x1, x3, w1, uxtw
  429a14:	add	x0, x0, x1
  429a18:	b	42aa70 <ferror@plt+0x26ae0>
  429a1c:	mov	w5, #0xffffd8f0            	// #-10000
  429a20:	add	w1, w1, w5
  429a24:	cmp	w1, #0x9
  429a28:	b.ne	429928 <ferror@plt+0x25998>  // b.any
  429a2c:	adrp	x1, 444000 <ferror@plt+0x40070>
  429a30:	add	x1, x1, #0x7e0
  429a34:	add	x1, x1, #0x788
  429a38:	mov	w3, #0x2710                	// #10000
  429a3c:	ldrsh	w1, [x1, x4, lsl #1]
  429a40:	cmp	w1, w3
  429a44:	b.ne	4299e8 <ferror@plt+0x25a58>  // b.any
  429a48:	ret
  429a4c:	mov	w3, #0xffffd8f0            	// #-10000
  429a50:	add	w1, w1, w3
  429a54:	b	4299bc <ferror@plt+0x25a2c>
  429a58:	cmp	w1, #0x0
  429a5c:	csel	w0, w0, w1, eq  // eq = none
  429a60:	ret
  429a64:	nop
  429a68:	stp	x29, x30, [sp, #-144]!
  429a6c:	mov	x29, sp
  429a70:	stp	x21, x22, [sp, #32]
  429a74:	mov	x22, x2
  429a78:	mov	x21, #0x0                   	// #0
  429a7c:	stp	x23, x24, [sp, #48]
  429a80:	mov	w24, #0xfaff                	// #64255
  429a84:	mov	x23, x1
  429a88:	stp	x27, x28, [sp, #80]
  429a8c:	mov	x28, x0
  429a90:	adrp	x27, 444000 <ferror@plt+0x40070>
  429a94:	add	x0, x27, #0x7e0
  429a98:	add	x1, x28, x1
  429a9c:	movk	w24, #0x2, lsl #16
  429aa0:	stp	x19, x20, [sp, #16]
  429aa4:	stp	x25, x26, [sp, #64]
  429aa8:	str	x1, [sp, #104]
  429aac:	str	w3, [sp, #124]
  429ab0:	str	x0, [sp, #128]
  429ab4:	add	x0, x0, #0xd80
  429ab8:	str	x0, [sp, #136]
  429abc:	nop
  429ac0:	tbnz	x23, #63, 429ad0 <ferror@plt+0x25b40>
  429ac4:	ldr	x0, [sp, #104]
  429ac8:	cmp	x28, x0
  429acc:	b.cs	429cc4 <ferror@plt+0x25d34>  // b.hs, b.nlast
  429ad0:	ldrb	w20, [x28]
  429ad4:	cbz	w20, 429cc4 <ferror@plt+0x25d34>
  429ad8:	mov	x0, x28
  429adc:	bl	42aa70 <ferror@plt+0x26ae0>
  429ae0:	mov	w19, w0
  429ae4:	cmp	w0, w24
  429ae8:	b.hi	429b64 <ferror@plt+0x25bd4>  // b.pmore
  429aec:	lsr	w1, w0, #8
  429af0:	adrp	x6, 443000 <ferror@plt+0x3f070>
  429af4:	add	x6, x6, #0x6e0
  429af8:	mov	w0, #0x270f                	// #9999
  429afc:	ldrsh	w3, [x6, x1, lsl #1]
  429b00:	cmp	w3, w0
  429b04:	b.le	429c58 <ferror@plt+0x25cc8>
  429b08:	mov	w2, #0xffffd8f0            	// #-10000
  429b0c:	add	w25, w3, w2
  429b10:	adrp	x1, 45a000 <ferror@plt+0x56070>
  429b14:	and	x0, x20, #0xff
  429b18:	cmp	w19, #0x49
  429b1c:	ldr	x20, [x1, #1184]
  429b20:	ldr	w1, [sp, #124]
  429b24:	ldrb	w26, [x20, x0]
  429b28:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  429b2c:	add	x27, x28, x26
  429b30:	b.ne	429d5c <ferror@plt+0x25dcc>  // b.any
  429b34:	mov	x0, x27
  429b38:	bl	42aa70 <ferror@plt+0x26ae0>
  429b3c:	cmp	x22, #0x0
  429b40:	add	x1, x22, x21
  429b44:	csel	x1, x1, xzr, ne  // ne = any
  429b48:	cmp	w0, #0x307
  429b4c:	b.eq	429c70 <ferror@plt+0x25ce0>  // b.none
  429b50:	mov	w0, #0x131                 	// #305
  429b54:	mov	x28, x27
  429b58:	bl	42ad68 <ferror@plt+0x26dd8>
  429b5c:	add	x21, x21, w0, sxtw
  429b60:	b	429ac0 <ferror@plt+0x25b30>
  429b64:	sub	w0, w0, #0xe0, lsl #12
  429b68:	mov	w1, #0x2ffff               	// #196607
  429b6c:	mov	w25, #0x2                   	// #2
  429b70:	cmp	w0, w1
  429b74:	b.hi	429ba0 <ferror@plt+0x25c10>  // b.pmore
  429b78:	adrp	x1, 443000 <ferror@plt+0x3f070>
  429b7c:	add	x1, x1, #0x6e0
  429b80:	lsr	w0, w0, #8
  429b84:	add	x1, x1, #0x5f8
  429b88:	mov	w2, #0x270f                	// #9999
  429b8c:	ldrsh	w3, [x1, x0, lsl #1]
  429b90:	cmp	w3, w2
  429b94:	b.le	429cac <ferror@plt+0x25d1c>
  429b98:	mov	w1, #0xffffd8f0            	// #-10000
  429b9c:	add	w25, w3, w1
  429ba0:	adrp	x0, 45a000 <ferror@plt+0x56070>
  429ba4:	and	x20, x20, #0xff
  429ba8:	ldr	x0, [x0, #1184]
  429bac:	ldrb	w26, [x0, x20]
  429bb0:	add	x27, x28, x26
  429bb4:	mov	w0, #0x300                 	// #768
  429bb8:	lsr	w0, w0, w25
  429bbc:	tbz	w0, #0, 429c8c <ferror@plt+0x25cfc>
  429bc0:	lsr	w0, w19, #8
  429bc4:	cmp	w0, #0x2fa
  429bc8:	b.hi	429c0c <ferror@plt+0x25c7c>  // b.pmore
  429bcc:	ldr	x1, [sp, #128]
  429bd0:	mov	w2, #0x2710                	// #10000
  429bd4:	add	x1, x1, #0x788
  429bd8:	ldrsh	w0, [x1, x0, lsl #1]
  429bdc:	cmp	w0, w2
  429be0:	b.ne	429c24 <ferror@plt+0x25c94>  // b.any
  429be4:	cmp	w25, #0x8
  429be8:	b.eq	429d10 <ferror@plt+0x25d80>  // b.none
  429bec:	cmp	x22, #0x0
  429bf0:	add	x1, x22, x21
  429bf4:	mov	w0, w19
  429bf8:	csel	x1, x1, xzr, ne  // ne = any
  429bfc:	mov	x28, x27
  429c00:	bl	42ad68 <ferror@plt+0x26dd8>
  429c04:	add	x21, x21, w0, sxtw
  429c08:	b	429ac0 <ferror@plt+0x25b30>
  429c0c:	ldr	x2, [sp, #136]
  429c10:	sub	w0, w0, #0xe00
  429c14:	mov	w1, #0x2710                	// #10000
  429c18:	ldrsh	w0, [x2, x0, lsl #1]
  429c1c:	cmp	w0, w1
  429c20:	b.eq	429be4 <ferror@plt+0x25c54>  // b.none
  429c24:	sbfiz	x0, x0, #8, #32
  429c28:	adrp	x1, 449000 <ferror@plt+0x45070>
  429c2c:	add	x0, x0, w19, uxtb
  429c30:	add	x1, x1, #0x2e0
  429c34:	mov	w2, #0xffffff              	// #16777215
  429c38:	ldr	w1, [x1, x0, lsl #2]
  429c3c:	cmp	w1, w2
  429c40:	b.hi	429ce4 <ferror@plt+0x25d54>  // b.pmore
  429c44:	cmp	w25, #0x8
  429c48:	b.eq	429d14 <ferror@plt+0x25d84>  // b.none
  429c4c:	cmp	w1, #0x0
  429c50:	csel	w19, w19, w1, eq  // eq = none
  429c54:	b	429bec <ferror@plt+0x25c5c>
  429c58:	adrp	x0, 453000 <ferror@plt+0x4f070>
  429c5c:	add	x0, x0, #0x6e0
  429c60:	sbfiz	x3, x3, #8, #32
  429c64:	add	x0, x0, w19, uxtb
  429c68:	ldrb	w25, [x0, x3]
  429c6c:	b	429b10 <ferror@plt+0x25b80>
  429c70:	mov	w0, #0x69                  	// #105
  429c74:	bl	42ad68 <ferror@plt+0x26dd8>
  429c78:	ldrb	w1, [x27]
  429c7c:	add	x21, x21, w0, sxtw
  429c80:	ldrb	w5, [x20, x1]
  429c84:	add	x28, x27, x5
  429c88:	b	429ac0 <ferror@plt+0x25b30>
  429c8c:	cbz	x22, 429ca0 <ferror@plt+0x25d10>
  429c90:	mov	x1, x28
  429c94:	mov	x2, x26
  429c98:	add	x0, x22, x21
  429c9c:	bl	403460 <memcpy@plt>
  429ca0:	add	x21, x21, x26
  429ca4:	mov	x28, x27
  429ca8:	b	429ac0 <ferror@plt+0x25b30>
  429cac:	adrp	x0, 453000 <ferror@plt+0x4f070>
  429cb0:	add	x0, x0, #0x6e0
  429cb4:	sbfiz	x3, x3, #8, #32
  429cb8:	add	x0, x0, w19, uxtb
  429cbc:	ldrb	w25, [x0, x3]
  429cc0:	b	429ba0 <ferror@plt+0x25c10>
  429cc4:	mov	x0, x21
  429cc8:	ldp	x19, x20, [sp, #16]
  429ccc:	ldp	x21, x22, [sp, #32]
  429cd0:	ldp	x23, x24, [sp, #48]
  429cd4:	ldp	x25, x26, [sp, #64]
  429cd8:	ldp	x27, x28, [sp, #80]
  429cdc:	ldp	x29, x30, [sp], #144
  429ce0:	ret
  429ce4:	cmp	x22, #0x0
  429ce8:	mov	w5, #0xff000000            	// #-16777216
  429cec:	add	x0, x22, x21
  429cf0:	mov	w2, w25
  429cf4:	csel	x0, x0, xzr, ne  // ne = any
  429cf8:	add	w1, w1, w5
  429cfc:	mov	w3, #0x0                   	// #0
  429d00:	mov	x28, x27
  429d04:	bl	428820 <ferror@plt+0x24890>
  429d08:	add	x21, x21, w0, sxtw
  429d0c:	b	429ac0 <ferror@plt+0x25b30>
  429d10:	mov	w1, #0x0                   	// #0
  429d14:	ldr	x0, [sp, #128]
  429d18:	mov	w3, #0x1c5                 	// #453
  429d1c:	sub	x2, x0, #0x70
  429d20:	mov	w0, #0x0                   	// #0
  429d24:	b	429d3c <ferror@plt+0x25dac>
  429d28:	add	w0, w0, #0x1
  429d2c:	add	x2, x2, #0xc
  429d30:	cmp	w0, #0x1f
  429d34:	b.eq	429c4c <ferror@plt+0x25cbc>  // b.none
  429d38:	ldr	w3, [x2]
  429d3c:	cmp	w19, w3
  429d40:	b.ne	429d28 <ferror@plt+0x25d98>  // b.any
  429d44:	ubfiz	x1, x0, #1, #32
  429d48:	add	x0, x1, w0, uxtw
  429d4c:	ldr	x1, [sp, #128]
  429d50:	add	x0, x1, x0, lsl #2
  429d54:	ldur	w1, [x0, #-104]
  429d58:	b	429c4c <ferror@plt+0x25cbc>
  429d5c:	ldr	w0, [sp, #124]
  429d60:	cmp	w0, #0x2
  429d64:	b.eq	429dd8 <ferror@plt+0x25e48>  // b.none
  429d68:	cmp	w19, #0x3a3
  429d6c:	b.ne	429bb4 <ferror@plt+0x25c24>  // b.any
  429d70:	tbnz	x23, #63, 429d84 <ferror@plt+0x25df4>
  429d74:	ldr	x0, [sp, #104]
  429d78:	mov	w19, #0x3c2                 	// #962
  429d7c:	cmp	x27, x0
  429d80:	b.cs	429bec <ferror@plt+0x25c5c>  // b.hs, b.nlast
  429d84:	ldrb	w0, [x27]
  429d88:	mov	w19, #0x3c2                 	// #962
  429d8c:	cbz	w0, 429bec <ferror@plt+0x25c5c>
  429d90:	mov	x0, x27
  429d94:	bl	42aa70 <ferror@plt+0x26ae0>
  429d98:	adrp	x1, 443000 <ferror@plt+0x3f070>
  429d9c:	cmp	w0, w24
  429da0:	add	x6, x1, #0x6e0
  429da4:	b.hi	429f14 <ferror@plt+0x25f84>  // b.pmore
  429da8:	lsr	w1, w0, #8
  429dac:	mov	w2, #0x270f                	// #9999
  429db0:	ldrsh	w1, [x6, x1, lsl #1]
  429db4:	cmp	w1, w2
  429db8:	b.le	429f3c <ferror@plt+0x25fac>
  429dbc:	mov	w0, #0xffffd8f0            	// #-10000
  429dc0:	add	w1, w1, w0
  429dc4:	mov	w19, #0x3e0                 	// #992
  429dc8:	lsr	w19, w19, w1
  429dcc:	and	w19, w19, #0x1
  429dd0:	add	w19, w19, #0x3c2
  429dd4:	b	429bec <ferror@plt+0x25c5c>
  429dd8:	cmp	w19, #0x128
  429ddc:	sub	w0, w19, #0xcc
  429de0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  429de4:	b.hi	429e44 <ferror@plt+0x25eb4>  // b.pmore
  429de8:	cbz	x22, 429ed0 <ferror@plt+0x25f40>
  429dec:	add	x1, x22, x21
  429df0:	mov	w0, #0x69                  	// #105
  429df4:	bl	42ad68 <ferror@plt+0x26dd8>
  429df8:	mov	w1, w0
  429dfc:	mov	w0, #0x307                 	// #775
  429e00:	add	x21, x21, w1, sxtw
  429e04:	add	x1, x22, x21
  429e08:	bl	42ad68 <ferror@plt+0x26dd8>
  429e0c:	cmp	w19, #0xcd
  429e10:	add	x21, x21, w0, sxtw
  429e14:	b.eq	429f7c <ferror@plt+0x25fec>  // b.none
  429e18:	cmp	w19, #0x128
  429e1c:	b.eq	429f64 <ferror@plt+0x25fd4>  // b.none
  429e20:	add	x1, x22, x21
  429e24:	cmp	w19, #0xcc
  429e28:	mov	x28, x27
  429e2c:	b.ne	429ac0 <ferror@plt+0x25b30>  // b.any
  429e30:	mov	w0, #0x300                 	// #768
  429e34:	mov	x28, x27
  429e38:	bl	42ad68 <ferror@plt+0x26dd8>
  429e3c:	add	x21, x21, w0, sxtw
  429e40:	b	429ac0 <ferror@plt+0x25b30>
  429e44:	cmp	w19, #0x12e
  429e48:	sub	w0, w19, #0x49
  429e4c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  429e50:	b.hi	429d68 <ferror@plt+0x25dd8>  // b.pmore
  429e54:	ldrb	w1, [x27]
  429e58:	cbz	w1, 429d68 <ferror@plt+0x25dd8>
  429e5c:	mov	x7, x27
  429e60:	b	429e7c <ferror@plt+0x25eec>
  429e64:	cbz	w0, 429d68 <ferror@plt+0x25dd8>
  429e68:	ldr	x7, [sp, #112]
  429e6c:	ldrb	w0, [x20, x1]
  429e70:	add	x7, x7, x0
  429e74:	ldrb	w1, [x7]
  429e78:	cbz	w1, 429d68 <ferror@plt+0x25dd8>
  429e7c:	mov	x0, x7
  429e80:	str	x7, [sp, #112]
  429e84:	str	w1, [sp, #120]
  429e88:	bl	42aa70 <ferror@plt+0x26ae0>
  429e8c:	bl	42c5f0 <ferror@plt+0x28660>
  429e90:	cmp	w0, #0xe6
  429e94:	ldr	w1, [sp, #120]
  429e98:	and	x1, x1, #0xff
  429e9c:	b.ne	429e64 <ferror@plt+0x25ed4>  // b.any
  429ea0:	mov	w0, w19
  429ea4:	bl	4298e0 <ferror@plt+0x25950>
  429ea8:	cbz	x22, 429f9c <ferror@plt+0x2600c>
  429eac:	add	x1, x22, x21
  429eb0:	bl	42ad68 <ferror@plt+0x26dd8>
  429eb4:	add	x21, x21, w0, sxtw
  429eb8:	add	x1, x22, x21
  429ebc:	mov	w0, #0x307                 	// #775
  429ec0:	mov	x28, x27
  429ec4:	bl	42ad68 <ferror@plt+0x26dd8>
  429ec8:	add	x21, x21, w0, sxtw
  429ecc:	b	429ac0 <ferror@plt+0x25b30>
  429ed0:	mov	x1, #0x0                   	// #0
  429ed4:	mov	w0, #0x69                  	// #105
  429ed8:	bl	42ad68 <ferror@plt+0x26dd8>
  429edc:	sxtw	x20, w0
  429ee0:	mov	x1, #0x0                   	// #0
  429ee4:	mov	w0, #0x307                 	// #775
  429ee8:	bl	42ad68 <ferror@plt+0x26dd8>
  429eec:	add	x20, x20, w0, sxtw
  429ef0:	cmp	w19, #0xcd
  429ef4:	add	x21, x21, x20
  429ef8:	b.eq	429fb0 <ferror@plt+0x26020>  // b.none
  429efc:	cmp	w19, #0x128
  429f00:	b.eq	429f94 <ferror@plt+0x26004>  // b.none
  429f04:	cmp	w19, #0xcc
  429f08:	b.ne	429ca4 <ferror@plt+0x25d14>  // b.any
  429f0c:	mov	x1, #0x0                   	// #0
  429f10:	b	429e30 <ferror@plt+0x25ea0>
  429f14:	sub	w1, w0, #0xe0, lsl #12
  429f18:	mov	w2, #0x2ffff               	// #196607
  429f1c:	cmp	w1, w2
  429f20:	b.hi	429bec <ferror@plt+0x25c5c>  // b.pmore
  429f24:	add	x6, x6, #0x5f8
  429f28:	lsr	w1, w1, #8
  429f2c:	mov	w2, #0x270f                	// #9999
  429f30:	ldrsh	w1, [x6, x1, lsl #1]
  429f34:	cmp	w1, w2
  429f38:	b.gt	429dbc <ferror@plt+0x25e2c>
  429f3c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  429f40:	add	x2, x2, #0x6e0
  429f44:	sbfiz	x1, x1, #8, #32
  429f48:	add	x0, x2, w0, uxtb
  429f4c:	mov	w19, #0x3e0                 	// #992
  429f50:	ldrb	w0, [x0, x1]
  429f54:	lsr	w19, w19, w0
  429f58:	and	w19, w19, #0x1
  429f5c:	add	w19, w19, #0x3c2
  429f60:	b	429bec <ferror@plt+0x25c5c>
  429f64:	add	x1, x22, x21
  429f68:	mov	w0, #0x303                 	// #771
  429f6c:	mov	x28, x27
  429f70:	bl	42ad68 <ferror@plt+0x26dd8>
  429f74:	add	x21, x21, w0, sxtw
  429f78:	b	429ac0 <ferror@plt+0x25b30>
  429f7c:	add	x1, x22, x21
  429f80:	mov	w0, #0x301                 	// #769
  429f84:	mov	x28, x27
  429f88:	bl	42ad68 <ferror@plt+0x26dd8>
  429f8c:	add	x21, x21, w0, sxtw
  429f90:	b	429ac0 <ferror@plt+0x25b30>
  429f94:	mov	x1, #0x0                   	// #0
  429f98:	b	429f68 <ferror@plt+0x25fd8>
  429f9c:	mov	x1, #0x0                   	// #0
  429fa0:	bl	42ad68 <ferror@plt+0x26dd8>
  429fa4:	mov	x1, #0x0                   	// #0
  429fa8:	add	x21, x21, w0, sxtw
  429fac:	b	429ebc <ferror@plt+0x25f2c>
  429fb0:	mov	x1, #0x0                   	// #0
  429fb4:	b	429f80 <ferror@plt+0x25ff0>
  429fb8:	adrp	x4, 444000 <ferror@plt+0x40070>
  429fbc:	add	x4, x4, #0x7e0
  429fc0:	mov	w2, w0
  429fc4:	sub	x1, x4, #0x70
  429fc8:	mov	w0, #0x1c5                 	// #453
  429fcc:	add	x4, x4, #0x104
  429fd0:	b	429fd8 <ferror@plt+0x26048>
  429fd4:	ldr	w0, [x1]
  429fd8:	cmp	w2, w0
  429fdc:	b.eq	42a04c <ferror@plt+0x260bc>  // b.none
  429fe0:	ldr	w3, [x1, #4]
  429fe4:	cmp	w3, w2
  429fe8:	b.eq	42a04c <ferror@plt+0x260bc>  // b.none
  429fec:	ldr	w3, [x1, #8]
  429ff0:	add	x1, x1, #0xc
  429ff4:	cmp	w3, w2
  429ff8:	b.eq	42a04c <ferror@plt+0x260bc>  // b.none
  429ffc:	cmp	x4, x1
  42a000:	b.ne	429fd4 <ferror@plt+0x26044>  // b.any
  42a004:	mov	w0, #0xfaff                	// #64255
  42a008:	movk	w0, #0x2, lsl #16
  42a00c:	cmp	w2, w0
  42a010:	b.hi	42a050 <ferror@plt+0x260c0>  // b.pmore
  42a014:	lsr	w1, w2, #8
  42a018:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a01c:	add	x0, x0, #0x6e0
  42a020:	mov	w3, #0x270f                	// #9999
  42a024:	ldrsh	w0, [x0, x1, lsl #1]
  42a028:	cmp	w0, w3
  42a02c:	b.le	42a080 <ferror@plt+0x260f0>
  42a030:	mov	w1, #0x2715                	// #10005
  42a034:	cmp	w0, w1
  42a038:	cset	w1, eq  // eq = none
  42a03c:	mov	w0, w2
  42a040:	cbz	w1, 42a04c <ferror@plt+0x260bc>
  42a044:	b	429348 <ferror@plt+0x253b8>
  42a048:	mov	w0, w2
  42a04c:	ret
  42a050:	sub	w0, w2, #0xe0, lsl #12
  42a054:	mov	w1, #0x2ffff               	// #196607
  42a058:	cmp	w0, w1
  42a05c:	b.hi	42a048 <ferror@plt+0x260b8>  // b.pmore
  42a060:	adrp	x1, 443000 <ferror@plt+0x3f070>
  42a064:	add	x1, x1, #0x6e0
  42a068:	lsr	w0, w0, #8
  42a06c:	add	x1, x1, #0x5f8
  42a070:	mov	w3, #0x270f                	// #9999
  42a074:	ldrsh	w0, [x1, x0, lsl #1]
  42a078:	cmp	w0, w3
  42a07c:	b.gt	42a030 <ferror@plt+0x260a0>
  42a080:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42a084:	add	x1, x1, #0x6e0
  42a088:	add	x1, x1, w2, uxtb
  42a08c:	sbfiz	x0, x0, #8, #32
  42a090:	ldrb	w0, [x1, x0]
  42a094:	cmp	w0, #0x5
  42a098:	cset	w1, eq  // eq = none
  42a09c:	b	42a03c <ferror@plt+0x260ac>
  42a0a0:	mov	w2, #0xfaff                	// #64255
  42a0a4:	mov	w1, w0
  42a0a8:	movk	w2, #0x2, lsl #16
  42a0ac:	cmp	w0, w2
  42a0b0:	b.hi	42a128 <ferror@plt+0x26198>  // b.pmore
  42a0b4:	lsr	w3, w1, #8
  42a0b8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a0bc:	add	x0, x0, #0x6e0
  42a0c0:	mov	w2, #0x270f                	// #9999
  42a0c4:	ldrsh	w0, [x0, x3, lsl #1]
  42a0c8:	cmp	w0, w2
  42a0cc:	b.gt	42a180 <ferror@plt+0x261f0>
  42a0d0:	adrp	x2, 453000 <ferror@plt+0x4f070>
  42a0d4:	add	x2, x2, #0x6e0
  42a0d8:	sbfiz	x0, x0, #8, #32
  42a0dc:	add	x2, x2, w1, uxtb
  42a0e0:	ldrb	w0, [x2, x0]
  42a0e4:	cmp	w0, #0xd
  42a0e8:	cset	w0, eq  // eq = none
  42a0ec:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a0f0:	add	x2, x2, #0x7e0
  42a0f4:	add	x2, x2, #0x788
  42a0f8:	cbz	w0, 42a1b0 <ferror@plt+0x26220>
  42a0fc:	ldrsh	w2, [x2, x3, lsl #1]
  42a100:	mov	w4, #0x2710                	// #10000
  42a104:	mov	w0, #0x0                   	// #0
  42a108:	cmp	w2, w4
  42a10c:	b.eq	42a124 <ferror@plt+0x26194>  // b.none
  42a110:	sbfiz	x2, x2, #8, #32
  42a114:	adrp	x0, 449000 <ferror@plt+0x45070>
  42a118:	add	x1, x2, w1, uxtb
  42a11c:	add	x0, x0, #0x2e0
  42a120:	ldr	w0, [x0, x1, lsl #2]
  42a124:	ret
  42a128:	sub	w2, w0, #0xe0, lsl #12
  42a12c:	mov	w0, #0x2ffff               	// #196607
  42a130:	cmp	w2, w0
  42a134:	b.hi	42a1b0 <ferror@plt+0x26220>  // b.pmore
  42a138:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a13c:	add	x0, x0, #0x6e0
  42a140:	lsr	w2, w2, #8
  42a144:	add	x0, x0, #0x5f8
  42a148:	mov	w3, #0x270f                	// #9999
  42a14c:	ldrsh	w0, [x0, x2, lsl #1]
  42a150:	cmp	w0, w3
  42a154:	b.le	42a190 <ferror@plt+0x26200>
  42a158:	mov	w2, #0x271d                	// #10013
  42a15c:	cmp	w0, w2
  42a160:	cset	w0, eq  // eq = none
  42a164:	cbz	w0, 42a1b0 <ferror@plt+0x26220>
  42a168:	lsr	w3, w1, #8
  42a16c:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a170:	add	x2, x2, #0x7e0
  42a174:	sub	w3, w3, #0xe00
  42a178:	add	x2, x2, #0xd80
  42a17c:	b	42a0fc <ferror@plt+0x2616c>
  42a180:	mov	w2, #0x271d                	// #10013
  42a184:	cmp	w0, w2
  42a188:	cset	w0, eq  // eq = none
  42a18c:	b	42a0ec <ferror@plt+0x2615c>
  42a190:	adrp	x2, 453000 <ferror@plt+0x4f070>
  42a194:	add	x2, x2, #0x6e0
  42a198:	sbfiz	x0, x0, #8, #32
  42a19c:	add	x2, x2, w1, uxtb
  42a1a0:	ldrb	w0, [x2, x0]
  42a1a4:	cmp	w0, #0xd
  42a1a8:	cset	w0, eq  // eq = none
  42a1ac:	b	42a164 <ferror@plt+0x261d4>
  42a1b0:	mov	w0, #0xffffffff            	// #-1
  42a1b4:	ret
  42a1b8:	mov	w1, w0
  42a1bc:	sub	w0, w0, #0x41
  42a1c0:	cmp	w0, #0x5
  42a1c4:	b.ls	42a260 <ferror@plt+0x262d0>  // b.plast
  42a1c8:	sub	w0, w1, #0x61
  42a1cc:	cmp	w0, #0x5
  42a1d0:	b.ls	42a258 <ferror@plt+0x262c8>  // b.plast
  42a1d4:	mov	w0, #0xfaff                	// #64255
  42a1d8:	movk	w0, #0x2, lsl #16
  42a1dc:	cmp	w1, w0
  42a1e0:	b.hi	42a268 <ferror@plt+0x262d8>  // b.pmore
  42a1e4:	lsr	w3, w1, #8
  42a1e8:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a1ec:	add	x0, x0, #0x6e0
  42a1f0:	mov	w2, #0x270f                	// #9999
  42a1f4:	ldrsh	w0, [x0, x3, lsl #1]
  42a1f8:	cmp	w0, w2
  42a1fc:	b.gt	42a2c0 <ferror@plt+0x26330>
  42a200:	adrp	x2, 453000 <ferror@plt+0x4f070>
  42a204:	add	x2, x2, #0x6e0
  42a208:	sbfiz	x0, x0, #8, #32
  42a20c:	add	x2, x2, w1, uxtb
  42a210:	ldrb	w0, [x2, x0]
  42a214:	cmp	w0, #0xd
  42a218:	cset	w0, eq  // eq = none
  42a21c:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a220:	add	x2, x2, #0x7e0
  42a224:	add	x2, x2, #0x788
  42a228:	cbz	w0, 42a2f0 <ferror@plt+0x26360>
  42a22c:	ldrsh	w2, [x2, x3, lsl #1]
  42a230:	mov	w4, #0x2710                	// #10000
  42a234:	mov	w0, #0x0                   	// #0
  42a238:	cmp	w2, w4
  42a23c:	b.eq	42a254 <ferror@plt+0x262c4>  // b.none
  42a240:	sbfiz	x2, x2, #8, #32
  42a244:	adrp	x0, 449000 <ferror@plt+0x45070>
  42a248:	add	x1, x2, w1, uxtb
  42a24c:	add	x0, x0, #0x2e0
  42a250:	ldr	w0, [x0, x1, lsl #2]
  42a254:	ret
  42a258:	sub	w0, w1, #0x57
  42a25c:	ret
  42a260:	sub	w0, w1, #0x37
  42a264:	ret
  42a268:	sub	w2, w1, #0xe0, lsl #12
  42a26c:	mov	w0, #0x2ffff               	// #196607
  42a270:	cmp	w2, w0
  42a274:	b.hi	42a2f0 <ferror@plt+0x26360>  // b.pmore
  42a278:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a27c:	add	x0, x0, #0x6e0
  42a280:	lsr	w2, w2, #8
  42a284:	add	x0, x0, #0x5f8
  42a288:	mov	w3, #0x270f                	// #9999
  42a28c:	ldrsh	w0, [x0, x2, lsl #1]
  42a290:	cmp	w0, w3
  42a294:	b.le	42a2d0 <ferror@plt+0x26340>
  42a298:	mov	w2, #0x271d                	// #10013
  42a29c:	cmp	w0, w2
  42a2a0:	cset	w0, eq  // eq = none
  42a2a4:	cbz	w0, 42a2f0 <ferror@plt+0x26360>
  42a2a8:	lsr	w3, w1, #8
  42a2ac:	adrp	x2, 444000 <ferror@plt+0x40070>
  42a2b0:	add	x2, x2, #0x7e0
  42a2b4:	sub	w3, w3, #0xe00
  42a2b8:	add	x2, x2, #0xd80
  42a2bc:	b	42a22c <ferror@plt+0x2629c>
  42a2c0:	mov	w2, #0x271d                	// #10013
  42a2c4:	cmp	w0, w2
  42a2c8:	cset	w0, eq  // eq = none
  42a2cc:	b	42a21c <ferror@plt+0x2628c>
  42a2d0:	adrp	x2, 453000 <ferror@plt+0x4f070>
  42a2d4:	add	x2, x2, #0x6e0
  42a2d8:	sbfiz	x0, x0, #8, #32
  42a2dc:	add	x2, x2, w1, uxtb
  42a2e0:	ldrb	w0, [x2, x0]
  42a2e4:	cmp	w0, #0xd
  42a2e8:	cset	w0, eq  // eq = none
  42a2ec:	b	42a2a4 <ferror@plt+0x26314>
  42a2f0:	mov	w0, #0xffffffff            	// #-1
  42a2f4:	ret
  42a2f8:	mov	w2, #0xfaff                	// #64255
  42a2fc:	mov	w1, w0
  42a300:	movk	w2, #0x2, lsl #16
  42a304:	cmp	w0, w2
  42a308:	b.hi	42a334 <ferror@plt+0x263a4>  // b.pmore
  42a30c:	lsr	w2, w1, #8
  42a310:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a314:	add	x0, x0, #0x6e0
  42a318:	mov	w3, #0x270f                	// #9999
  42a31c:	ldrsh	w0, [x0, x2, lsl #1]
  42a320:	cmp	w0, w3
  42a324:	b.le	42a368 <ferror@plt+0x263d8>
  42a328:	mov	w1, #0xffffd8f0            	// #-10000
  42a32c:	add	w0, w0, w1
  42a330:	ret
  42a334:	sub	w2, w0, #0xe0, lsl #12
  42a338:	mov	w3, #0x2ffff               	// #196607
  42a33c:	mov	w0, #0x2                   	// #2
  42a340:	cmp	w2, w3
  42a344:	b.hi	42a330 <ferror@plt+0x263a0>  // b.pmore
  42a348:	adrp	x0, 443000 <ferror@plt+0x3f070>
  42a34c:	add	x0, x0, #0x6e0
  42a350:	lsr	w2, w2, #8
  42a354:	add	x0, x0, #0x5f8
  42a358:	mov	w3, #0x270f                	// #9999
  42a35c:	ldrsh	w0, [x0, x2, lsl #1]
  42a360:	cmp	w0, w3
  42a364:	b.gt	42a328 <ferror@plt+0x26398>
  42a368:	adrp	x2, 453000 <ferror@plt+0x4f070>
  42a36c:	add	x2, x2, #0x6e0
  42a370:	add	x1, x2, w1, uxtb
  42a374:	sbfiz	x0, x0, #8, #32
  42a378:	ldrb	w0, [x1, x0]
  42a37c:	ret
  42a380:	stp	x29, x30, [sp, #-48]!
  42a384:	mov	x29, sp
  42a388:	stp	x19, x20, [sp, #16]
  42a38c:	cbz	x0, 42a3f4 <ferror@plt+0x26464>
  42a390:	mov	x20, x0
  42a394:	stp	x21, x22, [sp, #32]
  42a398:	mov	x21, x1
  42a39c:	bl	428618 <ferror@plt+0x24688>
  42a3a0:	mov	w3, w0
  42a3a4:	mov	x1, x21
  42a3a8:	mov	x2, #0x0                   	// #0
  42a3ac:	mov	w19, w0
  42a3b0:	mov	x0, x20
  42a3b4:	bl	4294e8 <ferror@plt+0x25558>
  42a3b8:	mov	x22, x0
  42a3bc:	add	x0, x0, #0x1
  42a3c0:	bl	413538 <ferror@plt+0xf5a8>
  42a3c4:	mov	w3, w19
  42a3c8:	mov	x19, x0
  42a3cc:	mov	x1, x21
  42a3d0:	mov	x2, x19
  42a3d4:	mov	x0, x20
  42a3d8:	bl	4294e8 <ferror@plt+0x25558>
  42a3dc:	strb	wzr, [x19, x22]
  42a3e0:	mov	x0, x19
  42a3e4:	ldp	x19, x20, [sp, #16]
  42a3e8:	ldp	x21, x22, [sp, #32]
  42a3ec:	ldp	x29, x30, [sp], #48
  42a3f0:	ret
  42a3f4:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a3f8:	add	x1, x1, #0x8e0
  42a3fc:	add	x1, x1, #0x280
  42a400:	mov	x19, #0x0                   	// #0
  42a404:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42a408:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42a40c:	add	x2, x2, #0x558
  42a410:	add	x0, x0, #0x108
  42a414:	bl	414da8 <ferror@plt+0x10e18>
  42a418:	mov	x0, x19
  42a41c:	ldp	x19, x20, [sp, #16]
  42a420:	ldp	x29, x30, [sp], #48
  42a424:	ret
  42a428:	stp	x29, x30, [sp, #-48]!
  42a42c:	mov	x29, sp
  42a430:	stp	x19, x20, [sp, #16]
  42a434:	cbz	x0, 42a49c <ferror@plt+0x2650c>
  42a438:	mov	x20, x0
  42a43c:	stp	x21, x22, [sp, #32]
  42a440:	mov	x21, x1
  42a444:	bl	428618 <ferror@plt+0x24688>
  42a448:	mov	w3, w0
  42a44c:	mov	x1, x21
  42a450:	mov	x2, #0x0                   	// #0
  42a454:	mov	w19, w0
  42a458:	mov	x0, x20
  42a45c:	bl	429a68 <ferror@plt+0x25ad8>
  42a460:	mov	x22, x0
  42a464:	add	x0, x0, #0x1
  42a468:	bl	413538 <ferror@plt+0xf5a8>
  42a46c:	mov	w3, w19
  42a470:	mov	x19, x0
  42a474:	mov	x1, x21
  42a478:	mov	x2, x19
  42a47c:	mov	x0, x20
  42a480:	bl	429a68 <ferror@plt+0x25ad8>
  42a484:	strb	wzr, [x19, x22]
  42a488:	mov	x0, x19
  42a48c:	ldp	x19, x20, [sp, #16]
  42a490:	ldp	x21, x22, [sp, #32]
  42a494:	ldp	x29, x30, [sp], #48
  42a498:	ret
  42a49c:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a4a0:	add	x1, x1, #0x8e0
  42a4a4:	add	x1, x1, #0x290
  42a4a8:	mov	x19, #0x0                   	// #0
  42a4ac:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42a4b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42a4b4:	add	x2, x2, #0x558
  42a4b8:	add	x0, x0, #0x108
  42a4bc:	bl	414da8 <ferror@plt+0x10e18>
  42a4c0:	mov	x0, x19
  42a4c4:	ldp	x19, x20, [sp, #16]
  42a4c8:	ldp	x29, x30, [sp], #48
  42a4cc:	ret
  42a4d0:	stp	x29, x30, [sp, #-64]!
  42a4d4:	mov	x29, sp
  42a4d8:	cbz	x0, 42a60c <ferror@plt+0x2667c>
  42a4dc:	stp	x19, x20, [sp, #16]
  42a4e0:	adrp	x19, 445000 <ferror@plt+0x41070>
  42a4e4:	add	x19, x19, #0x8e0
  42a4e8:	stp	x21, x22, [sp, #32]
  42a4ec:	mov	x22, x0
  42a4f0:	mov	x20, x1
  42a4f4:	mov	x0, #0x0                   	// #0
  42a4f8:	add	x19, x19, #0x2b0
  42a4fc:	str	x23, [sp, #48]
  42a500:	bl	422308 <ferror@plt+0x1e378>
  42a504:	mov	x23, x22
  42a508:	mov	x21, x0
  42a50c:	nop
  42a510:	tbnz	x20, #63, 42a520 <ferror@plt+0x26590>
  42a514:	add	x0, x22, x20
  42a518:	cmp	x23, x0
  42a51c:	b.cs	42a5d0 <ferror@plt+0x26640>  // b.hs, b.nlast
  42a520:	ldrb	w0, [x23]
  42a524:	cbz	w0, 42a5d0 <ferror@plt+0x26640>
  42a528:	mov	x0, x23
  42a52c:	bl	42aa70 <ferror@plt+0x26ae0>
  42a530:	sub	w2, w0, #0xb5
  42a534:	mov	w1, #0xfa62                	// #64098
  42a538:	cmp	w2, w1
  42a53c:	b.ls	42a568 <ferror@plt+0x265d8>  // b.plast
  42a540:	bl	4298e0 <ferror@plt+0x25950>
  42a544:	mov	w1, w0
  42a548:	mov	x0, x21
  42a54c:	bl	422b70 <ferror@plt+0x1ebe0>
  42a550:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42a554:	ldrb	w0, [x23]
  42a558:	ldr	x1, [x1, #1184]
  42a55c:	ldrb	w0, [x1, x0]
  42a560:	add	x23, x23, x0
  42a564:	b	42a510 <ferror@plt+0x26580>
  42a568:	mov	w4, #0x1fb4                	// #8116
  42a56c:	mov	w5, #0x9f                  	// #159
  42a570:	mov	w1, #0x0                   	// #0
  42a574:	b	42a5a4 <ferror@plt+0x26614>
  42a578:	add	w3, w5, w2
  42a57c:	cmp	w1, w2
  42a580:	b.eq	42a540 <ferror@plt+0x265b0>  // b.none
  42a584:	add	w3, w3, w3, lsr #31
  42a588:	cmp	w4, w0
  42a58c:	b.cs	42a5ec <ferror@plt+0x2665c>  // b.hs, b.nlast
  42a590:	asr	w3, w3, #1
  42a594:	mov	w1, w2
  42a598:	sbfiz	x2, x3, #2, #32
  42a59c:	add	x3, x2, w3, sxtw
  42a5a0:	ldrh	w4, [x19, x3, lsl #1]
  42a5a4:	add	w2, w5, w1
  42a5a8:	cmp	w4, w0
  42a5ac:	add	w2, w2, w2, lsr #31
  42a5b0:	asr	w2, w2, #1
  42a5b4:	b.ne	42a578 <ferror@plt+0x265e8>  // b.any
  42a5b8:	mov	w1, #0xa                   	// #10
  42a5bc:	mov	x0, x21
  42a5c0:	smaddl	x1, w2, w1, x19
  42a5c4:	add	x1, x1, #0x2
  42a5c8:	bl	422130 <ferror@plt+0x1e1a0>
  42a5cc:	b	42a550 <ferror@plt+0x265c0>
  42a5d0:	mov	x0, x21
  42a5d4:	mov	w1, #0x0                   	// #0
  42a5d8:	ldp	x19, x20, [sp, #16]
  42a5dc:	ldp	x21, x22, [sp, #32]
  42a5e0:	ldr	x23, [sp, #48]
  42a5e4:	ldp	x29, x30, [sp], #64
  42a5e8:	b	421c98 <ferror@plt+0x1dd08>
  42a5ec:	add	w3, w1, w2
  42a5f0:	mov	w5, w2
  42a5f4:	add	w3, w3, w3, lsr #31
  42a5f8:	asr	w2, w3, #1
  42a5fc:	sbfiz	x3, x2, #2, #32
  42a600:	add	x2, x3, w2, sxtw
  42a604:	ldrh	w4, [x19, x2, lsl #1]
  42a608:	b	42a5a4 <ferror@plt+0x26614>
  42a60c:	adrp	x1, 445000 <ferror@plt+0x41070>
  42a610:	add	x1, x1, #0x8e0
  42a614:	add	x1, x1, #0x2a0
  42a618:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42a61c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42a620:	add	x2, x2, #0x558
  42a624:	add	x0, x0, #0x108
  42a628:	bl	414da8 <ferror@plt+0x10e18>
  42a62c:	mov	x0, #0x0                   	// #0
  42a630:	ldp	x29, x30, [sp], #64
  42a634:	ret
  42a638:	mov	w2, w0
  42a63c:	mov	w3, #0xffff                	// #65535
  42a640:	mov	w0, #0x0                   	// #0
  42a644:	cmp	w2, w3
  42a648:	b.hi	42a69c <ferror@plt+0x2670c>  // b.pmore
  42a64c:	adrp	x0, 445000 <ferror@plt+0x41070>
  42a650:	add	x0, x0, #0x8e0
  42a654:	add	x6, x0, #0xbd8
  42a658:	lsr	w8, w2, #8
  42a65c:	ubfx	x5, x2, #4, #4
  42a660:	add	x4, x0, #0xaf8
  42a664:	ubfx	x7, x2, #2, #2
  42a668:	add	x3, x0, #0xa18
  42a66c:	ldrb	w8, [x6, w8, uxtw]
  42a670:	and	w6, w2, #0x3
  42a674:	add	x0, x0, #0x8e8
  42a678:	add	w5, w5, w8
  42a67c:	ldrb	w4, [x4, w5, uxtw]
  42a680:	add	w4, w4, w7
  42a684:	ldrb	w3, [x3, w4, uxtw]
  42a688:	add	w3, w3, w6
  42a68c:	ldrsh	w0, [x0, x3, lsl #1]
  42a690:	cmp	w0, #0x0
  42a694:	add	w2, w2, w0
  42a698:	cset	w0, ne  // ne = any
  42a69c:	cbz	x1, 42a6a4 <ferror@plt+0x26714>
  42a6a0:	str	w2, [x1]
  42a6a4:	ret
  42a6a8:	mov	w1, #0x1fff                	// #8191
  42a6ac:	cmp	w0, w1
  42a6b0:	b.hi	42a6c4 <ferror@plt+0x26734>  // b.pmore
  42a6b4:	adrp	x1, 447000 <ferror@plt+0x43070>
  42a6b8:	add	x1, x1, #0x2e0
  42a6bc:	ldrb	w0, [x1, w0, uxtw]
  42a6c0:	ret
  42a6c4:	adrp	x8, 49b000 <ferror@plt+0x97070>
  42a6c8:	adrp	x6, 445000 <ferror@plt+0x41070>
  42a6cc:	add	x6, x6, #0x8e0
  42a6d0:	mov	w4, #0x170                 	// #368
  42a6d4:	ldr	w1, [x8, #2080]
  42a6d8:	add	x6, x6, #0xcd8
  42a6dc:	mov	w3, #0x0                   	// #0
  42a6e0:	b	42a6fc <ferror@plt+0x2676c>
  42a6e4:	sub	w4, w1, #0x1
  42a6e8:	add	w1, w3, w4
  42a6ec:	cmp	w3, w4
  42a6f0:	add	w1, w1, w1, lsr #31
  42a6f4:	asr	w1, w1, #1
  42a6f8:	b.gt	42a730 <ferror@plt+0x267a0>
  42a6fc:	sbfiz	x2, x1, #3, #32
  42a700:	add	x7, x6, x2
  42a704:	ldr	w5, [x6, x2]
  42a708:	cmp	w0, w5
  42a70c:	b.cc	42a6e4 <ferror@plt+0x26754>  // b.lo, b.ul, b.last
  42a710:	ldrh	w2, [x7, #4]
  42a714:	add	w3, w1, #0x1
  42a718:	add	w2, w2, w5
  42a71c:	cmp	w0, w2
  42a720:	b.cs	42a6e8 <ferror@plt+0x26758>  // b.hs, b.nlast
  42a724:	ldrh	w0, [x7, #6]
  42a728:	str	w1, [x8, #2080]
  42a72c:	ret
  42a730:	mov	w0, #0x3d                  	// #61
  42a734:	ret
  42a738:	cmn	w0, #0x1
  42a73c:	b.eq	42a768 <ferror@plt+0x267d8>  // b.none
  42a740:	cmp	w0, #0x66
  42a744:	b.ls	42a754 <ferror@plt+0x267c4>  // b.plast
  42a748:	mov	w0, #0x7a7a                	// #31354
  42a74c:	movk	w0, #0x5a7a, lsl #16
  42a750:	ret
  42a754:	adrp	x1, 446000 <ferror@plt+0x42070>
  42a758:	add	x1, x1, #0x9e0
  42a75c:	add	x1, x1, #0x760
  42a760:	ldr	w0, [x1, w0, sxtw #2]
  42a764:	ret
  42a768:	mov	w0, #0x0                   	// #0
  42a76c:	ret
  42a770:	mov	w2, w0
  42a774:	cbz	w0, 42a7b8 <ferror@plt+0x26828>
  42a778:	adrp	x3, 446000 <ferror@plt+0x42070>
  42a77c:	mov	w1, #0x7979                	// #31097
  42a780:	add	x3, x3, #0x9e0
  42a784:	mov	x0, #0x0                   	// #0
  42a788:	add	x3, x3, #0x760
  42a78c:	movk	w1, #0x5a79, lsl #16
  42a790:	b	42a7a4 <ferror@plt+0x26814>
  42a794:	add	x0, x0, #0x1
  42a798:	cmp	x0, #0x67
  42a79c:	b.eq	42a7b0 <ferror@plt+0x26820>  // b.none
  42a7a0:	ldr	w1, [x3, x0, lsl #2]
  42a7a4:	cmp	w2, w1
  42a7a8:	b.ne	42a794 <ferror@plt+0x26804>  // b.any
  42a7ac:	ret
  42a7b0:	mov	w0, #0x3d                  	// #61
  42a7b4:	ret
  42a7b8:	mov	w0, #0xffffffff            	// #-1
  42a7bc:	ret
  42a7c0:	ldrb	w1, [x0]
  42a7c4:	cbz	w1, 42a860 <ferror@plt+0x268d0>
  42a7c8:	mov	w6, #0x10ffff              	// #1114111
  42a7cc:	mov	w7, #0xd800                	// #55296
  42a7d0:	b	42a7e0 <ferror@plt+0x26850>
  42a7d4:	ldrb	w1, [x2, #1]
  42a7d8:	add	x0, x2, #0x1
  42a7dc:	cbz	w1, 42a860 <ferror@plt+0x268d0>
  42a7e0:	mov	x2, x0
  42a7e4:	tbz	w1, #7, 42a7d4 <ferror@plt+0x26844>
  42a7e8:	and	w3, w1, #0xe0
  42a7ec:	cmp	w3, #0xc0
  42a7f0:	b.eq	42a878 <ferror@plt+0x268e8>  // b.none
  42a7f4:	and	w2, w1, #0xf0
  42a7f8:	cmp	w2, #0xe0
  42a7fc:	b.eq	42a898 <ferror@plt+0x26908>  // b.none
  42a800:	and	w2, w1, #0xf8
  42a804:	cmp	w2, #0xf0
  42a808:	b.ne	42a860 <ferror@plt+0x268d0>  // b.any
  42a80c:	ldrb	w4, [x0, #1]
  42a810:	and	w2, w1, #0x7
  42a814:	add	x3, x0, #0x1
  42a818:	and	w1, w4, #0xc0
  42a81c:	cmp	w1, #0x80
  42a820:	b.ne	42a860 <ferror@plt+0x268d0>  // b.any
  42a824:	bfi	w4, w2, #6, #26
  42a828:	mov	w5, #0x10000               	// #65536
  42a82c:	ldrb	w2, [x3, #1]
  42a830:	and	w1, w2, #0xc0
  42a834:	cmp	w1, #0x80
  42a838:	b.ne	42a860 <ferror@plt+0x268d0>  // b.any
  42a83c:	ldrb	w1, [x3, #2]
  42a840:	bfi	w2, w4, #6, #26
  42a844:	and	w4, w1, #0xc0
  42a848:	cmp	w4, #0x80
  42a84c:	b.ne	42a860 <ferror@plt+0x268d0>  // b.any
  42a850:	bfi	w1, w2, #6, #26
  42a854:	cmp	w1, w6
  42a858:	ccmp	w5, w1, #0x2, ls  // ls = plast
  42a85c:	b.ls	42a864 <ferror@plt+0x268d4>  // b.plast
  42a860:	ret
  42a864:	and	w1, w1, #0xfffff800
  42a868:	cmp	w1, w7
  42a86c:	b.eq	42a860 <ferror@plt+0x268d0>  // b.none
  42a870:	add	x2, x3, #0x2
  42a874:	b	42a7d4 <ferror@plt+0x26844>
  42a878:	tst	w1, #0x1e
  42a87c:	b.eq	42a860 <ferror@plt+0x268d0>  // b.none
  42a880:	ldrb	w1, [x0, #1]
  42a884:	and	w1, w1, #0xc0
  42a888:	cmp	w1, #0x80
  42a88c:	b.ne	42a860 <ferror@plt+0x268d0>  // b.any
  42a890:	add	x2, x0, #0x1
  42a894:	b	42a7d4 <ferror@plt+0x26844>
  42a898:	and	w4, w1, #0xf
  42a89c:	mov	x3, x0
  42a8a0:	mov	w5, #0x800                 	// #2048
  42a8a4:	b	42a82c <ferror@plt+0x2689c>
  42a8a8:	mov	x2, x0
  42a8ac:	sub	x0, x1, #0x1
  42a8b0:	cmp	x0, x2
  42a8b4:	b.cc	42a8e0 <ferror@plt+0x26950>  // b.lo, b.ul, b.last
  42a8b8:	sub	x2, x2, #0x1
  42a8bc:	b	42a8cc <ferror@plt+0x2693c>
  42a8c0:	sub	x0, x0, #0x1
  42a8c4:	cmp	x2, x0
  42a8c8:	b.eq	42a8e0 <ferror@plt+0x26950>  // b.none
  42a8cc:	ldrb	w1, [x0]
  42a8d0:	and	w1, w1, #0xc0
  42a8d4:	cmp	w1, #0x80
  42a8d8:	b.eq	42a8c0 <ferror@plt+0x26930>  // b.none
  42a8dc:	ret
  42a8e0:	mov	x0, #0x0                   	// #0
  42a8e4:	ret
  42a8e8:	mov	x2, x0
  42a8ec:	ldrb	w0, [x0]
  42a8f0:	cbz	w0, 42a92c <ferror@plt+0x2699c>
  42a8f4:	add	x0, x2, #0x1
  42a8f8:	cbz	x1, 42a93c <ferror@plt+0x269ac>
  42a8fc:	cmp	x1, x0
  42a900:	b.ls	42a930 <ferror@plt+0x269a0>  // b.plast
  42a904:	nop
  42a908:	ldrb	w2, [x0]
  42a90c:	and	w2, w2, #0xc0
  42a910:	cmp	w2, #0x80
  42a914:	b.ne	42a930 <ferror@plt+0x269a0>  // b.any
  42a918:	add	x0, x0, #0x1
  42a91c:	cmp	x1, x0
  42a920:	b.ne	42a908 <ferror@plt+0x26978>  // b.any
  42a924:	mov	x0, #0x0                   	// #0
  42a928:	ret
  42a92c:	mov	x0, x2
  42a930:	cmp	x0, x1
  42a934:	csel	x0, x0, xzr, ne  // ne = any
  42a938:	ret
  42a93c:	ldrb	w1, [x2, #1]
  42a940:	and	w1, w1, #0xc0
  42a944:	cmp	w1, #0x80
  42a948:	b.ne	42a928 <ferror@plt+0x26998>  // b.any
  42a94c:	nop
  42a950:	ldrb	w1, [x0, #1]!
  42a954:	and	w1, w1, #0xc0
  42a958:	cmp	w1, #0x80
  42a95c:	b.eq	42a950 <ferror@plt+0x269c0>  // b.none
  42a960:	ret
  42a964:	nop
  42a968:	ldrb	w1, [x0, #-1]!
  42a96c:	and	w1, w1, #0xc0
  42a970:	cmp	w1, #0x80
  42a974:	b.eq	42a968 <ferror@plt+0x269d8>  // b.none
  42a978:	ret
  42a97c:	nop
  42a980:	cmp	x0, #0x0
  42a984:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  42a988:	b.eq	42a9bc <ferror@plt+0x26a2c>  // b.none
  42a98c:	stp	x29, x30, [sp, #-16]!
  42a990:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42a994:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42a998:	mov	x29, sp
  42a99c:	add	x2, x2, #0x1e0
  42a9a0:	add	x1, x1, #0x318
  42a9a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42a9a8:	add	x0, x0, #0x108
  42a9ac:	bl	414da8 <ferror@plt+0x10e18>
  42a9b0:	mov	x0, #0x0                   	// #0
  42a9b4:	ldp	x29, x30, [sp], #16
  42a9b8:	ret
  42a9bc:	mov	x2, x0
  42a9c0:	cmp	x1, #0x0
  42a9c4:	b.lt	42aa38 <ferror@plt+0x26aa8>  // b.tstop
  42a9c8:	mov	x0, #0x0                   	// #0
  42a9cc:	b.eq	42aa34 <ferror@plt+0x26aa4>  // b.none
  42a9d0:	ldrb	w4, [x2]
  42a9d4:	cbz	w4, 42aa34 <ferror@plt+0x26aa4>
  42a9d8:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42a9dc:	add	x3, x3, #0x318
  42a9e0:	add	x3, x3, #0x10
  42a9e4:	and	x4, x4, #0xff
  42a9e8:	mov	x7, x3
  42a9ec:	ldrb	w3, [x3, x4]
  42a9f0:	mov	x5, x3
  42a9f4:	add	x3, x2, x3
  42a9f8:	cmp	x5, x1
  42a9fc:	b.lt	42aa1c <ferror@plt+0x26a8c>  // b.tstop
  42aa00:	b	42aa28 <ferror@plt+0x26a98>
  42aa04:	ldrb	w4, [x7, x6]
  42aa08:	add	x0, x0, #0x1
  42aa0c:	add	x3, x3, x4
  42aa10:	sub	x5, x3, x2
  42aa14:	cmp	x5, x1
  42aa18:	b.ge	42aa28 <ferror@plt+0x26a98>  // b.tcont
  42aa1c:	ldrb	w4, [x3]
  42aa20:	and	x6, x4, #0xff
  42aa24:	cbnz	w4, 42aa04 <ferror@plt+0x26a74>
  42aa28:	cmp	x1, x5
  42aa2c:	cinc	x0, x0, ge  // ge = tcont
  42aa30:	ret
  42aa34:	ret
  42aa38:	ldrb	w1, [x0]
  42aa3c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42aa40:	add	x3, x3, #0x318
  42aa44:	mov	x0, #0x0                   	// #0
  42aa48:	add	x3, x3, #0x10
  42aa4c:	cbz	w1, 42aa6c <ferror@plt+0x26adc>
  42aa50:	and	x1, x1, #0xff
  42aa54:	add	x0, x0, #0x1
  42aa58:	ldrb	w1, [x3, x1]
  42aa5c:	add	x2, x2, x1
  42aa60:	ldrb	w1, [x2]
  42aa64:	cbnz	w1, 42aa50 <ferror@plt+0x26ac0>
  42aa68:	ret
  42aa6c:	ret
  42aa70:	ldrb	w1, [x0]
  42aa74:	mov	x4, x0
  42aa78:	mov	w0, w1
  42aa7c:	tbnz	w1, #7, 42aa84 <ferror@plt+0x26af4>
  42aa80:	ret
  42aa84:	and	w0, w1, #0xe0
  42aa88:	cmp	w0, #0xc0
  42aa8c:	b.eq	42ab10 <ferror@plt+0x26b80>  // b.none
  42aa90:	and	w0, w1, #0xf0
  42aa94:	cmp	w0, #0xe0
  42aa98:	b.eq	42ab04 <ferror@plt+0x26b74>  // b.none
  42aa9c:	and	w0, w1, #0xf8
  42aaa0:	cmp	w0, #0xf0
  42aaa4:	b.eq	42ab1c <ferror@plt+0x26b8c>  // b.none
  42aaa8:	and	w0, w1, #0xfc
  42aaac:	cmp	w0, #0xf8
  42aab0:	b.eq	42ab28 <ferror@plt+0x26b98>  // b.none
  42aab4:	and	w2, w1, #0xfe
  42aab8:	mov	w0, #0xffffffff            	// #-1
  42aabc:	cmp	w2, #0xfc
  42aac0:	b.ne	42aa80 <ferror@plt+0x26af0>  // b.any
  42aac4:	and	w0, w1, #0x1
  42aac8:	mov	w5, #0x6                   	// #6
  42aacc:	nop
  42aad0:	mov	x1, #0x1                   	// #1
  42aad4:	b	42aae8 <ferror@plt+0x26b58>
  42aad8:	bfi	w2, w0, #6, #26
  42aadc:	cmp	w5, w1
  42aae0:	mov	w0, w2
  42aae4:	b.le	42aa80 <ferror@plt+0x26af0>
  42aae8:	ldrb	w2, [x4, x1]
  42aaec:	add	x1, x1, #0x1
  42aaf0:	and	w3, w2, #0xc0
  42aaf4:	cmp	w3, #0x80
  42aaf8:	b.eq	42aad8 <ferror@plt+0x26b48>  // b.none
  42aafc:	mov	w0, #0xffffffff            	// #-1
  42ab00:	ret
  42ab04:	and	w0, w1, #0xf
  42ab08:	mov	w5, #0x3                   	// #3
  42ab0c:	b	42aad0 <ferror@plt+0x26b40>
  42ab10:	and	w0, w1, #0x1f
  42ab14:	mov	w5, #0x2                   	// #2
  42ab18:	b	42aad0 <ferror@plt+0x26b40>
  42ab1c:	and	w0, w1, #0x7
  42ab20:	mov	w5, #0x4                   	// #4
  42ab24:	b	42aad0 <ferror@plt+0x26b40>
  42ab28:	and	w0, w1, #0x3
  42ab2c:	mov	w5, #0x5                   	// #5
  42ab30:	b	42aad0 <ferror@plt+0x26b40>
  42ab34:	nop
  42ab38:	adrp	x7, 45a000 <ferror@plt+0x56070>
  42ab3c:	mov	x2, x0
  42ab40:	add	x7, x7, #0x318
  42ab44:	cmp	x1, #0x0
  42ab48:	b.le	42ab74 <ferror@plt+0x26be4>
  42ab4c:	sub	x3, x1, #0x1
  42ab50:	add	x1, x7, #0x10
  42ab54:	nop
  42ab58:	ldrb	w2, [x0]
  42ab5c:	sub	x3, x3, #0x1
  42ab60:	cmn	x3, #0x1
  42ab64:	ldrb	w2, [x1, x2]
  42ab68:	add	x0, x0, x2
  42ab6c:	b.ne	42ab58 <ferror@plt+0x26bc8>  // b.any
  42ab70:	ret
  42ab74:	add	x7, x7, #0x10
  42ab78:	b.eq	42ab70 <ferror@plt+0x26be0>  // b.none
  42ab7c:	nop
  42ab80:	ldrb	w3, [x2, x1]
  42ab84:	add	x0, x2, x1
  42ab88:	and	w3, w3, #0xc0
  42ab8c:	cmp	w3, #0x80
  42ab90:	b.ne	42aba8 <ferror@plt+0x26c18>  // b.any
  42ab94:	nop
  42ab98:	ldrb	w3, [x0, #-1]!
  42ab9c:	and	w3, w3, #0xc0
  42aba0:	cmp	w3, #0x80
  42aba4:	b.eq	42ab98 <ferror@plt+0x26c08>  // b.none
  42aba8:	cmp	x2, x0
  42abac:	mov	x3, x0
  42abb0:	mov	x4, #0x1                   	// #1
  42abb4:	b.cc	42abc4 <ferror@plt+0x26c34>  // b.lo, b.ul, b.last
  42abb8:	b	42ac08 <ferror@plt+0x26c78>
  42abbc:	mov	x3, x2
  42abc0:	mov	x2, x5
  42abc4:	mov	x5, x3
  42abc8:	neg	x4, x4
  42abcc:	cmp	x3, x2
  42abd0:	b.cc	42abbc <ferror@plt+0x26c2c>  // b.lo, b.ul, b.last
  42abd4:	cmp	x2, x3
  42abd8:	mov	x5, #0x0                   	// #0
  42abdc:	b.cs	42abfc <ferror@plt+0x26c6c>  // b.hs, b.nlast
  42abe0:	ldrb	w6, [x2]
  42abe4:	add	x5, x5, #0x1
  42abe8:	ldrb	w6, [x7, x6]
  42abec:	add	x2, x2, x6
  42abf0:	cmp	x2, x3
  42abf4:	b.cc	42abe0 <ferror@plt+0x26c50>  // b.lo, b.ul, b.last
  42abf8:	madd	x1, x5, x4, x1
  42abfc:	cbz	x1, 42ab70 <ferror@plt+0x26be0>
  42ac00:	mov	x2, x0
  42ac04:	b	42ab80 <ferror@plt+0x26bf0>
  42ac08:	mov	x3, x2
  42ac0c:	mov	x2, x0
  42ac10:	b	42abd4 <ferror@plt+0x26c44>
  42ac14:	nop
  42ac18:	stp	x29, x30, [sp, #-32]!
  42ac1c:	mov	x9, x2
  42ac20:	mov	x8, x1
  42ac24:	mov	x29, sp
  42ac28:	stp	x19, x20, [sp, #16]
  42ac2c:	bl	42ab38 <ferror@plt+0x26ba8>
  42ac30:	sub	x1, x9, x8
  42ac34:	mov	x20, x0
  42ac38:	bl	42ab38 <ferror@plt+0x26ba8>
  42ac3c:	sub	x19, x0, x20
  42ac40:	add	x0, x19, #0x1
  42ac44:	bl	413538 <ferror@plt+0xf5a8>
  42ac48:	mov	x1, x20
  42ac4c:	mov	x20, x0
  42ac50:	mov	x2, x19
  42ac54:	bl	403460 <memcpy@plt>
  42ac58:	mov	x0, x20
  42ac5c:	strb	wzr, [x20, x19]
  42ac60:	ldp	x19, x20, [sp, #16]
  42ac64:	ldp	x29, x30, [sp], #32
  42ac68:	ret
  42ac6c:	nop
  42ac70:	cmp	x0, x1
  42ac74:	mov	x3, #0x1                   	// #1
  42ac78:	b.hi	42ac88 <ferror@plt+0x26cf8>  // b.pmore
  42ac7c:	b	42acd0 <ferror@plt+0x26d40>
  42ac80:	mov	x0, x1
  42ac84:	mov	x1, x2
  42ac88:	mov	x2, x0
  42ac8c:	neg	x3, x3
  42ac90:	cmp	x0, x1
  42ac94:	b.cc	42ac80 <ferror@plt+0x26cf0>  // b.lo, b.ul, b.last
  42ac98:	adrp	x5, 45a000 <ferror@plt+0x56070>
  42ac9c:	add	x5, x5, #0x318
  42aca0:	cmp	x1, x0
  42aca4:	add	x5, x5, #0x10
  42aca8:	mov	x2, #0x0                   	// #0
  42acac:	b.cs	42acf4 <ferror@plt+0x26d64>  // b.hs, b.nlast
  42acb0:	ldrb	w4, [x1]
  42acb4:	add	x2, x2, #0x1
  42acb8:	ldrb	w4, [x5, x4]
  42acbc:	add	x1, x1, x4
  42acc0:	cmp	x1, x0
  42acc4:	b.cc	42acb0 <ferror@plt+0x26d20>  // b.lo, b.ul, b.last
  42acc8:	mul	x0, x2, x3
  42accc:	ret
  42acd0:	mov	x2, x1
  42acd4:	adrp	x5, 45a000 <ferror@plt+0x56070>
  42acd8:	mov	x1, x0
  42acdc:	add	x5, x5, #0x318
  42ace0:	mov	x0, x2
  42ace4:	add	x5, x5, #0x10
  42ace8:	cmp	x1, x0
  42acec:	mov	x2, #0x0                   	// #0
  42acf0:	b.cc	42acb0 <ferror@plt+0x26d20>  // b.lo, b.ul, b.last
  42acf4:	mov	x0, #0x0                   	// #0
  42acf8:	ret
  42acfc:	nop
  42ad00:	stp	x29, x30, [sp, #-32]!
  42ad04:	mov	x7, x0
  42ad08:	mov	x29, sp
  42ad0c:	str	x19, [sp, #16]
  42ad10:	mov	x19, x0
  42ad14:	cbz	x2, 42ad50 <ferror@plt+0x26dc0>
  42ad18:	adrp	x6, 45a000 <ferror@plt+0x56070>
  42ad1c:	add	x6, x6, #0x318
  42ad20:	mov	x3, x1
  42ad24:	add	x6, x6, #0x10
  42ad28:	b	42ad38 <ferror@plt+0x26da8>
  42ad2c:	ldrb	w4, [x6, x5]
  42ad30:	add	x3, x3, x4
  42ad34:	b.eq	42ad48 <ferror@plt+0x26db8>  // b.none
  42ad38:	ldrb	w4, [x3]
  42ad3c:	subs	x2, x2, #0x1
  42ad40:	and	x5, x4, #0xff
  42ad44:	cbnz	w4, 42ad2c <ferror@plt+0x26d9c>
  42ad48:	sub	x2, x3, x1
  42ad4c:	add	x19, x7, x2
  42ad50:	mov	x0, x7
  42ad54:	bl	403e10 <strncpy@plt>
  42ad58:	strb	wzr, [x19]
  42ad5c:	ldr	x19, [sp, #16]
  42ad60:	ldp	x29, x30, [sp], #32
  42ad64:	ret
  42ad68:	mov	w4, w0
  42ad6c:	cmp	w0, #0x7f
  42ad70:	b.ls	42adb8 <ferror@plt+0x26e28>  // b.plast
  42ad74:	cmp	w0, #0x7ff
  42ad78:	b.hi	42adc8 <ferror@plt+0x26e38>  // b.pmore
  42ad7c:	mov	w0, #0x2                   	// #2
  42ad80:	mov	w3, w0
  42ad84:	mov	w5, #0xc0                  	// #192
  42ad88:	cbz	x1, 42adb4 <ferror@plt+0x26e24>
  42ad8c:	sub	w3, w3, #0x1
  42ad90:	and	w2, w4, #0x3f
  42ad94:	lsr	w4, w4, #6
  42ad98:	orr	w2, w2, #0xffffff80
  42ad9c:	strb	w2, [x1, x3]
  42ada0:	sub	x3, x3, #0x1
  42ada4:	cbnz	w3, 42ad90 <ferror@plt+0x26e00>
  42ada8:	and	w2, w5, #0xff
  42adac:	orr	w4, w2, w4
  42adb0:	strb	w4, [x1]
  42adb4:	ret
  42adb8:	mov	w0, #0x1                   	// #1
  42adbc:	cbz	x1, 42adb4 <ferror@plt+0x26e24>
  42adc0:	mov	w2, #0x0                   	// #0
  42adc4:	b	42adac <ferror@plt+0x26e1c>
  42adc8:	mov	w0, #0xffff                	// #65535
  42adcc:	cmp	w4, w0
  42add0:	b.ls	42adfc <ferror@plt+0x26e6c>  // b.plast
  42add4:	mov	w0, #0x1fffff              	// #2097151
  42add8:	cmp	w4, w0
  42addc:	b.ls	42ae0c <ferror@plt+0x26e7c>  // b.plast
  42ade0:	mov	w0, #0x3ffffff             	// #67108863
  42ade4:	cmp	w4, w0
  42ade8:	b.hi	42ae1c <ferror@plt+0x26e8c>  // b.pmore
  42adec:	mov	w0, #0x5                   	// #5
  42adf0:	mov	w5, #0xf8                  	// #248
  42adf4:	mov	w3, w0
  42adf8:	b	42ad88 <ferror@plt+0x26df8>
  42adfc:	mov	w0, #0x3                   	// #3
  42ae00:	mov	w5, #0xe0                  	// #224
  42ae04:	mov	w3, w0
  42ae08:	b	42ad88 <ferror@plt+0x26df8>
  42ae0c:	mov	w0, #0x4                   	// #4
  42ae10:	mov	w5, #0xf0                  	// #240
  42ae14:	mov	w3, w0
  42ae18:	b	42ad88 <ferror@plt+0x26df8>
  42ae1c:	mov	w0, #0x6                   	// #6
  42ae20:	mov	w5, #0xfc                  	// #252
  42ae24:	mov	w3, w0
  42ae28:	b	42ad88 <ferror@plt+0x26df8>
  42ae2c:	nop
  42ae30:	stp	x29, x30, [sp, #-32]!
  42ae34:	mov	x7, x0
  42ae38:	mov	x8, x1
  42ae3c:	add	x6, sp, #0x10
  42ae40:	mov	x29, sp
  42ae44:	mov	x1, x6
  42ae48:	mov	w0, w2
  42ae4c:	bl	42ad68 <ferror@plt+0x26dd8>
  42ae50:	mov	w3, w0
  42ae54:	mov	x1, x8
  42ae58:	mov	x0, x7
  42ae5c:	mov	x2, x6
  42ae60:	strb	wzr, [x6, w3, sxtw]
  42ae64:	bl	421660 <ferror@plt+0x1d6d0>
  42ae68:	ldp	x29, x30, [sp], #32
  42ae6c:	ret
  42ae70:	stp	x29, x30, [sp, #-32]!
  42ae74:	mov	x7, x0
  42ae78:	mov	x8, x1
  42ae7c:	add	x6, sp, #0x10
  42ae80:	mov	x29, sp
  42ae84:	mov	x1, x6
  42ae88:	mov	w0, w2
  42ae8c:	bl	42ad68 <ferror@plt+0x26dd8>
  42ae90:	mov	w3, w0
  42ae94:	mov	x1, x8
  42ae98:	mov	x0, x7
  42ae9c:	mov	x2, x6
  42aea0:	strb	wzr, [x6, w3, sxtw]
  42aea4:	bl	4218a8 <ferror@plt+0x1d918>
  42aea8:	ldp	x29, x30, [sp], #32
  42aeac:	ret
  42aeb0:	mov	x2, x0
  42aeb4:	cbz	x1, 42af38 <ferror@plt+0x26fa8>
  42aeb8:	ldrb	w0, [x0]
  42aebc:	cmp	w0, #0x7f
  42aec0:	b.ls	42aed0 <ferror@plt+0x26f40>  // b.plast
  42aec4:	cmp	w0, #0xbf
  42aec8:	b.hi	42aed4 <ferror@plt+0x26f44>  // b.pmore
  42aecc:	mov	w0, #0xffffffff            	// #-1
  42aed0:	ret
  42aed4:	cmp	w0, #0xdf
  42aed8:	b.ls	42af40 <ferror@plt+0x26fb0>  // b.plast
  42aedc:	cmp	w0, #0xef
  42aee0:	b.hi	42afc0 <ferror@plt+0x27030>  // b.pmore
  42aee4:	mov	x3, #0x3                   	// #3
  42aee8:	and	w0, w0, #0xf
  42aeec:	mov	w4, w3
  42aef0:	mov	w5, #0x800                 	// #2048
  42aef4:	cmp	x3, x1
  42aef8:	b.ls	42af58 <ferror@plt+0x26fc8>  // b.plast
  42aefc:	cmp	x1, #0x1
  42af00:	b.le	42af38 <ferror@plt+0x26fa8>
  42af04:	mov	w0, #0x1                   	// #1
  42af08:	mov	x4, #0x1                   	// #1
  42af0c:	b	42af18 <ferror@plt+0x26f88>
  42af10:	cmp	x1, w4, uxtw
  42af14:	b.le	42af38 <ferror@plt+0x26fa8>
  42af18:	ldrb	w3, [x2, x4]
  42af1c:	add	w4, w0, #0x1
  42af20:	mov	x0, x4
  42af24:	and	w3, w3, #0xc0
  42af28:	cmp	w3, #0x80
  42af2c:	b.eq	42af10 <ferror@plt+0x26f80>  // b.none
  42af30:	mov	w0, #0xffffffff            	// #-1
  42af34:	b	42aed0 <ferror@plt+0x26f40>
  42af38:	mov	w0, #0xfffffffe            	// #-2
  42af3c:	ret
  42af40:	mov	x3, #0x2                   	// #2
  42af44:	and	w0, w0, #0x1f
  42af48:	mov	w4, w3
  42af4c:	cmp	x3, x1
  42af50:	mov	w5, #0x80                  	// #128
  42af54:	b.hi	42aefc <ferror@plt+0x26f6c>  // b.pmore
  42af58:	add	x1, x2, #0x1
  42af5c:	add	x2, x2, x4
  42af60:	ldrb	w3, [x1]
  42af64:	and	w4, w3, #0xc0
  42af68:	cmp	w4, #0x80
  42af6c:	b.eq	42af80 <ferror@plt+0x26ff0>  // b.none
  42af70:	cmp	w3, #0x0
  42af74:	cset	w0, ne  // ne = any
  42af78:	sub	w0, w0, #0x2
  42af7c:	ret
  42af80:	add	x1, x1, #0x1
  42af84:	bfi	w3, w0, #6, #26
  42af88:	mov	w0, w3
  42af8c:	cmp	x2, x1
  42af90:	b.ne	42af60 <ferror@plt+0x26fd0>  // b.any
  42af94:	cmp	w3, w5
  42af98:	b.cc	42aecc <ferror@plt+0x26f3c>  // b.lo, b.ul, b.last
  42af9c:	tbnz	w3, #31, 42aed0 <ferror@plt+0x26f40>
  42afa0:	mov	w1, #0x10ffff              	// #1114111
  42afa4:	cmp	w3, w1
  42afa8:	b.hi	42aecc <ferror@plt+0x26f3c>  // b.pmore
  42afac:	and	w2, w3, #0xfffff800
  42afb0:	mov	w1, #0xd800                	// #55296
  42afb4:	cmp	w2, w1
  42afb8:	csinv	w0, w3, wzr, ne  // ne = any
  42afbc:	ret
  42afc0:	cmp	w0, #0xf7
  42afc4:	b.ls	42afe4 <ferror@plt+0x27054>  // b.plast
  42afc8:	cmp	w0, #0xfb
  42afcc:	b.hi	42aff8 <ferror@plt+0x27068>  // b.pmore
  42afd0:	mov	x3, #0x5                   	// #5
  42afd4:	and	w0, w0, #0x3
  42afd8:	mov	w4, w3
  42afdc:	mov	w5, #0x200000              	// #2097152
  42afe0:	b	42aef4 <ferror@plt+0x26f64>
  42afe4:	mov	x3, #0x4                   	// #4
  42afe8:	and	w0, w0, #0x7
  42afec:	mov	w4, w3
  42aff0:	mov	w5, #0x10000               	// #65536
  42aff4:	b	42aef4 <ferror@plt+0x26f64>
  42aff8:	cmp	w0, #0xfd
  42affc:	b.hi	42aecc <ferror@plt+0x26f3c>  // b.pmore
  42b000:	mov	x3, #0x6                   	// #6
  42b004:	and	w0, w0, #0x1
  42b008:	mov	w4, w3
  42b00c:	mov	w5, #0x4000000             	// #67108864
  42b010:	b	42aef4 <ferror@plt+0x26f64>
  42b014:	nop
  42b018:	stp	x29, x30, [sp, #-48]!
  42b01c:	mov	x29, sp
  42b020:	cbz	x0, 42b178 <ferror@plt+0x271e8>
  42b024:	stp	x19, x20, [sp, #16]
  42b028:	mov	x4, x0
  42b02c:	mov	x20, x2
  42b030:	tbnz	x1, #63, 42b120 <ferror@plt+0x27190>
  42b034:	add	x5, x0, x1
  42b038:	adrp	x7, 45a000 <ferror@plt+0x56070>
  42b03c:	add	x7, x7, #0x318
  42b040:	cmp	x0, x5
  42b044:	mov	x1, x0
  42b048:	add	x7, x7, #0x10
  42b04c:	mov	w0, #0x0                   	// #0
  42b050:	b.cc	42b068 <ferror@plt+0x270d8>  // b.lo, b.ul, b.last
  42b054:	b	42b1c0 <ferror@plt+0x27230>
  42b058:	ldrb	w3, [x7, x6]
  42b05c:	add	x1, x1, x3
  42b060:	cmp	x1, x5
  42b064:	b.cs	42b1b0 <ferror@plt+0x27220>  // b.hs, b.nlast
  42b068:	ldrb	w3, [x1]
  42b06c:	mov	w19, w0
  42b070:	add	w0, w0, #0x1
  42b074:	and	x6, x3, #0xff
  42b078:	cbnz	w3, 42b058 <ferror@plt+0x270c8>
  42b07c:	sxtw	x0, w0
  42b080:	mov	x1, #0x4                   	// #4
  42b084:	str	x4, [sp, #40]
  42b088:	bl	413768 <ferror@plt+0xf7d8>
  42b08c:	ldr	x4, [sp, #40]
  42b090:	cbz	w19, 42b1d8 <ferror@plt+0x27248>
  42b094:	mov	x6, #0x0                   	// #0
  42b098:	mov	w2, #0xfffd                	// #65533
  42b09c:	b	42b0b8 <ferror@plt+0x27128>
  42b0a0:	tbnz	w1, #6, 42b0f4 <ferror@plt+0x27164>
  42b0a4:	str	w2, [x0, x6, lsl #2]
  42b0a8:	add	x6, x6, #0x1
  42b0ac:	cmp	w19, w6
  42b0b0:	b.le	42b0d4 <ferror@plt+0x27144>
  42b0b4:	nop
  42b0b8:	ldrb	w1, [x4], #1
  42b0bc:	cmp	w1, #0x7f
  42b0c0:	b.hi	42b0a0 <ferror@plt+0x27110>  // b.pmore
  42b0c4:	str	w1, [x0, x6, lsl #2]
  42b0c8:	add	x6, x6, #0x1
  42b0cc:	cmp	w19, w6
  42b0d0:	b.gt	42b0b8 <ferror@plt+0x27128>
  42b0d4:	add	x1, x0, w19, sxtw #2
  42b0d8:	str	wzr, [x1]
  42b0dc:	cbz	x20, 42b1a4 <ferror@plt+0x27214>
  42b0e0:	sxtw	x19, w19
  42b0e4:	str	x19, [x20]
  42b0e8:	ldp	x19, x20, [sp, #16]
  42b0ec:	ldp	x29, x30, [sp], #48
  42b0f0:	ret
  42b0f4:	mov	w3, #0x40                  	// #64
  42b0f8:	ldrb	w5, [x4], #1
  42b0fc:	lsl	w3, w3, #5
  42b100:	bfi	w5, w1, #6, #26
  42b104:	mov	w1, w5
  42b108:	tst	w5, w3
  42b10c:	b.ne	42b0f8 <ferror@plt+0x27168>  // b.any
  42b110:	sub	w3, w3, #0x1
  42b114:	and	w1, w3, w5
  42b118:	str	w1, [x0, x6, lsl #2]
  42b11c:	b	42b0c8 <ferror@plt+0x27138>
  42b120:	ldrb	w0, [x0]
  42b124:	cbz	w0, 42b1c0 <ferror@plt+0x27230>
  42b128:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b12c:	add	x3, x3, #0x318
  42b130:	add	x3, x3, #0x10
  42b134:	mov	x1, x4
  42b138:	mov	w19, #0x0                   	// #0
  42b13c:	nop
  42b140:	and	x0, x0, #0xff
  42b144:	mov	w2, w19
  42b148:	add	w19, w19, #0x1
  42b14c:	ldrb	w0, [x3, x0]
  42b150:	add	x1, x1, x0
  42b154:	ldrb	w0, [x1]
  42b158:	cbnz	w0, 42b140 <ferror@plt+0x271b0>
  42b15c:	add	w0, w2, #0x2
  42b160:	sxtw	x0, w0
  42b164:	mov	x1, #0x4                   	// #4
  42b168:	str	x4, [sp, #40]
  42b16c:	bl	413768 <ferror@plt+0xf7d8>
  42b170:	ldr	x4, [sp, #40]
  42b174:	b	42b094 <ferror@plt+0x27104>
  42b178:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b17c:	add	x1, x1, #0x318
  42b180:	add	x1, x1, #0x110
  42b184:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b188:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b18c:	add	x2, x2, #0x558
  42b190:	add	x0, x0, #0x108
  42b194:	bl	414da8 <ferror@plt+0x10e18>
  42b198:	mov	x0, #0x0                   	// #0
  42b19c:	ldp	x29, x30, [sp], #48
  42b1a0:	ret
  42b1a4:	ldp	x19, x20, [sp, #16]
  42b1a8:	ldp	x29, x30, [sp], #48
  42b1ac:	ret
  42b1b0:	add	w1, w19, #0x2
  42b1b4:	mov	w19, w0
  42b1b8:	sxtw	x0, w1
  42b1bc:	b	42b164 <ferror@plt+0x271d4>
  42b1c0:	mov	x1, #0x4                   	// #4
  42b1c4:	mov	x0, #0x1                   	// #1
  42b1c8:	mov	w19, #0x0                   	// #0
  42b1cc:	bl	413768 <ferror@plt+0xf7d8>
  42b1d0:	mov	x1, x0
  42b1d4:	b	42b0d8 <ferror@plt+0x27148>
  42b1d8:	mov	x1, x0
  42b1dc:	b	42b0d8 <ferror@plt+0x27148>
  42b1e0:	stp	x29, x30, [sp, #-64]!
  42b1e4:	adrp	x9, 45a000 <ferror@plt+0x56070>
  42b1e8:	add	x9, x9, #0x318
  42b1ec:	mov	x29, sp
  42b1f0:	stp	x19, x20, [sp, #16]
  42b1f4:	add	x9, x9, #0x10
  42b1f8:	mov	x19, x0
  42b1fc:	stp	x21, x22, [sp, #32]
  42b200:	mov	w20, #0x0                   	// #0
  42b204:	mov	x21, x0
  42b208:	stp	x23, x24, [sp, #48]
  42b20c:	mov	x22, x2
  42b210:	mov	x24, x4
  42b214:	mov	x23, x3
  42b218:	add	x4, x0, x1
  42b21c:	tbnz	x1, #63, 42b2c0 <ferror@plt+0x27330>
  42b220:	sub	x0, x4, x19
  42b224:	cmp	x0, #0x0
  42b228:	b.le	42b328 <ferror@plt+0x27398>
  42b22c:	ldrb	w5, [x19]
  42b230:	cbz	w5, 42b328 <ferror@plt+0x27398>
  42b234:	cmp	w5, #0x7f
  42b238:	b.ls	42b2ac <ferror@plt+0x2731c>  // b.plast
  42b23c:	cmp	w5, #0xbf
  42b240:	b.hi	42b2d0 <ferror@plt+0x27340>  // b.pmore
  42b244:	bl	435620 <ferror@plt+0x31690>
  42b248:	mov	w1, w0
  42b24c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b250:	mov	x0, x24
  42b254:	add	x3, x3, #0x228
  42b258:	mov	w2, #0x1                   	// #1
  42b25c:	mov	x24, #0x0                   	// #0
  42b260:	bl	4097a8 <ferror@plt+0x5818>
  42b264:	nop
  42b268:	cbz	x22, 42b274 <ferror@plt+0x272e4>
  42b26c:	sub	x19, x19, x21
  42b270:	str	x19, [x22]
  42b274:	mov	x0, x24
  42b278:	ldp	x19, x20, [sp, #16]
  42b27c:	ldp	x21, x22, [sp, #32]
  42b280:	ldp	x23, x24, [sp, #48]
  42b284:	ldp	x29, x30, [sp], #64
  42b288:	ret
  42b28c:	add	x6, x6, #0x1
  42b290:	bfi	w7, w8, #6, #26
  42b294:	mov	w8, w7
  42b298:	cmp	x0, x6
  42b29c:	b.ne	42b3c0 <ferror@plt+0x27430>  // b.any
  42b2a0:	cmp	w7, w10
  42b2a4:	b.cc	42b244 <ferror@plt+0x272b4>  // b.lo, b.ul, b.last
  42b2a8:	tbnz	w7, #31, 42b45c <ferror@plt+0x274cc>
  42b2ac:	and	x5, x5, #0xff
  42b2b0:	add	w20, w20, #0x1
  42b2b4:	ldrb	w0, [x9, x5]
  42b2b8:	add	x19, x19, x0
  42b2bc:	tbz	x1, #63, 42b220 <ferror@plt+0x27290>
  42b2c0:	ldrb	w5, [x19]
  42b2c4:	cbz	w5, 42b328 <ferror@plt+0x27398>
  42b2c8:	mov	x0, #0x6                   	// #6
  42b2cc:	b	42b234 <ferror@plt+0x272a4>
  42b2d0:	cmp	w5, #0xdf
  42b2d4:	b.hi	42b394 <ferror@plt+0x27404>  // b.pmore
  42b2d8:	mov	x3, #0x2                   	// #2
  42b2dc:	and	w8, w5, #0x1f
  42b2e0:	mov	w2, w3
  42b2e4:	mov	w10, #0x80                  	// #128
  42b2e8:	cmp	x0, x3
  42b2ec:	b.cs	42b3b4 <ferror@plt+0x27424>  // b.hs, b.nlast
  42b2f0:	cmp	x0, #0x1
  42b2f4:	b.eq	42b320 <ferror@plt+0x27390>  // b.none
  42b2f8:	mov	w1, #0x1                   	// #1
  42b2fc:	mov	x3, #0x1                   	// #1
  42b300:	ldrb	w2, [x19, x3]
  42b304:	add	w3, w1, #0x1
  42b308:	mov	x1, x3
  42b30c:	and	w2, w2, #0xc0
  42b310:	cmp	w2, #0x80
  42b314:	b.ne	42b244 <ferror@plt+0x272b4>  // b.any
  42b318:	cmp	x0, w3, uxtw
  42b31c:	b.gt	42b300 <ferror@plt+0x27370>
  42b320:	cbz	x22, 42b438 <ferror@plt+0x274a8>
  42b324:	nop
  42b328:	add	w0, w20, #0x1
  42b32c:	mov	x1, #0x4                   	// #4
  42b330:	sxtw	x0, w0
  42b334:	bl	413768 <ferror@plt+0xf7d8>
  42b338:	mov	x24, x0
  42b33c:	cbz	w20, 42b430 <ferror@plt+0x274a0>
  42b340:	adrp	x7, 45a000 <ferror@plt+0x56070>
  42b344:	add	x7, x7, #0x318
  42b348:	add	x7, x7, #0x10
  42b34c:	mov	x19, x21
  42b350:	mov	x6, #0x0                   	// #0
  42b354:	nop
  42b358:	mov	x0, x19
  42b35c:	bl	42aa70 <ferror@plt+0x26ae0>
  42b360:	ldrb	w1, [x19]
  42b364:	str	w0, [x24, x6, lsl #2]
  42b368:	add	x6, x6, #0x1
  42b36c:	cmp	w20, w6
  42b370:	ldrb	w1, [x7, x1]
  42b374:	add	x19, x19, x1
  42b378:	b.gt	42b358 <ferror@plt+0x273c8>
  42b37c:	add	x0, x24, w20, sxtw #2
  42b380:	str	wzr, [x0]
  42b384:	cbz	x23, 42b268 <ferror@plt+0x272d8>
  42b388:	sxtw	x20, w20
  42b38c:	str	x20, [x23]
  42b390:	b	42b268 <ferror@plt+0x272d8>
  42b394:	cmp	w5, #0xef
  42b398:	b.hi	42b3dc <ferror@plt+0x2744c>  // b.pmore
  42b39c:	mov	x3, #0x3                   	// #3
  42b3a0:	and	w8, w5, #0xf
  42b3a4:	mov	w2, w3
  42b3a8:	cmp	x0, x3
  42b3ac:	mov	w10, #0x800                 	// #2048
  42b3b0:	b.cc	42b2f0 <ferror@plt+0x27360>  // b.lo, b.ul, b.last
  42b3b4:	mov	w0, w2
  42b3b8:	mov	x6, #0x1                   	// #1
  42b3bc:	nop
  42b3c0:	ldrb	w7, [x19, x6]
  42b3c4:	and	w2, w7, #0xc0
  42b3c8:	cmp	w2, #0x80
  42b3cc:	b.eq	42b28c <ferror@plt+0x272fc>  // b.none
  42b3d0:	cbnz	w7, 42b244 <ferror@plt+0x272b4>
  42b3d4:	cbnz	x22, 42b328 <ferror@plt+0x27398>
  42b3d8:	b	42b438 <ferror@plt+0x274a8>
  42b3dc:	cmp	w5, #0xf7
  42b3e0:	b.hi	42b3f8 <ferror@plt+0x27468>  // b.pmore
  42b3e4:	mov	x3, #0x4                   	// #4
  42b3e8:	and	w8, w5, #0x7
  42b3ec:	mov	w2, w3
  42b3f0:	mov	w10, #0x10000               	// #65536
  42b3f4:	b	42b2e8 <ferror@plt+0x27358>
  42b3f8:	cmp	w5, #0xfb
  42b3fc:	b.ls	42b41c <ferror@plt+0x2748c>  // b.plast
  42b400:	cmp	w5, #0xfd
  42b404:	b.hi	42b244 <ferror@plt+0x272b4>  // b.pmore
  42b408:	mov	x3, #0x6                   	// #6
  42b40c:	and	w8, w5, #0x1
  42b410:	mov	w2, w3
  42b414:	mov	w10, #0x4000000             	// #67108864
  42b418:	b	42b2e8 <ferror@plt+0x27358>
  42b41c:	mov	x3, #0x5                   	// #5
  42b420:	and	w8, w5, #0x3
  42b424:	mov	w2, w3
  42b428:	mov	w10, #0x200000              	// #2097152
  42b42c:	b	42b2e8 <ferror@plt+0x27358>
  42b430:	mov	x19, x21
  42b434:	b	42b380 <ferror@plt+0x273f0>
  42b438:	bl	435620 <ferror@plt+0x31690>
  42b43c:	mov	w1, w0
  42b440:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b444:	mov	x0, x24
  42b448:	add	x3, x3, #0x1f8
  42b44c:	mov	w2, #0x3                   	// #3
  42b450:	mov	x24, #0x0                   	// #0
  42b454:	bl	4097a8 <ferror@plt+0x5818>
  42b458:	b	42b274 <ferror@plt+0x272e4>
  42b45c:	cmn	w7, #0x2
  42b460:	b.ne	42b244 <ferror@plt+0x272b4>  // b.any
  42b464:	cbnz	x22, 42b328 <ferror@plt+0x27398>
  42b468:	b	42b438 <ferror@plt+0x274a8>
  42b46c:	nop
  42b470:	stp	x29, x30, [sp, #-64]!
  42b474:	mov	x6, #0x0                   	// #0
  42b478:	mov	x29, sp
  42b47c:	stp	x23, x24, [sp, #48]
  42b480:	mov	x23, x4
  42b484:	stp	x19, x20, [sp, #16]
  42b488:	mov	x20, x2
  42b48c:	mov	w19, #0x0                   	// #0
  42b490:	mov	w2, #0x1fffff              	// #2097151
  42b494:	stp	x21, x22, [sp, #32]
  42b498:	mov	x22, x0
  42b49c:	mov	x21, x3
  42b4a0:	mov	w0, #0xffff                	// #65535
  42b4a4:	mov	w3, #0x3ffffff             	// #67108863
  42b4a8:	sxtw	x24, w6
  42b4ac:	tbnz	x1, #63, 42b4b8 <ferror@plt+0x27528>
  42b4b0:	cmp	x1, x6
  42b4b4:	b.le	42b510 <ferror@plt+0x27580>
  42b4b8:	ldr	w5, [x22, x6, lsl #2]
  42b4bc:	mov	w7, #0x1                   	// #1
  42b4c0:	add	x6, x6, #0x1
  42b4c4:	cmp	w5, #0x0
  42b4c8:	cbz	w5, 42b510 <ferror@plt+0x27580>
  42b4cc:	b.lt	42b58c <ferror@plt+0x275fc>  // b.tstop
  42b4d0:	cmp	w5, #0x7f
  42b4d4:	b.ls	42b508 <ferror@plt+0x27578>  // b.plast
  42b4d8:	cmp	w5, #0x7ff
  42b4dc:	mov	w7, #0x2                   	// #2
  42b4e0:	b.ls	42b508 <ferror@plt+0x27578>  // b.plast
  42b4e4:	cmp	w5, w0
  42b4e8:	mov	w7, #0x3                   	// #3
  42b4ec:	b.ls	42b508 <ferror@plt+0x27578>  // b.plast
  42b4f0:	cmp	w5, w2
  42b4f4:	mov	w7, #0x4                   	// #4
  42b4f8:	b.ls	42b508 <ferror@plt+0x27578>  // b.plast
  42b4fc:	cmp	w5, w3
  42b500:	cset	w7, hi  // hi = pmore
  42b504:	add	w7, w7, #0x5
  42b508:	add	w19, w19, w7
  42b50c:	b	42b4a8 <ferror@plt+0x27518>
  42b510:	add	w0, w19, #0x1
  42b514:	mov	x24, #0x0                   	// #0
  42b518:	sxtw	x0, w0
  42b51c:	bl	413538 <ferror@plt+0xf5a8>
  42b520:	add	x19, x0, w19, sxtw
  42b524:	mov	x23, x0
  42b528:	mov	x1, x0
  42b52c:	cmp	x0, x19
  42b530:	b.cs	42b55c <ferror@plt+0x275cc>  // b.hs, b.nlast
  42b534:	sub	x22, x22, #0x4
  42b538:	mov	x6, #0x1                   	// #1
  42b53c:	nop
  42b540:	ldr	w0, [x22, x6, lsl #2]
  42b544:	sxtw	x24, w6
  42b548:	add	x6, x6, #0x1
  42b54c:	bl	42ad68 <ferror@plt+0x26dd8>
  42b550:	add	x1, x1, w0, sxtw
  42b554:	cmp	x1, x19
  42b558:	b.cc	42b540 <ferror@plt+0x275b0>  // b.lo, b.ul, b.last
  42b55c:	strb	wzr, [x1]
  42b560:	cbz	x21, 42b56c <ferror@plt+0x275dc>
  42b564:	sub	x1, x1, x23
  42b568:	str	x1, [x21]
  42b56c:	cbz	x20, 42b574 <ferror@plt+0x275e4>
  42b570:	str	x24, [x20]
  42b574:	mov	x0, x23
  42b578:	ldp	x19, x20, [sp, #16]
  42b57c:	ldp	x21, x22, [sp, #32]
  42b580:	ldp	x23, x24, [sp, #48]
  42b584:	ldp	x29, x30, [sp], #64
  42b588:	ret
  42b58c:	bl	435620 <ferror@plt+0x31690>
  42b590:	mov	w1, w0
  42b594:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b598:	mov	x0, x23
  42b59c:	add	x3, x3, #0x258
  42b5a0:	mov	w2, #0x1                   	// #1
  42b5a4:	mov	x23, #0x0                   	// #0
  42b5a8:	bl	4097a8 <ferror@plt+0x5818>
  42b5ac:	b	42b56c <ferror@plt+0x275dc>
  42b5b0:	stp	x29, x30, [sp, #-64]!
  42b5b4:	mov	x29, sp
  42b5b8:	stp	x23, x24, [sp, #48]
  42b5bc:	cbz	x0, 42b7a4 <ferror@plt+0x27814>
  42b5c0:	mov	x24, x0
  42b5c4:	stp	x19, x20, [sp, #16]
  42b5c8:	mov	x20, x2
  42b5cc:	mov	x19, x0
  42b5d0:	mov	x23, x4
  42b5d4:	mov	w5, #0x0                   	// #0
  42b5d8:	mov	w10, #0xffff                	// #65535
  42b5dc:	mov	w4, #0x1fffff              	// #2097151
  42b5e0:	mov	w11, #0x3ffffff             	// #67108863
  42b5e4:	mov	w9, #0x2800                	// #10240
  42b5e8:	mov	w8, #0xffff2800            	// #-55296
  42b5ec:	stp	x21, x22, [sp, #32]
  42b5f0:	mov	x21, x3
  42b5f4:	mov	w22, #0x0                   	// #0
  42b5f8:	mov	w3, #0x2400                	// #9216
  42b5fc:	nop
  42b600:	tbnz	x1, #63, 42b610 <ferror@plt+0x27680>
  42b604:	sub	x0, x19, x24
  42b608:	cmp	x1, x0, asr #1
  42b60c:	b.le	42b6a8 <ferror@plt+0x27718>
  42b610:	ldrh	w6, [x19]
  42b614:	cbz	w6, 42b6a8 <ferror@plt+0x27718>
  42b618:	add	w7, w6, w3
  42b61c:	and	w7, w7, #0xffff
  42b620:	cmp	w7, #0x3ff
  42b624:	b.hi	42b688 <ferror@plt+0x276f8>  // b.pmore
  42b628:	cbz	w5, 42b780 <ferror@plt+0x277f0>
  42b62c:	add	w5, w5, w8
  42b630:	add	w5, w6, w5, lsl #10
  42b634:	add	w5, w5, w3
  42b638:	cmp	w5, #0x7f
  42b63c:	mov	w2, #0x1                   	// #1
  42b640:	b.ls	42b678 <ferror@plt+0x276e8>  // b.plast
  42b644:	cmp	w5, #0x7ff
  42b648:	mov	w2, #0x2                   	// #2
  42b64c:	b.ls	42b678 <ferror@plt+0x276e8>  // b.plast
  42b650:	cmp	w5, w10
  42b654:	mov	w2, #0x3                   	// #3
  42b658:	b.ls	42b678 <ferror@plt+0x276e8>  // b.plast
  42b65c:	cmp	w5, w4
  42b660:	mov	w2, #0x4                   	// #4
  42b664:	b.ls	42b678 <ferror@plt+0x276e8>  // b.plast
  42b668:	cmp	w5, w11
  42b66c:	cset	w2, hi  // hi = pmore
  42b670:	add	w2, w2, #0x5
  42b674:	nop
  42b678:	add	w22, w22, w2
  42b67c:	add	x19, x19, #0x2
  42b680:	mov	w5, #0x0                   	// #0
  42b684:	b	42b600 <ferror@plt+0x27670>
  42b688:	cbnz	w5, 42b780 <ferror@plt+0x277f0>
  42b68c:	add	w2, w6, w9
  42b690:	mov	w5, w6
  42b694:	and	w2, w2, #0xffff
  42b698:	cmp	w2, #0x3ff
  42b69c:	b.hi	42b638 <ferror@plt+0x276a8>  // b.pmore
  42b6a0:	add	x19, x19, #0x2
  42b6a4:	b	42b600 <ferror@plt+0x27670>
  42b6a8:	cmp	w5, #0x0
  42b6ac:	ccmp	x20, #0x0, #0x0, ne  // ne = any
  42b6b0:	b.eq	42b7d8 <ferror@plt+0x27848>  // b.none
  42b6b4:	add	w0, w22, #0x1
  42b6b8:	mov	x19, x24
  42b6bc:	sxtw	x0, w0
  42b6c0:	bl	413538 <ferror@plt+0xf5a8>
  42b6c4:	add	x22, x0, w22, sxtw
  42b6c8:	mov	x23, x0
  42b6cc:	mov	x1, x0
  42b6d0:	cmp	x22, x0
  42b6d4:	b.ls	42b748 <ferror@plt+0x277b8>  // b.plast
  42b6d8:	mov	w6, #0x0                   	// #0
  42b6dc:	mov	w7, #0x2400                	// #9216
  42b6e0:	mov	w9, #0x2800                	// #10240
  42b6e4:	mov	w8, #0xffff2800            	// #-55296
  42b6e8:	b	42b708 <ferror@plt+0x27778>
  42b6ec:	add	w0, w2, w7
  42b6f0:	mov	w6, #0x0                   	// #0
  42b6f4:	bl	42ad68 <ferror@plt+0x26dd8>
  42b6f8:	add	x1, x1, w0, sxtw
  42b6fc:	add	x19, x19, #0x2
  42b700:	cmp	x1, x22
  42b704:	b.cs	42b748 <ferror@plt+0x277b8>  // b.hs, b.nlast
  42b708:	ldrh	w0, [x19]
  42b70c:	add	w2, w6, w8
  42b710:	add	w3, w0, w7
  42b714:	add	w4, w0, w9
  42b718:	and	w3, w3, #0xffff
  42b71c:	and	w4, w4, #0xffff
  42b720:	add	w2, w0, w2, lsl #10
  42b724:	cmp	w3, #0x3ff
  42b728:	b.ls	42b6ec <ferror@plt+0x2775c>  // b.plast
  42b72c:	cmp	w4, #0x3ff
  42b730:	b.hi	42b6f4 <ferror@plt+0x27764>  // b.pmore
  42b734:	mov	w6, w0
  42b738:	add	x19, x19, #0x2
  42b73c:	cmp	x1, x22
  42b740:	b.cc	42b708 <ferror@plt+0x27778>  // b.lo, b.ul, b.last
  42b744:	nop
  42b748:	strb	wzr, [x1]
  42b74c:	cbz	x21, 42b758 <ferror@plt+0x277c8>
  42b750:	sub	x1, x1, x23
  42b754:	str	x1, [x21]
  42b758:	cbz	x20, 42b810 <ferror@plt+0x27880>
  42b75c:	sub	x19, x19, x24
  42b760:	ldp	x21, x22, [sp, #32]
  42b764:	asr	x19, x19, #1
  42b768:	str	x19, [x20]
  42b76c:	ldp	x19, x20, [sp, #16]
  42b770:	mov	x0, x23
  42b774:	ldp	x23, x24, [sp, #48]
  42b778:	ldp	x29, x30, [sp], #64
  42b77c:	ret
  42b780:	bl	435620 <ferror@plt+0x31690>
  42b784:	mov	w1, w0
  42b788:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b78c:	mov	x0, x23
  42b790:	add	x3, x3, #0x280
  42b794:	mov	w2, #0x1                   	// #1
  42b798:	mov	x23, #0x0                   	// #0
  42b79c:	bl	4097a8 <ferror@plt+0x5818>
  42b7a0:	b	42b758 <ferror@plt+0x277c8>
  42b7a4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b7a8:	add	x1, x1, #0x318
  42b7ac:	add	x1, x1, #0x128
  42b7b0:	mov	x23, #0x0                   	// #0
  42b7b4:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b7b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b7bc:	add	x2, x2, #0x558
  42b7c0:	add	x0, x0, #0x108
  42b7c4:	bl	414da8 <ferror@plt+0x10e18>
  42b7c8:	mov	x0, x23
  42b7cc:	ldp	x23, x24, [sp, #48]
  42b7d0:	ldp	x29, x30, [sp], #64
  42b7d4:	ret
  42b7d8:	bl	435620 <ferror@plt+0x31690>
  42b7dc:	mov	w1, w0
  42b7e0:	mov	w2, #0x3                   	// #3
  42b7e4:	mov	x0, x23
  42b7e8:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b7ec:	mov	x23, #0x0                   	// #0
  42b7f0:	add	x3, x3, #0x1f8
  42b7f4:	bl	4097a8 <ferror@plt+0x5818>
  42b7f8:	mov	x0, x23
  42b7fc:	ldp	x19, x20, [sp, #16]
  42b800:	ldp	x21, x22, [sp, #32]
  42b804:	ldp	x23, x24, [sp, #48]
  42b808:	ldp	x29, x30, [sp], #64
  42b80c:	ret
  42b810:	ldp	x19, x20, [sp, #16]
  42b814:	ldp	x21, x22, [sp, #32]
  42b818:	b	42b770 <ferror@plt+0x277e0>
  42b81c:	nop
  42b820:	stp	x29, x30, [sp, #-64]!
  42b824:	mov	x29, sp
  42b828:	cbz	x0, 42b9a0 <ferror@plt+0x27a10>
  42b82c:	stp	x21, x22, [sp, #32]
  42b830:	mov	x22, x2
  42b834:	mov	x21, x0
  42b838:	stp	x23, x24, [sp, #48]
  42b83c:	mov	x23, x3
  42b840:	mov	x24, x4
  42b844:	mov	w8, #0x0                   	// #0
  42b848:	mov	w9, #0x2400                	// #9216
  42b84c:	stp	x19, x20, [sp, #16]
  42b850:	mov	x19, x0
  42b854:	mov	w20, #0x0                   	// #0
  42b858:	mov	w0, #0x2800                	// #10240
  42b85c:	nop
  42b860:	sub	x5, x19, x21
  42b864:	tbnz	x1, #63, 42b870 <ferror@plt+0x278e0>
  42b868:	cmp	x1, x5, asr #1
  42b86c:	b.le	42b8bc <ferror@plt+0x2792c>
  42b870:	ldrh	w5, [x19]
  42b874:	add	w6, w5, w9
  42b878:	add	w7, w5, w0
  42b87c:	and	w6, w6, #0xffff
  42b880:	and	w7, w7, #0xffff
  42b884:	cbz	w5, 42b8bc <ferror@plt+0x2792c>
  42b888:	cmp	w6, #0x3ff
  42b88c:	b.hi	42b8a4 <ferror@plt+0x27914>  // b.pmore
  42b890:	cbz	w8, 42b97c <ferror@plt+0x279ec>
  42b894:	add	w20, w20, #0x4
  42b898:	add	x19, x19, #0x2
  42b89c:	mov	w8, #0x0                   	// #0
  42b8a0:	b	42b860 <ferror@plt+0x278d0>
  42b8a4:	cbnz	w8, 42b97c <ferror@plt+0x279ec>
  42b8a8:	mov	w8, w5
  42b8ac:	cmp	w7, #0x3ff
  42b8b0:	b.hi	42b894 <ferror@plt+0x27904>  // b.pmore
  42b8b4:	add	x19, x19, #0x2
  42b8b8:	b	42b860 <ferror@plt+0x278d0>
  42b8bc:	cmp	w8, #0x0
  42b8c0:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  42b8c4:	b.eq	42b9cc <ferror@plt+0x27a3c>  // b.none
  42b8c8:	add	w0, w20, #0x4
  42b8cc:	mov	x19, x21
  42b8d0:	sxtw	x0, w0
  42b8d4:	bl	413538 <ferror@plt+0xf5a8>
  42b8d8:	add	x20, x0, w20, sxtw
  42b8dc:	mov	x6, x0
  42b8e0:	cmp	x20, x0
  42b8e4:	b.ls	42b934 <ferror@plt+0x279a4>  // b.plast
  42b8e8:	mov	w3, #0x0                   	// #0
  42b8ec:	mov	w7, #0x2400                	// #9216
  42b8f0:	mov	w9, #0x2800                	// #10240
  42b8f4:	mov	w8, #0xffff2800            	// #-55296
  42b8f8:	ldrh	w4, [x19]
  42b8fc:	add	w1, w3, w8
  42b900:	add	w5, w4, w7
  42b904:	add	w2, w4, w9
  42b908:	and	w5, w5, #0xffff
  42b90c:	and	w2, w2, #0xffff
  42b910:	add	w1, w4, w1, lsl #10
  42b914:	cmp	w5, #0x3ff
  42b918:	b.hi	42b96c <ferror@plt+0x279dc>  // b.pmore
  42b91c:	add	w4, w1, w7
  42b920:	mov	w3, #0x0                   	// #0
  42b924:	str	w4, [x6], #4
  42b928:	add	x19, x19, #0x2
  42b92c:	cmp	x6, x20
  42b930:	b.cc	42b8f8 <ferror@plt+0x27968>  // b.lo, b.ul, b.last
  42b934:	str	wzr, [x6]
  42b938:	cbz	x23, 42b948 <ferror@plt+0x279b8>
  42b93c:	sub	x1, x6, x0
  42b940:	lsr	x1, x1, #2
  42b944:	str	x1, [x23]
  42b948:	cbz	x22, 42ba00 <ferror@plt+0x27a70>
  42b94c:	sub	x19, x19, x21
  42b950:	ldp	x23, x24, [sp, #48]
  42b954:	asr	x19, x19, #1
  42b958:	str	x19, [x22]
  42b95c:	ldp	x19, x20, [sp, #16]
  42b960:	ldp	x21, x22, [sp, #32]
  42b964:	ldp	x29, x30, [sp], #64
  42b968:	ret
  42b96c:	cmp	w2, #0x3ff
  42b970:	b.hi	42b924 <ferror@plt+0x27994>  // b.pmore
  42b974:	mov	w3, w4
  42b978:	b	42b928 <ferror@plt+0x27998>
  42b97c:	bl	435620 <ferror@plt+0x31690>
  42b980:	mov	w1, w0
  42b984:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b988:	mov	x0, x24
  42b98c:	add	x3, x3, #0x280
  42b990:	mov	w2, #0x1                   	// #1
  42b994:	bl	4097a8 <ferror@plt+0x5818>
  42b998:	mov	x0, #0x0                   	// #0
  42b99c:	b	42b948 <ferror@plt+0x279b8>
  42b9a0:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42b9a4:	add	x1, x1, #0x318
  42b9a8:	add	x1, x1, #0x138
  42b9ac:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42b9b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42b9b4:	add	x2, x2, #0x558
  42b9b8:	add	x0, x0, #0x108
  42b9bc:	bl	414da8 <ferror@plt+0x10e18>
  42b9c0:	mov	x0, #0x0                   	// #0
  42b9c4:	ldp	x29, x30, [sp], #64
  42b9c8:	ret
  42b9cc:	bl	435620 <ferror@plt+0x31690>
  42b9d0:	mov	w1, w0
  42b9d4:	mov	w2, #0x3                   	// #3
  42b9d8:	mov	x0, x24
  42b9dc:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42b9e0:	add	x3, x3, #0x1f8
  42b9e4:	bl	4097a8 <ferror@plt+0x5818>
  42b9e8:	mov	x0, #0x0                   	// #0
  42b9ec:	ldp	x19, x20, [sp, #16]
  42b9f0:	ldp	x21, x22, [sp, #32]
  42b9f4:	ldp	x23, x24, [sp, #48]
  42b9f8:	ldp	x29, x30, [sp], #64
  42b9fc:	ret
  42ba00:	ldp	x19, x20, [sp, #16]
  42ba04:	ldp	x21, x22, [sp, #32]
  42ba08:	ldp	x23, x24, [sp, #48]
  42ba0c:	b	42b964 <ferror@plt+0x279d4>
  42ba10:	stp	x29, x30, [sp, #-64]!
  42ba14:	mov	x29, sp
  42ba18:	stp	x23, x24, [sp, #48]
  42ba1c:	cbz	x0, 42bd18 <ferror@plt+0x27d88>
  42ba20:	stp	x19, x20, [sp, #16]
  42ba24:	adrp	x9, 45a000 <ferror@plt+0x56070>
  42ba28:	add	x9, x9, #0x318
  42ba2c:	stp	x21, x22, [sp, #32]
  42ba30:	mov	x20, x0
  42ba34:	mov	x21, x2
  42ba38:	mov	x22, x3
  42ba3c:	mov	x24, x4
  42ba40:	mov	x19, x0
  42ba44:	add	x9, x9, #0x10
  42ba48:	add	x10, x0, x1
  42ba4c:	mov	w23, #0x0                   	// #0
  42ba50:	mov	w13, #0xd7ff                	// #55295
  42ba54:	mov	w14, #0xdfff                	// #57343
  42ba58:	mov	w11, #0xffff                	// #65535
  42ba5c:	mov	w12, #0x10ffff              	// #1114111
  42ba60:	tbnz	x1, #63, 42bb20 <ferror@plt+0x27b90>
  42ba64:	nop
  42ba68:	sub	x0, x10, x19
  42ba6c:	cmp	x0, #0x0
  42ba70:	b.le	42bb88 <ferror@plt+0x27bf8>
  42ba74:	ldrb	w5, [x19]
  42ba78:	cbz	w5, 42bb88 <ferror@plt+0x27bf8>
  42ba7c:	cmp	w5, #0x7f
  42ba80:	b.ls	42bb0c <ferror@plt+0x27b7c>  // b.plast
  42ba84:	cmp	w5, #0xbf
  42ba88:	b.hi	42bb30 <ferror@plt+0x27ba0>  // b.pmore
  42ba8c:	bl	435620 <ferror@plt+0x31690>
  42ba90:	mov	w1, w0
  42ba94:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42ba98:	mov	x0, x24
  42ba9c:	add	x3, x3, #0x228
  42baa0:	mov	w2, #0x1                   	// #1
  42baa4:	mov	x24, #0x0                   	// #0
  42baa8:	bl	4097a8 <ferror@plt+0x5818>
  42baac:	nop
  42bab0:	cbz	x21, 42bc58 <ferror@plt+0x27cc8>
  42bab4:	sub	x19, x19, x20
  42bab8:	str	x19, [x21]
  42babc:	ldp	x19, x20, [sp, #16]
  42bac0:	ldp	x21, x22, [sp, #32]
  42bac4:	mov	x0, x24
  42bac8:	ldp	x23, x24, [sp, #48]
  42bacc:	ldp	x29, x30, [sp], #64
  42bad0:	ret
  42bad4:	add	x6, x6, #0x1
  42bad8:	bfi	w7, w8, #6, #26
  42badc:	mov	w8, w7
  42bae0:	cmp	x0, x6
  42bae4:	b.ne	42bc98 <ferror@plt+0x27d08>  // b.any
  42bae8:	cmp	w7, w4
  42baec:	b.cc	42ba8c <ferror@plt+0x27afc>  // b.lo, b.ul, b.last
  42baf0:	tbnz	w7, #31, 42bdc0 <ferror@plt+0x27e30>
  42baf4:	cmp	w7, w13
  42baf8:	b.ls	42bb0c <ferror@plt+0x27b7c>  // b.plast
  42bafc:	cmp	w7, w14
  42bb00:	b.ls	42bd4c <ferror@plt+0x27dbc>  // b.plast
  42bb04:	cmp	w7, w11
  42bb08:	b.hi	42bcb4 <ferror@plt+0x27d24>  // b.pmore
  42bb0c:	add	w23, w23, #0x1
  42bb10:	and	x5, x5, #0xff
  42bb14:	ldrb	w0, [x9, x5]
  42bb18:	add	x19, x19, x0
  42bb1c:	tbz	x1, #63, 42ba68 <ferror@plt+0x27ad8>
  42bb20:	ldrb	w5, [x19]
  42bb24:	cbz	w5, 42bb88 <ferror@plt+0x27bf8>
  42bb28:	mov	x0, #0x6                   	// #6
  42bb2c:	b	42ba7c <ferror@plt+0x27aec>
  42bb30:	cmp	w5, #0xdf
  42bb34:	b.hi	42bc70 <ferror@plt+0x27ce0>  // b.pmore
  42bb38:	mov	x3, #0x2                   	// #2
  42bb3c:	and	w8, w5, #0x1f
  42bb40:	mov	w2, w3
  42bb44:	mov	w4, #0x80                  	// #128
  42bb48:	cmp	x0, x3
  42bb4c:	b.cs	42bc90 <ferror@plt+0x27d00>  // b.hs, b.nlast
  42bb50:	cmp	x0, #0x1
  42bb54:	b.eq	42bb80 <ferror@plt+0x27bf0>  // b.none
  42bb58:	mov	w1, #0x1                   	// #1
  42bb5c:	mov	x3, #0x1                   	// #1
  42bb60:	ldrb	w2, [x19, x3]
  42bb64:	add	w3, w1, #0x1
  42bb68:	mov	x1, x3
  42bb6c:	and	w2, w2, #0xc0
  42bb70:	cmp	w2, #0x80
  42bb74:	b.ne	42ba8c <ferror@plt+0x27afc>  // b.any
  42bb78:	cmp	x0, w3, uxtw
  42bb7c:	b.gt	42bb60 <ferror@plt+0x27bd0>
  42bb80:	cbz	x21, 42bd94 <ferror@plt+0x27e04>
  42bb84:	nop
  42bb88:	add	w0, w23, #0x1
  42bb8c:	mov	x1, #0x2                   	// #2
  42bb90:	mov	x19, x20
  42bb94:	sxtw	x0, w0
  42bb98:	bl	413768 <ferror@plt+0xf7d8>
  42bb9c:	mov	x24, x0
  42bba0:	mov	x5, x0
  42bba4:	cbz	w23, 42bc44 <ferror@plt+0x27cb4>
  42bba8:	adrp	x7, 45a000 <ferror@plt+0x56070>
  42bbac:	add	x7, x7, #0x318
  42bbb0:	add	x7, x7, #0x10
  42bbb4:	mov	x19, x20
  42bbb8:	mov	w6, #0x0                   	// #0
  42bbbc:	mov	w10, #0xffff                	// #65535
  42bbc0:	mov	w9, #0xffffd800            	// #-10240
  42bbc4:	mov	w8, #0xffffdc00            	// #-9216
  42bbc8:	b	42bbe8 <ferror@plt+0x27c58>
  42bbcc:	strh	w0, [x24, x1]
  42bbd0:	mov	w6, w12
  42bbd4:	ldrb	w0, [x19]
  42bbd8:	cmp	w23, w6
  42bbdc:	ldrb	w0, [x7, x0]
  42bbe0:	add	x19, x19, x0
  42bbe4:	b.le	42bc44 <ferror@plt+0x27cb4>
  42bbe8:	mov	x0, x19
  42bbec:	bl	42aa70 <ferror@plt+0x26ae0>
  42bbf0:	sub	w2, w0, #0x10, lsl #12
  42bbf4:	sbfiz	x1, x6, #1, #32
  42bbf8:	cmp	w0, w10
  42bbfc:	and	w0, w0, #0xffff
  42bc00:	add	x4, x1, #0x2
  42bc04:	add	w3, w9, w2, lsr #10
  42bc08:	and	w2, w0, #0x3ff
  42bc0c:	add	w12, w6, #0x1
  42bc10:	add	x11, x1, #0x4
  42bc14:	add	w2, w2, w8
  42bc18:	add	x5, x24, x4
  42bc1c:	add	w6, w6, #0x2
  42bc20:	b.ls	42bbcc <ferror@plt+0x27c3c>  // b.plast
  42bc24:	ldrb	w0, [x19]
  42bc28:	add	x5, x24, x11
  42bc2c:	strh	w3, [x24, x1]
  42bc30:	cmp	w23, w6
  42bc34:	strh	w2, [x24, x4]
  42bc38:	ldrb	w0, [x7, x0]
  42bc3c:	add	x19, x19, x0
  42bc40:	b.gt	42bbe8 <ferror@plt+0x27c58>
  42bc44:	strh	wzr, [x5]
  42bc48:	cbz	x22, 42bab0 <ferror@plt+0x27b20>
  42bc4c:	sxtw	x23, w23
  42bc50:	str	x23, [x22]
  42bc54:	cbnz	x21, 42bab4 <ferror@plt+0x27b24>
  42bc58:	mov	x0, x24
  42bc5c:	ldp	x19, x20, [sp, #16]
  42bc60:	ldp	x21, x22, [sp, #32]
  42bc64:	ldp	x23, x24, [sp, #48]
  42bc68:	ldp	x29, x30, [sp], #64
  42bc6c:	ret
  42bc70:	cmp	w5, #0xef
  42bc74:	b.hi	42bcc4 <ferror@plt+0x27d34>  // b.pmore
  42bc78:	mov	x3, #0x3                   	// #3
  42bc7c:	and	w8, w5, #0xf
  42bc80:	mov	w2, w3
  42bc84:	cmp	x0, x3
  42bc88:	mov	w4, #0x800                 	// #2048
  42bc8c:	b.cc	42bb50 <ferror@plt+0x27bc0>  // b.lo, b.ul, b.last
  42bc90:	mov	w0, w2
  42bc94:	mov	x6, #0x1                   	// #1
  42bc98:	ldrb	w7, [x19, x6]
  42bc9c:	and	w2, w7, #0xc0
  42bca0:	cmp	w2, #0x80
  42bca4:	b.eq	42bad4 <ferror@plt+0x27b44>  // b.none
  42bca8:	cbnz	w7, 42ba8c <ferror@plt+0x27afc>
  42bcac:	cbnz	x21, 42bb88 <ferror@plt+0x27bf8>
  42bcb0:	b	42bd94 <ferror@plt+0x27e04>
  42bcb4:	cmp	w7, w12
  42bcb8:	b.hi	42bd70 <ferror@plt+0x27de0>  // b.pmore
  42bcbc:	add	w23, w23, #0x2
  42bcc0:	b	42bb10 <ferror@plt+0x27b80>
  42bcc4:	cmp	w5, #0xf7
  42bcc8:	b.hi	42bce0 <ferror@plt+0x27d50>  // b.pmore
  42bccc:	mov	x3, #0x4                   	// #4
  42bcd0:	and	w8, w5, #0x7
  42bcd4:	mov	w2, w3
  42bcd8:	mov	w4, #0x10000               	// #65536
  42bcdc:	b	42bb48 <ferror@plt+0x27bb8>
  42bce0:	cmp	w5, #0xfb
  42bce4:	b.ls	42bd04 <ferror@plt+0x27d74>  // b.plast
  42bce8:	cmp	w5, #0xfd
  42bcec:	b.hi	42ba8c <ferror@plt+0x27afc>  // b.pmore
  42bcf0:	mov	x3, #0x6                   	// #6
  42bcf4:	and	w8, w5, #0x1
  42bcf8:	mov	w2, w3
  42bcfc:	mov	w4, #0x4000000             	// #67108864
  42bd00:	b	42bb48 <ferror@plt+0x27bb8>
  42bd04:	mov	x3, #0x5                   	// #5
  42bd08:	and	w8, w5, #0x3
  42bd0c:	mov	w2, w3
  42bd10:	mov	w4, #0x200000              	// #2097152
  42bd14:	b	42bb48 <ferror@plt+0x27bb8>
  42bd18:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42bd1c:	add	x1, x1, #0x318
  42bd20:	add	x1, x1, #0x148
  42bd24:	mov	x24, #0x0                   	// #0
  42bd28:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42bd2c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42bd30:	add	x2, x2, #0x558
  42bd34:	add	x0, x0, #0x108
  42bd38:	bl	414da8 <ferror@plt+0x10e18>
  42bd3c:	mov	x0, x24
  42bd40:	ldp	x23, x24, [sp, #48]
  42bd44:	ldp	x29, x30, [sp], #64
  42bd48:	ret
  42bd4c:	bl	435620 <ferror@plt+0x31690>
  42bd50:	mov	w1, w0
  42bd54:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bd58:	mov	x0, x24
  42bd5c:	add	x3, x3, #0x280
  42bd60:	mov	w2, #0x1                   	// #1
  42bd64:	mov	x24, #0x0                   	// #0
  42bd68:	bl	4097a8 <ferror@plt+0x5818>
  42bd6c:	b	42bab0 <ferror@plt+0x27b20>
  42bd70:	bl	435620 <ferror@plt+0x31690>
  42bd74:	mov	w1, w0
  42bd78:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bd7c:	mov	x0, x24
  42bd80:	add	x3, x3, #0x2a8
  42bd84:	mov	w2, #0x1                   	// #1
  42bd88:	mov	x24, #0x0                   	// #0
  42bd8c:	bl	4097a8 <ferror@plt+0x5818>
  42bd90:	b	42bab0 <ferror@plt+0x27b20>
  42bd94:	bl	435620 <ferror@plt+0x31690>
  42bd98:	mov	w1, w0
  42bd9c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bda0:	mov	x0, x24
  42bda4:	add	x3, x3, #0x1f8
  42bda8:	mov	w2, #0x3                   	// #3
  42bdac:	mov	x24, #0x0                   	// #0
  42bdb0:	bl	4097a8 <ferror@plt+0x5818>
  42bdb4:	ldp	x19, x20, [sp, #16]
  42bdb8:	ldp	x21, x22, [sp, #32]
  42bdbc:	b	42bac4 <ferror@plt+0x27b34>
  42bdc0:	cmn	w7, #0x2
  42bdc4:	b.ne	42ba8c <ferror@plt+0x27afc>  // b.any
  42bdc8:	cbnz	x21, 42bb88 <ferror@plt+0x27bf8>
  42bdcc:	b	42bd94 <ferror@plt+0x27e04>
  42bdd0:	stp	x29, x30, [sp, #-64]!
  42bdd4:	mov	x5, #0x0                   	// #0
  42bdd8:	mov	w7, #0xdfff                	// #57343
  42bddc:	mov	x29, sp
  42bde0:	stp	x23, x24, [sp, #48]
  42bde4:	mov	x24, x4
  42bde8:	mov	x23, x3
  42bdec:	mov	w3, #0x10ffff              	// #1114111
  42bdf0:	stp	x19, x20, [sp, #16]
  42bdf4:	mov	x20, x0
  42bdf8:	mov	w19, #0x0                   	// #0
  42bdfc:	mov	w0, #0xd7ff                	// #55295
  42be00:	stp	x21, x22, [sp, #32]
  42be04:	mov	x22, x2
  42be08:	mov	w2, #0xffff                	// #65535
  42be0c:	nop
  42be10:	sxtw	x21, w5
  42be14:	tbnz	x1, #63, 42be20 <ferror@plt+0x27e90>
  42be18:	cmp	x5, x1
  42be1c:	b.ge	42be60 <ferror@plt+0x27ed0>  // b.tcont
  42be20:	ldr	w6, [x20, x5, lsl #2]
  42be24:	cbz	w6, 42be60 <ferror@plt+0x27ed0>
  42be28:	cmp	w6, w0
  42be2c:	b.ls	42be54 <ferror@plt+0x27ec4>  // b.plast
  42be30:	cmp	w6, w7
  42be34:	b.ls	42bf30 <ferror@plt+0x27fa0>  // b.plast
  42be38:	cmp	w6, w2
  42be3c:	b.ls	42be54 <ferror@plt+0x27ec4>  // b.plast
  42be40:	cmp	w6, w3
  42be44:	b.hi	42bf54 <ferror@plt+0x27fc4>  // b.pmore
  42be48:	add	w19, w19, #0x2
  42be4c:	add	x5, x5, #0x1
  42be50:	b	42be10 <ferror@plt+0x27e80>
  42be54:	add	w19, w19, #0x1
  42be58:	add	x5, x5, #0x1
  42be5c:	b	42be10 <ferror@plt+0x27e80>
  42be60:	add	w0, w19, #0x1
  42be64:	mov	x1, #0x2                   	// #2
  42be68:	mov	x21, #0x0                   	// #0
  42be6c:	sxtw	x0, w0
  42be70:	bl	413768 <ferror@plt+0xf7d8>
  42be74:	mov	x10, x0
  42be78:	cbz	w19, 42bf04 <ferror@plt+0x27f74>
  42be7c:	sub	x20, x20, #0x4
  42be80:	mov	x5, #0x1                   	// #1
  42be84:	mov	w4, #0x0                   	// #0
  42be88:	mov	w13, #0xffff                	// #65535
  42be8c:	mov	w12, #0xffffd800            	// #-10240
  42be90:	mov	w11, #0xffffdc00            	// #-9216
  42be94:	b	42beb0 <ferror@plt+0x27f20>
  42be98:	strh	w1, [x0, x6]
  42be9c:	mov	w4, w3
  42bea0:	sxtw	x21, w5
  42bea4:	cmp	w19, w4
  42bea8:	add	x5, x5, #0x1
  42beac:	b.le	42bf04 <ferror@plt+0x27f74>
  42beb0:	ldr	w1, [x20, x5, lsl #2]
  42beb4:	sbfiz	x6, x4, #1, #32
  42beb8:	add	x9, x6, #0x2
  42bebc:	add	w3, w4, #0x1
  42bec0:	sub	w7, w1, #0x10, lsl #12
  42bec4:	cmp	w1, w13
  42bec8:	and	w1, w1, #0xffff
  42becc:	add	x2, x6, #0x4
  42bed0:	add	w8, w12, w7, lsr #10
  42bed4:	and	w7, w1, #0x3ff
  42bed8:	add	x10, x0, x9
  42bedc:	add	w7, w7, w11
  42bee0:	add	w4, w4, #0x2
  42bee4:	b.ls	42be98 <ferror@plt+0x27f08>  // b.plast
  42bee8:	strh	w8, [x0, x6]
  42beec:	sxtw	x21, w5
  42bef0:	strh	w7, [x0, x9]
  42bef4:	add	x10, x0, x2
  42bef8:	cmp	w19, w4
  42befc:	add	x5, x5, #0x1
  42bf00:	b.gt	42beb0 <ferror@plt+0x27f20>
  42bf04:	strh	wzr, [x10]
  42bf08:	cbz	x23, 42bf14 <ferror@plt+0x27f84>
  42bf0c:	sxtw	x19, w19
  42bf10:	str	x19, [x23]
  42bf14:	cbz	x22, 42bf1c <ferror@plt+0x27f8c>
  42bf18:	str	x21, [x22]
  42bf1c:	ldp	x19, x20, [sp, #16]
  42bf20:	ldp	x21, x22, [sp, #32]
  42bf24:	ldp	x23, x24, [sp, #48]
  42bf28:	ldp	x29, x30, [sp], #64
  42bf2c:	ret
  42bf30:	bl	435620 <ferror@plt+0x31690>
  42bf34:	mov	w1, w0
  42bf38:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bf3c:	mov	x0, x24
  42bf40:	add	x3, x3, #0x280
  42bf44:	mov	w2, #0x1                   	// #1
  42bf48:	bl	4097a8 <ferror@plt+0x5818>
  42bf4c:	mov	x0, #0x0                   	// #0
  42bf50:	b	42bf14 <ferror@plt+0x27f84>
  42bf54:	bl	435620 <ferror@plt+0x31690>
  42bf58:	mov	w1, w0
  42bf5c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42bf60:	mov	x0, x24
  42bf64:	add	x3, x3, #0x2a8
  42bf68:	mov	w2, #0x1                   	// #1
  42bf6c:	bl	4097a8 <ferror@plt+0x5818>
  42bf70:	mov	x0, #0x0                   	// #0
  42bf74:	b	42bf14 <ferror@plt+0x27f84>
  42bf78:	cmp	x1, #0x0
  42bf7c:	mov	x8, x2
  42bf80:	b.lt	42c0a0 <ferror@plt+0x28110>  // b.tstop
  42bf84:	mov	x6, x0
  42bf88:	mov	x5, x0
  42bf8c:	b.eq	42bff0 <ferror@plt+0x28060>  // b.none
  42bf90:	mov	x4, #0x0                   	// #0
  42bf94:	mov	w9, #0x10ffff              	// #1114111
  42bf98:	mov	w10, #0xd800                	// #55296
  42bf9c:	b	42bfb0 <ferror@plt+0x28020>
  42bfa0:	add	x5, x5, #0x1
  42bfa4:	sub	x4, x5, x6
  42bfa8:	cmp	x1, x4
  42bfac:	b.le	42bff0 <ferror@plt+0x28060>
  42bfb0:	ldrb	w3, [x5]
  42bfb4:	cbz	w3, 42bff0 <ferror@plt+0x28060>
  42bfb8:	tbz	w3, #7, 42bfa0 <ferror@plt+0x28010>
  42bfbc:	and	w0, w3, #0xe0
  42bfc0:	cmp	w0, #0xc0
  42bfc4:	b.eq	42c074 <ferror@plt+0x280e4>  // b.none
  42bfc8:	and	w0, w3, #0xf0
  42bfcc:	cmp	w0, #0xe0
  42bfd0:	b.eq	42c0c8 <ferror@plt+0x28138>  // b.none
  42bfd4:	and	w0, w3, #0xf8
  42bfd8:	cmp	w0, #0xf0
  42bfdc:	b.ne	42bff0 <ferror@plt+0x28060>  // b.any
  42bfe0:	sub	x4, x1, x4
  42bfe4:	cmp	x4, #0x3
  42bfe8:	b.gt	42c008 <ferror@plt+0x28078>
  42bfec:	nop
  42bff0:	cbz	x8, 42bff8 <ferror@plt+0x28068>
  42bff4:	str	x5, [x8]
  42bff8:	add	x1, x6, x1
  42bffc:	cmp	x5, x1
  42c000:	cset	w0, eq  // eq = none
  42c004:	ret
  42c008:	ldrb	w0, [x5, #1]
  42c00c:	and	w4, w3, #0x7
  42c010:	add	x7, x5, #0x1
  42c014:	and	w2, w0, #0xc0
  42c018:	cmp	w2, #0x80
  42c01c:	b.ne	42bff0 <ferror@plt+0x28060>  // b.any
  42c020:	bfi	w0, w4, #6, #26
  42c024:	mov	w2, #0x10000               	// #65536
  42c028:	mov	w3, w0
  42c02c:	ldrb	w4, [x7, #1]
  42c030:	and	w0, w4, #0xc0
  42c034:	cmp	w0, #0x80
  42c038:	b.ne	42bff0 <ferror@plt+0x28060>  // b.any
  42c03c:	ldrb	w0, [x7, #2]
  42c040:	bfi	w4, w3, #6, #26
  42c044:	and	w3, w0, #0xc0
  42c048:	cmp	w3, #0x80
  42c04c:	b.ne	42bff0 <ferror@plt+0x28060>  // b.any
  42c050:	bfi	w0, w4, #6, #26
  42c054:	cmp	w0, w9
  42c058:	ccmp	w0, w2, #0x0, ls  // ls = plast
  42c05c:	b.cc	42bff0 <ferror@plt+0x28060>  // b.lo, b.ul, b.last
  42c060:	and	w0, w0, #0xfffff800
  42c064:	cmp	w0, w10
  42c068:	b.eq	42bff0 <ferror@plt+0x28060>  // b.none
  42c06c:	add	x5, x7, #0x2
  42c070:	b	42bfa0 <ferror@plt+0x28010>
  42c074:	sub	x4, x1, x4
  42c078:	cmp	x4, #0x1
  42c07c:	b.eq	42bff0 <ferror@plt+0x28060>  // b.none
  42c080:	tst	w3, #0x1e
  42c084:	b.eq	42bff0 <ferror@plt+0x28060>  // b.none
  42c088:	ldrb	w0, [x5, #1]
  42c08c:	and	w0, w0, #0xc0
  42c090:	cmp	w0, #0x80
  42c094:	b.ne	42bff0 <ferror@plt+0x28060>  // b.any
  42c098:	add	x5, x5, #0x1
  42c09c:	b	42bfa0 <ferror@plt+0x28010>
  42c0a0:	stp	x29, x30, [sp, #-16]!
  42c0a4:	mov	x29, sp
  42c0a8:	bl	42a7c0 <ferror@plt+0x26830>
  42c0ac:	cbz	x8, 42c0b4 <ferror@plt+0x28124>
  42c0b0:	str	x0, [x8]
  42c0b4:	ldrb	w0, [x0]
  42c0b8:	ldp	x29, x30, [sp], #16
  42c0bc:	cmp	w0, #0x0
  42c0c0:	cset	w0, eq  // eq = none
  42c0c4:	ret
  42c0c8:	sub	x4, x1, x4
  42c0cc:	cmp	x4, #0x2
  42c0d0:	b.le	42bff0 <ferror@plt+0x28060>
  42c0d4:	and	w3, w3, #0xf
  42c0d8:	mov	x7, x5
  42c0dc:	mov	w2, #0x800                 	// #2048
  42c0e0:	b	42c02c <ferror@plt+0x2809c>
  42c0e4:	nop
  42c0e8:	mov	w1, #0x10ffff              	// #1114111
  42c0ec:	cmp	w0, w1
  42c0f0:	b.hi	42c108 <ferror@plt+0x28178>  // b.pmore
  42c0f4:	and	w0, w0, #0xfffff800
  42c0f8:	mov	w1, #0xd800                	// #55296
  42c0fc:	cmp	w0, w1
  42c100:	cset	w0, ne  // ne = any
  42c104:	ret
  42c108:	mov	w0, #0x0                   	// #0
  42c10c:	ret
  42c110:	stp	x29, x30, [sp, #-32]!
  42c114:	mov	x29, sp
  42c118:	stp	x19, x20, [sp, #16]
  42c11c:	mov	x19, x0
  42c120:	mov	x20, x1
  42c124:	tbz	x1, #63, 42c134 <ferror@plt+0x281a4>
  42c128:	bl	4034d0 <strlen@plt>
  42c12c:	mov	x20, x0
  42c130:	mov	x1, x0
  42c134:	add	x0, x1, #0x1
  42c138:	bl	413538 <ferror@plt+0xf5a8>
  42c13c:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c140:	add	x7, x0, x20
  42c144:	add	x1, x1, #0x318
  42c148:	cmp	x0, x7
  42c14c:	add	x6, x1, #0x10
  42c150:	mov	x4, x7
  42c154:	b.cs	42c1a4 <ferror@plt+0x28214>  // b.hs, b.nlast
  42c158:	ldrb	w2, [x19]
  42c15c:	and	x1, x2, #0xff
  42c160:	ldrb	w3, [x6, x1]
  42c164:	sub	x4, x4, w3, uxtb
  42c168:	cbz	w3, 42c19c <ferror@plt+0x2820c>
  42c16c:	sub	w3, w3, #0x1
  42c170:	add	x5, x19, #0x1
  42c174:	and	x3, x3, #0xff
  42c178:	mov	x1, #0x0                   	// #0
  42c17c:	b	42c188 <ferror@plt+0x281f8>
  42c180:	ldrb	w2, [x5, x1]
  42c184:	add	x1, x1, #0x1
  42c188:	strb	w2, [x4, x1]
  42c18c:	cmp	x3, x1
  42c190:	b.ne	42c180 <ferror@plt+0x281f0>  // b.any
  42c194:	add	x3, x3, #0x1
  42c198:	add	x19, x19, x3
  42c19c:	cmp	x0, x4
  42c1a0:	b.cc	42c158 <ferror@plt+0x281c8>  // b.lo, b.ul, b.last
  42c1a4:	strb	wzr, [x7]
  42c1a8:	ldp	x19, x20, [sp, #16]
  42c1ac:	ldp	x29, x30, [sp], #32
  42c1b0:	ret
  42c1b4:	nop
  42c1b8:	stp	x29, x30, [sp, #-80]!
  42c1bc:	mov	x29, sp
  42c1c0:	cbz	x0, 42c2c4 <ferror@plt+0x28334>
  42c1c4:	stp	x21, x22, [sp, #32]
  42c1c8:	stp	x23, x24, [sp, #48]
  42c1cc:	mov	x24, x0
  42c1d0:	bl	4034d0 <strlen@plt>
  42c1d4:	mov	w21, w0
  42c1d8:	cbz	w0, 42c2f4 <ferror@plt+0x28364>
  42c1dc:	adrp	x23, 45a000 <ferror@plt+0x56070>
  42c1e0:	mov	x22, #0x0                   	// #0
  42c1e4:	add	x23, x23, #0x2e0
  42c1e8:	stp	x19, x20, [sp, #16]
  42c1ec:	mov	x20, x24
  42c1f0:	b	42c224 <ferror@plt+0x28294>
  42c1f4:	sxtw	x2, w19
  42c1f8:	mov	x1, x20
  42c1fc:	mov	x0, x22
  42c200:	bl	422268 <ferror@plt+0x1e2d8>
  42c204:	mov	x1, x23
  42c208:	mov	x0, x22
  42c20c:	bl	422130 <ferror@plt+0x1e1a0>
  42c210:	add	w19, w19, #0x1
  42c214:	ldr	x20, [sp, #72]
  42c218:	subs	w21, w21, w19
  42c21c:	add	x20, x20, #0x1
  42c220:	b.eq	42c258 <ferror@plt+0x282c8>  // b.none
  42c224:	sxtw	x11, w21
  42c228:	add	x2, sp, #0x48
  42c22c:	mov	x1, x11
  42c230:	mov	x0, x20
  42c234:	bl	42bf78 <ferror@plt+0x27fe8>
  42c238:	cbnz	w0, 42c258 <ferror@plt+0x282c8>
  42c23c:	ldr	x19, [sp, #72]
  42c240:	sub	x19, x19, x20
  42c244:	cbnz	x22, 42c1f4 <ferror@plt+0x28264>
  42c248:	mov	x0, x11
  42c24c:	bl	421c48 <ferror@plt+0x1dcb8>
  42c250:	mov	x22, x0
  42c254:	b	42c1f4 <ferror@plt+0x28264>
  42c258:	cbz	x22, 42c2f0 <ferror@plt+0x28360>
  42c25c:	mov	x1, x20
  42c260:	mov	x0, x22
  42c264:	bl	422130 <ferror@plt+0x1e1a0>
  42c268:	ldr	x0, [x22]
  42c26c:	bl	42a7c0 <ferror@plt+0x26830>
  42c270:	ldrb	w0, [x0]
  42c274:	cbnz	w0, 42c298 <ferror@plt+0x28308>
  42c278:	mov	x0, x22
  42c27c:	mov	w1, #0x0                   	// #0
  42c280:	bl	421c98 <ferror@plt+0x1dd08>
  42c284:	ldp	x19, x20, [sp, #16]
  42c288:	ldp	x21, x22, [sp, #32]
  42c28c:	ldp	x23, x24, [sp, #48]
  42c290:	ldp	x29, x30, [sp], #80
  42c294:	ret
  42c298:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c29c:	add	x3, x3, #0x318
  42c2a0:	adrp	x4, 45a000 <ferror@plt+0x56070>
  42c2a4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c2a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42c2ac:	add	x3, x3, #0x170
  42c2b0:	add	x4, x4, #0x2e8
  42c2b4:	add	x1, x1, #0x310
  42c2b8:	add	x0, x0, #0x108
  42c2bc:	mov	w2, #0x6c8                 	// #1736
  42c2c0:	bl	426b10 <ferror@plt+0x22b80>
  42c2c4:	adrp	x1, 45a000 <ferror@plt+0x56070>
  42c2c8:	add	x1, x1, #0x318
  42c2cc:	add	x1, x1, #0x158
  42c2d0:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42c2d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42c2d8:	add	x2, x2, #0x2d0
  42c2dc:	add	x0, x0, #0x108
  42c2e0:	bl	414da8 <ferror@plt+0x10e18>
  42c2e4:	mov	x0, #0x0                   	// #0
  42c2e8:	ldp	x29, x30, [sp], #80
  42c2ec:	ret
  42c2f0:	ldp	x19, x20, [sp, #16]
  42c2f4:	mov	x0, x24
  42c2f8:	bl	41f7f8 <ferror@plt+0x1b868>
  42c2fc:	ldp	x21, x22, [sp, #32]
  42c300:	ldp	x23, x24, [sp, #48]
  42c304:	ldp	x29, x30, [sp], #80
  42c308:	ret
  42c30c:	nop
  42c310:	mov	w5, #0xffffef00            	// #-4352
  42c314:	add	w5, w0, w5
  42c318:	cmp	w5, #0x12
  42c31c:	mov	w6, #0xffffee9f            	// #-4449
  42c320:	add	w6, w1, w6
  42c324:	mov	w7, #0xffff5400            	// #-44032
  42c328:	mov	w3, w0
  42c32c:	ccmp	w6, #0x14, #0x2, ls  // ls = plast
  42c330:	add	w4, w0, w7
  42c334:	b.ls	42c3a0 <ferror@plt+0x28410>  // b.plast
  42c338:	mov	w5, #0x2ba3                	// #11171
  42c33c:	mov	w0, #0x0                   	// #0
  42c340:	cmp	w4, w5
  42c344:	b.hi	42c37c <ferror@plt+0x283ec>  // b.pmore
  42c348:	lsr	w0, w4, #2
  42c34c:	mov	w5, #0x4925                	// #18725
  42c350:	movk	w5, #0x2492, lsl #16
  42c354:	umull	x0, w0, w5
  42c358:	lsr	x5, x0, #32
  42c35c:	lsl	w0, w5, #3
  42c360:	sub	w0, w0, w5
  42c364:	subs	w0, w4, w0, lsl #2
  42c368:	b.ne	42c380 <ferror@plt+0x283f0>  // b.any
  42c36c:	mov	w4, #0xffffee58            	// #-4520
  42c370:	add	w4, w1, w4
  42c374:	cmp	w4, #0x1a
  42c378:	b.ls	42c388 <ferror@plt+0x283f8>  // b.plast
  42c37c:	ret
  42c380:	mov	w0, #0x0                   	// #0
  42c384:	ret
  42c388:	mov	w0, #0xffffee59            	// #-4519
  42c38c:	add	w1, w1, w0
  42c390:	add	w3, w1, w3
  42c394:	mov	w0, #0x1                   	// #1
  42c398:	str	w3, [x2]
  42c39c:	ret
  42c3a0:	mov	w1, #0x15                  	// #21
  42c3a4:	mov	w3, #0xac00                	// #44032
  42c3a8:	mov	w0, #0x1                   	// #1
  42c3ac:	madd	w5, w5, w1, w6
  42c3b0:	lsl	w1, w5, #3
  42c3b4:	sub	w5, w1, w5
  42c3b8:	add	w5, w3, w5, lsl #2
  42c3bc:	str	w5, [x2]
  42c3c0:	ret
  42c3c4:	nop
  42c3c8:	adrp	x7, 46a000 <ferror@plt+0x66070>
  42c3cc:	mov	w5, #0xfb4f                	// #64335
  42c3d0:	add	x7, x7, #0x8c8
  42c3d4:	mov	w6, #0x164c                	// #5708
  42c3d8:	mov	w4, #0x0                   	// #0
  42c3dc:	b	42c408 <ferror@plt+0x28478>
  42c3e0:	add	w3, w2, w6
  42c3e4:	cmp	w4, w2
  42c3e8:	b.eq	42c44c <ferror@plt+0x284bc>  // b.none
  42c3ec:	add	w3, w3, w3, lsr #31
  42c3f0:	cmp	w0, w5
  42c3f4:	b.ls	42c454 <ferror@plt+0x284c4>  // b.plast
  42c3f8:	asr	w3, w3, #1
  42c3fc:	mov	w4, w2
  42c400:	sbfiz	x3, x3, #3, #32
  42c404:	ldr	w5, [x7, x3]
  42c408:	add	w2, w4, w6
  42c40c:	cmp	w0, w5
  42c410:	add	w2, w2, w2, lsr #31
  42c414:	asr	w2, w2, #1
  42c418:	b.ne	42c3e0 <ferror@plt+0x28450>  // b.any
  42c41c:	adrp	x0, 46a000 <ferror@plt+0x66070>
  42c420:	add	x0, x0, #0x8c8
  42c424:	add	x2, x0, w2, sxtw #3
  42c428:	cbnz	w1, 42c470 <ferror@plt+0x284e0>
  42c42c:	ldrh	w0, [x2, #4]
  42c430:	mov	w1, #0xffff                	// #65535
  42c434:	cmp	w0, w1
  42c438:	b.eq	42c44c <ferror@plt+0x284bc>  // b.none
  42c43c:	adrp	x1, 466000 <ferror@plt+0x62070>
  42c440:	add	x1, x1, #0x3c0
  42c444:	add	x0, x1, w0, sxtw
  42c448:	ret
  42c44c:	mov	x0, #0x0                   	// #0
  42c450:	ret
  42c454:	add	w3, w4, w2
  42c458:	mov	w6, w2
  42c45c:	add	w2, w3, w3, lsr #31
  42c460:	asr	w2, w2, #1
  42c464:	sbfiz	x2, x2, #3, #32
  42c468:	ldr	w5, [x7, x2]
  42c46c:	b	42c408 <ferror@plt+0x28478>
  42c470:	ldrh	w0, [x2, #6]
  42c474:	mov	w1, #0xffff                	// #65535
  42c478:	cmp	w0, w1
  42c47c:	b.ne	42c43c <ferror@plt+0x284ac>  // b.any
  42c480:	ldrh	w0, [x2, #4]
  42c484:	b	42c43c <ferror@plt+0x284ac>
  42c488:	mov	w5, w0
  42c48c:	lsr	w0, w0, #8
  42c490:	cmp	w0, #0x111
  42c494:	b.hi	42c4f4 <ferror@plt+0x28564>  // b.pmore
  42c498:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c49c:	add	x3, x3, #0x4a8
  42c4a0:	mov	w6, #0x10ff                	// #4351
  42c4a4:	ldrsh	w4, [x3, x0, lsl #1]
  42c4a8:	cmp	w4, w6
  42c4ac:	b.gt	42c570 <ferror@plt+0x285e0>
  42c4b0:	sbfiz	x4, x4, #8, #32
  42c4b4:	adrp	x0, 45d000 <ferror@plt+0x59070>
  42c4b8:	add	x4, x4, w5, uxtb
  42c4bc:	add	x0, x0, #0xd80
  42c4c0:	ldrh	w4, [x0, x4, lsl #1]
  42c4c4:	sub	w0, w4, #0x93
  42c4c8:	and	w6, w0, #0xffff
  42c4cc:	cmp	w6, #0xe1
  42c4d0:	b.hi	42c4f8 <ferror@plt+0x28568>  // b.pmore
  42c4d4:	sbfiz	x4, x0, #3, #32
  42c4d8:	add	x3, x3, #0x228
  42c4dc:	add	x5, x3, x4
  42c4e0:	mov	w0, #0x0                   	// #0
  42c4e4:	ldr	w3, [x3, x4]
  42c4e8:	cmp	w3, w1
  42c4ec:	b.eq	42c580 <ferror@plt+0x285f0>  // b.none
  42c4f0:	ret
  42c4f4:	mov	w4, #0x0                   	// #0
  42c4f8:	lsr	w3, w1, #8
  42c4fc:	mov	w0, #0x0                   	// #0
  42c500:	cmp	w3, #0x111
  42c504:	b.hi	42c4f0 <ferror@plt+0x28560>  // b.pmore
  42c508:	mov	w0, w3
  42c50c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  42c510:	add	x3, x3, #0x4a8
  42c514:	mov	w6, #0x10ff                	// #4351
  42c518:	ldrsh	w0, [x3, x0, lsl #1]
  42c51c:	cmp	w0, w6
  42c520:	b.gt	42c590 <ferror@plt+0x28600>
  42c524:	sbfiz	x0, x0, #8, #32
  42c528:	adrp	x6, 45d000 <ferror@plt+0x59070>
  42c52c:	add	x1, x0, w1, uxtb
  42c530:	add	x0, x6, #0xd80
  42c534:	ldrh	w1, [x0, x1, lsl #1]
  42c538:	cmp	w1, #0x193
  42c53c:	b.ls	42c5a4 <ferror@plt+0x28614>  // b.plast
  42c540:	sub	w1, w1, #0x194
  42c544:	add	x3, x3, #0x938
  42c548:	mov	w0, #0x0                   	// #0
  42c54c:	sbfiz	x1, x1, #2, #32
  42c550:	add	x4, x3, x1
  42c554:	ldrh	w1, [x3, x1]
  42c558:	cmp	w5, w1
  42c55c:	b.ne	42c4f0 <ferror@plt+0x28560>  // b.any
  42c560:	ldrh	w1, [x4, #2]
  42c564:	mov	w0, #0x1                   	// #1
  42c568:	str	w1, [x2]
  42c56c:	ret
  42c570:	mov	w6, #0xffffef00            	// #-4352
  42c574:	add	w4, w4, w6
  42c578:	and	w4, w4, #0xffff
  42c57c:	b	42c4c4 <ferror@plt+0x28534>
  42c580:	ldr	w1, [x5, #4]
  42c584:	mov	w0, #0x1                   	// #1
  42c588:	str	w1, [x2]
  42c58c:	ret
  42c590:	mov	w1, #0xffffef00            	// #-4352
  42c594:	add	w0, w0, w1
  42c598:	and	w1, w0, #0xffff
  42c59c:	cmp	w1, #0x193
  42c5a0:	b.hi	42c540 <ferror@plt+0x285b0>  // b.pmore
  42c5a4:	sub	w4, w4, #0x1
  42c5a8:	mov	w0, #0x0                   	// #0
  42c5ac:	and	w3, w4, #0xffff
  42c5b0:	cmp	w3, #0x91
  42c5b4:	b.hi	42c4f0 <ferror@plt+0x28560>  // b.pmore
  42c5b8:	sub	w1, w1, #0x175
  42c5bc:	and	w3, w1, #0xffff
  42c5c0:	cmp	w3, #0x1e
  42c5c4:	b.hi	42c4f0 <ferror@plt+0x28560>  // b.pmore
  42c5c8:	sbfiz	x5, x4, #5, #32
  42c5cc:	adrp	x3, 45b000 <ferror@plt+0x57070>
  42c5d0:	sub	x4, x5, w4, sxtw
  42c5d4:	add	x3, x3, #0xa20
  42c5d8:	add	x1, x4, w1, sxtw
  42c5dc:	ldrh	w1, [x3, x1, lsl #1]
  42c5e0:	cbz	w1, 42c4f0 <ferror@plt+0x28560>
  42c5e4:	mov	w0, #0x1                   	// #1
  42c5e8:	str	w1, [x2]
  42c5ec:	ret
  42c5f0:	mov	w2, #0xfaff                	// #64255
  42c5f4:	mov	w1, w0
  42c5f8:	movk	w2, #0x2, lsl #16
  42c5fc:	cmp	w0, w2
  42c600:	b.hi	42c630 <ferror@plt+0x286a0>  // b.pmore
  42c604:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42c608:	add	x0, x0, #0x4a8
  42c60c:	add	x0, x0, #0x980
  42c610:	lsr	w2, w1, #8
  42c614:	mov	w3, #0x10ff                	// #4351
  42c618:	ldrsh	w0, [x0, x2, lsl #1]
  42c61c:	cmp	w0, w3
  42c620:	b.le	42c664 <ferror@plt+0x286d4>
  42c624:	mov	w1, #0xffffef00            	// #-4352
  42c628:	add	w0, w0, w1
  42c62c:	ret
  42c630:	sub	w2, w0, #0xe0, lsl #12
  42c634:	mov	w3, #0x2ffff               	// #196607
  42c638:	mov	w0, #0x0                   	// #0
  42c63c:	cmp	w2, w3
  42c640:	b.hi	42c62c <ferror@plt+0x2869c>  // b.pmore
  42c644:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42c648:	add	x0, x0, #0x4a8
  42c64c:	lsr	w2, w2, #8
  42c650:	add	x0, x0, #0xf78
  42c654:	mov	w3, #0x10ff                	// #4351
  42c658:	ldrsh	w0, [x0, x2, lsl #1]
  42c65c:	cmp	w0, w3
  42c660:	b.gt	42c624 <ferror@plt+0x28694>
  42c664:	adrp	x2, 475000 <ferror@plt+0x71070>
  42c668:	add	x2, x2, #0xb28
  42c66c:	add	x1, x2, w1, uxtb
  42c670:	sbfiz	x0, x0, #8, #32
  42c674:	ldrb	w0, [x1, x0]
  42c678:	ret
  42c67c:	nop
  42c680:	stp	x29, x30, [sp, #-48]!
  42c684:	adrp	x17, 45a000 <ferror@plt+0x56070>
  42c688:	add	x17, x17, #0x4a8
  42c68c:	mov	x29, sp
  42c690:	adrp	x12, 475000 <ferror@plt+0x71070>
  42c694:	mov	w9, #0xfaff                	// #64255
  42c698:	sub	x15, x1, #0x1
  42c69c:	sub	x8, x0, #0x4
  42c6a0:	add	x30, x17, #0xf78
  42c6a4:	add	x12, x12, #0xb28
  42c6a8:	movk	w9, #0x2, lsl #16
  42c6ac:	mov	w14, #0x2ffff               	// #196607
  42c6b0:	mov	w10, #0x10ff                	// #4351
  42c6b4:	mov	w16, #0xffffef00            	// #-4352
  42c6b8:	stp	x19, x20, [sp, #16]
  42c6bc:	str	x21, [sp, #32]
  42c6c0:	ldr	w2, [x0]
  42c6c4:	cmp	w2, w9
  42c6c8:	b.hi	42c818 <ferror@plt+0x28888>  // b.pmore
  42c6cc:	add	x3, x17, #0x980
  42c6d0:	lsr	w4, w2, #8
  42c6d4:	ldrsh	w13, [x3, x4, lsl #1]
  42c6d8:	cmp	w13, w10
  42c6dc:	b.le	42c834 <ferror@plt+0x288a4>
  42c6e0:	add	w13, w13, w16
  42c6e4:	cmp	x1, #0x1
  42c6e8:	b.eq	42c740 <ferror@plt+0x287b0>  // b.none
  42c6ec:	add	x18, x17, #0x980
  42c6f0:	mov	w11, #0x0                   	// #0
  42c6f4:	mov	x7, #0x0                   	// #0
  42c6f8:	add	x7, x7, #0x1
  42c6fc:	ldr	w2, [x0, x7, lsl #2]
  42c700:	cmp	w2, w9
  42c704:	b.hi	42c750 <ferror@plt+0x287c0>  // b.pmore
  42c708:	lsr	w3, w2, #8
  42c70c:	ldrsh	w5, [x18, x3, lsl #1]
  42c710:	cmp	w5, w10
  42c714:	b.gt	42c76c <ferror@plt+0x287dc>
  42c718:	sbfiz	x5, x5, #8, #32
  42c71c:	add	x2, x12, w2, uxtb
  42c720:	ldrb	w5, [x2, x5]
  42c724:	cmp	w5, #0x0
  42c728:	ccmp	w13, w5, #0x4, ne  // ne = any
  42c72c:	b.gt	42c77c <ferror@plt+0x287ec>
  42c730:	mov	w13, w5
  42c734:	cmp	x7, x15
  42c738:	b.cc	42c6f8 <ferror@plt+0x28768>  // b.lo, b.ul, b.last
  42c73c:	cbnz	w11, 42c6c0 <ferror@plt+0x28730>
  42c740:	ldp	x19, x20, [sp, #16]
  42c744:	ldr	x21, [sp, #32]
  42c748:	ldp	x29, x30, [sp], #48
  42c74c:	ret
  42c750:	sub	w3, w2, #0xe0, lsl #12
  42c754:	cmp	w3, w14
  42c758:	b.hi	42c810 <ferror@plt+0x28880>  // b.pmore
  42c75c:	lsr	w3, w3, #8
  42c760:	ldrsh	w5, [x30, x3, lsl #1]
  42c764:	cmp	w5, w10
  42c768:	b.le	42c718 <ferror@plt+0x28788>
  42c76c:	add	w5, w5, w16
  42c770:	cmp	w5, #0x0
  42c774:	ccmp	w13, w5, #0x4, ne  // ne = any
  42c778:	b.le	42c730 <ferror@plt+0x287a0>
  42c77c:	mov	x2, x7
  42c780:	add	x21, x17, #0xf78
  42c784:	add	x20, x17, #0x980
  42c788:	ldr	w3, [x8, x2, lsl #2]
  42c78c:	sub	w4, w3, #0xe0, lsl #12
  42c790:	cmp	w3, w9
  42c794:	lsr	w6, w3, #8
  42c798:	b.hi	42c7ec <ferror@plt+0x2885c>  // b.pmore
  42c79c:	nop
  42c7a0:	ldrsh	w4, [x20, x6, lsl #1]
  42c7a4:	add	x19, x12, w3, uxtb
  42c7a8:	cmp	w4, w10
  42c7ac:	b.gt	42c808 <ferror@plt+0x28878>
  42c7b0:	sbfiz	x4, x4, #8, #32
  42c7b4:	ldrb	w4, [x19, x4]
  42c7b8:	cmp	w5, w4
  42c7bc:	b.ge	42c734 <ferror@plt+0x287a4>  // b.tcont
  42c7c0:	ldr	w4, [x0, x2, lsl #2]
  42c7c4:	mov	w11, #0x1                   	// #1
  42c7c8:	str	w3, [x0, x2, lsl #2]
  42c7cc:	str	w4, [x8, x2, lsl #2]
  42c7d0:	subs	x2, x2, #0x1
  42c7d4:	b.eq	42c734 <ferror@plt+0x287a4>  // b.none
  42c7d8:	ldr	w3, [x8, x2, lsl #2]
  42c7dc:	sub	w4, w3, #0xe0, lsl #12
  42c7e0:	cmp	w3, w9
  42c7e4:	lsr	w6, w3, #8
  42c7e8:	b.ls	42c7a0 <ferror@plt+0x28810>  // b.plast
  42c7ec:	lsr	w6, w4, #8
  42c7f0:	cmp	w4, w14
  42c7f4:	b.hi	42c734 <ferror@plt+0x287a4>  // b.pmore
  42c7f8:	ldrsh	w4, [x21, x6, lsl #1]
  42c7fc:	add	x19, x12, w3, uxtb
  42c800:	cmp	w4, w10
  42c804:	b.le	42c7b0 <ferror@plt+0x28820>
  42c808:	add	w4, w4, w16
  42c80c:	b	42c7b8 <ferror@plt+0x28828>
  42c810:	mov	w13, #0x0                   	// #0
  42c814:	b	42c734 <ferror@plt+0x287a4>
  42c818:	sub	w3, w2, #0xe0, lsl #12
  42c81c:	cmp	w3, w14
  42c820:	b.hi	42c858 <ferror@plt+0x288c8>  // b.pmore
  42c824:	lsr	w3, w3, #8
  42c828:	ldrsh	w13, [x30, x3, lsl #1]
  42c82c:	cmp	w13, w10
  42c830:	b.gt	42c6e0 <ferror@plt+0x28750>
  42c834:	sbfiz	x13, x13, #8, #32
  42c838:	add	x2, x12, w2, uxtb
  42c83c:	cmp	x1, #0x1
  42c840:	ldrb	w13, [x2, x13]
  42c844:	b.ne	42c6ec <ferror@plt+0x2875c>  // b.any
  42c848:	ldp	x19, x20, [sp, #16]
  42c84c:	ldr	x21, [sp, #32]
  42c850:	ldp	x29, x30, [sp], #48
  42c854:	ret
  42c858:	cmp	x1, #0x1
  42c85c:	b.eq	42c740 <ferror@plt+0x287b0>  // b.none
  42c860:	mov	w13, #0x0                   	// #0
  42c864:	b	42c6ec <ferror@plt+0x2875c>
  42c868:	stp	x29, x30, [sp, #-64]!
  42c86c:	mov	w7, #0xffff5400            	// #-44032
  42c870:	mov	x29, sp
  42c874:	stp	x19, x20, [sp, #16]
  42c878:	stp	x21, x22, [sp, #32]
  42c87c:	add	w21, w0, w7
  42c880:	mov	x22, x1
  42c884:	mov	w1, #0x2ba3                	// #11171
  42c888:	cmp	w21, w1
  42c88c:	b.hi	42c9a4 <ferror@plt+0x28a14>  // b.pmore
  42c890:	lsr	w0, w21, #2
  42c894:	str	x23, [sp, #48]
  42c898:	mov	w23, #0x4925                	// #18725
  42c89c:	movk	w23, #0x2492, lsl #16
  42c8a0:	umull	x0, w0, w23
  42c8a4:	lsr	x1, x0, #32
  42c8a8:	lsl	w0, w1, #3
  42c8ac:	sub	w0, w0, w1
  42c8b0:	subs	w20, w21, w0, lsl #2
  42c8b4:	b.eq	42c934 <ferror@plt+0x289a4>  // b.none
  42c8b8:	mov	x0, #0x3                   	// #3
  42c8bc:	str	x0, [x22]
  42c8c0:	mov	x0, #0xc                   	// #12
  42c8c4:	bl	413538 <ferror@plt+0xf5a8>
  42c8c8:	mov	x19, x0
  42c8cc:	cbz	x0, 42c914 <ferror@plt+0x28984>
  42c8d0:	mov	w1, #0x5c4d                	// #23629
  42c8d4:	mov	w4, #0x11a7                	// #4519
  42c8d8:	movk	w1, #0xdee9, lsl #16
  42c8dc:	add	w0, w20, w4
  42c8e0:	str	w0, [x19, #8]
  42c8e4:	mov	w2, #0x24c                 	// #588
  42c8e8:	umull	x0, w21, w1
  42c8ec:	mov	w5, #0x1100                	// #4352
  42c8f0:	mov	w6, #0x1161                	// #4449
  42c8f4:	lsr	x0, x0, #41
  42c8f8:	add	w1, w0, w5
  42c8fc:	msub	w0, w0, w2, w21
  42c900:	lsr	w0, w0, #2
  42c904:	umull	x0, w0, w23
  42c908:	lsr	x0, x0, #32
  42c90c:	add	w0, w0, w6
  42c910:	stp	w1, w0, [x19]
  42c914:	mov	x0, #0x3                   	// #3
  42c918:	ldr	x23, [sp, #48]
  42c91c:	str	x0, [x22]
  42c920:	mov	x0, x19
  42c924:	ldp	x19, x20, [sp, #16]
  42c928:	ldp	x21, x22, [sp, #32]
  42c92c:	ldp	x29, x30, [sp], #64
  42c930:	ret
  42c934:	mov	x0, #0x2                   	// #2
  42c938:	str	x0, [x22]
  42c93c:	mov	x0, #0x8                   	// #8
  42c940:	bl	413538 <ferror@plt+0xf5a8>
  42c944:	mov	x19, x0
  42c948:	cbz	x0, 42c984 <ferror@plt+0x289f4>
  42c94c:	mov	w0, #0x5c4d                	// #23629
  42c950:	mov	w1, #0x24c                 	// #588
  42c954:	movk	w0, #0xdee9, lsl #16
  42c958:	mov	w2, #0x1100                	// #4352
  42c95c:	mov	w3, #0x1161                	// #4449
  42c960:	umull	x0, w21, w0
  42c964:	lsr	x0, x0, #41
  42c968:	add	w2, w0, w2
  42c96c:	msub	w0, w0, w1, w21
  42c970:	lsr	w0, w0, #2
  42c974:	umull	x0, w0, w23
  42c978:	lsr	x0, x0, #32
  42c97c:	add	w0, w0, w3
  42c980:	stp	w2, w0, [x19]
  42c984:	mov	x0, #0x2                   	// #2
  42c988:	ldr	x23, [sp, #48]
  42c98c:	str	x0, [x22]
  42c990:	mov	x0, x19
  42c994:	ldp	x19, x20, [sp, #16]
  42c998:	ldp	x21, x22, [sp, #32]
  42c99c:	ldp	x29, x30, [sp], #64
  42c9a0:	ret
  42c9a4:	sub	w2, w0, #0xa0
  42c9a8:	mov	w1, #0xf97d                	// #63869
  42c9ac:	movk	w1, #0x2, lsl #16
  42c9b0:	mov	w20, w0
  42c9b4:	cmp	w2, w1
  42c9b8:	b.hi	42ca38 <ferror@plt+0x28aa8>  // b.pmore
  42c9bc:	mov	w1, #0x0                   	// #0
  42c9c0:	bl	42c3c8 <ferror@plt+0x28438>
  42c9c4:	mov	x21, x0
  42c9c8:	cbz	x0, 42ca38 <ferror@plt+0x28aa8>
  42c9cc:	mov	x1, #0xffffffffffffffff    	// #-1
  42c9d0:	bl	42a980 <ferror@plt+0x269f0>
  42c9d4:	str	x0, [x22]
  42c9d8:	lsl	x0, x0, #2
  42c9dc:	bl	413538 <ferror@plt+0xf5a8>
  42c9e0:	ldrb	w20, [x21]
  42c9e4:	mov	x19, x0
  42c9e8:	cbz	w20, 42c920 <ferror@plt+0x28990>
  42c9ec:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42c9f0:	str	x23, [sp, #48]
  42c9f4:	mov	x22, x19
  42c9f8:	ldr	x23, [x0, #1184]
  42c9fc:	nop
  42ca00:	and	x20, x20, #0xff
  42ca04:	mov	x0, x21
  42ca08:	bl	42aa70 <ferror@plt+0x26ae0>
  42ca0c:	str	w0, [x22], #4
  42ca10:	ldrb	w0, [x23, x20]
  42ca14:	add	x21, x21, x0
  42ca18:	ldrb	w20, [x21]
  42ca1c:	cbnz	w20, 42ca00 <ferror@plt+0x28a70>
  42ca20:	mov	x0, x19
  42ca24:	ldp	x19, x20, [sp, #16]
  42ca28:	ldp	x21, x22, [sp, #32]
  42ca2c:	ldr	x23, [sp, #48]
  42ca30:	ldp	x29, x30, [sp], #64
  42ca34:	ret
  42ca38:	mov	x0, #0x4                   	// #4
  42ca3c:	bl	413538 <ferror@plt+0xf5a8>
  42ca40:	mov	x1, #0x1                   	// #1
  42ca44:	str	w20, [x0]
  42ca48:	str	x1, [x22]
  42ca4c:	mov	x19, x0
  42ca50:	mov	x0, x19
  42ca54:	ldp	x19, x20, [sp, #16]
  42ca58:	ldp	x21, x22, [sp, #32]
  42ca5c:	ldp	x29, x30, [sp], #64
  42ca60:	ret
  42ca64:	nop
  42ca68:	stp	x29, x30, [sp, #-128]!
  42ca6c:	sub	w3, w2, #0x2
  42ca70:	cmp	w3, #0x1
  42ca74:	mov	x29, sp
  42ca78:	stp	x21, x22, [sp, #32]
  42ca7c:	mov	x22, x1
  42ca80:	cset	w1, ls  // ls = plast
  42ca84:	stp	w1, w2, [sp, #120]
  42ca88:	adrp	x2, 45a000 <ferror@plt+0x56070>
  42ca8c:	stp	x25, x26, [sp, #64]
  42ca90:	mov	w26, #0x6db7                	// #28087
  42ca94:	mov	x25, x0
  42ca98:	stp	x27, x28, [sp, #80]
  42ca9c:	mov	w28, #0xf97d                	// #63869
  42caa0:	mov	w27, #0x9249                	// #37449
  42caa4:	add	x21, x0, x22
  42caa8:	movk	w28, #0x2, lsl #16
  42caac:	movk	w26, #0xb6db, lsl #16
  42cab0:	movk	w27, #0x924, lsl #16
  42cab4:	stp	x19, x20, [sp, #16]
  42cab8:	mov	x19, #0x0                   	// #0
  42cabc:	mov	w20, #0xffff5400            	// #-44032
  42cac0:	stp	x23, x24, [sp, #48]
  42cac4:	ldr	x23, [x2, #1184]
  42cac8:	str	x0, [sp, #96]
  42cacc:	b	42caf4 <ferror@plt+0x28b64>
  42cad0:	mul	w4, w4, w26
  42cad4:	ror	w4, w4, #2
  42cad8:	cmp	w4, w27
  42cadc:	cset	x0, hi  // hi = pmore
  42cae0:	add	x0, x0, #0x2
  42cae4:	add	x19, x19, x0
  42cae8:	and	x2, x24, #0xff
  42caec:	ldrb	w0, [x23, x2]
  42caf0:	add	x25, x25, x0
  42caf4:	mov	x0, x25
  42caf8:	tbnz	x22, #63, 42cb04 <ferror@plt+0x28b74>
  42cafc:	cmp	x25, x21
  42cb00:	b.cs	42cb50 <ferror@plt+0x28bc0>  // b.hs, b.nlast
  42cb04:	ldrb	w24, [x25]
  42cb08:	cbz	w24, 42cb50 <ferror@plt+0x28bc0>
  42cb0c:	bl	42aa70 <ferror@plt+0x26ae0>
  42cb10:	add	w4, w0, w20
  42cb14:	mov	w5, #0x2ba3                	// #11171
  42cb18:	sub	w1, w0, #0xa0
  42cb1c:	cmp	w4, w5
  42cb20:	b.ls	42cad0 <ferror@plt+0x28b40>  // b.plast
  42cb24:	cmp	w1, w28
  42cb28:	b.hi	42cb48 <ferror@plt+0x28bb8>  // b.pmore
  42cb2c:	ldr	w1, [sp, #120]
  42cb30:	bl	42c3c8 <ferror@plt+0x28438>
  42cb34:	mov	x1, #0xffffffffffffffff    	// #-1
  42cb38:	cbz	x0, 42cb48 <ferror@plt+0x28bb8>
  42cb3c:	bl	42a980 <ferror@plt+0x269f0>
  42cb40:	add	x19, x19, x0
  42cb44:	b	42cae8 <ferror@plt+0x28b58>
  42cb48:	add	x19, x19, #0x1
  42cb4c:	b	42cae8 <ferror@plt+0x28b58>
  42cb50:	add	x0, x19, #0x1
  42cb54:	mov	x1, #0x4                   	// #4
  42cb58:	bl	413768 <ferror@plt+0xf7d8>
  42cb5c:	mov	x21, x0
  42cb60:	ldr	x28, [sp, #96]
  42cb64:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42cb68:	sub	x26, x21, #0x4
  42cb6c:	add	x0, x0, #0x4a8
  42cb70:	mov	x25, #0x0                   	// #0
  42cb74:	mov	x20, #0x0                   	// #0
  42cb78:	str	x0, [sp, #104]
  42cb7c:	add	x0, x0, #0xf78
  42cb80:	str	x0, [sp, #112]
  42cb84:	nop
  42cb88:	tbnz	x22, #63, 42cb9c <ferror@plt+0x28c0c>
  42cb8c:	ldr	x0, [sp, #96]
  42cb90:	add	x0, x0, x22
  42cb94:	cmp	x28, x0
  42cb98:	b.cs	42cd60 <ferror@plt+0x28dd0>  // b.hs, b.nlast
  42cb9c:	ldrb	w19, [x28]
  42cba0:	cbz	w19, 42cd60 <ferror@plt+0x28dd0>
  42cba4:	mov	x0, x28
  42cba8:	bl	42aa70 <ferror@plt+0x26ae0>
  42cbac:	mov	w10, #0xffff5400            	// #-44032
  42cbb0:	add	w2, w0, w10
  42cbb4:	mov	w1, #0x2ba3                	// #11171
  42cbb8:	mov	w8, w0
  42cbbc:	cmp	w2, w1
  42cbc0:	b.hi	42cca8 <ferror@plt+0x28d18>  // b.pmore
  42cbc4:	lsr	w4, w2, #2
  42cbc8:	mov	w5, #0x4925                	// #18725
  42cbcc:	movk	w5, #0x2492, lsl #16
  42cbd0:	adds	x6, x21, x20, lsl #2
  42cbd4:	umull	x4, w4, w5
  42cbd8:	lsr	x1, x4, #32
  42cbdc:	lsl	w4, w1, #3
  42cbe0:	sub	w4, w4, w1
  42cbe4:	sub	w4, w2, w4, lsl #2
  42cbe8:	b.eq	42cd18 <ferror@plt+0x28d88>  // b.none
  42cbec:	mov	w1, #0x5c4d                	// #23629
  42cbf0:	mov	w7, #0x24c                 	// #588
  42cbf4:	movk	w1, #0xdee9, lsl #16
  42cbf8:	mov	w8, #0x1100                	// #4352
  42cbfc:	mov	w9, #0x1161                	// #4449
  42cc00:	umull	x1, w2, w1
  42cc04:	lsr	x0, x1, #41
  42cc08:	add	w1, w0, w8
  42cc0c:	str	w1, [x21, x20, lsl #2]
  42cc10:	msub	w0, w0, w7, w2
  42cc14:	lsr	w0, w0, #2
  42cc18:	umull	x0, w0, w5
  42cc1c:	lsr	x0, x0, #32
  42cc20:	add	w0, w0, w9
  42cc24:	str	w0, [x6, #4]
  42cc28:	cbz	w4, 42cd20 <ferror@plt+0x28d90>
  42cc2c:	mov	w5, #0x11a7                	// #4519
  42cc30:	mov	x2, #0x3                   	// #3
  42cc34:	add	w4, w4, w5
  42cc38:	str	w4, [x6, #8]
  42cc3c:	add	x27, x20, x2
  42cc40:	cbz	x27, 42cc94 <ferror@plt+0x28d04>
  42cc44:	ldr	w1, [x21, x20, lsl #2]
  42cc48:	mov	w0, #0xfaff                	// #64255
  42cc4c:	movk	w0, #0x2, lsl #16
  42cc50:	cmp	w1, w0
  42cc54:	b.hi	42ccd8 <ferror@plt+0x28d48>  // b.pmore
  42cc58:	ldr	x0, [sp, #104]
  42cc5c:	lsr	w4, w1, #8
  42cc60:	mov	w5, #0x10ff                	// #4351
  42cc64:	add	x0, x0, #0x980
  42cc68:	ldrsh	w0, [x0, x4, lsl #1]
  42cc6c:	cmp	w0, w5
  42cc70:	b.le	42cd00 <ferror@plt+0x28d70>
  42cc74:	mov	w3, #0xffffef00            	// #-4352
  42cc78:	add	w0, w0, w3
  42cc7c:	cbnz	w0, 42cc94 <ferror@plt+0x28d04>
  42cc80:	sub	x1, x27, x25
  42cc84:	add	x0, x21, x25, lsl #2
  42cc88:	bl	42c680 <ferror@plt+0x286f0>
  42cc8c:	ldrb	w19, [x28]
  42cc90:	mov	x25, x20
  42cc94:	and	x19, x19, #0xff
  42cc98:	mov	x20, x27
  42cc9c:	ldrb	w0, [x23, x19]
  42cca0:	add	x28, x28, x0
  42cca4:	b	42cb88 <ferror@plt+0x28bf8>
  42cca8:	sub	w1, w0, #0xa0
  42ccac:	mov	w2, #0xf97d                	// #63869
  42ccb0:	movk	w2, #0x2, lsl #16
  42ccb4:	cmp	w1, w2
  42ccb8:	b.hi	42cccc <ferror@plt+0x28d3c>  // b.pmore
  42ccbc:	ldr	w1, [sp, #120]
  42ccc0:	bl	42c3c8 <ferror@plt+0x28438>
  42ccc4:	mov	x24, x0
  42ccc8:	cbnz	x0, 42cd2c <ferror@plt+0x28d9c>
  42cccc:	add	x27, x20, #0x1
  42ccd0:	str	w8, [x21, x20, lsl #2]
  42ccd4:	b	42cc40 <ferror@plt+0x28cb0>
  42ccd8:	sub	w0, w1, #0xe0, lsl #12
  42ccdc:	mov	w4, #0x2ffff               	// #196607
  42cce0:	cmp	w0, w4
  42cce4:	b.hi	42cc80 <ferror@plt+0x28cf0>  // b.pmore
  42cce8:	ldr	x2, [sp, #112]
  42ccec:	lsr	w0, w0, #8
  42ccf0:	mov	w4, #0x10ff                	// #4351
  42ccf4:	ldrsh	w0, [x2, x0, lsl #1]
  42ccf8:	cmp	w0, w4
  42ccfc:	b.gt	42cc74 <ferror@plt+0x28ce4>
  42cd00:	adrp	x4, 475000 <ferror@plt+0x71070>
  42cd04:	add	x4, x4, #0xb28
  42cd08:	sbfiz	x0, x0, #8, #32
  42cd0c:	add	x1, x4, w1, uxtb
  42cd10:	ldrb	w0, [x1, x0]
  42cd14:	b	42cc7c <ferror@plt+0x28cec>
  42cd18:	mov	x2, #0x3                   	// #3
  42cd1c:	cbnz	w4, 42cc3c <ferror@plt+0x28cac>
  42cd20:	mov	x2, #0x2                   	// #2
  42cd24:	add	x27, x20, x2
  42cd28:	b	42cc40 <ferror@plt+0x28cb0>
  42cd2c:	ldrb	w0, [x0]
  42cd30:	mov	x27, x20
  42cd34:	cbz	w0, 42cc40 <ferror@plt+0x28cb0>
  42cd38:	add	x27, x27, #0x1
  42cd3c:	mov	x0, x24
  42cd40:	bl	42aa70 <ferror@plt+0x26ae0>
  42cd44:	str	w0, [x26, x27, lsl #2]
  42cd48:	ldrb	w0, [x24]
  42cd4c:	ldrb	w0, [x23, x0]
  42cd50:	add	x24, x24, x0
  42cd54:	ldrb	w0, [x24]
  42cd58:	cbnz	w0, 42cd38 <ferror@plt+0x28da8>
  42cd5c:	b	42cc40 <ferror@plt+0x28cb0>
  42cd60:	cbnz	x20, 42cd90 <ferror@plt+0x28e00>
  42cd64:	mov	x0, x21
  42cd68:	str	wzr, [x21]
  42cd6c:	ldp	x19, x20, [sp, #16]
  42cd70:	ldp	x23, x24, [sp, #48]
  42cd74:	ldp	x25, x26, [sp, #64]
  42cd78:	ldp	x27, x28, [sp, #80]
  42cd7c:	str	wzr, [x0]
  42cd80:	mov	x0, x21
  42cd84:	ldp	x21, x22, [sp, #32]
  42cd88:	ldp	x29, x30, [sp], #128
  42cd8c:	ret
  42cd90:	add	x0, x21, x25, lsl #2
  42cd94:	sub	x1, x20, x25
  42cd98:	bl	42c680 <ferror@plt+0x286f0>
  42cd9c:	str	wzr, [x21, x20, lsl #2]
  42cda0:	ldr	w0, [sp, #124]
  42cda4:	and	w2, w0, #0xfffffffd
  42cda8:	add	x0, x21, x20, lsl #2
  42cdac:	cmp	w2, #0x1
  42cdb0:	b.ne	42cd6c <ferror@plt+0x28ddc>  // b.any
  42cdb4:	adrp	x18, 45a000 <ferror@plt+0x56070>
  42cdb8:	add	x18, x18, #0x4a8
  42cdbc:	mov	w15, #0xfaff                	// #64255
  42cdc0:	add	x13, x18, #0xf78
  42cdc4:	sub	x14, x21, #0x4
  42cdc8:	mov	w0, #0x0                   	// #0
  42cdcc:	mov	x8, #0x0                   	// #0
  42cdd0:	mov	x19, #0x0                   	// #0
  42cdd4:	movk	w15, #0x2, lsl #16
  42cdd8:	ldr	w10, [x21, x8, lsl #2]
  42cddc:	add	x11, x21, x8, lsl #2
  42cde0:	add	x12, x8, #0x1
  42cde4:	cmp	w10, w15
  42cde8:	b.hi	42cee0 <ferror@plt+0x28f50>  // b.pmore
  42cdec:	add	x1, x18, #0x980
  42cdf0:	lsr	w2, w10, #8
  42cdf4:	mov	w3, #0x10ff                	// #4351
  42cdf8:	ldrsh	w9, [x1, x2, lsl #1]
  42cdfc:	cmp	w9, w3
  42ce00:	b.le	42cf04 <ferror@plt+0x28f74>
  42ce04:	mov	w2, #0xffffef00            	// #-4352
  42ce08:	add	w9, w9, w2
  42ce0c:	cbz	x8, 42ce1c <ferror@plt+0x28e8c>
  42ce10:	cmp	w0, #0x0
  42ce14:	ccmp	w9, w0, #0x0, ne  // ne = any
  42ce18:	b.gt	42ce44 <ferror@plt+0x28eb4>
  42ce1c:	cbz	w9, 42cf1c <ferror@plt+0x28f8c>
  42ce20:	mov	x8, x12
  42ce24:	mov	w0, w9
  42ce28:	cmp	x20, x8
  42ce2c:	b.hi	42cdd8 <ferror@plt+0x28e48>  // b.pmore
  42ce30:	add	x0, x21, x20, lsl #2
  42ce34:	b	42cd6c <ferror@plt+0x28ddc>
  42ce38:	cbz	x8, 42cf2c <ferror@plt+0x28f9c>
  42ce3c:	cbnz	w0, 42cf1c <ferror@plt+0x28f8c>
  42ce40:	mov	w9, #0x0                   	// #0
  42ce44:	ldr	w22, [x21, x19, lsl #2]
  42ce48:	add	x2, x21, x19, lsl #2
  42ce4c:	mov	w1, w10
  42ce50:	mov	w0, w22
  42ce54:	bl	42c310 <ferror@plt+0x28380>
  42ce58:	cbnz	w0, 42ce70 <ferror@plt+0x28ee0>
  42ce5c:	mov	w1, w10
  42ce60:	mov	w0, w22
  42ce64:	bl	42c488 <ferror@plt+0x284f8>
  42ce68:	cbz	w0, 42ce1c <ferror@plt+0x28e8c>
  42ce6c:	nop
  42ce70:	cmp	x20, x12
  42ce74:	add	x1, x14, x20, lsl #2
  42ce78:	b.ls	42ce8c <ferror@plt+0x28efc>  // b.plast
  42ce7c:	ldr	w0, [x11, #4]
  42ce80:	str	w0, [x11], #4
  42ce84:	cmp	x1, x11
  42ce88:	b.ne	42ce7c <ferror@plt+0x28eec>  // b.any
  42ce8c:	sub	x1, x8, #0x1
  42ce90:	sub	x20, x20, #0x1
  42ce94:	cmp	x1, x19
  42ce98:	mov	w0, #0x0                   	// #0
  42ce9c:	b.eq	42ce28 <ferror@plt+0x28e98>  // b.none
  42cea0:	add	x1, x21, x1, lsl #2
  42cea4:	ldur	w1, [x1, #-4]
  42cea8:	cmp	w1, w15
  42ceac:	b.ls	42cf3c <ferror@plt+0x28fac>  // b.plast
  42ceb0:	sub	w2, w1, #0xe0, lsl #12
  42ceb4:	mov	w3, #0x2ffff               	// #196607
  42ceb8:	cmp	w2, w3
  42cebc:	b.hi	42ce28 <ferror@plt+0x28e98>  // b.pmore
  42cec0:	lsr	w2, w2, #8
  42cec4:	mov	w3, #0x10ff                	// #4351
  42cec8:	ldrsh	w0, [x13, x2, lsl #1]
  42cecc:	cmp	w0, w3
  42ced0:	b.le	42cf54 <ferror@plt+0x28fc4>
  42ced4:	mov	w1, #0xffffef00            	// #-4352
  42ced8:	add	w0, w0, w1
  42cedc:	b	42ce28 <ferror@plt+0x28e98>
  42cee0:	sub	w1, w10, #0xe0, lsl #12
  42cee4:	mov	w2, #0x2ffff               	// #196607
  42cee8:	cmp	w1, w2
  42ceec:	b.hi	42ce38 <ferror@plt+0x28ea8>  // b.pmore
  42cef0:	lsr	w1, w1, #8
  42cef4:	mov	w2, #0x10ff                	// #4351
  42cef8:	ldrsh	w9, [x13, x1, lsl #1]
  42cefc:	cmp	w9, w2
  42cf00:	b.gt	42ce04 <ferror@plt+0x28e74>
  42cf04:	adrp	x1, 475000 <ferror@plt+0x71070>
  42cf08:	add	x1, x1, #0xb28
  42cf0c:	sbfiz	x9, x9, #8, #32
  42cf10:	add	x1, x1, w10, uxtb
  42cf14:	ldrb	w9, [x1, x9]
  42cf18:	b	42ce0c <ferror@plt+0x28e7c>
  42cf1c:	mov	x19, x8
  42cf20:	mov	w0, #0x0                   	// #0
  42cf24:	mov	x8, x12
  42cf28:	b	42ce28 <ferror@plt+0x28e98>
  42cf2c:	mov	x19, #0x0                   	// #0
  42cf30:	mov	x8, #0x1                   	// #1
  42cf34:	mov	w0, #0x0                   	// #0
  42cf38:	b	42ce28 <ferror@plt+0x28e98>
  42cf3c:	add	x0, x18, #0x980
  42cf40:	lsr	w2, w1, #8
  42cf44:	mov	w3, #0x10ff                	// #4351
  42cf48:	ldrsh	w0, [x0, x2, lsl #1]
  42cf4c:	cmp	w0, w3
  42cf50:	b.gt	42ced4 <ferror@plt+0x28f44>
  42cf54:	adrp	x2, 475000 <ferror@plt+0x71070>
  42cf58:	add	x2, x2, #0xb28
  42cf5c:	sbfiz	x0, x0, #8, #32
  42cf60:	add	x1, x2, w1, uxtb
  42cf64:	ldrb	w0, [x1, x0]
  42cf68:	b	42ce28 <ferror@plt+0x28e98>
  42cf6c:	nop
  42cf70:	stp	x29, x30, [sp, #-32]!
  42cf74:	mov	x29, sp
  42cf78:	stp	x19, x20, [sp, #16]
  42cf7c:	bl	42ca68 <ferror@plt+0x28ad8>
  42cf80:	mov	x4, #0x0                   	// #0
  42cf84:	mov	x3, #0x0                   	// #0
  42cf88:	mov	x2, #0x0                   	// #0
  42cf8c:	mov	x1, #0xffffffffffffffff    	// #-1
  42cf90:	mov	x20, x0
  42cf94:	bl	42b470 <ferror@plt+0x274e0>
  42cf98:	mov	x19, x0
  42cf9c:	mov	x0, x20
  42cfa0:	bl	413678 <ferror@plt+0xf6e8>
  42cfa4:	mov	x0, x19
  42cfa8:	ldp	x19, x20, [sp, #16]
  42cfac:	ldp	x29, x30, [sp], #32
  42cfb0:	ret
  42cfb4:	nop
  42cfb8:	mov	w10, #0xffff5400            	// #-44032
  42cfbc:	add	w5, w0, w10
  42cfc0:	mov	w3, #0x2ba3                	// #11171
  42cfc4:	cmp	w5, w3
  42cfc8:	b.hi	42d050 <ferror@plt+0x290c0>  // b.pmore
  42cfcc:	lsr	w4, w5, #2
  42cfd0:	mov	w6, #0x4925                	// #18725
  42cfd4:	movk	w6, #0x2492, lsl #16
  42cfd8:	umull	x4, w4, w6
  42cfdc:	lsr	x3, x4, #32
  42cfe0:	lsl	w4, w3, #3
  42cfe4:	sub	w4, w4, w3
  42cfe8:	subs	w4, w5, w4, lsl #2
  42cfec:	b.eq	42d00c <ferror@plt+0x2907c>  // b.none
  42cff0:	sub	w0, w0, w4
  42cff4:	str	w0, [x1]
  42cff8:	mov	w9, #0x11a7                	// #4519
  42cffc:	mov	w0, #0x1                   	// #1
  42d000:	add	w4, w4, w9
  42d004:	str	w4, [x2]
  42d008:	ret
  42d00c:	mov	w3, #0x5c4d                	// #23629
  42d010:	mov	w4, #0x24c                 	// #588
  42d014:	movk	w3, #0xdee9, lsl #16
  42d018:	mov	w7, #0x1100                	// #4352
  42d01c:	mov	w8, #0x1161                	// #4449
  42d020:	mov	w0, #0x1                   	// #1
  42d024:	umull	x3, w5, w3
  42d028:	lsr	x3, x3, #41
  42d02c:	add	w7, w3, w7
  42d030:	str	w7, [x1]
  42d034:	msub	w1, w3, w4, w5
  42d038:	lsr	w1, w1, #2
  42d03c:	umull	x1, w1, w6
  42d040:	lsr	x1, x1, #32
  42d044:	add	w1, w1, w8
  42d048:	str	w1, [x2]
  42d04c:	ret
  42d050:	sub	w4, w0, #0xc0
  42d054:	mov	w3, #0xf95d                	// #63837
  42d058:	movk	w3, #0x2, lsl #16
  42d05c:	cmp	w4, w3
  42d060:	b.ls	42d074 <ferror@plt+0x290e4>  // b.plast
  42d064:	str	w0, [x1]
  42d068:	mov	w0, #0x0                   	// #0
  42d06c:	str	wzr, [x2]
  42d070:	ret
  42d074:	adrp	x8, 460000 <ferror@plt+0x5c070>
  42d078:	mov	w6, #0xf91b                	// #63771
  42d07c:	add	x8, x8, #0x380
  42d080:	mov	w7, #0x805                 	// #2053
  42d084:	mov	w5, #0x0                   	// #0
  42d088:	b	42d0b8 <ferror@plt+0x29128>
  42d08c:	add	w4, w7, w3
  42d090:	cmp	w5, w3
  42d094:	b.eq	42d064 <ferror@plt+0x290d4>  // b.none
  42d098:	add	w4, w4, w4, lsr #31
  42d09c:	cmp	w0, w6
  42d0a0:	b.ls	42d0f8 <ferror@plt+0x29168>  // b.plast
  42d0a4:	asr	w4, w4, #1
  42d0a8:	mov	w5, w3
  42d0ac:	sbfiz	x3, x4, #1, #32
  42d0b0:	add	x4, x3, w4, sxtw
  42d0b4:	ldr	w6, [x8, x4, lsl #2]
  42d0b8:	add	w3, w5, w7
  42d0bc:	cmp	w0, w6
  42d0c0:	add	w3, w3, w3, lsr #31
  42d0c4:	asr	w3, w3, #1
  42d0c8:	b.ne	42d08c <ferror@plt+0x290fc>  // b.any
  42d0cc:	sbfiz	x0, x3, #1, #32
  42d0d0:	adrp	x4, 460000 <ferror@plt+0x5c070>
  42d0d4:	add	x3, x0, w3, sxtw
  42d0d8:	add	x4, x4, #0x380
  42d0dc:	mov	w0, #0x1                   	// #1
  42d0e0:	add	x3, x4, x3, lsl #2
  42d0e4:	ldr	w4, [x3, #4]
  42d0e8:	str	w4, [x1]
  42d0ec:	ldr	w1, [x3, #8]
  42d0f0:	str	w1, [x2]
  42d0f4:	ret
  42d0f8:	add	w4, w5, w3
  42d0fc:	mov	w7, w3
  42d100:	add	w4, w4, w4, lsr #31
  42d104:	asr	w3, w4, #1
  42d108:	sbfiz	x4, x3, #1, #32
  42d10c:	add	x3, x4, w3, sxtw
  42d110:	ldr	w6, [x8, x3, lsl #2]
  42d114:	b	42d0b8 <ferror@plt+0x29128>
  42d118:	mov	w9, w0
  42d11c:	mov	w10, w1
  42d120:	stp	x29, x30, [sp, #-16]!
  42d124:	mov	x29, sp
  42d128:	bl	42c310 <ferror@plt+0x28380>
  42d12c:	cbnz	w0, 42d14c <ferror@plt+0x291bc>
  42d130:	mov	w1, w10
  42d134:	mov	w0, w9
  42d138:	bl	42c488 <ferror@plt+0x284f8>
  42d13c:	cbnz	w0, 42d14c <ferror@plt+0x291bc>
  42d140:	ldp	x29, x30, [sp], #16
  42d144:	str	wzr, [x2]
  42d148:	ret
  42d14c:	mov	w0, #0x1                   	// #1
  42d150:	ldp	x29, x30, [sp], #16
  42d154:	ret
  42d158:	stp	x29, x30, [sp, #-80]!
  42d15c:	mov	w4, #0xffff5400            	// #-44032
  42d160:	add	w4, w0, w4
  42d164:	mov	x29, sp
  42d168:	stp	x19, x20, [sp, #16]
  42d16c:	mov	x19, x3
  42d170:	stp	x21, x22, [sp, #32]
  42d174:	mov	x22, x2
  42d178:	mov	w2, #0x2ba3                	// #11171
  42d17c:	cmp	w4, w2
  42d180:	b.ls	42d230 <ferror@plt+0x292a0>  // b.plast
  42d184:	sub	w3, w0, #0xa0
  42d188:	mov	w2, #0xf97d                	// #63869
  42d18c:	movk	w2, #0x2, lsl #16
  42d190:	mov	w8, w0
  42d194:	cmp	w3, w2
  42d198:	b.hi	42d208 <ferror@plt+0x29278>  // b.pmore
  42d19c:	bl	42c3c8 <ferror@plt+0x28438>
  42d1a0:	mov	x20, x0
  42d1a4:	cbz	x0, 42d208 <ferror@plt+0x29278>
  42d1a8:	mov	x1, #0xffffffffffffffff    	// #-1
  42d1ac:	bl	42a980 <ferror@plt+0x269f0>
  42d1b0:	cmp	x19, x0
  42d1b4:	mov	x21, x0
  42d1b8:	csel	x19, x19, x0, ls  // ls = plast
  42d1bc:	cbz	x19, 42d21c <ferror@plt+0x2928c>
  42d1c0:	adrp	x0, 45a000 <ferror@plt+0x56070>
  42d1c4:	str	x23, [sp, #48]
  42d1c8:	add	x19, x22, x19, lsl #2
  42d1cc:	ldr	x23, [x0, #1184]
  42d1d0:	mov	x0, x20
  42d1d4:	bl	42aa70 <ferror@plt+0x26ae0>
  42d1d8:	str	w0, [x22], #4
  42d1dc:	ldrb	w0, [x20]
  42d1e0:	cmp	x19, x22
  42d1e4:	ldrb	w0, [x23, x0]
  42d1e8:	add	x20, x20, x0
  42d1ec:	b.ne	42d1d0 <ferror@plt+0x29240>  // b.any
  42d1f0:	mov	x0, x21
  42d1f4:	ldp	x19, x20, [sp, #16]
  42d1f8:	ldp	x21, x22, [sp, #32]
  42d1fc:	ldr	x23, [sp, #48]
  42d200:	ldp	x29, x30, [sp], #80
  42d204:	ret
  42d208:	cmp	x22, #0x0
  42d20c:	mov	x21, #0x1                   	// #1
  42d210:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  42d214:	b.eq	42d21c <ferror@plt+0x2928c>  // b.none
  42d218:	str	w8, [x22]
  42d21c:	mov	x0, x21
  42d220:	ldp	x19, x20, [sp, #16]
  42d224:	ldp	x21, x22, [sp, #32]
  42d228:	ldp	x29, x30, [sp], #80
  42d22c:	ret
  42d230:	lsr	w2, w4, #2
  42d234:	mov	w3, #0x4925                	// #18725
  42d238:	movk	w3, #0x2492, lsl #16
  42d23c:	umull	x2, w2, w3
  42d240:	lsr	x1, x2, #32
  42d244:	lsl	w2, w1, #3
  42d248:	sub	w2, w2, w1
  42d24c:	sub	w2, w4, w2, lsl #2
  42d250:	cbz	x22, 42d2e4 <ferror@plt+0x29354>
  42d254:	mov	w1, #0x5c4d                	// #23629
  42d258:	mov	w5, #0x24c                 	// #588
  42d25c:	movk	w1, #0xdee9, lsl #16
  42d260:	mov	x21, #0x2                   	// #2
  42d264:	umull	x1, w4, w1
  42d268:	lsr	x0, x1, #41
  42d26c:	mov	w1, #0x1100                	// #4352
  42d270:	add	w1, w0, w1
  42d274:	msub	w0, w0, w5, w4
  42d278:	lsr	w0, w0, #2
  42d27c:	umull	x0, w0, w3
  42d280:	mov	w3, #0x1161                	// #4449
  42d284:	lsr	x0, x0, #32
  42d288:	add	w0, w0, w3
  42d28c:	stp	w1, w0, [sp, #64]
  42d290:	cbnz	w2, 42d2d0 <ferror@plt+0x29340>
  42d294:	add	x2, sp, #0x40
  42d298:	mov	x1, #0x0                   	// #0
  42d29c:	nop
  42d2a0:	cmp	x19, x1
  42d2a4:	b.eq	42d21c <ferror@plt+0x2928c>  // b.none
  42d2a8:	ldr	w0, [x2, x1, lsl #2]
  42d2ac:	str	w0, [x22, x1, lsl #2]
  42d2b0:	add	x1, x1, #0x1
  42d2b4:	cmp	x1, x21
  42d2b8:	b.ne	42d2a0 <ferror@plt+0x29310>  // b.any
  42d2bc:	mov	x0, x21
  42d2c0:	ldp	x19, x20, [sp, #16]
  42d2c4:	ldp	x21, x22, [sp, #32]
  42d2c8:	ldp	x29, x30, [sp], #80
  42d2cc:	ret
  42d2d0:	mov	w0, #0x11a7                	// #4519
  42d2d4:	mov	x21, #0x3                   	// #3
  42d2d8:	add	w2, w2, w0
  42d2dc:	str	w2, [sp, #72]
  42d2e0:	b	42d294 <ferror@plt+0x29304>
  42d2e4:	cmp	w2, #0x0
  42d2e8:	cset	x21, ne  // ne = any
  42d2ec:	add	x21, x21, #0x2
  42d2f0:	mov	x0, x21
  42d2f4:	ldp	x19, x20, [sp, #16]
  42d2f8:	ldp	x21, x22, [sp, #32]
  42d2fc:	ldp	x29, x30, [sp], #80
  42d300:	ret
  42d304:	nop
  42d308:	stp	x29, x30, [sp, #-144]!
  42d30c:	mov	x29, sp
  42d310:	stp	x19, x20, [sp, #16]
  42d314:	stp	x21, x22, [sp, #32]
  42d318:	dmb	ish
  42d31c:	adrp	x22, 49b000 <ferror@plt+0x97070>
  42d320:	ldr	x19, [x22, #3928]
  42d324:	cbz	x19, 42d33c <ferror@plt+0x293ac>
  42d328:	mov	x0, x19
  42d32c:	ldp	x19, x20, [sp, #16]
  42d330:	ldp	x21, x22, [sp, #32]
  42d334:	ldp	x29, x30, [sp], #144
  42d338:	ret
  42d33c:	stp	x25, x26, [sp, #64]
  42d340:	add	x25, x22, #0xf58
  42d344:	mov	x0, x25
  42d348:	bl	427798 <ferror@plt+0x23808>
  42d34c:	cbnz	w0, 42d36c <ferror@plt+0x293dc>
  42d350:	ldr	x19, [x22, #3928]
  42d354:	ldp	x21, x22, [sp, #32]
  42d358:	mov	x0, x19
  42d35c:	ldp	x19, x20, [sp, #16]
  42d360:	ldp	x25, x26, [sp, #64]
  42d364:	ldp	x29, x30, [sp], #144
  42d368:	ret
  42d36c:	mov	w0, #0x46                  	// #70
  42d370:	stp	x23, x24, [sp, #48]
  42d374:	str	xzr, [sp, #88]
  42d378:	bl	403d80 <sysconf@plt>
  42d37c:	cmp	x0, #0x0
  42d380:	mov	x1, #0x40                  	// #64
  42d384:	mov	x21, x0
  42d388:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d38c:	csel	x21, x21, x1, ge  // ge = tcont
  42d390:	add	x0, x0, #0x328
  42d394:	bl	409040 <ferror@plt+0x50b0>
  42d398:	mov	x23, x0
  42d39c:	bl	403e80 <__errno_location@plt>
  42d3a0:	mov	x24, x0
  42d3a4:	nop
  42d3a8:	mov	x0, x19
  42d3ac:	bl	413678 <ferror@plt+0xf6e8>
  42d3b0:	add	x0, x21, #0x6
  42d3b4:	bl	413538 <ferror@plt+0xf5a8>
  42d3b8:	str	wzr, [x24]
  42d3bc:	mov	x19, x0
  42d3c0:	cbz	x23, 42d3f8 <ferror@plt+0x29468>
  42d3c4:	mov	x2, x0
  42d3c8:	add	x1, sp, #0x60
  42d3cc:	add	x4, sp, #0x58
  42d3d0:	mov	x3, x21
  42d3d4:	mov	x0, x23
  42d3d8:	bl	403470 <getpwnam_r@plt>
  42d3dc:	ldr	x1, [sp, #88]
  42d3e0:	mov	w20, w0
  42d3e4:	cbz	x1, 42d3f8 <ferror@plt+0x29468>
  42d3e8:	ldr	w26, [x1, #16]
  42d3ec:	bl	4035f0 <getuid@plt>
  42d3f0:	cmp	w26, w0
  42d3f4:	b.eq	42d414 <ferror@plt+0x29484>  // b.none
  42d3f8:	bl	4035f0 <getuid@plt>
  42d3fc:	add	x4, sp, #0x58
  42d400:	mov	x3, x21
  42d404:	mov	x2, x19
  42d408:	add	x1, sp, #0x60
  42d40c:	bl	403690 <getpwuid_r@plt>
  42d410:	mov	w20, w0
  42d414:	tbz	w20, #31, 42d41c <ferror@plt+0x2948c>
  42d418:	ldr	w20, [x24]
  42d41c:	ldr	x0, [sp, #88]
  42d420:	cbz	x0, 42d480 <ferror@plt+0x294f0>
  42d424:	ldr	x0, [x0]
  42d428:	bl	41f7f8 <ferror@plt+0x1b868>
  42d42c:	str	x0, [x25, #8]
  42d430:	ldr	x1, [sp, #88]
  42d434:	ldr	x0, [x1, #24]
  42d438:	cbz	x0, 42d444 <ferror@plt+0x294b4>
  42d43c:	ldrb	w1, [x0]
  42d440:	cbnz	w1, 42d524 <ferror@plt+0x29594>
  42d444:	ldr	x0, [x25, #24]
  42d448:	cbz	x0, 42d590 <ferror@plt+0x29600>
  42d44c:	mov	x0, x19
  42d450:	bl	413678 <ferror@plt+0xf6e8>
  42d454:	ldr	x0, [x25, #8]
  42d458:	cbz	x0, 42d510 <ferror@plt+0x29580>
  42d45c:	ldr	x0, [x25, #16]
  42d460:	cbz	x0, 42d4fc <ferror@plt+0x2956c>
  42d464:	add	x1, x25, #0x8
  42d468:	mov	x0, x25
  42d46c:	bl	427838 <ferror@plt+0x238a8>
  42d470:	ldr	x19, [x22, #3928]
  42d474:	ldp	x23, x24, [sp, #48]
  42d478:	ldp	x25, x26, [sp, #64]
  42d47c:	b	42d328 <ferror@plt+0x29398>
  42d480:	tst	w20, #0xfffffffd
  42d484:	b.eq	42d498 <ferror@plt+0x29508>  // b.none
  42d488:	cmp	x21, #0x8, lsl #12
  42d48c:	b.gt	42d4d4 <ferror@plt+0x29544>
  42d490:	lsl	x21, x21, #1
  42d494:	b	42d3a8 <ferror@plt+0x29418>
  42d498:	bl	4035f0 <getuid@plt>
  42d49c:	mov	w3, w0
  42d4a0:	adrp	x2, 478000 <ferror@plt+0x74070>
  42d4a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d4a8:	add	x2, x2, #0x330
  42d4ac:	add	x0, x0, #0x108
  42d4b0:	mov	w1, #0x10                  	// #16
  42d4b4:	bl	414ae8 <ferror@plt+0x10b58>
  42d4b8:	ldr	x0, [sp, #88]
  42d4bc:	cbnz	x0, 42d424 <ferror@plt+0x29494>
  42d4c0:	bl	4035f0 <getuid@plt>
  42d4c4:	bl	403ae0 <getpwuid@plt>
  42d4c8:	str	x0, [sp, #88]
  42d4cc:	cbz	x0, 42d44c <ferror@plt+0x294bc>
  42d4d0:	b	42d424 <ferror@plt+0x29494>
  42d4d4:	mov	w0, w20
  42d4d8:	bl	41fdf0 <ferror@plt+0x1be60>
  42d4dc:	adrp	x2, 478000 <ferror@plt+0x74070>
  42d4e0:	mov	x3, x0
  42d4e4:	add	x2, x2, #0x368
  42d4e8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d4ec:	mov	w1, #0x10                  	// #16
  42d4f0:	add	x0, x0, #0x108
  42d4f4:	bl	414ae8 <ferror@plt+0x10b58>
  42d4f8:	b	42d4b8 <ferror@plt+0x29528>
  42d4fc:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d500:	add	x0, x0, #0x3b0
  42d504:	bl	41f7f8 <ferror@plt+0x1b868>
  42d508:	str	x0, [x25, #16]
  42d50c:	b	42d464 <ferror@plt+0x294d4>
  42d510:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d514:	add	x0, x0, #0x3a0
  42d518:	bl	41f7f8 <ferror@plt+0x1b868>
  42d51c:	str	x0, [x25, #8]
  42d520:	b	42d45c <ferror@plt+0x294cc>
  42d524:	mov	w2, #0x0                   	// #0
  42d528:	adrp	x1, 478000 <ferror@plt+0x74070>
  42d52c:	add	x1, x1, #0x390
  42d530:	bl	420e88 <ferror@plt+0x1cef8>
  42d534:	mov	x23, x0
  42d538:	mov	w2, #0x0                   	// #0
  42d53c:	ldr	x0, [x0]
  42d540:	adrp	x1, 478000 <ferror@plt+0x74070>
  42d544:	add	x1, x1, #0x398
  42d548:	bl	420e88 <ferror@plt+0x1cef8>
  42d54c:	mov	x21, x0
  42d550:	ldr	x1, [sp, #88]
  42d554:	ldr	x24, [x1]
  42d558:	ldrb	w0, [x24]
  42d55c:	bl	420460 <ferror@plt+0x1c4d0>
  42d560:	strb	w0, [x24]
  42d564:	mov	x1, x21
  42d568:	ldr	x0, [sp, #88]
  42d56c:	ldr	x0, [x0]
  42d570:	bl	421390 <ferror@plt+0x1d400>
  42d574:	mov	x1, x0
  42d578:	mov	x0, x23
  42d57c:	str	x1, [x25, #16]
  42d580:	bl	4212a0 <ferror@plt+0x1d310>
  42d584:	mov	x0, x21
  42d588:	bl	4212a0 <ferror@plt+0x1d310>
  42d58c:	b	42d444 <ferror@plt+0x294b4>
  42d590:	ldr	x0, [sp, #88]
  42d594:	ldr	x0, [x0, #32]
  42d598:	bl	41f7f8 <ferror@plt+0x1b868>
  42d59c:	str	x0, [x25, #24]
  42d5a0:	b	42d44c <ferror@plt+0x294bc>
  42d5a4:	nop
  42d5a8:	cmp	w1, #0x0
  42d5ac:	mov	x2, x0
  42d5b0:	csinv	w0, w1, wzr, ge  // ge = tcont
  42d5b4:	b	42d5c0 <ferror@plt+0x29630>
  42d5b8:	lsr	x1, x2, x0
  42d5bc:	tbnz	w1, #0, 42d5d0 <ferror@plt+0x29640>
  42d5c0:	cmp	w0, #0x3e
  42d5c4:	add	w0, w0, #0x1
  42d5c8:	b.le	42d5b8 <ferror@plt+0x29628>
  42d5cc:	mov	w0, #0xffffffff            	// #-1
  42d5d0:	ret
  42d5d4:	nop
  42d5d8:	cmp	w1, #0x40
  42d5dc:	mov	x2, x0
  42d5e0:	mov	w0, #0x40                  	// #64
  42d5e4:	csel	w0, w1, w0, ls  // ls = plast
  42d5e8:	cbz	w0, 42d5fc <ferror@plt+0x2966c>
  42d5ec:	sub	w0, w0, #0x1
  42d5f0:	lsr	x1, x2, x0
  42d5f4:	tbz	w1, #0, 42d5e8 <ferror@plt+0x29658>
  42d5f8:	ret
  42d5fc:	mov	w0, #0xffffffff            	// #-1
  42d600:	ret
  42d604:	nop
  42d608:	mov	x1, x0
  42d60c:	clz	x0, x0
  42d610:	eor	w0, w0, #0x3f
  42d614:	cmp	x1, #0x0
  42d618:	add	w0, w0, #0x1
  42d61c:	csinc	w0, w0, wzr, ne  // ne = any
  42d620:	ret
  42d624:	nop
  42d628:	stp	x29, x30, [sp, #-16]!
  42d62c:	mov	x29, sp
  42d630:	bl	43bbe0 <ferror@plt+0x37c50>
  42d634:	cbz	w0, 42d668 <ferror@plt+0x296d8>
  42d638:	bl	403e80 <__errno_location@plt>
  42d63c:	ldr	w0, [x0]
  42d640:	bl	41fdf0 <ferror@plt+0x1be60>
  42d644:	mov	x3, x0
  42d648:	cbz	x0, 42d668 <ferror@plt+0x296d8>
  42d64c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42d650:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d654:	add	x2, x2, #0x3b8
  42d658:	add	x0, x0, #0x108
  42d65c:	mov	w1, #0x4                   	// #4
  42d660:	bl	414ae8 <ferror@plt+0x10b58>
  42d664:	b	42d664 <ferror@plt+0x296d4>
  42d668:	ldp	x29, x30, [sp], #16
  42d66c:	ret
  42d670:	stp	x29, x30, [sp, #-80]!
  42d674:	mov	x29, sp
  42d678:	stp	x21, x22, [sp, #32]
  42d67c:	cbz	x0, 42d6f0 <ferror@plt+0x29760>
  42d680:	stp	x19, x20, [sp, #16]
  42d684:	mov	x19, x0
  42d688:	bl	40b028 <ferror@plt+0x7098>
  42d68c:	cbnz	w0, 42d6a4 <ferror@plt+0x29714>
  42d690:	mov	x0, x19
  42d694:	mov	w1, #0x2f                  	// #47
  42d698:	bl	403c40 <strchr@plt>
  42d69c:	mov	x22, x0
  42d6a0:	cbz	x0, 42d720 <ferror@plt+0x29790>
  42d6a4:	mov	x0, x19
  42d6a8:	mov	w1, #0x8                   	// #8
  42d6ac:	bl	409e58 <ferror@plt+0x5ec8>
  42d6b0:	cbz	w0, 42d6d8 <ferror@plt+0x29748>
  42d6b4:	mov	x0, x19
  42d6b8:	mov	w1, #0x4                   	// #4
  42d6bc:	bl	409e58 <ferror@plt+0x5ec8>
  42d6c0:	cbnz	w0, 42d6d8 <ferror@plt+0x29748>
  42d6c4:	mov	x0, x19
  42d6c8:	ldp	x19, x20, [sp, #16]
  42d6cc:	ldp	x21, x22, [sp, #32]
  42d6d0:	ldp	x29, x30, [sp], #80
  42d6d4:	b	41f7f8 <ferror@plt+0x1b868>
  42d6d8:	mov	x22, #0x0                   	// #0
  42d6dc:	mov	x0, x22
  42d6e0:	ldp	x19, x20, [sp, #16]
  42d6e4:	ldp	x21, x22, [sp, #32]
  42d6e8:	ldp	x29, x30, [sp], #80
  42d6ec:	ret
  42d6f0:	mov	x22, #0x0                   	// #0
  42d6f4:	adrp	x2, 478000 <ferror@plt+0x74070>
  42d6f8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42d6fc:	add	x2, x2, #0x3f8
  42d700:	add	x1, x1, #0x740
  42d704:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42d708:	add	x0, x0, #0x108
  42d70c:	bl	414da8 <ferror@plt+0x10e18>
  42d710:	mov	x0, x22
  42d714:	ldp	x21, x22, [sp, #32]
  42d718:	ldp	x29, x30, [sp], #80
  42d71c:	ret
  42d720:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d724:	add	x0, x0, #0x408
  42d728:	stp	x23, x24, [sp, #48]
  42d72c:	str	x25, [sp, #64]
  42d730:	bl	409040 <ferror@plt+0x50b0>
  42d734:	mov	x20, x0
  42d738:	cbz	x0, 42d830 <ferror@plt+0x298a0>
  42d73c:	bl	4034d0 <strlen@plt>
  42d740:	mov	x21, x0
  42d744:	add	x23, x0, #0x1
  42d748:	mov	x0, x19
  42d74c:	bl	4034d0 <strlen@plt>
  42d750:	add	x25, x0, #0x1
  42d754:	add	x0, x25, x23
  42d758:	bl	413538 <ferror@plt+0xf5a8>
  42d75c:	mov	x24, x0
  42d760:	add	x23, x0, x23
  42d764:	mov	x2, x25
  42d768:	mov	x1, x19
  42d76c:	add	x25, x0, x21
  42d770:	mov	x0, x23
  42d774:	bl	403460 <memcpy@plt>
  42d778:	mov	w0, #0x2f                  	// #47
  42d77c:	strb	w0, [x24, x21]
  42d780:	ldrb	w1, [x20]
  42d784:	mov	x19, x20
  42d788:	cmp	w1, #0x3a
  42d78c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42d790:	b.eq	42d828 <ferror@plt+0x29898>  // b.none
  42d794:	nop
  42d798:	ldrb	w1, [x19, #1]!
  42d79c:	cmp	w1, #0x3a
  42d7a0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42d7a4:	b.ne	42d798 <ferror@plt+0x29808>  // b.any
  42d7a8:	cmp	x20, x19
  42d7ac:	mov	x21, x23
  42d7b0:	b.eq	42d7c8 <ferror@plt+0x29838>  // b.none
  42d7b4:	sub	x2, x19, x20
  42d7b8:	mov	x1, x20
  42d7bc:	sub	x0, x25, x2
  42d7c0:	bl	403460 <memcpy@plt>
  42d7c4:	mov	x21, x0
  42d7c8:	mov	x0, x21
  42d7cc:	mov	w1, #0x8                   	// #8
  42d7d0:	bl	409e58 <ferror@plt+0x5ec8>
  42d7d4:	cbnz	w0, 42d808 <ferror@plt+0x29878>
  42d7d8:	mov	x20, x19
  42d7dc:	ldrb	w0, [x20], #1
  42d7e0:	cbnz	w0, 42d780 <ferror@plt+0x297f0>
  42d7e4:	mov	x0, x24
  42d7e8:	bl	413678 <ferror@plt+0xf6e8>
  42d7ec:	mov	x0, x22
  42d7f0:	ldp	x19, x20, [sp, #16]
  42d7f4:	ldp	x21, x22, [sp, #32]
  42d7f8:	ldp	x23, x24, [sp, #48]
  42d7fc:	ldr	x25, [sp, #64]
  42d800:	ldp	x29, x30, [sp], #80
  42d804:	ret
  42d808:	mov	x0, x21
  42d80c:	mov	w1, #0x4                   	// #4
  42d810:	bl	409e58 <ferror@plt+0x5ec8>
  42d814:	cbnz	w0, 42d7d8 <ferror@plt+0x29848>
  42d818:	mov	x0, x21
  42d81c:	bl	41f7f8 <ferror@plt+0x1b868>
  42d820:	mov	x22, x0
  42d824:	b	42d7e4 <ferror@plt+0x29854>
  42d828:	mov	x21, x23
  42d82c:	b	42d7c8 <ferror@plt+0x29838>
  42d830:	adrp	x20, 478000 <ferror@plt+0x74070>
  42d834:	mov	x23, #0x10                  	// #16
  42d838:	add	x20, x20, #0x3e8
  42d83c:	mov	x21, #0xf                   	// #15
  42d840:	b	42d748 <ferror@plt+0x297b8>
  42d844:	nop
  42d848:	stp	x29, x30, [sp, #-16]!
  42d84c:	mov	x29, sp
  42d850:	bl	42d308 <ferror@plt+0x29378>
  42d854:	ldp	x29, x30, [sp], #16
  42d858:	ldr	x0, [x0]
  42d85c:	ret
  42d860:	stp	x29, x30, [sp, #-16]!
  42d864:	mov	x29, sp
  42d868:	bl	42d308 <ferror@plt+0x29378>
  42d86c:	ldp	x29, x30, [sp], #16
  42d870:	ldr	x0, [x0, #8]
  42d874:	ret
  42d878:	stp	x29, x30, [sp, #-32]!
  42d87c:	mov	x29, sp
  42d880:	str	x19, [sp, #16]
  42d884:	dmb	ish
  42d888:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42d88c:	add	x19, x19, #0xf58
  42d890:	ldr	x0, [x19, #32]
  42d894:	cbz	x0, 42d8a4 <ferror@plt+0x29914>
  42d898:	ldr	x19, [sp, #16]
  42d89c:	ldp	x29, x30, [sp], #32
  42d8a0:	ret
  42d8a4:	add	x0, x19, #0x20
  42d8a8:	bl	427798 <ferror@plt+0x23808>
  42d8ac:	cbnz	w0, 42d8c0 <ferror@plt+0x29930>
  42d8b0:	ldr	x0, [x19, #32]
  42d8b4:	ldr	x19, [sp, #16]
  42d8b8:	ldp	x29, x30, [sp], #32
  42d8bc:	ret
  42d8c0:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d8c4:	add	x0, x0, #0x410
  42d8c8:	bl	409040 <ferror@plt+0x50b0>
  42d8cc:	bl	41f7f8 <ferror@plt+0x1b868>
  42d8d0:	mov	x1, x0
  42d8d4:	cbz	x0, 42d8e8 <ferror@plt+0x29958>
  42d8d8:	add	x0, x19, #0x20
  42d8dc:	bl	427838 <ferror@plt+0x238a8>
  42d8e0:	ldr	x0, [x19, #32]
  42d8e4:	b	42d8b4 <ferror@plt+0x29924>
  42d8e8:	bl	42d308 <ferror@plt+0x29378>
  42d8ec:	ldr	x1, [x0, #16]
  42d8f0:	b	42d8d8 <ferror@plt+0x29948>
  42d8f4:	nop
  42d8f8:	stp	x29, x30, [sp, #-48]!
  42d8fc:	mov	x29, sp
  42d900:	stp	x19, x20, [sp, #16]
  42d904:	dmb	ish
  42d908:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42d90c:	add	x19, x19, #0xf58
  42d910:	ldr	x0, [x19, #40]
  42d914:	cbz	x0, 42d924 <ferror@plt+0x29994>
  42d918:	ldp	x19, x20, [sp, #16]
  42d91c:	ldp	x29, x30, [sp], #48
  42d920:	ret
  42d924:	add	x0, x19, #0x28
  42d928:	bl	427798 <ferror@plt+0x23808>
  42d92c:	cbnz	w0, 42d940 <ferror@plt+0x299b0>
  42d930:	ldr	x0, [x19, #40]
  42d934:	ldp	x19, x20, [sp, #16]
  42d938:	ldp	x29, x30, [sp], #48
  42d93c:	ret
  42d940:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d944:	add	x0, x0, #0x418
  42d948:	bl	409040 <ferror@plt+0x50b0>
  42d94c:	bl	41f7f8 <ferror@plt+0x1b868>
  42d950:	mov	x20, x0
  42d954:	cbz	x0, 42d960 <ferror@plt+0x299d0>
  42d958:	ldrb	w0, [x0]
  42d95c:	cbnz	w0, 42d9c0 <ferror@plt+0x29a30>
  42d960:	mov	x0, x20
  42d964:	str	x21, [sp, #32]
  42d968:	bl	413678 <ferror@plt+0xf6e8>
  42d96c:	adrp	x21, 478000 <ferror@plt+0x74070>
  42d970:	add	x21, x21, #0x420
  42d974:	mov	x0, x21
  42d978:	bl	41f7f8 <ferror@plt+0x1b868>
  42d97c:	mov	x20, x0
  42d980:	bl	4034d0 <strlen@plt>
  42d984:	cmp	x0, #0x1
  42d988:	b.ls	42d9a0 <ferror@plt+0x29a10>  // b.plast
  42d98c:	sub	x0, x0, #0x1
  42d990:	ldrb	w1, [x20, x0]
  42d994:	cmp	w1, #0x2f
  42d998:	b.ne	42d9a0 <ferror@plt+0x29a10>  // b.any
  42d99c:	strb	wzr, [x20, x0]
  42d9a0:	ldrb	w0, [x20]
  42d9a4:	cbnz	w0, 42d9bc <ferror@plt+0x29a2c>
  42d9a8:	mov	x0, x20
  42d9ac:	bl	413678 <ferror@plt+0xf6e8>
  42d9b0:	mov	x0, x21
  42d9b4:	bl	41f7f8 <ferror@plt+0x1b868>
  42d9b8:	mov	x20, x0
  42d9bc:	ldr	x21, [sp, #32]
  42d9c0:	add	x0, x19, #0x28
  42d9c4:	mov	x1, x20
  42d9c8:	bl	427838 <ferror@plt+0x238a8>
  42d9cc:	ldr	x0, [x19, #40]
  42d9d0:	b	42d934 <ferror@plt+0x299a4>
  42d9d4:	nop
  42d9d8:	stp	x29, x30, [sp, #-32]!
  42d9dc:	adrp	x0, 478000 <ferror@plt+0x74070>
  42d9e0:	add	x0, x0, #0x428
  42d9e4:	mov	x29, sp
  42d9e8:	bl	409040 <ferror@plt+0x50b0>
  42d9ec:	cbz	x0, 42d9f8 <ferror@plt+0x29a68>
  42d9f0:	ldrb	w1, [x0]
  42d9f4:	cbnz	w1, 42da20 <ferror@plt+0x29a90>
  42d9f8:	bl	42d878 <ferror@plt+0x298e8>
  42d9fc:	cbz	x0, 42da40 <ferror@plt+0x29ab0>
  42da00:	mov	x2, #0x0                   	// #0
  42da04:	adrp	x1, 478000 <ferror@plt+0x74070>
  42da08:	add	x1, x1, #0x438
  42da0c:	bl	40ae90 <ferror@plt+0x6f00>
  42da10:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42da14:	ldp	x29, x30, [sp], #32
  42da18:	str	x0, [x1, #3976]
  42da1c:	ret
  42da20:	bl	41f7f8 <ferror@plt+0x1b868>
  42da24:	cbz	x0, 42d9f8 <ferror@plt+0x29a68>
  42da28:	ldrb	w1, [x0]
  42da2c:	cbz	w1, 42d9f8 <ferror@plt+0x29a68>
  42da30:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42da34:	ldp	x29, x30, [sp], #32
  42da38:	str	x0, [x1, #3976]
  42da3c:	ret
  42da40:	str	x19, [sp, #16]
  42da44:	bl	42d8f8 <ferror@plt+0x29968>
  42da48:	mov	x19, x0
  42da4c:	bl	42d308 <ferror@plt+0x29378>
  42da50:	mov	x1, x0
  42da54:	mov	x3, #0x0                   	// #0
  42da58:	mov	x0, x19
  42da5c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42da60:	add	x2, x2, #0x438
  42da64:	ldr	x1, [x1]
  42da68:	bl	40ae90 <ferror@plt+0x6f00>
  42da6c:	adrp	x1, 49b000 <ferror@plt+0x97070>
  42da70:	ldr	x19, [sp, #16]
  42da74:	str	x0, [x1, #3976]
  42da78:	ldp	x29, x30, [sp], #32
  42da7c:	ret
  42da80:	stp	x29, x30, [sp, #-128]!
  42da84:	mov	x29, sp
  42da88:	stp	x25, x26, [sp, #64]
  42da8c:	adrp	x25, 49b000 <ferror@plt+0x97070>
  42da90:	add	x25, x25, #0xf58
  42da94:	ldr	x0, [x25, #48]
  42da98:	cbz	x0, 42dde4 <ferror@plt+0x29e54>
  42da9c:	mov	x2, #0x0                   	// #0
  42daa0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42daa4:	add	x1, x1, #0x440
  42daa8:	bl	40ae90 <ferror@plt+0x6f00>
  42daac:	add	x1, sp, #0x78
  42dab0:	mov	x26, x0
  42dab4:	mov	x3, #0x0                   	// #0
  42dab8:	mov	x2, #0x0                   	// #0
  42dabc:	bl	40a4a0 <ferror@plt+0x6510>
  42dac0:	cbz	w0, 42dd90 <ferror@plt+0x29e00>
  42dac4:	ldr	x0, [sp, #120]
  42dac8:	adrp	x1, 43b000 <ferror@plt+0x37070>
  42dacc:	add	x1, x1, #0xcb0
  42dad0:	mov	w2, #0xffffffff            	// #-1
  42dad4:	stp	x19, x20, [sp, #16]
  42dad8:	mov	x20, #0x0                   	// #0
  42dadc:	stp	x21, x22, [sp, #32]
  42dae0:	stp	x23, x24, [sp, #48]
  42dae4:	bl	420e88 <ferror@plt+0x1cef8>
  42dae8:	mov	x21, x0
  42daec:	bl	421b80 <ferror@plt+0x1dbf0>
  42daf0:	mov	w22, w0
  42daf4:	ldr	x0, [sp, #120]
  42daf8:	adrp	x23, 478000 <ferror@plt+0x74070>
  42dafc:	add	x23, x23, #0x450
  42db00:	bl	413678 <ferror@plt+0xf6e8>
  42db04:	cmp	w22, #0x0
  42db08:	b.le	42dc48 <ferror@plt+0x29cb8>
  42db0c:	adrp	x24, 478000 <ferror@plt+0x74070>
  42db10:	add	x24, x24, #0x460
  42db14:	stp	x27, x28, [sp, #80]
  42db18:	adrp	x27, 478000 <ferror@plt+0x74070>
  42db1c:	add	x0, x27, #0x4f8
  42db20:	str	x0, [sp, #104]
  42db24:	nop
  42db28:	ldr	x19, [x21, x20, lsl #3]
  42db2c:	mov	x0, x19
  42db30:	bl	4034d0 <strlen@plt>
  42db34:	cmp	w0, #0x0
  42db38:	b.le	42db54 <ferror@plt+0x29bc4>
  42db3c:	sxtw	x0, w0
  42db40:	sub	x0, x0, #0x1
  42db44:	ldrb	w1, [x19, x0]
  42db48:	cmp	w1, #0xa
  42db4c:	b.ne	42db54 <ferror@plt+0x29bc4>  // b.any
  42db50:	strb	wzr, [x19, x0]
  42db54:	ldrb	w0, [x19]
  42db58:	cmp	w0, #0x20
  42db5c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42db60:	b.ne	42db78 <ferror@plt+0x29be8>  // b.any
  42db64:	nop
  42db68:	ldrb	w0, [x19, #1]!
  42db6c:	cmp	w0, #0x20
  42db70:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42db74:	b.eq	42db68 <ferror@plt+0x29bd8>  // b.none
  42db78:	mov	x1, x23
  42db7c:	mov	x0, x19
  42db80:	mov	x2, #0xf                   	// #15
  42db84:	bl	403830 <strncmp@plt>
  42db88:	cbz	w0, 42dc70 <ferror@plt+0x29ce0>
  42db8c:	mov	x1, x24
  42db90:	mov	x0, x19
  42db94:	mov	x2, #0x11                  	// #17
  42db98:	bl	403830 <strncmp@plt>
  42db9c:	cbz	w0, 42dd4c <ferror@plt+0x29dbc>
  42dba0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dba4:	mov	x0, x19
  42dba8:	add	x1, x1, #0x478
  42dbac:	mov	x2, #0x10                  	// #16
  42dbb0:	bl	403830 <strncmp@plt>
  42dbb4:	cbz	w0, 42dd58 <ferror@plt+0x29dc8>
  42dbb8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dbbc:	mov	x0, x19
  42dbc0:	add	x1, x1, #0x490
  42dbc4:	mov	x2, #0xd                   	// #13
  42dbc8:	bl	403830 <strncmp@plt>
  42dbcc:	cbz	w0, 42dd64 <ferror@plt+0x29dd4>
  42dbd0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dbd4:	mov	x0, x19
  42dbd8:	add	x1, x1, #0x4a0
  42dbdc:	mov	x2, #0x10                  	// #16
  42dbe0:	bl	403830 <strncmp@plt>
  42dbe4:	cbz	w0, 42dd84 <ferror@plt+0x29df4>
  42dbe8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dbec:	mov	x0, x19
  42dbf0:	add	x1, x1, #0x4b8
  42dbf4:	mov	x2, #0x13                  	// #19
  42dbf8:	bl	403830 <strncmp@plt>
  42dbfc:	cbz	w0, 42dda4 <ferror@plt+0x29e14>
  42dc00:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dc04:	mov	x0, x19
  42dc08:	add	x1, x1, #0x4d0
  42dc0c:	mov	x2, #0x11                  	// #17
  42dc10:	bl	403830 <strncmp@plt>
  42dc14:	cbz	w0, 42ddd0 <ferror@plt+0x29e40>
  42dc18:	mov	x0, x19
  42dc1c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42dc20:	mov	x2, #0xe                   	// #14
  42dc24:	add	x1, x1, #0x4e8
  42dc28:	add	x19, x19, #0xe
  42dc2c:	mov	x28, #0x7                   	// #7
  42dc30:	bl	403830 <strncmp@plt>
  42dc34:	cbz	w0, 42dc78 <ferror@plt+0x29ce8>
  42dc38:	add	x20, x20, #0x1
  42dc3c:	cmp	w22, w20
  42dc40:	b.gt	42db28 <ferror@plt+0x29b98>
  42dc44:	ldp	x27, x28, [sp, #80]
  42dc48:	mov	x0, x21
  42dc4c:	bl	4212a0 <ferror@plt+0x1d310>
  42dc50:	mov	x0, x26
  42dc54:	bl	413678 <ferror@plt+0xf6e8>
  42dc58:	ldp	x19, x20, [sp, #16]
  42dc5c:	ldp	x21, x22, [sp, #32]
  42dc60:	ldp	x23, x24, [sp, #48]
  42dc64:	ldp	x25, x26, [sp, #64]
  42dc68:	ldp	x29, x30, [sp], #128
  42dc6c:	ret
  42dc70:	add	x19, x19, #0xf
  42dc74:	mov	x28, #0x0                   	// #0
  42dc78:	ldrb	w0, [x19]
  42dc7c:	cmp	w0, #0x20
  42dc80:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42dc84:	b.ne	42dc98 <ferror@plt+0x29d08>  // b.any
  42dc88:	ldrb	w0, [x19, #1]!
  42dc8c:	cmp	w0, #0x20
  42dc90:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42dc94:	b.eq	42dc88 <ferror@plt+0x29cf8>  // b.none
  42dc98:	cmp	w0, #0x3d
  42dc9c:	b.ne	42dc38 <ferror@plt+0x29ca8>  // b.any
  42dca0:	ldrb	w0, [x19, #1]
  42dca4:	add	x19, x19, #0x1
  42dca8:	cmp	w0, #0x20
  42dcac:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42dcb0:	b.ne	42dcc8 <ferror@plt+0x29d38>  // b.any
  42dcb4:	nop
  42dcb8:	ldrb	w0, [x19, #1]!
  42dcbc:	cmp	w0, #0x20
  42dcc0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42dcc4:	b.eq	42dcb8 <ferror@plt+0x29d28>  // b.none
  42dcc8:	cmp	w0, #0x22
  42dccc:	b.ne	42dc38 <ferror@plt+0x29ca8>  // b.any
  42dcd0:	ldr	x1, [sp, #104]
  42dcd4:	add	x27, x19, #0x1
  42dcd8:	mov	x0, x27
  42dcdc:	mov	x2, #0x5                   	// #5
  42dce0:	bl	403830 <strncmp@plt>
  42dce4:	cbnz	w0, 42dd70 <ferror@plt+0x29de0>
  42dce8:	add	x27, x19, #0x6
  42dcec:	mov	w19, #0x1                   	// #1
  42dcf0:	mov	x0, x27
  42dcf4:	mov	w1, #0x22                  	// #34
  42dcf8:	bl	4039e0 <strrchr@plt>
  42dcfc:	cbz	x0, 42dc38 <ferror@plt+0x29ca8>
  42dd00:	strb	wzr, [x0]
  42dd04:	mov	x0, x27
  42dd08:	bl	4034d0 <strlen@plt>
  42dd0c:	sxtw	x0, w0
  42dd10:	sub	x0, x0, #0x1
  42dd14:	ldrb	w1, [x27, x0]
  42dd18:	cmp	w1, #0x2f
  42dd1c:	b.eq	42dddc <ferror@plt+0x29e4c>  // b.none
  42dd20:	cbz	w19, 42ddb0 <ferror@plt+0x29e20>
  42dd24:	bl	42d878 <ferror@plt+0x298e8>
  42dd28:	add	x20, x20, #0x1
  42dd2c:	ldr	x19, [x25, #56]
  42dd30:	mov	x1, x27
  42dd34:	mov	x2, #0x0                   	// #0
  42dd38:	bl	40ae90 <ferror@plt+0x6f00>
  42dd3c:	cmp	w22, w20
  42dd40:	str	x0, [x19, x28, lsl #3]
  42dd44:	b.gt	42db28 <ferror@plt+0x29b98>
  42dd48:	b	42dc44 <ferror@plt+0x29cb4>
  42dd4c:	add	x19, x19, #0x11
  42dd50:	mov	x28, #0x1                   	// #1
  42dd54:	b	42dc78 <ferror@plt+0x29ce8>
  42dd58:	add	x19, x19, #0x10
  42dd5c:	mov	x28, #0x2                   	// #2
  42dd60:	b	42dc78 <ferror@plt+0x29ce8>
  42dd64:	add	x19, x19, #0xd
  42dd68:	mov	x28, #0x3                   	// #3
  42dd6c:	b	42dc78 <ferror@plt+0x29ce8>
  42dd70:	ldrb	w0, [x19, #1]
  42dd74:	cmp	w0, #0x2f
  42dd78:	b.ne	42dc38 <ferror@plt+0x29ca8>  // b.any
  42dd7c:	mov	w19, #0x0                   	// #0
  42dd80:	b	42dcf0 <ferror@plt+0x29d60>
  42dd84:	add	x19, x19, #0x10
  42dd88:	mov	x28, #0x4                   	// #4
  42dd8c:	b	42dc78 <ferror@plt+0x29ce8>
  42dd90:	mov	x0, x26
  42dd94:	bl	413678 <ferror@plt+0xf6e8>
  42dd98:	ldp	x25, x26, [sp, #64]
  42dd9c:	ldp	x29, x30, [sp], #128
  42dda0:	ret
  42dda4:	add	x19, x19, #0x13
  42dda8:	mov	x28, #0x5                   	// #5
  42ddac:	b	42dc78 <ferror@plt+0x29ce8>
  42ddb0:	ldr	x19, [x25, #56]
  42ddb4:	mov	x0, x27
  42ddb8:	bl	41f7f8 <ferror@plt+0x1b868>
  42ddbc:	add	x20, x20, #0x1
  42ddc0:	cmp	w22, w20
  42ddc4:	str	x0, [x19, x28, lsl #3]
  42ddc8:	b.gt	42db28 <ferror@plt+0x29b98>
  42ddcc:	b	42dc44 <ferror@plt+0x29cb4>
  42ddd0:	add	x19, x19, #0x11
  42ddd4:	mov	x28, #0x6                   	// #6
  42ddd8:	b	42dc78 <ferror@plt+0x29ce8>
  42dddc:	strb	wzr, [x27, x0]
  42dde0:	b	42dd20 <ferror@plt+0x29d90>
  42dde4:	bl	42d9d8 <ferror@plt+0x29a48>
  42dde8:	ldr	x0, [x25, #48]
  42ddec:	b	42da9c <ferror@plt+0x29b0c>
  42ddf0:	stp	x29, x30, [sp, #-160]!
  42ddf4:	mov	x29, sp
  42ddf8:	stp	x19, x20, [sp, #16]
  42ddfc:	dmb	ish
  42de00:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42de04:	add	x19, x19, #0xf58
  42de08:	ldr	x0, [x19, #64]
  42de0c:	cbz	x0, 42de1c <ferror@plt+0x29e8c>
  42de10:	ldp	x19, x20, [sp, #16]
  42de14:	ldp	x29, x30, [sp], #160
  42de18:	ret
  42de1c:	add	x20, x19, #0x40
  42de20:	mov	x0, x20
  42de24:	bl	427798 <ferror@plt+0x23808>
  42de28:	cbnz	w0, 42de3c <ferror@plt+0x29eac>
  42de2c:	ldr	x0, [x19, #64]
  42de30:	ldp	x19, x20, [sp, #16]
  42de34:	ldp	x29, x30, [sp], #160
  42de38:	ret
  42de3c:	str	x21, [sp, #32]
  42de40:	add	x21, sp, #0x38
  42de44:	mov	x0, x21
  42de48:	mov	x1, #0x64                  	// #100
  42de4c:	bl	403d90 <gethostname@plt>
  42de50:	cmn	w0, #0x1
  42de54:	adrp	x1, 478000 <ferror@plt+0x74070>
  42de58:	add	x0, x1, #0x500
  42de5c:	csel	x0, x0, x21, eq  // eq = none
  42de60:	bl	41f7f8 <ferror@plt+0x1b868>
  42de64:	mov	x1, x0
  42de68:	mov	x0, x20
  42de6c:	bl	427838 <ferror@plt+0x238a8>
  42de70:	ldr	x21, [sp, #32]
  42de74:	ldr	x0, [x19, #64]
  42de78:	b	42de10 <ferror@plt+0x29e80>
  42de7c:	nop
  42de80:	stp	x29, x30, [sp, #-32]!
  42de84:	mov	x29, sp
  42de88:	stp	x19, x20, [sp, #16]
  42de8c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42de90:	add	x19, x19, #0xf58
  42de94:	add	x20, x19, #0x48
  42de98:	mov	x0, x20
  42de9c:	bl	42fb00 <ferror@plt+0x2bb70>
  42dea0:	ldr	x19, [x19, #80]
  42dea4:	mov	x0, x20
  42dea8:	bl	42fb28 <ferror@plt+0x2bb98>
  42deac:	mov	x0, x19
  42deb0:	ldp	x19, x20, [sp, #16]
  42deb4:	ldp	x29, x30, [sp], #32
  42deb8:	ret
  42debc:	nop
  42dec0:	stp	x29, x30, [sp, #-48]!
  42dec4:	mov	x29, sp
  42dec8:	stp	x19, x20, [sp, #16]
  42decc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ded0:	add	x19, x19, #0xf58
  42ded4:	str	x21, [sp, #32]
  42ded8:	add	x21, x19, #0x48
  42dedc:	mov	x20, x0
  42dee0:	mov	x0, x21
  42dee4:	bl	42fb00 <ferror@plt+0x2bb70>
  42dee8:	ldr	x0, [x19, #80]
  42deec:	bl	413678 <ferror@plt+0xf6e8>
  42def0:	mov	x0, x20
  42def4:	bl	41f7f8 <ferror@plt+0x1b868>
  42def8:	mov	x1, x0
  42defc:	mov	x0, x21
  42df00:	str	x1, [x19, #80]
  42df04:	ldp	x19, x20, [sp, #16]
  42df08:	ldr	x21, [sp, #32]
  42df0c:	ldp	x29, x30, [sp], #48
  42df10:	b	42fb28 <ferror@plt+0x2bb98>
  42df14:	nop
  42df18:	stp	x29, x30, [sp, #-48]!
  42df1c:	mov	x29, sp
  42df20:	stp	x19, x20, [sp, #16]
  42df24:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42df28:	add	x19, x19, #0xf58
  42df2c:	str	x21, [sp, #32]
  42df30:	add	x21, x19, #0x58
  42df34:	mov	x0, x21
  42df38:	bl	42fb00 <ferror@plt+0x2bb70>
  42df3c:	ldr	x20, [x19, #96]
  42df40:	mov	x0, x21
  42df44:	bl	42fb28 <ferror@plt+0x2bb98>
  42df48:	cbz	x20, 42df60 <ferror@plt+0x29fd0>
  42df4c:	mov	x0, x20
  42df50:	ldp	x19, x20, [sp, #16]
  42df54:	ldr	x21, [sp, #32]
  42df58:	ldp	x29, x30, [sp], #48
  42df5c:	ret
  42df60:	add	x20, x19, #0x48
  42df64:	mov	x0, x20
  42df68:	bl	42fb00 <ferror@plt+0x2bb70>
  42df6c:	mov	x0, x20
  42df70:	ldr	x20, [x19, #80]
  42df74:	bl	42fb28 <ferror@plt+0x2bb98>
  42df78:	b	42df4c <ferror@plt+0x29fbc>
  42df7c:	nop
  42df80:	stp	x29, x30, [sp, #-48]!
  42df84:	mov	x29, sp
  42df88:	stp	x19, x20, [sp, #16]
  42df8c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42df90:	add	x19, x19, #0xf58
  42df94:	str	x21, [sp, #32]
  42df98:	add	x21, x19, #0x58
  42df9c:	mov	x20, x0
  42dfa0:	mov	x0, x21
  42dfa4:	bl	42fb00 <ferror@plt+0x2bb70>
  42dfa8:	ldr	x0, [x19, #96]
  42dfac:	cbz	x0, 42dfdc <ferror@plt+0x2a04c>
  42dfb0:	mov	x0, x21
  42dfb4:	bl	42fb28 <ferror@plt+0x2bb98>
  42dfb8:	ldp	x19, x20, [sp, #16]
  42dfbc:	mov	w1, #0x10                  	// #16
  42dfc0:	ldr	x21, [sp, #32]
  42dfc4:	adrp	x2, 478000 <ferror@plt+0x74070>
  42dfc8:	ldp	x29, x30, [sp], #48
  42dfcc:	add	x2, x2, #0x510
  42dfd0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42dfd4:	add	x0, x0, #0x108
  42dfd8:	b	414ae8 <ferror@plt+0x10b58>
  42dfdc:	mov	x0, x20
  42dfe0:	bl	41f7f8 <ferror@plt+0x1b868>
  42dfe4:	mov	x1, x0
  42dfe8:	mov	x0, x21
  42dfec:	str	x1, [x19, #96]
  42dff0:	ldp	x19, x20, [sp, #16]
  42dff4:	ldr	x21, [sp, #32]
  42dff8:	ldp	x29, x30, [sp], #48
  42dffc:	b	42fb28 <ferror@plt+0x2bb98>
  42e000:	stp	x29, x30, [sp, #-32]!
  42e004:	mov	x29, sp
  42e008:	stp	x19, x20, [sp, #16]
  42e00c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e010:	add	x19, x19, #0xf58
  42e014:	add	x0, x19, #0x68
  42e018:	bl	42fb00 <ferror@plt+0x2bb70>
  42e01c:	ldr	x20, [x19, #112]
  42e020:	cbz	x20, 42e03c <ferror@plt+0x2a0ac>
  42e024:	add	x0, x19, #0x68
  42e028:	bl	42fb28 <ferror@plt+0x2bb98>
  42e02c:	mov	x0, x20
  42e030:	ldp	x19, x20, [sp, #16]
  42e034:	ldp	x29, x30, [sp], #32
  42e038:	ret
  42e03c:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e040:	add	x0, x0, #0x540
  42e044:	bl	409040 <ferror@plt+0x50b0>
  42e048:	cbz	x0, 42e054 <ferror@plt+0x2a0c4>
  42e04c:	ldrb	w1, [x0]
  42e050:	cbnz	w1, 42e094 <ferror@plt+0x2a104>
  42e054:	bl	42d878 <ferror@plt+0x298e8>
  42e058:	cbz	x0, 42e0b0 <ferror@plt+0x2a120>
  42e05c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e060:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e064:	add	x2, x2, #0x550
  42e068:	add	x1, x1, #0x558
  42e06c:	mov	x3, #0x0                   	// #0
  42e070:	bl	40ae90 <ferror@plt+0x6f00>
  42e074:	mov	x20, x0
  42e078:	str	x20, [x19, #112]
  42e07c:	add	x0, x19, #0x68
  42e080:	bl	42fb28 <ferror@plt+0x2bb98>
  42e084:	mov	x0, x20
  42e088:	ldp	x19, x20, [sp, #16]
  42e08c:	ldp	x29, x30, [sp], #32
  42e090:	ret
  42e094:	bl	41f7f8 <ferror@plt+0x1b868>
  42e098:	mov	x20, x0
  42e09c:	cbz	x0, 42e054 <ferror@plt+0x2a0c4>
  42e0a0:	ldrb	w0, [x0]
  42e0a4:	cbz	w0, 42e054 <ferror@plt+0x2a0c4>
  42e0a8:	str	x20, [x19, #112]
  42e0ac:	b	42e07c <ferror@plt+0x2a0ec>
  42e0b0:	bl	42d8f8 <ferror@plt+0x29968>
  42e0b4:	mov	x20, x0
  42e0b8:	bl	42d308 <ferror@plt+0x29378>
  42e0bc:	mov	x1, x0
  42e0c0:	adrp	x3, 478000 <ferror@plt+0x74070>
  42e0c4:	mov	x0, x20
  42e0c8:	add	x3, x3, #0x550
  42e0cc:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e0d0:	ldr	x1, [x1]
  42e0d4:	add	x2, x2, #0x558
  42e0d8:	mov	x4, #0x0                   	// #0
  42e0dc:	bl	40ae90 <ferror@plt+0x6f00>
  42e0e0:	mov	x20, x0
  42e0e4:	str	x20, [x19, #112]
  42e0e8:	b	42e07c <ferror@plt+0x2a0ec>
  42e0ec:	nop
  42e0f0:	stp	x29, x30, [sp, #-32]!
  42e0f4:	mov	x29, sp
  42e0f8:	str	x19, [sp, #16]
  42e0fc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e100:	add	x19, x19, #0xf58
  42e104:	add	x0, x19, #0x68
  42e108:	bl	42fb00 <ferror@plt+0x2bb70>
  42e10c:	ldr	x0, [x19, #48]
  42e110:	cbz	x0, 42e12c <ferror@plt+0x2a19c>
  42e114:	add	x0, x19, #0x68
  42e118:	bl	42fb28 <ferror@plt+0x2bb98>
  42e11c:	ldr	x0, [x19, #48]
  42e120:	ldr	x19, [sp, #16]
  42e124:	ldp	x29, x30, [sp], #32
  42e128:	ret
  42e12c:	bl	42d9d8 <ferror@plt+0x29a48>
  42e130:	add	x0, x19, #0x68
  42e134:	bl	42fb28 <ferror@plt+0x2bb98>
  42e138:	ldr	x0, [x19, #48]
  42e13c:	ldr	x19, [sp, #16]
  42e140:	ldp	x29, x30, [sp], #32
  42e144:	ret
  42e148:	stp	x29, x30, [sp, #-32]!
  42e14c:	mov	x29, sp
  42e150:	stp	x19, x20, [sp, #16]
  42e154:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e158:	add	x19, x19, #0xf58
  42e15c:	add	x0, x19, #0x68
  42e160:	bl	42fb00 <ferror@plt+0x2bb70>
  42e164:	ldr	x20, [x19, #120]
  42e168:	cbz	x20, 42e184 <ferror@plt+0x2a1f4>
  42e16c:	add	x0, x19, #0x68
  42e170:	bl	42fb28 <ferror@plt+0x2bb98>
  42e174:	mov	x0, x20
  42e178:	ldp	x19, x20, [sp, #16]
  42e17c:	ldp	x29, x30, [sp], #32
  42e180:	ret
  42e184:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e188:	add	x0, x0, #0x560
  42e18c:	bl	409040 <ferror@plt+0x50b0>
  42e190:	cbz	x0, 42e19c <ferror@plt+0x2a20c>
  42e194:	ldrb	w1, [x0]
  42e198:	cbnz	w1, 42e1d4 <ferror@plt+0x2a244>
  42e19c:	bl	42d878 <ferror@plt+0x298e8>
  42e1a0:	cbz	x0, 42e1f0 <ferror@plt+0x2a260>
  42e1a4:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e1a8:	mov	x2, #0x0                   	// #0
  42e1ac:	add	x1, x1, #0x570
  42e1b0:	bl	40ae90 <ferror@plt+0x6f00>
  42e1b4:	mov	x20, x0
  42e1b8:	str	x20, [x19, #120]
  42e1bc:	add	x0, x19, #0x68
  42e1c0:	bl	42fb28 <ferror@plt+0x2bb98>
  42e1c4:	mov	x0, x20
  42e1c8:	ldp	x19, x20, [sp, #16]
  42e1cc:	ldp	x29, x30, [sp], #32
  42e1d0:	ret
  42e1d4:	bl	41f7f8 <ferror@plt+0x1b868>
  42e1d8:	mov	x20, x0
  42e1dc:	cbz	x0, 42e19c <ferror@plt+0x2a20c>
  42e1e0:	ldrb	w0, [x0]
  42e1e4:	cbz	w0, 42e19c <ferror@plt+0x2a20c>
  42e1e8:	str	x20, [x19, #120]
  42e1ec:	b	42e1bc <ferror@plt+0x2a22c>
  42e1f0:	bl	42d8f8 <ferror@plt+0x29968>
  42e1f4:	mov	x20, x0
  42e1f8:	bl	42d308 <ferror@plt+0x29378>
  42e1fc:	mov	x1, x0
  42e200:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e204:	mov	x0, x20
  42e208:	add	x2, x2, #0x570
  42e20c:	mov	x3, #0x0                   	// #0
  42e210:	ldr	x1, [x1]
  42e214:	bl	40ae90 <ferror@plt+0x6f00>
  42e218:	mov	x20, x0
  42e21c:	str	x20, [x19, #120]
  42e220:	b	42e1bc <ferror@plt+0x2a22c>
  42e224:	nop
  42e228:	stp	x29, x30, [sp, #-32]!
  42e22c:	mov	x29, sp
  42e230:	stp	x19, x20, [sp, #16]
  42e234:	dmb	ish
  42e238:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e23c:	add	x19, x19, #0xf58
  42e240:	ldr	x0, [x19, #128]
  42e244:	cbz	x0, 42e25c <ferror@plt+0x2a2cc>
  42e248:	ldr	x0, [x19, #136]
  42e24c:	cbz	x0, 42e298 <ferror@plt+0x2a308>
  42e250:	ldp	x19, x20, [sp, #16]
  42e254:	ldp	x29, x30, [sp], #32
  42e258:	ret
  42e25c:	add	x20, x19, #0x80
  42e260:	mov	x0, x20
  42e264:	bl	427798 <ferror@plt+0x23808>
  42e268:	cbz	w0, 42e248 <ferror@plt+0x2a2b8>
  42e26c:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e270:	add	x0, x0, #0x578
  42e274:	bl	403e90 <getenv@plt>
  42e278:	bl	41f7f8 <ferror@plt+0x1b868>
  42e27c:	mov	x2, x0
  42e280:	mov	x1, #0x1                   	// #1
  42e284:	mov	x0, x20
  42e288:	str	x2, [x19, #136]
  42e28c:	bl	427838 <ferror@plt+0x238a8>
  42e290:	ldr	x0, [x19, #136]
  42e294:	cbnz	x0, 42e250 <ferror@plt+0x2a2c0>
  42e298:	ldp	x19, x20, [sp, #16]
  42e29c:	ldp	x29, x30, [sp], #32
  42e2a0:	b	42e148 <ferror@plt+0x2a1b8>
  42e2a4:	nop
  42e2a8:	stp	x29, x30, [sp, #-48]!
  42e2ac:	mov	x29, sp
  42e2b0:	stp	x19, x20, [sp, #16]
  42e2b4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  42e2b8:	add	x20, x20, #0xf58
  42e2bc:	add	x0, x20, #0x68
  42e2c0:	stp	x21, x22, [sp, #32]
  42e2c4:	bl	42fb00 <ferror@plt+0x2bb70>
  42e2c8:	ldr	x22, [x20, #56]
  42e2cc:	cbz	x22, 42e33c <ferror@plt+0x2a3ac>
  42e2d0:	mov	x0, #0x40                  	// #64
  42e2d4:	bl	413598 <ferror@plt+0xf608>
  42e2d8:	mov	x19, #0x0                   	// #0
  42e2dc:	str	x0, [x20, #56]
  42e2e0:	bl	42da80 <ferror@plt+0x29af0>
  42e2e4:	b	42e310 <ferror@plt+0x2a380>
  42e2e8:	bl	4233b8 <ferror@plt+0x1f428>
  42e2ec:	cbnz	w0, 42e350 <ferror@plt+0x2a3c0>
  42e2f0:	ldr	x0, [x20, #56]
  42e2f4:	ldr	x0, [x0, x19]
  42e2f8:	bl	413678 <ferror@plt+0xf6e8>
  42e2fc:	ldr	x0, [x20, #56]
  42e300:	str	x21, [x0, x19]
  42e304:	add	x19, x19, #0x8
  42e308:	cmp	x19, #0x40
  42e30c:	b.eq	42e334 <ferror@plt+0x2a3a4>  // b.none
  42e310:	ldr	x2, [x20, #56]
  42e314:	ldr	x21, [x22, x19]
  42e318:	ldr	x1, [x2, x19]
  42e31c:	mov	x0, x21
  42e320:	cbnz	x1, 42e2e8 <ferror@plt+0x2a358>
  42e324:	str	x21, [x2, x19]
  42e328:	add	x19, x19, #0x8
  42e32c:	cmp	x19, #0x40
  42e330:	b.ne	42e310 <ferror@plt+0x2a380>  // b.any
  42e334:	mov	x0, x22
  42e338:	bl	413678 <ferror@plt+0xf6e8>
  42e33c:	add	x0, x20, #0x68
  42e340:	ldp	x19, x20, [sp, #16]
  42e344:	ldp	x21, x22, [sp, #32]
  42e348:	ldp	x29, x30, [sp], #48
  42e34c:	b	42fb28 <ferror@plt+0x2bb98>
  42e350:	mov	x0, x21
  42e354:	bl	413678 <ferror@plt+0xf6e8>
  42e358:	b	42e304 <ferror@plt+0x2a374>
  42e35c:	nop
  42e360:	stp	x29, x30, [sp, #-48]!
  42e364:	cmp	w0, #0x7
  42e368:	mov	x29, sp
  42e36c:	b.ls	42e39c <ferror@plt+0x2a40c>  // b.plast
  42e370:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e374:	add	x1, x1, #0x740
  42e378:	add	x1, x1, #0x18
  42e37c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e380:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e384:	add	x2, x2, #0x588
  42e388:	add	x0, x0, #0x108
  42e38c:	bl	414da8 <ferror@plt+0x10e18>
  42e390:	mov	x0, #0x0                   	// #0
  42e394:	ldp	x29, x30, [sp], #48
  42e398:	ret
  42e39c:	stp	x19, x20, [sp, #16]
  42e3a0:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e3a4:	add	x19, x19, #0xf58
  42e3a8:	mov	w20, w0
  42e3ac:	add	x0, x19, #0x68
  42e3b0:	bl	42fb00 <ferror@plt+0x2bb70>
  42e3b4:	ldr	x0, [x19, #56]
  42e3b8:	cbz	x0, 42e3d8 <ferror@plt+0x2a448>
  42e3bc:	add	x0, x19, #0x68
  42e3c0:	bl	42fb28 <ferror@plt+0x2bb98>
  42e3c4:	ldr	x0, [x19, #56]
  42e3c8:	ldr	x0, [x0, w20, uxtw #3]
  42e3cc:	ldp	x19, x20, [sp, #16]
  42e3d0:	ldp	x29, x30, [sp], #48
  42e3d4:	ret
  42e3d8:	mov	x0, #0x40                  	// #64
  42e3dc:	bl	413598 <ferror@plt+0xf608>
  42e3e0:	str	x0, [x19, #56]
  42e3e4:	bl	42da80 <ferror@plt+0x29af0>
  42e3e8:	ldr	x0, [x19, #56]
  42e3ec:	ldr	x0, [x0]
  42e3f0:	cbnz	x0, 42e3bc <ferror@plt+0x2a42c>
  42e3f4:	str	x21, [sp, #32]
  42e3f8:	bl	42d878 <ferror@plt+0x298e8>
  42e3fc:	ldr	x21, [x19, #56]
  42e400:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e404:	mov	x2, #0x0                   	// #0
  42e408:	add	x1, x1, #0x5d8
  42e40c:	bl	40ae90 <ferror@plt+0x6f00>
  42e410:	str	x0, [x21]
  42e414:	ldr	x21, [sp, #32]
  42e418:	b	42e3bc <ferror@plt+0x2a42c>
  42e41c:	nop
  42e420:	stp	x29, x30, [sp, #-32]!
  42e424:	mov	x29, sp
  42e428:	stp	x19, x20, [sp, #16]
  42e42c:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e430:	add	x19, x19, #0xf58
  42e434:	add	x0, x19, #0x68
  42e438:	bl	42fb00 <ferror@plt+0x2bb70>
  42e43c:	ldr	x20, [x19, #144]
  42e440:	cbz	x20, 42e45c <ferror@plt+0x2a4cc>
  42e444:	add	x0, x19, #0x68
  42e448:	bl	42fb28 <ferror@plt+0x2bb98>
  42e44c:	mov	x0, x20
  42e450:	ldp	x19, x20, [sp, #16]
  42e454:	ldp	x29, x30, [sp], #32
  42e458:	ret
  42e45c:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e460:	add	x0, x0, #0x600
  42e464:	bl	409040 <ferror@plt+0x50b0>
  42e468:	cbz	x0, 42e4b0 <ferror@plt+0x2a520>
  42e46c:	ldrb	w2, [x0]
  42e470:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e474:	add	x1, x1, #0x5e0
  42e478:	cmp	w2, #0x0
  42e47c:	csel	x0, x1, x0, eq  // eq = none
  42e480:	adrp	x1, 440000 <ferror@plt+0x3c070>
  42e484:	add	x1, x1, #0x228
  42e488:	mov	w2, #0x0                   	// #0
  42e48c:	bl	420e88 <ferror@plt+0x1cef8>
  42e490:	mov	x20, x0
  42e494:	str	x0, [x19, #144]
  42e498:	add	x0, x19, #0x68
  42e49c:	bl	42fb28 <ferror@plt+0x2bb98>
  42e4a0:	mov	x0, x20
  42e4a4:	ldp	x19, x20, [sp, #16]
  42e4a8:	ldp	x29, x30, [sp], #32
  42e4ac:	ret
  42e4b0:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e4b4:	add	x0, x0, #0x5e0
  42e4b8:	b	42e480 <ferror@plt+0x2a4f0>
  42e4bc:	nop
  42e4c0:	stp	x29, x30, [sp, #-32]!
  42e4c4:	mov	x29, sp
  42e4c8:	stp	x19, x20, [sp, #16]
  42e4cc:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42e4d0:	add	x19, x19, #0xf58
  42e4d4:	add	x0, x19, #0x68
  42e4d8:	bl	42fb00 <ferror@plt+0x2bb70>
  42e4dc:	ldr	x20, [x19, #152]
  42e4e0:	cbz	x20, 42e4fc <ferror@plt+0x2a56c>
  42e4e4:	add	x0, x19, #0x68
  42e4e8:	bl	42fb28 <ferror@plt+0x2bb98>
  42e4ec:	mov	x0, x20
  42e4f0:	ldp	x19, x20, [sp, #16]
  42e4f4:	ldp	x29, x30, [sp], #32
  42e4f8:	ret
  42e4fc:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e500:	add	x0, x0, #0x620
  42e504:	bl	409040 <ferror@plt+0x50b0>
  42e508:	cbz	x0, 42e550 <ferror@plt+0x2a5c0>
  42e50c:	ldrb	w2, [x0]
  42e510:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e514:	add	x1, x1, #0x610
  42e518:	cmp	w2, #0x0
  42e51c:	csel	x0, x1, x0, eq  // eq = none
  42e520:	adrp	x1, 440000 <ferror@plt+0x3c070>
  42e524:	add	x1, x1, #0x228
  42e528:	mov	w2, #0x0                   	// #0
  42e52c:	bl	420e88 <ferror@plt+0x1cef8>
  42e530:	mov	x20, x0
  42e534:	str	x0, [x19, #152]
  42e538:	add	x0, x19, #0x68
  42e53c:	bl	42fb28 <ferror@plt+0x2bb98>
  42e540:	mov	x0, x20
  42e544:	ldp	x19, x20, [sp, #16]
  42e548:	ldp	x29, x30, [sp], #32
  42e54c:	ret
  42e550:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e554:	add	x0, x0, #0x610
  42e558:	b	42e520 <ferror@plt+0x2a590>
  42e55c:	nop
  42e560:	cbz	x0, 42e56c <ferror@plt+0x2a5dc>
  42e564:	str	xzr, [x0]
  42e568:	ret
  42e56c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e570:	add	x1, x1, #0x740
  42e574:	add	x1, x1, #0x30
  42e578:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e57c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e580:	add	x2, x2, #0x630
  42e584:	add	x0, x0, #0x108
  42e588:	b	414da8 <ferror@plt+0x10e18>
  42e58c:	nop
  42e590:	stp	x29, x30, [sp, #-48]!
  42e594:	mov	x29, sp
  42e598:	stp	x19, x20, [sp, #16]
  42e59c:	mov	x19, x0
  42e5a0:	mov	x0, #0x0                   	// #0
  42e5a4:	str	x21, [sp, #32]
  42e5a8:	mov	w21, w1
  42e5ac:	bl	422308 <ferror@plt+0x1e378>
  42e5b0:	mov	x20, x0
  42e5b4:	tbz	w21, #1, 42e6d0 <ferror@plt+0x2a740>
  42e5b8:	cmp	x19, #0x3ff
  42e5bc:	b.ls	42e758 <ferror@plt+0x2a7c8>  // b.plast
  42e5c0:	mov	x1, #0xfffff               	// #1048575
  42e5c4:	cmp	x19, x1
  42e5c8:	b.ls	42e7e4 <ferror@plt+0x2a854>  // b.plast
  42e5cc:	mov	x1, #0x3fffffff            	// #1073741823
  42e5d0:	cmp	x19, x1
  42e5d4:	b.ls	42e7a0 <ferror@plt+0x2a810>  // b.plast
  42e5d8:	mov	x1, #0xffffffffff          	// #1099511627775
  42e5dc:	cmp	x19, x1
  42e5e0:	b.ls	42e88c <ferror@plt+0x2a8fc>  // b.plast
  42e5e4:	mov	x1, #0x3ffffffffffff       	// #1125899906842623
  42e5e8:	cmp	x19, x1
  42e5ec:	b.ls	42e8cc <ferror@plt+0x2a93c>  // b.plast
  42e5f0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  42e5f4:	cmp	x19, x1
  42e5f8:	b.hi	42e848 <ferror@plt+0x2a8b8>  // b.pmore
  42e5fc:	scvtf	d1, x19
  42e600:	mov	x1, #0x3cd0000000000000    	// #4382002437431492608
  42e604:	fmov	d0, x1
  42e608:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e60c:	add	x1, x1, #0x6a8
  42e610:	fmul	d0, d1, d0
  42e614:	bl	4232b0 <ferror@plt+0x1f320>
  42e618:	tbz	w21, #0, 42e788 <ferror@plt+0x2a7f8>
  42e61c:	mov	x4, #0xf7cf                	// #63439
  42e620:	lsr	x3, x19, #3
  42e624:	movk	x4, #0xe353, lsl #16
  42e628:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e62c:	movk	x4, #0x9ba5, lsl #32
  42e630:	add	x2, x2, #0x6f8
  42e634:	movk	x4, #0x20c4, lsl #48
  42e638:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e63c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e640:	add	x1, x1, #0x708
  42e644:	umulh	x3, x3, x4
  42e648:	add	x0, x0, #0x4f8
  42e64c:	lsr	x4, x3, #4
  42e650:	lsl	x3, x4, #5
  42e654:	sub	x3, x3, x4
  42e658:	add	x3, x4, x3, lsl #2
  42e65c:	sub	x3, x19, x3, lsl #3
  42e660:	add	w3, w3, #0x3e8
  42e664:	bl	40b7f0 <ferror@plt+0x7860>
  42e668:	mov	x1, x19
  42e66c:	mov	x21, x0
  42e670:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e674:	add	x0, x0, #0x710
  42e678:	bl	41f9b8 <ferror@plt+0x1ba28>
  42e67c:	mov	x19, x0
  42e680:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e684:	mov	x0, x20
  42e688:	add	x1, x1, #0x718
  42e68c:	bl	422130 <ferror@plt+0x1e1a0>
  42e690:	mov	x2, x19
  42e694:	mov	x1, x21
  42e698:	mov	x0, x20
  42e69c:	bl	423340 <ferror@plt+0x1f3b0>
  42e6a0:	mov	x0, x19
  42e6a4:	bl	413678 <ferror@plt+0xf6e8>
  42e6a8:	mov	x0, x20
  42e6ac:	adrp	x1, 43f000 <ferror@plt+0x3b070>
  42e6b0:	add	x1, x1, #0x2f8
  42e6b4:	bl	422130 <ferror@plt+0x1e1a0>
  42e6b8:	mov	x0, x20
  42e6bc:	mov	w1, #0x0                   	// #0
  42e6c0:	ldp	x19, x20, [sp, #16]
  42e6c4:	ldr	x21, [sp, #32]
  42e6c8:	ldp	x29, x30, [sp], #48
  42e6cc:	b	421c98 <ferror@plt+0x1dd08>
  42e6d0:	cmp	x19, #0x3e7
  42e6d4:	b.ls	42e758 <ferror@plt+0x2a7c8>  // b.plast
  42e6d8:	mov	x1, #0x423f                	// #16959
  42e6dc:	movk	x1, #0xf, lsl #16
  42e6e0:	cmp	x19, x1
  42e6e4:	b.ls	42e804 <ferror@plt+0x2a874>  // b.plast
  42e6e8:	mov	x1, #0xc9ff                	// #51711
  42e6ec:	movk	x1, #0x3b9a, lsl #16
  42e6f0:	cmp	x19, x1
  42e6f4:	b.ls	42e7c0 <ferror@plt+0x2a830>  // b.plast
  42e6f8:	mov	x1, #0xfff                 	// #4095
  42e6fc:	movk	x1, #0xd4a5, lsl #16
  42e700:	movk	x1, #0xe8, lsl #32
  42e704:	cmp	x19, x1
  42e708:	b.ls	42e868 <ferror@plt+0x2a8d8>  // b.plast
  42e70c:	mov	x1, #0x7fff                	// #32767
  42e710:	movk	x1, #0xa4c6, lsl #16
  42e714:	movk	x1, #0x8d7e, lsl #32
  42e718:	movk	x1, #0x3, lsl #48
  42e71c:	cmp	x19, x1
  42e720:	b.ls	42e8ac <ferror@plt+0x2a91c>  // b.plast
  42e724:	mov	x1, #0xffffffffa763ffff    	// #-1486618625
  42e728:	movk	x1, #0xb6b3, lsl #32
  42e72c:	movk	x1, #0xde0, lsl #48
  42e730:	cmp	x19, x1
  42e734:	b.hi	42e828 <ferror@plt+0x2a898>  // b.pmore
  42e738:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e73c:	scvtf	d0, x19
  42e740:	ldr	d1, [x1, #1840]
  42e744:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e748:	add	x1, x1, #0x6e8
  42e74c:	fdiv	d0, d0, d1
  42e750:	bl	4232b0 <ferror@plt+0x1f320>
  42e754:	b	42e618 <ferror@plt+0x2a688>
  42e758:	mov	x3, x19
  42e75c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e760:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e764:	add	x2, x2, #0x650
  42e768:	add	x1, x1, #0x660
  42e76c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e770:	add	x0, x0, #0x4f8
  42e774:	bl	40b7f0 <ferror@plt+0x7860>
  42e778:	mov	w2, w19
  42e77c:	mov	x1, x0
  42e780:	mov	x0, x20
  42e784:	bl	4232b0 <ferror@plt+0x1f320>
  42e788:	mov	x0, x20
  42e78c:	mov	w1, #0x0                   	// #0
  42e790:	ldp	x19, x20, [sp, #16]
  42e794:	ldr	x21, [sp, #32]
  42e798:	ldp	x29, x30, [sp], #48
  42e79c:	b	421c98 <ferror@plt+0x1dd08>
  42e7a0:	scvtf	d1, x19
  42e7a4:	mov	x1, #0x3eb0000000000000    	// #4517110426252607488
  42e7a8:	fmov	d0, x1
  42e7ac:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e7b0:	add	x1, x1, #0x678
  42e7b4:	fmul	d0, d1, d0
  42e7b8:	bl	4232b0 <ferror@plt+0x1f320>
  42e7bc:	b	42e618 <ferror@plt+0x2a688>
  42e7c0:	scvtf	d1, x19
  42e7c4:	mov	x1, #0x848000000000        	// #145685290680320
  42e7c8:	movk	x1, #0x412e, lsl #48
  42e7cc:	fmov	d0, x1
  42e7d0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e7d4:	add	x1, x1, #0x6d0
  42e7d8:	fdiv	d0, d1, d0
  42e7dc:	bl	4232b0 <ferror@plt+0x1f320>
  42e7e0:	b	42e618 <ferror@plt+0x2a688>
  42e7e4:	scvtf	d1, x19
  42e7e8:	mov	x1, #0x3f50000000000000    	// #4562146422526312448
  42e7ec:	fmov	d0, x1
  42e7f0:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e7f4:	add	x1, x1, #0x668
  42e7f8:	fmul	d0, d1, d0
  42e7fc:	bl	4232b0 <ferror@plt+0x1f320>
  42e800:	b	42e618 <ferror@plt+0x2a688>
  42e804:	scvtf	d1, x19
  42e808:	mov	x1, #0x400000000000        	// #70368744177664
  42e80c:	movk	x1, #0x408f, lsl #48
  42e810:	fmov	d0, x1
  42e814:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e818:	add	x1, x1, #0x6c8
  42e81c:	fdiv	d0, d1, d0
  42e820:	bl	4232b0 <ferror@plt+0x1f320>
  42e824:	b	42e618 <ferror@plt+0x2a688>
  42e828:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e82c:	ucvtf	d0, x19
  42e830:	ldr	d1, [x1, #1848]
  42e834:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e838:	add	x1, x1, #0x6f0
  42e83c:	fdiv	d0, d0, d1
  42e840:	bl	4232b0 <ferror@plt+0x1f320>
  42e844:	b	42e618 <ferror@plt+0x2a688>
  42e848:	ucvtf	d1, x19
  42e84c:	mov	x1, #0x3c30000000000000    	// #4336966441157787648
  42e850:	fmov	d0, x1
  42e854:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e858:	add	x1, x1, #0x6b8
  42e85c:	fmul	d0, d1, d0
  42e860:	bl	4232b0 <ferror@plt+0x1f320>
  42e864:	b	42e618 <ferror@plt+0x2a688>
  42e868:	scvtf	d1, x19
  42e86c:	mov	x1, #0xcd6500000000        	// #225833675390976
  42e870:	movk	x1, #0x41cd, lsl #48
  42e874:	fmov	d0, x1
  42e878:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e87c:	add	x1, x1, #0x6d8
  42e880:	fdiv	d0, d1, d0
  42e884:	bl	4232b0 <ferror@plt+0x1f320>
  42e888:	b	42e618 <ferror@plt+0x2a688>
  42e88c:	scvtf	d1, x19
  42e890:	mov	x1, #0x3e10000000000000    	// #4472074429978902528
  42e894:	fmov	d0, x1
  42e898:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e89c:	add	x1, x1, #0x688
  42e8a0:	fmul	d0, d1, d0
  42e8a4:	bl	4232b0 <ferror@plt+0x1f320>
  42e8a8:	b	42e618 <ferror@plt+0x2a688>
  42e8ac:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e8b0:	scvtf	d0, x19
  42e8b4:	ldr	d1, [x1, #1832]
  42e8b8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e8bc:	add	x1, x1, #0x6e0
  42e8c0:	fdiv	d0, d0, d1
  42e8c4:	bl	4232b0 <ferror@plt+0x1f320>
  42e8c8:	b	42e618 <ferror@plt+0x2a688>
  42e8cc:	scvtf	d1, x19
  42e8d0:	mov	x1, #0x3d70000000000000    	// #4427038433705197568
  42e8d4:	fmov	d0, x1
  42e8d8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e8dc:	add	x1, x1, #0x698
  42e8e0:	fmul	d0, d1, d0
  42e8e4:	bl	4232b0 <ferror@plt+0x1f320>
  42e8e8:	b	42e618 <ferror@plt+0x2a688>
  42e8ec:	nop
  42e8f0:	mov	w1, #0x0                   	// #0
  42e8f4:	b	42e590 <ferror@plt+0x2a600>
  42e8f8:	stp	x29, x30, [sp, #-32]!
  42e8fc:	cmp	x0, #0x3ff
  42e900:	mov	x29, sp
  42e904:	str	x19, [sp, #16]
  42e908:	mov	x19, x0
  42e90c:	b.le	42e970 <ferror@plt+0x2a9e0>
  42e910:	mov	x0, #0xfffff               	// #1048575
  42e914:	scvtf	d0, x19
  42e918:	cmp	x19, x0
  42e91c:	b.le	42e9e0 <ferror@plt+0x2aa50>
  42e920:	mov	x0, #0x3fffffff            	// #1073741823
  42e924:	cmp	x19, x0
  42e928:	b.le	42ea00 <ferror@plt+0x2aa70>
  42e92c:	mov	x0, #0xffffffffff          	// #1099511627775
  42e930:	cmp	x19, x0
  42e934:	b.le	42e9c0 <ferror@plt+0x2aa30>
  42e938:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  42e93c:	cmp	x19, x0
  42e940:	b.le	42ea20 <ferror@plt+0x2aa90>
  42e944:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  42e948:	cmp	x19, x0
  42e94c:	b.gt	42e9a0 <ferror@plt+0x2aa10>
  42e950:	mov	x0, #0x3cd0000000000000    	// #4382002437431492608
  42e954:	fmov	d1, x0
  42e958:	ldr	x19, [sp, #16]
  42e95c:	fmul	d0, d0, d1
  42e960:	ldp	x29, x30, [sp], #32
  42e964:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e968:	add	x0, x0, #0x6e8
  42e96c:	b	41f9b8 <ferror@plt+0x1ba28>
  42e970:	mov	w3, w19
  42e974:	adrp	x2, 478000 <ferror@plt+0x74070>
  42e978:	adrp	x1, 478000 <ferror@plt+0x74070>
  42e97c:	add	x2, x2, #0x650
  42e980:	add	x1, x1, #0x660
  42e984:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42e988:	add	x0, x0, #0x4f8
  42e98c:	bl	40b7f0 <ferror@plt+0x7860>
  42e990:	mov	w1, w19
  42e994:	ldr	x19, [sp, #16]
  42e998:	ldp	x29, x30, [sp], #32
  42e99c:	b	41f9b8 <ferror@plt+0x1ba28>
  42e9a0:	mov	x0, #0x3c30000000000000    	// #4336966441157787648
  42e9a4:	fmov	d1, x0
  42e9a8:	ldr	x19, [sp, #16]
  42e9ac:	fmul	d0, d0, d1
  42e9b0:	ldp	x29, x30, [sp], #32
  42e9b4:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e9b8:	add	x0, x0, #0x6f0
  42e9bc:	b	41f9b8 <ferror@plt+0x1ba28>
  42e9c0:	mov	x0, #0x3e10000000000000    	// #4472074429978902528
  42e9c4:	fmov	d1, x0
  42e9c8:	ldr	x19, [sp, #16]
  42e9cc:	fmul	d0, d0, d1
  42e9d0:	ldp	x29, x30, [sp], #32
  42e9d4:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e9d8:	add	x0, x0, #0x6d8
  42e9dc:	b	41f9b8 <ferror@plt+0x1ba28>
  42e9e0:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  42e9e4:	fmov	d1, x0
  42e9e8:	ldr	x19, [sp, #16]
  42e9ec:	fmul	d0, d0, d1
  42e9f0:	ldp	x29, x30, [sp], #32
  42e9f4:	adrp	x0, 478000 <ferror@plt+0x74070>
  42e9f8:	add	x0, x0, #0x720
  42e9fc:	b	41f9b8 <ferror@plt+0x1ba28>
  42ea00:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  42ea04:	fmov	d1, x0
  42ea08:	ldr	x19, [sp, #16]
  42ea0c:	fmul	d0, d0, d1
  42ea10:	ldp	x29, x30, [sp], #32
  42ea14:	adrp	x0, 478000 <ferror@plt+0x74070>
  42ea18:	add	x0, x0, #0x6d0
  42ea1c:	b	41f9b8 <ferror@plt+0x1ba28>
  42ea20:	mov	x0, #0x3d70000000000000    	// #4427038433705197568
  42ea24:	fmov	d1, x0
  42ea28:	ldr	x19, [sp, #16]
  42ea2c:	fmul	d0, d0, d1
  42ea30:	ldp	x29, x30, [sp], #32
  42ea34:	adrp	x0, 478000 <ferror@plt+0x74070>
  42ea38:	add	x0, x0, #0x6e0
  42ea3c:	b	41f9b8 <ferror@plt+0x1ba28>
  42ea40:	stp	x29, x30, [sp, #-64]!
  42ea44:	mov	x29, sp
  42ea48:	str	x19, [sp, #16]
  42ea4c:	dmb	ish
  42ea50:	adrp	x19, 49b000 <ferror@plt+0x97070>
  42ea54:	add	x19, x19, #0xf58
  42ea58:	ldr	x0, [x19, #160]
  42ea5c:	cbz	x0, 42ea70 <ferror@plt+0x2aae0>
  42ea60:	ldr	w0, [x19, #168]
  42ea64:	ldr	x19, [sp, #16]
  42ea68:	ldp	x29, x30, [sp], #64
  42ea6c:	ret
  42ea70:	add	x0, x19, #0xa0
  42ea74:	bl	427798 <ferror@plt+0x23808>
  42ea78:	cbz	w0, 42ea60 <ferror@plt+0x2aad0>
  42ea7c:	add	x2, sp, #0x30
  42ea80:	add	x1, sp, #0x2c
  42ea84:	add	x0, sp, #0x28
  42ea88:	bl	403580 <getresuid@plt>
  42ea8c:	cbnz	w0, 42ead4 <ferror@plt+0x2ab44>
  42ea90:	add	x2, sp, #0x3c
  42ea94:	add	x1, sp, #0x38
  42ea98:	add	x0, sp, #0x34
  42ea9c:	bl	403d70 <getresgid@plt>
  42eaa0:	cbnz	w0, 42ead4 <ferror@plt+0x2ab44>
  42eaa4:	ldp	w0, w1, [sp, #40]
  42eaa8:	mov	w2, #0x1                   	// #1
  42eaac:	cmp	w0, w1
  42eab0:	b.eq	42eb00 <ferror@plt+0x2ab70>  // b.none
  42eab4:	add	x0, x19, #0xa0
  42eab8:	mov	x1, #0x1                   	// #1
  42eabc:	str	w2, [x19, #168]
  42eac0:	bl	427838 <ferror@plt+0x238a8>
  42eac4:	ldr	w0, [x19, #168]
  42eac8:	ldr	x19, [sp, #16]
  42eacc:	ldp	x29, x30, [sp], #64
  42ead0:	ret
  42ead4:	bl	4035f0 <getuid@plt>
  42ead8:	str	w0, [sp, #40]
  42eadc:	str	w0, [sp, #48]
  42eae0:	bl	403bb0 <getgid@plt>
  42eae4:	str	w0, [sp, #52]
  42eae8:	str	w0, [sp, #60]
  42eaec:	bl	403550 <geteuid@plt>
  42eaf0:	str	w0, [sp, #44]
  42eaf4:	bl	403530 <getegid@plt>
  42eaf8:	str	w0, [sp, #56]
  42eafc:	b	42eaa4 <ferror@plt+0x2ab14>
  42eb00:	ldr	w1, [sp, #48]
  42eb04:	cmp	w0, w1
  42eb08:	b.ne	42eab4 <ferror@plt+0x2ab24>  // b.any
  42eb0c:	ldp	w0, w1, [sp, #52]
  42eb10:	cmp	w0, w1
  42eb14:	b.ne	42eab4 <ferror@plt+0x2ab24>  // b.any
  42eb18:	ldr	w1, [sp, #60]
  42eb1c:	cmp	w1, w0
  42eb20:	cset	w2, ne  // ne = any
  42eb24:	b	42eab4 <ferror@plt+0x2ab24>
  42eb28:	stp	x29, x30, [sp, #-48]!
  42eb2c:	mov	x0, #0x8                   	// #8
  42eb30:	mov	x29, sp
  42eb34:	str	x19, [sp, #16]
  42eb38:	str	xzr, [sp, #40]
  42eb3c:	bl	41df20 <ferror@plt+0x19f90>
  42eb40:	mov	x19, x0
  42eb44:	mov	w1, #0x800                 	// #2048
  42eb48:	movk	w1, #0x8, lsl #16
  42eb4c:	mov	w0, #0x0                   	// #0
  42eb50:	bl	403a50 <eventfd@plt>
  42eb54:	cmn	w0, #0x1
  42eb58:	str	w0, [x19]
  42eb5c:	b.eq	42eb78 <ferror@plt+0x2abe8>  // b.none
  42eb60:	mov	w0, #0xffffffff            	// #-1
  42eb64:	str	w0, [x19, #4]
  42eb68:	mov	x0, x19
  42eb6c:	ldr	x19, [sp, #16]
  42eb70:	ldp	x29, x30, [sp], #48
  42eb74:	ret
  42eb78:	add	x2, sp, #0x28
  42eb7c:	mov	x0, x19
  42eb80:	mov	w1, #0x1                   	// #1
  42eb84:	bl	42f2a8 <ferror@plt+0x2b318>
  42eb88:	cbz	w0, 42ebd8 <ferror@plt+0x2ac48>
  42eb8c:	ldr	w0, [x19]
  42eb90:	add	x2, sp, #0x28
  42eb94:	mov	w1, #0x1                   	// #1
  42eb98:	bl	42f3c8 <ferror@plt+0x2b438>
  42eb9c:	cbz	w0, 42ebb4 <ferror@plt+0x2ac24>
  42eba0:	ldr	w0, [x19, #4]
  42eba4:	add	x2, sp, #0x28
  42eba8:	mov	w1, #0x1                   	// #1
  42ebac:	bl	42f3c8 <ferror@plt+0x2b438>
  42ebb0:	cbnz	w0, 42eb68 <ferror@plt+0x2abd8>
  42ebb4:	ldr	x3, [sp, #40]
  42ebb8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42ebbc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ebc0:	add	x2, x2, #0x7a8
  42ebc4:	add	x0, x0, #0x108
  42ebc8:	mov	w1, #0x4                   	// #4
  42ebcc:	ldr	x3, [x3, #8]
  42ebd0:	bl	414ae8 <ferror@plt+0x10b58>
  42ebd4:	b	42ebd4 <ferror@plt+0x2ac44>
  42ebd8:	ldr	x3, [sp, #40]
  42ebdc:	adrp	x2, 478000 <ferror@plt+0x74070>
  42ebe0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ebe4:	add	x2, x2, #0x788
  42ebe8:	add	x0, x0, #0x108
  42ebec:	mov	w1, #0x4                   	// #4
  42ebf0:	ldr	x3, [x3, #8]
  42ebf4:	bl	414ae8 <ferror@plt+0x10b58>
  42ebf8:	b	42ebf8 <ferror@plt+0x2ac68>
  42ebfc:	nop
  42ec00:	ldr	w0, [x0]
  42ec04:	mov	w2, #0x1                   	// #1
  42ec08:	str	w0, [x1]
  42ec0c:	strh	w2, [x1, #4]
  42ec10:	ret
  42ec14:	nop
  42ec18:	stp	x29, x30, [sp, #-48]!
  42ec1c:	mov	x29, sp
  42ec20:	str	x19, [sp, #16]
  42ec24:	mov	x19, x0
  42ec28:	ldr	w0, [x19]
  42ec2c:	add	x1, sp, #0x20
  42ec30:	mov	x2, #0x10                  	// #16
  42ec34:	bl	403d50 <read@plt>
  42ec38:	cmp	x0, #0x10
  42ec3c:	b.eq	42ec28 <ferror@plt+0x2ac98>  // b.none
  42ec40:	ldr	x19, [sp, #16]
  42ec44:	ldp	x29, x30, [sp], #48
  42ec48:	ret
  42ec4c:	nop
  42ec50:	stp	x29, x30, [sp, #-48]!
  42ec54:	mov	x1, #0x1                   	// #1
  42ec58:	mov	x29, sp
  42ec5c:	str	x19, [sp, #16]
  42ec60:	mov	x19, x0
  42ec64:	ldr	w0, [x0, #4]
  42ec68:	str	x1, [sp, #40]
  42ec6c:	cmn	w0, #0x1
  42ec70:	b.eq	42ecc0 <ferror@plt+0x2ad30>  // b.none
  42ec74:	add	x1, sp, #0x28
  42ec78:	mov	x2, #0x1                   	// #1
  42ec7c:	bl	403a20 <write@plt>
  42ec80:	cmn	w0, #0x1
  42ec84:	b.eq	42ec94 <ferror@plt+0x2ad04>  // b.none
  42ec88:	ldr	x19, [sp, #16]
  42ec8c:	ldp	x29, x30, [sp], #48
  42ec90:	ret
  42ec94:	bl	403e80 <__errno_location@plt>
  42ec98:	ldr	w0, [x0]
  42ec9c:	cmp	w0, #0x4
  42eca0:	b.ne	42ec88 <ferror@plt+0x2acf8>  // b.any
  42eca4:	ldr	w0, [x19, #4]
  42eca8:	b	42ec74 <ferror@plt+0x2ace4>
  42ecac:	bl	403e80 <__errno_location@plt>
  42ecb0:	ldr	w0, [x0]
  42ecb4:	cmp	w0, #0x4
  42ecb8:	b.ne	42ec88 <ferror@plt+0x2acf8>  // b.any
  42ecbc:	nop
  42ecc0:	ldr	w0, [x19]
  42ecc4:	add	x1, sp, #0x28
  42ecc8:	mov	x2, #0x8                   	// #8
  42eccc:	bl	403a20 <write@plt>
  42ecd0:	cmn	w0, #0x1
  42ecd4:	b.eq	42ecac <ferror@plt+0x2ad1c>  // b.none
  42ecd8:	ldr	x19, [sp, #16]
  42ecdc:	ldp	x29, x30, [sp], #48
  42ece0:	ret
  42ece4:	nop
  42ece8:	stp	x29, x30, [sp, #-32]!
  42ecec:	mov	x29, sp
  42ecf0:	str	x19, [sp, #16]
  42ecf4:	mov	x19, x0
  42ecf8:	ldr	w0, [x0]
  42ecfc:	bl	4039c0 <close@plt>
  42ed00:	ldr	w0, [x19, #4]
  42ed04:	cmn	w0, #0x1
  42ed08:	b.eq	42ed10 <ferror@plt+0x2ad80>  // b.none
  42ed0c:	bl	4039c0 <close@plt>
  42ed10:	mov	x1, x19
  42ed14:	mov	x0, #0x8                   	// #8
  42ed18:	ldr	x19, [sp, #16]
  42ed1c:	ldp	x29, x30, [sp], #32
  42ed20:	b	41e510 <ferror@plt+0x1a580>
  42ed24:	nop
  42ed28:	stp	x29, x30, [sp, #-80]!
  42ed2c:	mov	x29, sp
  42ed30:	cbz	x0, 42ed64 <ferror@plt+0x2add4>
  42ed34:	mov	x3, x1
  42ed38:	adrp	x6, 49b000 <ferror@plt+0x97070>
  42ed3c:	mov	x1, x0
  42ed40:	add	x2, sp, #0x10
  42ed44:	ldr	x0, [x6, #2360]
  42ed48:	ldp	x4, x5, [x3]
  42ed4c:	stp	x4, x5, [sp, #16]
  42ed50:	ldp	x4, x5, [x3, #16]
  42ed54:	stp	x4, x5, [sp, #32]
  42ed58:	bl	403e50 <vfprintf@plt>
  42ed5c:	ldp	x29, x30, [sp], #80
  42ed60:	ret
  42ed64:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42ed68:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ed6c:	add	x2, x2, #0xdb8
  42ed70:	add	x1, x1, #0x7f0
  42ed74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ed78:	add	x0, x0, #0x108
  42ed7c:	bl	414da8 <ferror@plt+0x10e18>
  42ed80:	mov	w0, #0xffffffff            	// #-1
  42ed84:	ldp	x29, x30, [sp], #80
  42ed88:	ret
  42ed8c:	nop
  42ed90:	stp	x29, x30, [sp, #-272]!
  42ed94:	mov	w9, #0xffffffc8            	// #-56
  42ed98:	mov	w8, #0xffffff80            	// #-128
  42ed9c:	mov	x29, sp
  42eda0:	add	x10, sp, #0xd0
  42eda4:	add	x11, sp, #0x110
  42eda8:	stp	x11, x11, [sp, #48]
  42edac:	str	x10, [sp, #64]
  42edb0:	stp	w9, w8, [sp, #72]
  42edb4:	ldp	x10, x11, [sp, #48]
  42edb8:	stp	x10, x11, [sp, #16]
  42edbc:	ldp	x8, x9, [sp, #64]
  42edc0:	stp	x8, x9, [sp, #32]
  42edc4:	str	q0, [sp, #80]
  42edc8:	str	q1, [sp, #96]
  42edcc:	str	q2, [sp, #112]
  42edd0:	str	q3, [sp, #128]
  42edd4:	str	q4, [sp, #144]
  42edd8:	str	q5, [sp, #160]
  42eddc:	str	q6, [sp, #176]
  42ede0:	str	q7, [sp, #192]
  42ede4:	stp	x1, x2, [sp, #216]
  42ede8:	add	x1, sp, #0x10
  42edec:	stp	x3, x4, [sp, #232]
  42edf0:	stp	x5, x6, [sp, #248]
  42edf4:	str	x7, [sp, #264]
  42edf8:	bl	42ed28 <ferror@plt+0x2ad98>
  42edfc:	ldp	x29, x30, [sp], #272
  42ee00:	ret
  42ee04:	nop
  42ee08:	stp	x29, x30, [sp, #-48]!
  42ee0c:	mov	x29, sp
  42ee10:	cbz	x1, 42ee38 <ferror@plt+0x2aea8>
  42ee14:	mov	x3, x2
  42ee18:	ldp	x6, x7, [x2]
  42ee1c:	add	x2, sp, #0x10
  42ee20:	ldp	x4, x5, [x3, #16]
  42ee24:	stp	x6, x7, [sp, #16]
  42ee28:	stp	x4, x5, [sp, #32]
  42ee2c:	bl	403e50 <vfprintf@plt>
  42ee30:	ldp	x29, x30, [sp], #48
  42ee34:	ret
  42ee38:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ee3c:	add	x1, x1, #0x7f0
  42ee40:	add	x1, x1, #0x10
  42ee44:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42ee48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ee4c:	add	x2, x2, #0xdb8
  42ee50:	add	x0, x0, #0x108
  42ee54:	bl	414da8 <ferror@plt+0x10e18>
  42ee58:	mov	w0, #0xffffffff            	// #-1
  42ee5c:	ldp	x29, x30, [sp], #48
  42ee60:	ret
  42ee64:	nop
  42ee68:	stp	x29, x30, [sp, #-256]!
  42ee6c:	mov	w9, #0xffffffd0            	// #-48
  42ee70:	mov	w8, #0xffffff80            	// #-128
  42ee74:	mov	x29, sp
  42ee78:	add	x10, sp, #0xd0
  42ee7c:	add	x11, sp, #0x100
  42ee80:	stp	x11, x11, [sp, #48]
  42ee84:	str	x10, [sp, #64]
  42ee88:	stp	w9, w8, [sp, #72]
  42ee8c:	ldp	x10, x11, [sp, #48]
  42ee90:	stp	x10, x11, [sp, #16]
  42ee94:	ldp	x8, x9, [sp, #64]
  42ee98:	stp	x8, x9, [sp, #32]
  42ee9c:	str	q0, [sp, #80]
  42eea0:	str	q1, [sp, #96]
  42eea4:	str	q2, [sp, #112]
  42eea8:	str	q3, [sp, #128]
  42eeac:	str	q4, [sp, #144]
  42eeb0:	str	q5, [sp, #160]
  42eeb4:	str	q6, [sp, #176]
  42eeb8:	str	q7, [sp, #192]
  42eebc:	stp	x2, x3, [sp, #208]
  42eec0:	add	x2, sp, #0x10
  42eec4:	stp	x4, x5, [sp, #224]
  42eec8:	stp	x6, x7, [sp, #240]
  42eecc:	bl	42ee08 <ferror@plt+0x2ae78>
  42eed0:	ldp	x29, x30, [sp], #256
  42eed4:	ret
  42eed8:	stp	x29, x30, [sp, #-48]!
  42eedc:	mov	x29, sp
  42eee0:	cbz	x0, 42ef0c <ferror@plt+0x2af7c>
  42eee4:	mov	x3, x2
  42eee8:	cbz	x1, 42ef38 <ferror@plt+0x2afa8>
  42eeec:	ldp	x6, x7, [x3]
  42eef0:	add	x2, sp, #0x10
  42eef4:	ldp	x4, x5, [x3, #16]
  42eef8:	stp	x6, x7, [sp, #16]
  42eefc:	stp	x4, x5, [sp, #32]
  42ef00:	bl	403d30 <vsprintf@plt>
  42ef04:	ldp	x29, x30, [sp], #48
  42ef08:	ret
  42ef0c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ef10:	add	x1, x1, #0x7f0
  42ef14:	add	x1, x1, #0x20
  42ef18:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42ef1c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ef20:	add	x2, x2, #0xdd0
  42ef24:	add	x0, x0, #0x108
  42ef28:	bl	414da8 <ferror@plt+0x10e18>
  42ef2c:	mov	w0, #0xffffffff            	// #-1
  42ef30:	ldp	x29, x30, [sp], #48
  42ef34:	ret
  42ef38:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ef3c:	add	x1, x1, #0x7f0
  42ef40:	add	x1, x1, #0x20
  42ef44:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42ef48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42ef4c:	add	x2, x2, #0xdb8
  42ef50:	add	x0, x0, #0x108
  42ef54:	bl	414da8 <ferror@plt+0x10e18>
  42ef58:	mov	w0, #0xffffffff            	// #-1
  42ef5c:	ldp	x29, x30, [sp], #48
  42ef60:	ret
  42ef64:	nop
  42ef68:	stp	x29, x30, [sp, #-256]!
  42ef6c:	mov	w9, #0xffffffd0            	// #-48
  42ef70:	mov	w8, #0xffffff80            	// #-128
  42ef74:	mov	x29, sp
  42ef78:	add	x10, sp, #0xd0
  42ef7c:	add	x11, sp, #0x100
  42ef80:	stp	x11, x11, [sp, #48]
  42ef84:	str	x10, [sp, #64]
  42ef88:	stp	w9, w8, [sp, #72]
  42ef8c:	ldp	x10, x11, [sp, #48]
  42ef90:	stp	x10, x11, [sp, #16]
  42ef94:	ldp	x8, x9, [sp, #64]
  42ef98:	stp	x8, x9, [sp, #32]
  42ef9c:	str	q0, [sp, #80]
  42efa0:	str	q1, [sp, #96]
  42efa4:	str	q2, [sp, #112]
  42efa8:	str	q3, [sp, #128]
  42efac:	str	q4, [sp, #144]
  42efb0:	str	q5, [sp, #160]
  42efb4:	str	q6, [sp, #176]
  42efb8:	str	q7, [sp, #192]
  42efbc:	stp	x2, x3, [sp, #208]
  42efc0:	add	x2, sp, #0x10
  42efc4:	stp	x4, x5, [sp, #224]
  42efc8:	stp	x6, x7, [sp, #240]
  42efcc:	bl	42eed8 <ferror@plt+0x2af48>
  42efd0:	ldp	x29, x30, [sp], #256
  42efd4:	ret
  42efd8:	stp	x29, x30, [sp, #-48]!
  42efdc:	cmp	x1, #0x0
  42efe0:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  42efe4:	mov	x29, sp
  42efe8:	b.ne	42f018 <ferror@plt+0x2b088>  // b.any
  42efec:	adrp	x1, 478000 <ferror@plt+0x74070>
  42eff0:	add	x1, x1, #0x7f0
  42eff4:	add	x1, x1, #0x30
  42eff8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42effc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f000:	add	x2, x2, #0x7d0
  42f004:	add	x0, x0, #0x108
  42f008:	bl	414da8 <ferror@plt+0x10e18>
  42f00c:	mov	w0, #0xffffffff            	// #-1
  42f010:	ldp	x29, x30, [sp], #48
  42f014:	ret
  42f018:	mov	x4, x3
  42f01c:	cbz	x2, 42f040 <ferror@plt+0x2b0b0>
  42f020:	ldp	x6, x7, [x4]
  42f024:	add	x3, sp, #0x10
  42f028:	ldp	x4, x5, [x4, #16]
  42f02c:	stp	x6, x7, [sp, #16]
  42f030:	stp	x4, x5, [sp, #32]
  42f034:	bl	403df0 <vsnprintf@plt>
  42f038:	ldp	x29, x30, [sp], #48
  42f03c:	ret
  42f040:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f044:	add	x1, x1, #0x7f0
  42f048:	add	x1, x1, #0x30
  42f04c:	adrp	x2, 43c000 <ferror@plt+0x38070>
  42f050:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f054:	add	x2, x2, #0xdb8
  42f058:	add	x0, x0, #0x108
  42f05c:	bl	414da8 <ferror@plt+0x10e18>
  42f060:	mov	w0, #0xffffffff            	// #-1
  42f064:	ldp	x29, x30, [sp], #48
  42f068:	ret
  42f06c:	nop
  42f070:	stp	x29, x30, [sp, #-256]!
  42f074:	mov	w9, #0xffffffd8            	// #-40
  42f078:	mov	w8, #0xffffff80            	// #-128
  42f07c:	mov	x29, sp
  42f080:	add	x10, sp, #0xd0
  42f084:	add	x11, sp, #0x100
  42f088:	stp	x11, x11, [sp, #48]
  42f08c:	str	x10, [sp, #64]
  42f090:	stp	w9, w8, [sp, #72]
  42f094:	ldp	x10, x11, [sp, #48]
  42f098:	stp	x10, x11, [sp, #16]
  42f09c:	ldp	x8, x9, [sp, #64]
  42f0a0:	stp	x8, x9, [sp, #32]
  42f0a4:	str	q0, [sp, #80]
  42f0a8:	str	q1, [sp, #96]
  42f0ac:	str	q2, [sp, #112]
  42f0b0:	str	q3, [sp, #128]
  42f0b4:	str	q4, [sp, #144]
  42f0b8:	str	q5, [sp, #160]
  42f0bc:	str	q6, [sp, #176]
  42f0c0:	str	q7, [sp, #192]
  42f0c4:	stp	x3, x4, [sp, #216]
  42f0c8:	add	x3, sp, #0x10
  42f0cc:	stp	x5, x6, [sp, #232]
  42f0d0:	str	x7, [sp, #248]
  42f0d4:	bl	42efd8 <ferror@plt+0x2b048>
  42f0d8:	ldp	x29, x30, [sp], #256
  42f0dc:	ret
  42f0e0:	stp	x29, x30, [sp, #-80]!
  42f0e4:	mov	x29, sp
  42f0e8:	stp	x19, x20, [sp, #16]
  42f0ec:	cbz	x0, 42f168 <ferror@plt+0x2b1d8>
  42f0f0:	mov	x3, x2
  42f0f4:	mov	x20, x0
  42f0f8:	ldp	x6, x7, [x2]
  42f0fc:	add	x2, sp, #0x30
  42f100:	ldp	x4, x5, [x3, #16]
  42f104:	stp	x6, x7, [sp, #48]
  42f108:	stp	x4, x5, [sp, #64]
  42f10c:	bl	403c10 <vasprintf@plt>
  42f110:	mov	w19, w0
  42f114:	tbz	w0, #31, 42f12c <ferror@plt+0x2b19c>
  42f118:	str	xzr, [x20]
  42f11c:	mov	w0, w19
  42f120:	ldp	x19, x20, [sp, #16]
  42f124:	ldp	x29, x30, [sp], #80
  42f128:	ret
  42f12c:	bl	4138b0 <ferror@plt+0xf920>
  42f130:	cbnz	w0, 42f11c <ferror@plt+0x2b18c>
  42f134:	ldr	x0, [x20]
  42f138:	sxtw	x1, w19
  42f13c:	str	x21, [sp, #32]
  42f140:	bl	41f888 <ferror@plt+0x1b8f8>
  42f144:	mov	x21, x0
  42f148:	ldr	x0, [x20]
  42f14c:	bl	403b90 <free@plt>
  42f150:	str	x21, [x20]
  42f154:	mov	w0, w19
  42f158:	ldp	x19, x20, [sp, #16]
  42f15c:	ldr	x21, [sp, #32]
  42f160:	ldp	x29, x30, [sp], #80
  42f164:	ret
  42f168:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f16c:	add	x1, x1, #0x7f0
  42f170:	add	x1, x1, #0x40
  42f174:	mov	w19, #0xffffffff            	// #-1
  42f178:	adrp	x2, 440000 <ferror@plt+0x3c070>
  42f17c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f180:	add	x2, x2, #0xdd0
  42f184:	add	x0, x0, #0x108
  42f188:	bl	414da8 <ferror@plt+0x10e18>
  42f18c:	mov	w0, w19
  42f190:	ldp	x19, x20, [sp, #16]
  42f194:	ldp	x29, x30, [sp], #80
  42f198:	ret
  42f19c:	nop
  42f1a0:	stp	x29, x30, [sp, #-48]!
  42f1a4:	mov	x29, sp
  42f1a8:	stp	x19, x20, [sp, #16]
  42f1ac:	mov	x19, x1
  42f1b0:	cbz	x1, 42f1e8 <ferror@plt+0x2b258>
  42f1b4:	ldr	x1, [x0, #104]
  42f1b8:	str	x21, [sp, #32]
  42f1bc:	ldr	w21, [x0, #96]
  42f1c0:	mov	x20, x2
  42f1c4:	bl	4109f8 <ferror@plt+0xca68>
  42f1c8:	mov	w1, w0
  42f1cc:	mov	x2, x20
  42f1d0:	mov	w0, w21
  42f1d4:	mov	x16, x19
  42f1d8:	ldp	x19, x20, [sp, #16]
  42f1dc:	ldr	x21, [sp, #32]
  42f1e0:	ldp	x29, x30, [sp], #48
  42f1e4:	br	x16
  42f1e8:	mov	w1, #0x10                  	// #16
  42f1ec:	adrp	x2, 478000 <ferror@plt+0x74070>
  42f1f0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f1f4:	add	x2, x2, #0x840
  42f1f8:	add	x0, x0, #0x108
  42f1fc:	bl	414ae8 <ferror@plt+0x10b58>
  42f200:	mov	w0, #0x0                   	// #0
  42f204:	ldp	x19, x20, [sp, #16]
  42f208:	ldp	x29, x30, [sp], #48
  42f20c:	ret
  42f210:	stp	x29, x30, [sp, #-32]!
  42f214:	mov	x29, sp
  42f218:	str	x19, [sp, #16]
  42f21c:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  42f220:	ldr	w0, [x19, #4]
  42f224:	cbnz	w0, 42f238 <ferror@plt+0x2b2a8>
  42f228:	adrp	x0, 478000 <ferror@plt+0x74070>
  42f22c:	add	x0, x0, #0x898
  42f230:	bl	41a418 <ferror@plt+0x16488>
  42f234:	str	w0, [x19, #4]
  42f238:	ldr	x19, [sp, #16]
  42f23c:	ldp	x29, x30, [sp], #32
  42f240:	ret
  42f244:	nop
  42f248:	stp	x29, x30, [sp, #-48]!
  42f24c:	mov	x29, sp
  42f250:	stp	x19, x20, [sp, #16]
  42f254:	mov	w19, w1
  42f258:	mov	x20, x0
  42f25c:	str	x21, [sp, #32]
  42f260:	bl	42f210 <ferror@plt+0x2b280>
  42f264:	mov	w21, w0
  42f268:	mov	w0, w19
  42f26c:	bl	41fdf0 <ferror@plt+0x1be60>
  42f270:	mov	x3, x0
  42f274:	mov	w1, w21
  42f278:	mov	x0, x20
  42f27c:	mov	w2, #0x0                   	// #0
  42f280:	bl	4097a8 <ferror@plt+0x5818>
  42f284:	bl	403e80 <__errno_location@plt>
  42f288:	mov	x1, x0
  42f28c:	ldr	x21, [sp, #32]
  42f290:	mov	w0, #0x0                   	// #0
  42f294:	str	w19, [x1]
  42f298:	ldp	x19, x20, [sp, #16]
  42f29c:	ldp	x29, x30, [sp], #48
  42f2a0:	ret
  42f2a4:	nop
  42f2a8:	stp	x29, x30, [sp, #-48]!
  42f2ac:	tst	w1, #0xfffffffe
  42f2b0:	mov	x29, sp
  42f2b4:	b.eq	42f2e0 <ferror@plt+0x2b350>  // b.none
  42f2b8:	adrp	x2, 478000 <ferror@plt+0x74070>
  42f2bc:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f2c0:	add	x2, x2, #0x8b0
  42f2c4:	add	x1, x1, #0x938
  42f2c8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f2cc:	add	x0, x0, #0x108
  42f2d0:	bl	414da8 <ferror@plt+0x10e18>
  42f2d4:	mov	w0, #0x0                   	// #0
  42f2d8:	ldp	x29, x30, [sp], #48
  42f2dc:	ret
  42f2e0:	stp	x19, x20, [sp, #16]
  42f2e4:	mov	w19, w1
  42f2e8:	and	w1, w1, #0x1
  42f2ec:	mov	x20, x0
  42f2f0:	str	x21, [sp, #32]
  42f2f4:	lsl	w1, w1, #19
  42f2f8:	mov	x21, x2
  42f2fc:	bl	403aa0 <pipe2@plt>
  42f300:	cmn	w0, #0x1
  42f304:	b.eq	42f320 <ferror@plt+0x2b390>  // b.none
  42f308:	cbnz	w0, 42f330 <ferror@plt+0x2b3a0>
  42f30c:	mov	w0, #0x1                   	// #1
  42f310:	ldp	x19, x20, [sp, #16]
  42f314:	ldr	x21, [sp, #32]
  42f318:	ldp	x29, x30, [sp], #48
  42f31c:	ret
  42f320:	bl	403e80 <__errno_location@plt>
  42f324:	ldr	w1, [x0]
  42f328:	cmp	w1, #0x26
  42f32c:	b.ne	42f390 <ferror@plt+0x2b400>  // b.any
  42f330:	mov	x0, x20
  42f334:	bl	403600 <pipe@plt>
  42f338:	cmn	w0, #0x1
  42f33c:	b.eq	42f3a4 <ferror@plt+0x2b414>  // b.none
  42f340:	cbz	w19, 42f30c <ferror@plt+0x2b37c>
  42f344:	ldr	w0, [x20]
  42f348:	mov	w2, #0x1                   	// #1
  42f34c:	mov	w1, #0x2                   	// #2
  42f350:	bl	403ca0 <fcntl@plt>
  42f354:	cmn	w0, #0x1
  42f358:	b.eq	42f374 <ferror@plt+0x2b3e4>  // b.none
  42f35c:	ldr	w0, [x20, #4]
  42f360:	mov	w2, #0x1                   	// #1
  42f364:	mov	w1, #0x2                   	// #2
  42f368:	bl	403ca0 <fcntl@plt>
  42f36c:	cmn	w0, #0x1
  42f370:	b.ne	42f30c <ferror@plt+0x2b37c>  // b.any
  42f374:	bl	403e80 <__errno_location@plt>
  42f378:	ldr	w19, [x0]
  42f37c:	ldr	w0, [x20]
  42f380:	bl	4039c0 <close@plt>
  42f384:	ldr	w0, [x20, #4]
  42f388:	bl	4039c0 <close@plt>
  42f38c:	mov	w1, w19
  42f390:	mov	x0, x21
  42f394:	ldp	x19, x20, [sp, #16]
  42f398:	ldr	x21, [sp, #32]
  42f39c:	ldp	x29, x30, [sp], #48
  42f3a0:	b	42f248 <ferror@plt+0x2b2b8>
  42f3a4:	bl	403e80 <__errno_location@plt>
  42f3a8:	mov	x1, x0
  42f3ac:	mov	x0, x21
  42f3b0:	ldp	x19, x20, [sp, #16]
  42f3b4:	ldr	x21, [sp, #32]
  42f3b8:	ldp	x29, x30, [sp], #48
  42f3bc:	ldr	w1, [x1]
  42f3c0:	b	42f248 <ferror@plt+0x2b2b8>
  42f3c4:	nop
  42f3c8:	stp	x29, x30, [sp, #-48]!
  42f3cc:	mov	x29, sp
  42f3d0:	stp	x19, x20, [sp, #16]
  42f3d4:	mov	w20, w1
  42f3d8:	mov	w19, w0
  42f3dc:	mov	w1, #0x3                   	// #3
  42f3e0:	str	x21, [sp, #32]
  42f3e4:	mov	x21, x2
  42f3e8:	bl	403ca0 <fcntl@plt>
  42f3ec:	cmn	w0, #0x1
  42f3f0:	b.eq	42f434 <ferror@plt+0x2b4a4>  // b.none
  42f3f4:	orr	w4, w0, #0x800
  42f3f8:	and	w3, w0, #0xfffff7ff
  42f3fc:	cmp	w20, #0x0
  42f400:	mov	w0, w19
  42f404:	sxtw	x4, w4
  42f408:	sxtw	x3, w3
  42f40c:	csel	x2, x3, x4, eq  // eq = none
  42f410:	mov	w1, #0x4                   	// #4
  42f414:	bl	403ca0 <fcntl@plt>
  42f418:	cmn	w0, #0x1
  42f41c:	b.eq	42f434 <ferror@plt+0x2b4a4>  // b.none
  42f420:	mov	w0, #0x1                   	// #1
  42f424:	ldp	x19, x20, [sp, #16]
  42f428:	ldr	x21, [sp, #32]
  42f42c:	ldp	x29, x30, [sp], #48
  42f430:	ret
  42f434:	bl	403e80 <__errno_location@plt>
  42f438:	mov	x1, x0
  42f43c:	mov	x0, x21
  42f440:	ldp	x19, x20, [sp, #16]
  42f444:	ldr	x21, [sp, #32]
  42f448:	ldp	x29, x30, [sp], #48
  42f44c:	ldr	w1, [x1]
  42f450:	b	42f248 <ferror@plt+0x2b2b8>
  42f454:	nop
  42f458:	sub	w1, w0, #0x1
  42f45c:	cmp	w1, #0x1
  42f460:	ccmp	w0, #0xf, #0x4, hi  // hi = pmore
  42f464:	b.eq	42f474 <ferror@plt+0x2b4e4>  // b.none
  42f468:	sub	w1, w0, #0xa
  42f46c:	tst	w1, #0xfffffffd
  42f470:	b.ne	42f478 <ferror@plt+0x2b4e8>  // b.any
  42f474:	b	412ec0 <ferror@plt+0xef30>
  42f478:	stp	x29, x30, [sp, #-16]!
  42f47c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f480:	add	x1, x1, #0x938
  42f484:	mov	x29, sp
  42f488:	add	x1, x1, #0x18
  42f48c:	adrp	x2, 478000 <ferror@plt+0x74070>
  42f490:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f494:	add	x2, x2, #0x8d0
  42f498:	add	x0, x0, #0x108
  42f49c:	bl	414da8 <ferror@plt+0x10e18>
  42f4a0:	mov	x0, #0x0                   	// #0
  42f4a4:	ldp	x29, x30, [sp], #16
  42f4a8:	ret
  42f4ac:	nop
  42f4b0:	stp	x29, x30, [sp, #-64]!
  42f4b4:	mov	x29, sp
  42f4b8:	stp	x19, x20, [sp, #16]
  42f4bc:	mov	w20, w0
  42f4c0:	mov	w0, w1
  42f4c4:	stp	x21, x22, [sp, #32]
  42f4c8:	mov	x21, x2
  42f4cc:	mov	x22, x3
  42f4d0:	str	x23, [sp, #48]
  42f4d4:	mov	x23, x4
  42f4d8:	bl	42f458 <ferror@plt+0x2b4c8>
  42f4dc:	mov	x19, x0
  42f4e0:	cbnz	w20, 42f528 <ferror@plt+0x2b598>
  42f4e4:	mov	x3, x23
  42f4e8:	mov	x2, x22
  42f4ec:	mov	x1, x21
  42f4f0:	mov	x0, x19
  42f4f4:	bl	40fb78 <ferror@plt+0xbbe8>
  42f4f8:	mov	x1, #0x0                   	// #0
  42f4fc:	mov	x0, x19
  42f500:	bl	40f508 <ferror@plt+0xb578>
  42f504:	mov	w20, w0
  42f508:	mov	x0, x19
  42f50c:	bl	4103f8 <ferror@plt+0xc468>
  42f510:	mov	w0, w20
  42f514:	ldp	x19, x20, [sp, #16]
  42f518:	ldp	x21, x22, [sp, #32]
  42f51c:	ldr	x23, [sp, #48]
  42f520:	ldp	x29, x30, [sp], #64
  42f524:	ret
  42f528:	mov	w1, w20
  42f52c:	bl	40fc98 <ferror@plt+0xbd08>
  42f530:	b	42f4e4 <ferror@plt+0x2b554>
  42f534:	nop
  42f538:	mov	x4, x1
  42f53c:	mov	x3, x2
  42f540:	mov	w1, w0
  42f544:	mov	x2, x4
  42f548:	mov	w0, #0x0                   	// #0
  42f54c:	mov	x4, #0x0                   	// #0
  42f550:	b	42f4b0 <ferror@plt+0x2b520>
  42f554:	nop
  42f558:	stp	x29, x30, [sp, #-32]!
  42f55c:	mov	x29, sp
  42f560:	stp	x19, x20, [sp, #16]
  42f564:	mov	w20, w0
  42f568:	mov	w19, w1
  42f56c:	adrp	x0, 49b000 <ferror@plt+0x97070>
  42f570:	mov	w1, #0x70                  	// #112
  42f574:	add	x0, x0, #0x828
  42f578:	bl	40f440 <ferror@plt+0xb4b0>
  42f57c:	mov	w2, w19
  42f580:	mov	x19, x0
  42f584:	str	w20, [x0, #96]
  42f588:	mov	w1, w20
  42f58c:	bl	4107d0 <ferror@plt+0xc840>
  42f590:	mov	x1, x0
  42f594:	str	x1, [x19, #104]
  42f598:	mov	x0, x19
  42f59c:	ldp	x19, x20, [sp, #16]
  42f5a0:	ldp	x29, x30, [sp], #32
  42f5a4:	ret
  42f5a8:	stp	x29, x30, [sp, #-64]!
  42f5ac:	mov	x29, sp
  42f5b0:	stp	x19, x20, [sp, #16]
  42f5b4:	cbz	x3, 42f628 <ferror@plt+0x2b698>
  42f5b8:	mov	x20, x3
  42f5bc:	stp	x21, x22, [sp, #32]
  42f5c0:	mov	w21, w0
  42f5c4:	mov	x22, x4
  42f5c8:	mov	w0, w1
  42f5cc:	mov	w1, w2
  42f5d0:	str	x23, [sp, #48]
  42f5d4:	mov	x23, x5
  42f5d8:	bl	42f558 <ferror@plt+0x2b5c8>
  42f5dc:	mov	x19, x0
  42f5e0:	cbnz	w21, 42f65c <ferror@plt+0x2b6cc>
  42f5e4:	mov	x3, x23
  42f5e8:	mov	x2, x22
  42f5ec:	mov	x1, x20
  42f5f0:	mov	x0, x19
  42f5f4:	bl	40fb78 <ferror@plt+0xbbe8>
  42f5f8:	mov	x1, #0x0                   	// #0
  42f5fc:	mov	x0, x19
  42f600:	bl	40f508 <ferror@plt+0xb578>
  42f604:	mov	w20, w0
  42f608:	mov	x0, x19
  42f60c:	bl	4103f8 <ferror@plt+0xc468>
  42f610:	mov	w0, w20
  42f614:	ldp	x19, x20, [sp, #16]
  42f618:	ldp	x21, x22, [sp, #32]
  42f61c:	ldr	x23, [sp, #48]
  42f620:	ldp	x29, x30, [sp], #64
  42f624:	ret
  42f628:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f62c:	add	x1, x1, #0x938
  42f630:	add	x1, x1, #0x38
  42f634:	mov	w20, #0x0                   	// #0
  42f638:	adrp	x2, 43f000 <ferror@plt+0x3b070>
  42f63c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  42f640:	add	x2, x2, #0x718
  42f644:	add	x0, x0, #0x108
  42f648:	bl	414da8 <ferror@plt+0x10e18>
  42f64c:	mov	w0, w20
  42f650:	ldp	x19, x20, [sp, #16]
  42f654:	ldp	x29, x30, [sp], #64
  42f658:	ret
  42f65c:	mov	w1, w21
  42f660:	bl	40fc98 <ferror@plt+0xbd08>
  42f664:	b	42f5e4 <ferror@plt+0x2b654>
  42f668:	mov	w4, w1
  42f66c:	mov	x5, x2
  42f670:	mov	w1, w0
  42f674:	mov	w2, w4
  42f678:	mov	w0, #0x0                   	// #0
  42f67c:	mov	x4, x3
  42f680:	mov	x3, x5
  42f684:	mov	x5, #0x0                   	// #0
  42f688:	b	42f5a8 <ferror@plt+0x2b618>
  42f68c:	nop
  42f690:	stp	x29, x30, [sp, #-32]!
  42f694:	adrp	x2, 49b000 <ferror@plt+0x97070>
  42f698:	mov	x29, sp
  42f69c:	stp	x19, x20, [sp, #16]
  42f6a0:	mov	x19, x1
  42f6a4:	ldr	x20, [x2, #2352]
  42f6a8:	bl	4039a0 <strerror@plt>
  42f6ac:	mov	x2, x19
  42f6b0:	mov	x3, x0
  42f6b4:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f6b8:	add	x1, x1, #0x988
  42f6bc:	mov	x0, x20
  42f6c0:	bl	403f40 <fprintf@plt>
  42f6c4:	bl	403a40 <abort@plt>
  42f6c8:	stp	x29, x30, [sp, #-48]!
  42f6cc:	mov	x0, #0x30                  	// #48
  42f6d0:	mov	x29, sp
  42f6d4:	str	x19, [sp, #16]
  42f6d8:	bl	41df20 <ferror@plt+0x19f90>
  42f6dc:	mov	x19, x0
  42f6e0:	add	x0, sp, #0x28
  42f6e4:	bl	4035d0 <pthread_mutexattr_init@plt>
  42f6e8:	add	x0, sp, #0x28
  42f6ec:	mov	w1, #0x1                   	// #1
  42f6f0:	bl	4034e0 <pthread_mutexattr_settype@plt>
  42f6f4:	add	x1, sp, #0x28
  42f6f8:	mov	x0, x19
  42f6fc:	bl	4039b0 <pthread_mutex_init@plt>
  42f700:	add	x0, sp, #0x28
  42f704:	bl	4036d0 <pthread_mutexattr_destroy@plt>
  42f708:	mov	x0, x19
  42f70c:	ldr	x19, [sp, #16]
  42f710:	ldp	x29, x30, [sp], #48
  42f714:	ret
  42f718:	stp	x29, x30, [sp, #-16]!
  42f71c:	mov	x29, sp
  42f720:	bl	403e80 <__errno_location@plt>
  42f724:	ldr	w0, [x0]
  42f728:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f72c:	add	x1, x1, #0x9e0
  42f730:	bl	42f690 <ferror@plt+0x2b700>
  42f734:	nop
  42f738:	stp	x29, x30, [sp, #-48]!
  42f73c:	mov	x0, #0x30                  	// #48
  42f740:	mov	x29, sp
  42f744:	str	x19, [sp, #16]
  42f748:	bl	403790 <malloc@plt>
  42f74c:	cbz	x0, 42f794 <ferror@plt+0x2b804>
  42f750:	mov	x19, x0
  42f754:	add	x0, sp, #0x28
  42f758:	bl	4035d0 <pthread_mutexattr_init@plt>
  42f75c:	mov	w1, #0x3                   	// #3
  42f760:	add	x0, sp, #0x28
  42f764:	bl	4034e0 <pthread_mutexattr_settype@plt>
  42f768:	add	x1, sp, #0x28
  42f76c:	mov	x0, x19
  42f770:	bl	4039b0 <pthread_mutex_init@plt>
  42f774:	cbz	w0, 42f784 <ferror@plt+0x2b7f4>
  42f778:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f77c:	add	x1, x1, #0x9e8
  42f780:	bl	42f690 <ferror@plt+0x2b700>
  42f784:	mov	x0, x19
  42f788:	ldr	x19, [sp, #16]
  42f78c:	ldp	x29, x30, [sp], #48
  42f790:	ret
  42f794:	bl	42f718 <ferror@plt+0x2b788>
  42f798:	stp	x29, x30, [sp, #-32]!
  42f79c:	mov	x29, sp
  42f7a0:	stp	x19, x20, [sp, #16]
  42f7a4:	mov	x19, x0
  42f7a8:	dmb	ish
  42f7ac:	ldr	x0, [x0]
  42f7b0:	cbz	x0, 42f7c0 <ferror@plt+0x2b830>
  42f7b4:	ldp	x19, x20, [sp, #16]
  42f7b8:	ldp	x29, x30, [sp], #32
  42f7bc:	ret
  42f7c0:	bl	42f738 <ferror@plt+0x2b7a8>
  42f7c4:	mov	x20, x0
  42f7c8:	ldxr	x1, [x19]
  42f7cc:	cbnz	x1, 42f7d8 <ferror@plt+0x2b848>
  42f7d0:	stlxr	w2, x20, [x19]
  42f7d4:	cbnz	w2, 42f7c8 <ferror@plt+0x2b838>
  42f7d8:	dmb	ish
  42f7dc:	cmp	x1, #0x0
  42f7e0:	b.ne	42f7f4 <ferror@plt+0x2b864>  // b.any
  42f7e4:	ldr	x0, [x19]
  42f7e8:	ldp	x19, x20, [sp, #16]
  42f7ec:	ldp	x29, x30, [sp], #32
  42f7f0:	ret
  42f7f4:	bl	403cc0 <pthread_mutex_destroy@plt>
  42f7f8:	mov	x0, x20
  42f7fc:	bl	403b90 <free@plt>
  42f800:	ldr	x0, [x19]
  42f804:	b	42f7e8 <ferror@plt+0x2b858>
  42f808:	stp	x29, x30, [sp, #-32]!
  42f80c:	mov	x29, sp
  42f810:	stp	x19, x20, [sp, #16]
  42f814:	mov	x19, x0
  42f818:	bl	42f6c8 <ferror@plt+0x2b738>
  42f81c:	mov	x20, x0
  42f820:	ldxr	x2, [x19]
  42f824:	cbnz	x2, 42f830 <ferror@plt+0x2b8a0>
  42f828:	stlxr	w1, x20, [x19]
  42f82c:	cbnz	w1, 42f820 <ferror@plt+0x2b890>
  42f830:	dmb	ish
  42f834:	cmp	x2, #0x0
  42f838:	b.ne	42f84c <ferror@plt+0x2b8bc>  // b.any
  42f83c:	ldr	x0, [x19]
  42f840:	ldp	x19, x20, [sp, #16]
  42f844:	ldp	x29, x30, [sp], #32
  42f848:	ret
  42f84c:	bl	403cc0 <pthread_mutex_destroy@plt>
  42f850:	mov	x1, x20
  42f854:	mov	x0, #0x30                  	// #48
  42f858:	bl	41e510 <ferror@plt+0x1a580>
  42f85c:	b	42f83c <ferror@plt+0x2b8ac>
  42f860:	stp	x29, x30, [sp, #-32]!
  42f864:	mov	x0, #0x38                  	// #56
  42f868:	mov	x29, sp
  42f86c:	str	x19, [sp, #16]
  42f870:	bl	403790 <malloc@plt>
  42f874:	cbz	x0, 42f8a4 <ferror@plt+0x2b914>
  42f878:	mov	x19, x0
  42f87c:	mov	x1, #0x0                   	// #0
  42f880:	bl	403de0 <pthread_rwlock_init@plt>
  42f884:	cbz	w0, 42f894 <ferror@plt+0x2b904>
  42f888:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f88c:	add	x1, x1, #0xa00
  42f890:	bl	42f690 <ferror@plt+0x2b700>
  42f894:	mov	x0, x19
  42f898:	ldr	x19, [sp, #16]
  42f89c:	ldp	x29, x30, [sp], #32
  42f8a0:	ret
  42f8a4:	bl	42f718 <ferror@plt+0x2b788>
  42f8a8:	stp	x29, x30, [sp, #-32]!
  42f8ac:	mov	x29, sp
  42f8b0:	stp	x19, x20, [sp, #16]
  42f8b4:	mov	x19, x0
  42f8b8:	dmb	ish
  42f8bc:	ldr	x0, [x0]
  42f8c0:	cbz	x0, 42f8d0 <ferror@plt+0x2b940>
  42f8c4:	ldp	x19, x20, [sp, #16]
  42f8c8:	ldp	x29, x30, [sp], #32
  42f8cc:	ret
  42f8d0:	bl	42f860 <ferror@plt+0x2b8d0>
  42f8d4:	mov	x20, x0
  42f8d8:	ldxr	x1, [x19]
  42f8dc:	cbnz	x1, 42f8e8 <ferror@plt+0x2b958>
  42f8e0:	stlxr	w2, x20, [x19]
  42f8e4:	cbnz	w2, 42f8d8 <ferror@plt+0x2b948>
  42f8e8:	dmb	ish
  42f8ec:	cmp	x1, #0x0
  42f8f0:	b.ne	42f904 <ferror@plt+0x2b974>  // b.any
  42f8f4:	ldr	x0, [x19]
  42f8f8:	ldp	x19, x20, [sp, #16]
  42f8fc:	ldp	x29, x30, [sp], #32
  42f900:	ret
  42f904:	bl	403900 <pthread_rwlock_destroy@plt>
  42f908:	mov	x0, x20
  42f90c:	bl	403b90 <free@plt>
  42f910:	ldr	x0, [x19]
  42f914:	b	42f8f8 <ferror@plt+0x2b968>
  42f918:	stp	x29, x30, [sp, #-48]!
  42f91c:	mov	x29, sp
  42f920:	add	x0, sp, #0x28
  42f924:	str	x19, [sp, #16]
  42f928:	bl	403c30 <pthread_condattr_init@plt>
  42f92c:	mov	w1, #0x1                   	// #1
  42f930:	add	x0, sp, #0x28
  42f934:	bl	403da0 <pthread_condattr_setclock@plt>
  42f938:	mov	x0, #0x30                  	// #48
  42f93c:	bl	403790 <malloc@plt>
  42f940:	cbz	x0, 42f978 <ferror@plt+0x2b9e8>
  42f944:	mov	x19, x0
  42f948:	add	x1, sp, #0x28
  42f94c:	bl	403cf0 <pthread_cond_init@plt>
  42f950:	cbz	w0, 42f960 <ferror@plt+0x2b9d0>
  42f954:	adrp	x1, 478000 <ferror@plt+0x74070>
  42f958:	add	x1, x1, #0xa18
  42f95c:	bl	42f690 <ferror@plt+0x2b700>
  42f960:	add	x0, sp, #0x28
  42f964:	bl	4037c0 <pthread_condattr_destroy@plt>
  42f968:	mov	x0, x19
  42f96c:	ldr	x19, [sp, #16]
  42f970:	ldp	x29, x30, [sp], #48
  42f974:	ret
  42f978:	bl	42f718 <ferror@plt+0x2b788>
  42f97c:	nop
  42f980:	stp	x29, x30, [sp, #-32]!
  42f984:	mov	x29, sp
  42f988:	stp	x19, x20, [sp, #16]
  42f98c:	mov	x19, x0
  42f990:	dmb	ish
  42f994:	ldr	x0, [x0]
  42f998:	cbz	x0, 42f9a8 <ferror@plt+0x2ba18>
  42f99c:	ldp	x19, x20, [sp, #16]
  42f9a0:	ldp	x29, x30, [sp], #32
  42f9a4:	ret
  42f9a8:	bl	42f918 <ferror@plt+0x2b988>
  42f9ac:	mov	x20, x0
  42f9b0:	ldxr	x1, [x19]
  42f9b4:	cbnz	x1, 42f9c0 <ferror@plt+0x2ba30>
  42f9b8:	stlxr	w2, x20, [x19]
  42f9bc:	cbnz	w2, 42f9b0 <ferror@plt+0x2ba20>
  42f9c0:	dmb	ish
  42f9c4:	cmp	x1, #0x0
  42f9c8:	b.ne	42f9dc <ferror@plt+0x2ba4c>  // b.any
  42f9cc:	ldr	x0, [x19]
  42f9d0:	ldp	x19, x20, [sp, #16]
  42f9d4:	ldp	x29, x30, [sp], #32
  42f9d8:	ret
  42f9dc:	bl	403e40 <pthread_cond_destroy@plt>
  42f9e0:	mov	x0, x20
  42f9e4:	bl	403b90 <free@plt>
  42f9e8:	ldr	x0, [x19]
  42f9ec:	b	42f9d0 <ferror@plt+0x2ba40>
  42f9f0:	stp	x29, x30, [sp, #-48]!
  42f9f4:	mov	x29, sp
  42f9f8:	stp	x19, x20, [sp, #16]
  42f9fc:	dmb	ish
  42fa00:	ldr	x20, [x0]
  42fa04:	cbz	x20, 42fa18 <ferror@plt+0x2ba88>
  42fa08:	mov	x0, x20
  42fa0c:	ldp	x19, x20, [sp, #16]
  42fa10:	ldp	x29, x30, [sp], #48
  42fa14:	ret
  42fa18:	mov	x19, x0
  42fa1c:	mov	x0, #0x4                   	// #4
  42fa20:	str	x21, [sp, #32]
  42fa24:	ldr	x21, [x19, #8]
  42fa28:	bl	403790 <malloc@plt>
  42fa2c:	mov	x20, x0
  42fa30:	cbz	x0, 42fa70 <ferror@plt+0x2bae0>
  42fa34:	mov	x1, x21
  42fa38:	bl	4035a0 <pthread_key_create@plt>
  42fa3c:	cbnz	w0, 42fa64 <ferror@plt+0x2bad4>
  42fa40:	ldxr	x0, [x19]
  42fa44:	cbnz	x0, 42fa50 <ferror@plt+0x2bac0>
  42fa48:	stlxr	w1, x20, [x19]
  42fa4c:	cbnz	w1, 42fa40 <ferror@plt+0x2bab0>
  42fa50:	dmb	ish
  42fa54:	cmp	x0, #0x0
  42fa58:	b.ne	42fa84 <ferror@plt+0x2baf4>  // b.any
  42fa5c:	ldr	x21, [sp, #32]
  42fa60:	b	42fa08 <ferror@plt+0x2ba78>
  42fa64:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fa68:	add	x1, x1, #0xa30
  42fa6c:	bl	42f690 <ferror@plt+0x2b700>
  42fa70:	bl	403e80 <__errno_location@plt>
  42fa74:	ldr	w0, [x0]
  42fa78:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fa7c:	add	x1, x1, #0x9e0
  42fa80:	bl	42f690 <ferror@plt+0x2b700>
  42fa84:	ldr	w0, [x20]
  42fa88:	bl	403be0 <pthread_key_delete@plt>
  42fa8c:	cbz	w0, 42fa9c <ferror@plt+0x2bb0c>
  42fa90:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fa94:	add	x1, x1, #0xa48
  42fa98:	bl	42f690 <ferror@plt+0x2b700>
  42fa9c:	mov	x0, x20
  42faa0:	bl	403b90 <free@plt>
  42faa4:	ldr	x20, [x19]
  42faa8:	ldr	x21, [sp, #32]
  42faac:	b	42fa08 <ferror@plt+0x2ba78>
  42fab0:	stp	x29, x30, [sp, #-32]!
  42fab4:	mov	x29, sp
  42fab8:	str	x19, [sp, #16]
  42fabc:	mov	x19, x0
  42fac0:	bl	42f738 <ferror@plt+0x2b7a8>
  42fac4:	str	x0, [x19]
  42fac8:	ldr	x19, [sp, #16]
  42facc:	ldp	x29, x30, [sp], #32
  42fad0:	ret
  42fad4:	nop
  42fad8:	stp	x29, x30, [sp, #-32]!
  42fadc:	mov	x29, sp
  42fae0:	str	x19, [sp, #16]
  42fae4:	ldr	x19, [x0]
  42fae8:	mov	x0, x19
  42faec:	bl	403cc0 <pthread_mutex_destroy@plt>
  42faf0:	mov	x0, x19
  42faf4:	ldr	x19, [sp, #16]
  42faf8:	ldp	x29, x30, [sp], #32
  42fafc:	b	403b90 <free@plt>
  42fb00:	stp	x29, x30, [sp, #-16]!
  42fb04:	mov	x29, sp
  42fb08:	bl	42f798 <ferror@plt+0x2b808>
  42fb0c:	bl	403ed0 <pthread_mutex_lock@plt>
  42fb10:	cbz	w0, 42fb20 <ferror@plt+0x2bb90>
  42fb14:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fb18:	add	x1, x1, #0xa60
  42fb1c:	bl	42f690 <ferror@plt+0x2b700>
  42fb20:	ldp	x29, x30, [sp], #16
  42fb24:	ret
  42fb28:	stp	x29, x30, [sp, #-16]!
  42fb2c:	mov	x29, sp
  42fb30:	bl	42f798 <ferror@plt+0x2b808>
  42fb34:	bl	403ef0 <pthread_mutex_unlock@plt>
  42fb38:	cbz	w0, 42fb48 <ferror@plt+0x2bbb8>
  42fb3c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fb40:	add	x1, x1, #0xa78
  42fb44:	bl	42f690 <ferror@plt+0x2b700>
  42fb48:	ldp	x29, x30, [sp], #16
  42fb4c:	ret
  42fb50:	stp	x29, x30, [sp, #-16]!
  42fb54:	mov	x29, sp
  42fb58:	bl	42f798 <ferror@plt+0x2b808>
  42fb5c:	bl	403590 <pthread_mutex_trylock@plt>
  42fb60:	cbz	w0, 42fb78 <ferror@plt+0x2bbe8>
  42fb64:	cmp	w0, #0x10
  42fb68:	b.eq	42fb84 <ferror@plt+0x2bbf4>  // b.none
  42fb6c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fb70:	add	x1, x1, #0xa90
  42fb74:	bl	42f690 <ferror@plt+0x2b700>
  42fb78:	mov	w0, #0x1                   	// #1
  42fb7c:	ldp	x29, x30, [sp], #16
  42fb80:	ret
  42fb84:	mov	w0, #0x0                   	// #0
  42fb88:	ldp	x29, x30, [sp], #16
  42fb8c:	ret
  42fb90:	stp	x29, x30, [sp, #-32]!
  42fb94:	mov	x29, sp
  42fb98:	str	x19, [sp, #16]
  42fb9c:	mov	x19, x0
  42fba0:	bl	42f6c8 <ferror@plt+0x2b738>
  42fba4:	str	x0, [x19]
  42fba8:	ldr	x19, [sp, #16]
  42fbac:	ldp	x29, x30, [sp], #32
  42fbb0:	ret
  42fbb4:	nop
  42fbb8:	stp	x29, x30, [sp, #-32]!
  42fbbc:	mov	x29, sp
  42fbc0:	str	x19, [sp, #16]
  42fbc4:	ldr	x19, [x0]
  42fbc8:	mov	x0, x19
  42fbcc:	bl	403cc0 <pthread_mutex_destroy@plt>
  42fbd0:	mov	x1, x19
  42fbd4:	mov	x0, #0x30                  	// #48
  42fbd8:	ldr	x19, [sp, #16]
  42fbdc:	ldp	x29, x30, [sp], #32
  42fbe0:	b	41e510 <ferror@plt+0x1a580>
  42fbe4:	nop
  42fbe8:	dmb	ish
  42fbec:	ldr	x1, [x0]
  42fbf0:	cbz	x1, 42fbfc <ferror@plt+0x2bc6c>
  42fbf4:	mov	x0, x1
  42fbf8:	b	403ed0 <pthread_mutex_lock@plt>
  42fbfc:	stp	x29, x30, [sp, #-16]!
  42fc00:	mov	x29, sp
  42fc04:	bl	42f808 <ferror@plt+0x2b878>
  42fc08:	ldp	x29, x30, [sp], #16
  42fc0c:	b	403ed0 <pthread_mutex_lock@plt>
  42fc10:	ldr	x0, [x0]
  42fc14:	b	403ef0 <pthread_mutex_unlock@plt>
  42fc18:	stp	x29, x30, [sp, #-16]!
  42fc1c:	mov	x29, sp
  42fc20:	dmb	ish
  42fc24:	ldr	x1, [x0]
  42fc28:	cbz	x1, 42fc44 <ferror@plt+0x2bcb4>
  42fc2c:	mov	x0, x1
  42fc30:	bl	403590 <pthread_mutex_trylock@plt>
  42fc34:	cmp	w0, #0x0
  42fc38:	cset	w0, eq  // eq = none
  42fc3c:	ldp	x29, x30, [sp], #16
  42fc40:	ret
  42fc44:	bl	42f808 <ferror@plt+0x2b878>
  42fc48:	mov	x1, x0
  42fc4c:	mov	x0, x1
  42fc50:	bl	403590 <pthread_mutex_trylock@plt>
  42fc54:	cmp	w0, #0x0
  42fc58:	cset	w0, eq  // eq = none
  42fc5c:	ldp	x29, x30, [sp], #16
  42fc60:	ret
  42fc64:	nop
  42fc68:	stp	x29, x30, [sp, #-32]!
  42fc6c:	mov	x29, sp
  42fc70:	str	x19, [sp, #16]
  42fc74:	mov	x19, x0
  42fc78:	bl	42f860 <ferror@plt+0x2b8d0>
  42fc7c:	str	x0, [x19]
  42fc80:	ldr	x19, [sp, #16]
  42fc84:	ldp	x29, x30, [sp], #32
  42fc88:	ret
  42fc8c:	nop
  42fc90:	stp	x29, x30, [sp, #-32]!
  42fc94:	mov	x29, sp
  42fc98:	str	x19, [sp, #16]
  42fc9c:	ldr	x19, [x0]
  42fca0:	mov	x0, x19
  42fca4:	bl	403900 <pthread_rwlock_destroy@plt>
  42fca8:	mov	x0, x19
  42fcac:	ldr	x19, [sp, #16]
  42fcb0:	ldp	x29, x30, [sp], #32
  42fcb4:	b	403b90 <free@plt>
  42fcb8:	stp	x29, x30, [sp, #-16]!
  42fcbc:	mov	x29, sp
  42fcc0:	bl	42f8a8 <ferror@plt+0x2b918>
  42fcc4:	ldp	x29, x30, [sp], #16
  42fcc8:	b	403bc0 <pthread_rwlock_wrlock@plt>
  42fccc:	nop
  42fcd0:	stp	x29, x30, [sp, #-16]!
  42fcd4:	mov	x29, sp
  42fcd8:	bl	42f8a8 <ferror@plt+0x2b918>
  42fcdc:	bl	4036b0 <pthread_rwlock_trywrlock@plt>
  42fce0:	cmp	w0, #0x0
  42fce4:	cset	w0, eq  // eq = none
  42fce8:	ldp	x29, x30, [sp], #16
  42fcec:	ret
  42fcf0:	stp	x29, x30, [sp, #-16]!
  42fcf4:	mov	x29, sp
  42fcf8:	bl	42f8a8 <ferror@plt+0x2b918>
  42fcfc:	ldp	x29, x30, [sp], #16
  42fd00:	b	403e70 <pthread_rwlock_unlock@plt>
  42fd04:	nop
  42fd08:	stp	x29, x30, [sp, #-16]!
  42fd0c:	mov	x29, sp
  42fd10:	bl	42f8a8 <ferror@plt+0x2b918>
  42fd14:	ldp	x29, x30, [sp], #16
  42fd18:	b	403b70 <pthread_rwlock_rdlock@plt>
  42fd1c:	nop
  42fd20:	stp	x29, x30, [sp, #-16]!
  42fd24:	mov	x29, sp
  42fd28:	bl	42f8a8 <ferror@plt+0x2b918>
  42fd2c:	bl	403ac0 <pthread_rwlock_tryrdlock@plt>
  42fd30:	cmp	w0, #0x0
  42fd34:	cset	w0, eq  // eq = none
  42fd38:	ldp	x29, x30, [sp], #16
  42fd3c:	ret
  42fd40:	b	42fcf0 <ferror@plt+0x2bd60>
  42fd44:	nop
  42fd48:	stp	x29, x30, [sp, #-32]!
  42fd4c:	mov	x29, sp
  42fd50:	str	x19, [sp, #16]
  42fd54:	mov	x19, x0
  42fd58:	bl	42f918 <ferror@plt+0x2b988>
  42fd5c:	str	x0, [x19]
  42fd60:	ldr	x19, [sp, #16]
  42fd64:	ldp	x29, x30, [sp], #32
  42fd68:	ret
  42fd6c:	nop
  42fd70:	stp	x29, x30, [sp, #-32]!
  42fd74:	mov	x29, sp
  42fd78:	str	x19, [sp, #16]
  42fd7c:	ldr	x19, [x0]
  42fd80:	mov	x0, x19
  42fd84:	bl	403e40 <pthread_cond_destroy@plt>
  42fd88:	mov	x0, x19
  42fd8c:	ldr	x19, [sp, #16]
  42fd90:	ldp	x29, x30, [sp], #32
  42fd94:	b	403b90 <free@plt>
  42fd98:	stp	x29, x30, [sp, #-32]!
  42fd9c:	mov	x29, sp
  42fda0:	stp	x19, x20, [sp, #16]
  42fda4:	mov	x20, x1
  42fda8:	bl	42f980 <ferror@plt+0x2b9f0>
  42fdac:	mov	x19, x0
  42fdb0:	mov	x0, x20
  42fdb4:	bl	42f798 <ferror@plt+0x2b808>
  42fdb8:	mov	x1, x0
  42fdbc:	mov	x0, x19
  42fdc0:	bl	403bd0 <pthread_cond_wait@plt>
  42fdc4:	cbz	w0, 42fdd4 <ferror@plt+0x2be44>
  42fdc8:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fdcc:	add	x1, x1, #0xaa8
  42fdd0:	bl	42f690 <ferror@plt+0x2b700>
  42fdd4:	ldp	x19, x20, [sp, #16]
  42fdd8:	ldp	x29, x30, [sp], #32
  42fddc:	ret
  42fde0:	stp	x29, x30, [sp, #-16]!
  42fde4:	mov	x29, sp
  42fde8:	bl	42f980 <ferror@plt+0x2b9f0>
  42fdec:	bl	403820 <pthread_cond_signal@plt>
  42fdf0:	cbz	w0, 42fe00 <ferror@plt+0x2be70>
  42fdf4:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fdf8:	add	x1, x1, #0xac0
  42fdfc:	bl	42f690 <ferror@plt+0x2b700>
  42fe00:	ldp	x29, x30, [sp], #16
  42fe04:	ret
  42fe08:	stp	x29, x30, [sp, #-16]!
  42fe0c:	mov	x29, sp
  42fe10:	bl	42f980 <ferror@plt+0x2b9f0>
  42fe14:	bl	403910 <pthread_cond_broadcast@plt>
  42fe18:	cbz	w0, 42fe28 <ferror@plt+0x2be98>
  42fe1c:	adrp	x1, 478000 <ferror@plt+0x74070>
  42fe20:	add	x1, x1, #0xad8
  42fe24:	bl	42f690 <ferror@plt+0x2b700>
  42fe28:	ldp	x29, x30, [sp], #16
  42fe2c:	ret
  42fe30:	mov	x3, #0x34db                	// #13531
  42fe34:	mov	x4, #0x4240                	// #16960
  42fe38:	movk	x3, #0xd7b6, lsl #16
  42fe3c:	movk	x4, #0xf, lsl #16
  42fe40:	movk	x3, #0xde82, lsl #32
  42fe44:	stp	x29, x30, [sp, #-48]!
  42fe48:	movk	x3, #0x431b, lsl #48
  42fe4c:	mov	x29, sp
  42fe50:	smulh	x3, x2, x3
  42fe54:	stp	x19, x20, [sp, #16]
  42fe58:	mov	x20, x1
  42fe5c:	asr	x3, x3, #18
  42fe60:	sub	x3, x3, x2, asr #63
  42fe64:	str	x3, [sp, #32]
  42fe68:	msub	x2, x3, x4, x2
  42fe6c:	lsl	x3, x2, #5
  42fe70:	sub	x3, x3, x2
  42fe74:	add	x2, x2, x3, lsl #2
  42fe78:	lsl	x2, x2, #3
  42fe7c:	str	x2, [sp, #40]
  42fe80:	bl	42f980 <ferror@plt+0x2b9f0>
  42fe84:	mov	x19, x0
  42fe88:	mov	x0, x20
  42fe8c:	bl	42f798 <ferror@plt+0x2b808>
  42fe90:	add	x2, sp, #0x20
  42fe94:	mov	x1, x0
  42fe98:	mov	x0, x19
  42fe9c:	bl	403f60 <pthread_cond_timedwait@plt>
  42fea0:	cbz	w0, 42fec8 <ferror@plt+0x2bf38>
  42fea4:	cmp	w0, #0x6e
  42fea8:	b.eq	42feb8 <ferror@plt+0x2bf28>  // b.none
  42feac:	adrp	x1, 478000 <ferror@plt+0x74070>
  42feb0:	add	x1, x1, #0xaf0
  42feb4:	bl	42f690 <ferror@plt+0x2b700>
  42feb8:	mov	w0, #0x0                   	// #0
  42febc:	ldp	x19, x20, [sp, #16]
  42fec0:	ldp	x29, x30, [sp], #48
  42fec4:	ret
  42fec8:	mov	w0, #0x1                   	// #1
  42fecc:	ldp	x19, x20, [sp, #16]
  42fed0:	ldp	x29, x30, [sp], #48
  42fed4:	ret
  42fed8:	stp	x29, x30, [sp, #-16]!
  42fedc:	mov	x29, sp
  42fee0:	bl	42f9f0 <ferror@plt+0x2ba60>
  42fee4:	ldr	w0, [x0]
  42fee8:	ldp	x29, x30, [sp], #16
  42feec:	b	403940 <pthread_getspecific@plt>
  42fef0:	stp	x29, x30, [sp, #-32]!
  42fef4:	mov	x29, sp
  42fef8:	str	x19, [sp, #16]
  42fefc:	mov	x19, x1
  42ff00:	bl	42f9f0 <ferror@plt+0x2ba60>
  42ff04:	ldr	w0, [x0]
  42ff08:	mov	x1, x19
  42ff0c:	bl	403c50 <pthread_setspecific@plt>
  42ff10:	cbz	w0, 42ff20 <ferror@plt+0x2bf90>
  42ff14:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ff18:	add	x1, x1, #0xb08
  42ff1c:	bl	42f690 <ferror@plt+0x2b700>
  42ff20:	ldr	x19, [sp, #16]
  42ff24:	ldp	x29, x30, [sp], #32
  42ff28:	ret
  42ff2c:	nop
  42ff30:	stp	x29, x30, [sp, #-48]!
  42ff34:	mov	x29, sp
  42ff38:	stp	x19, x20, [sp, #16]
  42ff3c:	mov	x20, x1
  42ff40:	str	x21, [sp, #32]
  42ff44:	mov	x21, x0
  42ff48:	bl	42f9f0 <ferror@plt+0x2ba60>
  42ff4c:	mov	x19, x0
  42ff50:	ldr	w0, [x0]
  42ff54:	bl	403940 <pthread_getspecific@plt>
  42ff58:	cbz	x0, 42ff68 <ferror@plt+0x2bfd8>
  42ff5c:	ldr	x1, [x21, #8]
  42ff60:	cbz	x1, 42ff68 <ferror@plt+0x2bfd8>
  42ff64:	blr	x1
  42ff68:	ldr	w0, [x19]
  42ff6c:	mov	x1, x20
  42ff70:	bl	403c50 <pthread_setspecific@plt>
  42ff74:	cbz	w0, 42ff84 <ferror@plt+0x2bff4>
  42ff78:	adrp	x1, 478000 <ferror@plt+0x74070>
  42ff7c:	add	x1, x1, #0xb08
  42ff80:	bl	42f690 <ferror@plt+0x2b700>
  42ff84:	ldp	x19, x20, [sp, #16]
  42ff88:	ldr	x21, [sp, #32]
  42ff8c:	ldp	x29, x30, [sp], #48
  42ff90:	ret
  42ff94:	nop
  42ff98:	stp	x29, x30, [sp, #-32]!
  42ff9c:	mov	x29, sp
  42ffa0:	stp	x19, x20, [sp, #16]
  42ffa4:	mov	x19, x0
  42ffa8:	ldr	w0, [x0, #56]
  42ffac:	cbz	w0, 42ffd8 <ferror@plt+0x2c048>
  42ffb0:	ldr	x20, [x19, #64]
  42ffb4:	mov	x0, x20
  42ffb8:	bl	403cc0 <pthread_mutex_destroy@plt>
  42ffbc:	mov	x0, x20
  42ffc0:	bl	403b90 <free@plt>
  42ffc4:	mov	x1, x19
  42ffc8:	mov	x0, #0x48                  	// #72
  42ffcc:	ldp	x19, x20, [sp, #16]
  42ffd0:	ldp	x29, x30, [sp], #32
  42ffd4:	b	41e510 <ferror@plt+0x1a580>
  42ffd8:	ldr	x0, [x19, #48]
  42ffdc:	bl	403860 <pthread_detach@plt>
  42ffe0:	b	42ffb0 <ferror@plt+0x2c020>
  42ffe4:	nop
  42ffe8:	stp	x29, x30, [sp, #-112]!
  42ffec:	mov	x29, sp
  42fff0:	stp	x19, x20, [sp, #16]
  42fff4:	mov	x20, x1
  42fff8:	stp	x21, x22, [sp, #32]
  42fffc:	mov	x22, x0
  430000:	mov	x21, x2
  430004:	mov	x0, #0x48                  	// #72
  430008:	bl	41e490 <ferror@plt+0x1a500>
  43000c:	mov	x19, x0
  430010:	add	x0, sp, #0x30
  430014:	bl	403630 <pthread_attr_init@plt>
  430018:	cbnz	w0, 430110 <ferror@plt+0x2c180>
  43001c:	cbnz	x20, 4300d4 <ferror@plt+0x2c144>
  430020:	mov	x2, x22
  430024:	mov	x3, x19
  430028:	add	x1, sp, #0x30
  43002c:	add	x0, x19, #0x30
  430030:	bl	4039f0 <pthread_create@plt>
  430034:	mov	w20, w0
  430038:	add	x0, sp, #0x30
  43003c:	bl	4037e0 <pthread_attr_destroy@plt>
  430040:	cbnz	w0, 430094 <ferror@plt+0x2c104>
  430044:	cmp	w20, #0xb
  430048:	b.eq	430160 <ferror@plt+0x2c1d0>  // b.none
  43004c:	cbz	w20, 4300f4 <ferror@plt+0x2c164>
  430050:	mov	w0, w20
  430054:	bl	41fdf0 <ferror@plt+0x1be60>
  430058:	adrp	x7, 478000 <ferror@plt+0x74070>
  43005c:	mov	x6, x0
  430060:	adrp	x5, 478000 <ferror@plt+0x74070>
  430064:	adrp	x3, 478000 <ferror@plt+0x74070>
  430068:	adrp	x2, 478000 <ferror@plt+0x74070>
  43006c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430070:	add	x7, x7, #0xbc0
  430074:	add	x5, x5, #0xbf8
  430078:	add	x3, x3, #0xb40
  43007c:	add	x2, x2, #0xb50
  430080:	add	x0, x0, #0x108
  430084:	mov	w4, #0x478                 	// #1144
  430088:	mov	w1, #0x4                   	// #4
  43008c:	bl	414ae8 <ferror@plt+0x10b58>
  430090:	b	430090 <ferror@plt+0x2c100>
  430094:	bl	41fdf0 <ferror@plt+0x1be60>
  430098:	mov	x6, x0
  43009c:	adrp	x7, 478000 <ferror@plt+0x74070>
  4300a0:	adrp	x5, 478000 <ferror@plt+0x74070>
  4300a4:	adrp	x3, 478000 <ferror@plt+0x74070>
  4300a8:	adrp	x2, 478000 <ferror@plt+0x74070>
  4300ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4300b0:	add	x7, x7, #0xb80
  4300b4:	add	x5, x5, #0xbf8
  4300b8:	add	x3, x3, #0xb40
  4300bc:	add	x2, x2, #0xb50
  4300c0:	add	x0, x0, #0x108
  4300c4:	mov	w4, #0x46e                 	// #1134
  4300c8:	mov	w1, #0x4                   	// #4
  4300cc:	bl	414ae8 <ferror@plt+0x10b58>
  4300d0:	b	4300d0 <ferror@plt+0x2c140>
  4300d4:	mov	w0, #0x4b                  	// #75
  4300d8:	bl	403d80 <sysconf@plt>
  4300dc:	cmp	x0, x20
  4300e0:	b.hi	430150 <ferror@plt+0x2c1c0>  // b.pmore
  4300e4:	mov	x1, x20
  4300e8:	add	x0, sp, #0x30
  4300ec:	bl	4038e0 <pthread_attr_setstacksize@plt>
  4300f0:	b	430020 <ferror@plt+0x2c090>
  4300f4:	bl	42f738 <ferror@plt+0x2b7a8>
  4300f8:	str	x0, [x19, #64]
  4300fc:	mov	x0, x19
  430100:	ldp	x19, x20, [sp, #16]
  430104:	ldp	x21, x22, [sp, #32]
  430108:	ldp	x29, x30, [sp], #112
  43010c:	ret
  430110:	bl	41fdf0 <ferror@plt+0x1be60>
  430114:	mov	x6, x0
  430118:	adrp	x7, 478000 <ferror@plt+0x74070>
  43011c:	adrp	x5, 478000 <ferror@plt+0x74070>
  430120:	adrp	x3, 478000 <ferror@plt+0x74070>
  430124:	adrp	x2, 478000 <ferror@plt+0x74070>
  430128:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43012c:	add	x7, x7, #0xb20
  430130:	add	x5, x5, #0xbf8
  430134:	add	x3, x3, #0xb40
  430138:	add	x2, x2, #0xb50
  43013c:	add	x0, x0, #0x108
  430140:	mov	w4, #0x45e                 	// #1118
  430144:	mov	w1, #0x4                   	// #4
  430148:	bl	414ae8 <ferror@plt+0x10b58>
  43014c:	b	43014c <ferror@plt+0x2c1bc>
  430150:	mov	w0, #0x4b                  	// #75
  430154:	bl	403d80 <sysconf@plt>
  430158:	mov	x20, x0
  43015c:	b	4300e4 <ferror@plt+0x2c154>
  430160:	bl	427698 <ferror@plt+0x23708>
  430164:	mov	w22, w0
  430168:	mov	w0, w20
  43016c:	bl	41fdf0 <ferror@plt+0x1be60>
  430170:	adrp	x3, 478000 <ferror@plt+0x74070>
  430174:	mov	x4, x0
  430178:	add	x3, x3, #0xba0
  43017c:	mov	w2, #0x0                   	// #0
  430180:	mov	w1, w22
  430184:	mov	x0, x21
  430188:	bl	4096e8 <ferror@plt+0x5758>
  43018c:	mov	x1, x19
  430190:	mov	x0, #0x48                  	// #72
  430194:	mov	x19, #0x0                   	// #0
  430198:	bl	41e510 <ferror@plt+0x1a580>
  43019c:	b	4300fc <ferror@plt+0x2c16c>
  4301a0:	b	403b50 <sched_yield@plt>
  4301a4:	nop
  4301a8:	stp	x29, x30, [sp, #-32]!
  4301ac:	mov	x29, sp
  4301b0:	stp	x19, x20, [sp, #16]
  4301b4:	mov	x19, x0
  4301b8:	add	x20, x0, #0x40
  4301bc:	mov	x0, x20
  4301c0:	bl	42fb00 <ferror@plt+0x2bb70>
  4301c4:	ldr	w0, [x19, #56]
  4301c8:	cbnz	w0, 4301e4 <ferror@plt+0x2c254>
  4301cc:	ldr	x0, [x19, #48]
  4301d0:	mov	x1, #0x0                   	// #0
  4301d4:	bl	403a30 <pthread_join@plt>
  4301d8:	cbnz	w0, 4301f4 <ferror@plt+0x2c264>
  4301dc:	mov	w0, #0x1                   	// #1
  4301e0:	str	w0, [x19, #56]
  4301e4:	mov	x0, x20
  4301e8:	ldp	x19, x20, [sp, #16]
  4301ec:	ldp	x29, x30, [sp], #32
  4301f0:	b	42fb28 <ferror@plt+0x2bb98>
  4301f4:	bl	41fdf0 <ferror@plt+0x1be60>
  4301f8:	mov	x6, x0
  4301fc:	adrp	x5, 478000 <ferror@plt+0x74070>
  430200:	add	x5, x5, #0xbf8
  430204:	adrp	x7, 478000 <ferror@plt+0x74070>
  430208:	adrp	x3, 478000 <ferror@plt+0x74070>
  43020c:	adrp	x2, 478000 <ferror@plt+0x74070>
  430210:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430214:	add	x5, x5, #0x18
  430218:	add	x7, x7, #0xbd0
  43021c:	add	x3, x3, #0xb40
  430220:	add	x2, x2, #0xb50
  430224:	add	x0, x0, #0x108
  430228:	mov	w4, #0x496                 	// #1174
  43022c:	mov	w1, #0x4                   	// #4
  430230:	bl	414ae8 <ferror@plt+0x10b58>
  430234:	b	430234 <ferror@plt+0x2c2a4>
  430238:	stp	x29, x30, [sp, #-16]!
  43023c:	mov	x0, #0x0                   	// #0
  430240:	mov	x29, sp
  430244:	bl	403a60 <pthread_exit@plt>
  430248:	mov	x1, x0
  43024c:	mov	w5, #0x0                   	// #0
  430250:	mov	w4, #0x0                   	// #0
  430254:	mov	w3, #0x0                   	// #0
  430258:	mov	w2, #0x0                   	// #0
  43025c:	mov	w0, #0xf                   	// #15
  430260:	b	403ec0 <prctl@plt>
  430264:	nop
  430268:	ldr	x0, [x0, #104]
  43026c:	b	437850 <ferror@plt+0x338c0>
  430270:	stp	x29, x30, [sp, #-32]!
  430274:	mov	x29, sp
  430278:	str	x19, [sp, #16]
  43027c:	mov	x19, x0
  430280:	ldr	x0, [x0, #104]
  430284:	bl	436ea8 <ferror@plt+0x32f18>
  430288:	ldrh	w1, [x19, #102]
  43028c:	ldr	w2, [x19, #112]
  430290:	orr	w0, w1, w0
  430294:	and	w0, w0, w2
  430298:	ldr	x19, [sp, #16]
  43029c:	ldp	x29, x30, [sp], #32
  4302a0:	ret
  4302a4:	nop
  4302a8:	stp	x29, x30, [sp, #-32]!
  4302ac:	mov	x29, sp
  4302b0:	stp	x19, x20, [sp, #16]
  4302b4:	mov	x19, x0
  4302b8:	mov	x20, x1
  4302bc:	ldr	x0, [x0, #104]
  4302c0:	bl	436ea8 <ferror@plt+0x32f18>
  4302c4:	mov	w1, #0xffffffff            	// #-1
  4302c8:	str	w1, [x20]
  4302cc:	ldr	w1, [x19, #112]
  4302d0:	ldp	x19, x20, [sp, #16]
  4302d4:	bics	wzr, w1, w0
  4302d8:	cset	w0, eq  // eq = none
  4302dc:	ldp	x29, x30, [sp], #32
  4302e0:	ret
  4302e4:	nop
  4302e8:	b	413678 <ferror@plt+0xf6e8>
  4302ec:	nop
  4302f0:	stp	x29, x30, [sp, #-48]!
  4302f4:	mov	x29, sp
  4302f8:	stp	x19, x20, [sp, #16]
  4302fc:	mov	x20, x0
  430300:	adrp	x0, 49b000 <ferror@plt+0x97070>
  430304:	add	x0, x0, #0x858
  430308:	str	x21, [sp, #32]
  43030c:	mov	w21, w1
  430310:	mov	w1, #0x78                  	// #120
  430314:	bl	40f440 <ferror@plt+0xb4b0>
  430318:	mov	x19, x0
  43031c:	adrp	x1, 478000 <ferror@plt+0x74070>
  430320:	add	x1, x1, #0xc28
  430324:	bl	4100a8 <ferror@plt+0xc118>
  430328:	str	x20, [x19, #104]
  43032c:	mov	x0, x20
  430330:	bl	436d18 <ferror@plt+0x32d88>
  430334:	ldr	w0, [x20, #112]
  430338:	add	x1, x19, #0x60
  43033c:	str	w0, [x19, #96]
  430340:	mov	x0, x19
  430344:	strh	w21, [x19, #100]
  430348:	str	w21, [x19, #112]
  43034c:	bl	40f728 <ferror@plt+0xb798>
  430350:	mov	x0, x19
  430354:	ldp	x19, x20, [sp, #16]
  430358:	ldr	x21, [sp, #32]
  43035c:	ldp	x29, x30, [sp], #48
  430360:	ret
  430364:	nop
  430368:	stp	x29, x30, [sp, #-64]!
  43036c:	mov	x29, sp
  430370:	stp	x19, x20, [sp, #16]
  430374:	mov	x20, x2
  430378:	stp	x21, x22, [sp, #32]
  43037c:	mov	x22, x0
  430380:	mov	x21, x1
  430384:	stp	x23, x24, [sp, #48]
  430388:	mov	x23, x3
  43038c:	mov	x24, x4
  430390:	ldr	w0, [x22, #112]
  430394:	mov	x2, x20
  430398:	mov	x1, x21
  43039c:	bl	403a20 <write@plt>
  4303a0:	mov	x5, x0
  4303a4:	tbz	x0, #63, 430410 <ferror@plt+0x2c480>
  4303a8:	bl	403e80 <__errno_location@plt>
  4303ac:	ldr	w19, [x0]
  4303b0:	str	xzr, [x23]
  4303b4:	cmp	w19, #0x4
  4303b8:	b.eq	430390 <ferror@plt+0x2c400>  // b.none
  4303bc:	cmp	w19, #0xb
  4303c0:	mov	w0, #0x3                   	// #3
  4303c4:	b.eq	4303fc <ferror@plt+0x2c46c>  // b.none
  4303c8:	bl	43a220 <ferror@plt+0x36290>
  4303cc:	mov	w20, w0
  4303d0:	mov	w0, w19
  4303d4:	bl	436f00 <ferror@plt+0x32f70>
  4303d8:	mov	w21, w0
  4303dc:	mov	w0, w19
  4303e0:	bl	41fdf0 <ferror@plt+0x1be60>
  4303e4:	mov	x3, x0
  4303e8:	mov	w2, w21
  4303ec:	mov	x0, x24
  4303f0:	mov	w1, w20
  4303f4:	bl	4097a8 <ferror@plt+0x5818>
  4303f8:	mov	w0, #0x0                   	// #0
  4303fc:	ldp	x19, x20, [sp, #16]
  430400:	ldp	x21, x22, [sp, #32]
  430404:	ldp	x23, x24, [sp, #48]
  430408:	ldp	x29, x30, [sp], #64
  43040c:	ret
  430410:	mov	w0, #0x1                   	// #1
  430414:	str	x5, [x23]
  430418:	b	4303fc <ferror@plt+0x2c46c>
  43041c:	nop
  430420:	stp	x29, x30, [sp, #-64]!
  430424:	cmp	x2, #0x0
  430428:	mov	x29, sp
  43042c:	stp	x19, x20, [sp, #16]
  430430:	stp	x21, x22, [sp, #32]
  430434:	mov	x22, x0
  430438:	mov	x21, x1
  43043c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  430440:	csel	x19, x2, x0, ge  // ge = tcont
  430444:	stp	x23, x24, [sp, #48]
  430448:	mov	x23, x3
  43044c:	mov	x24, x4
  430450:	ldr	w0, [x22, #112]
  430454:	mov	x2, x19
  430458:	mov	x1, x21
  43045c:	bl	403d50 <read@plt>
  430460:	cmp	x0, #0x0
  430464:	b.ge	4304d0 <ferror@plt+0x2c540>  // b.tcont
  430468:	bl	403e80 <__errno_location@plt>
  43046c:	ldr	w20, [x0]
  430470:	str	xzr, [x23]
  430474:	cmp	w20, #0x4
  430478:	b.eq	430450 <ferror@plt+0x2c4c0>  // b.none
  43047c:	cmp	w20, #0xb
  430480:	mov	w0, #0x3                   	// #3
  430484:	b.eq	4304bc <ferror@plt+0x2c52c>  // b.none
  430488:	bl	43a220 <ferror@plt+0x36290>
  43048c:	mov	w19, w0
  430490:	mov	w0, w20
  430494:	bl	436f00 <ferror@plt+0x32f70>
  430498:	mov	w21, w0
  43049c:	mov	w0, w20
  4304a0:	bl	41fdf0 <ferror@plt+0x1be60>
  4304a4:	mov	x3, x0
  4304a8:	mov	w2, w21
  4304ac:	mov	x0, x24
  4304b0:	mov	w1, w19
  4304b4:	bl	4097a8 <ferror@plt+0x5818>
  4304b8:	mov	w0, #0x0                   	// #0
  4304bc:	ldp	x19, x20, [sp, #16]
  4304c0:	ldp	x21, x22, [sp, #32]
  4304c4:	ldp	x23, x24, [sp, #48]
  4304c8:	ldp	x29, x30, [sp], #64
  4304cc:	ret
  4304d0:	cset	w1, eq  // eq = none
  4304d4:	str	x0, [x23]
  4304d8:	add	w0, w1, #0x1
  4304dc:	b	4304bc <ferror@plt+0x2c52c>
  4304e0:	stp	x29, x30, [sp, #-48]!
  4304e4:	mov	x29, sp
  4304e8:	stp	x19, x20, [sp, #16]
  4304ec:	mov	x19, x0
  4304f0:	mov	x20, x1
  4304f4:	ldr	x0, [x0, #104]
  4304f8:	str	x21, [sp, #32]
  4304fc:	mov	x21, x2
  430500:	bl	436ea8 <ferror@plt+0x32f18>
  430504:	cbz	x20, 430534 <ferror@plt+0x2c5a4>
  430508:	ldrh	w3, [x19, #102]
  43050c:	mov	x2, x21
  430510:	mov	x16, x20
  430514:	orr	w1, w3, w0
  430518:	ldr	w3, [x19, #112]
  43051c:	ldr	x21, [sp, #32]
  430520:	and	w1, w1, w3
  430524:	ldr	x0, [x19, #104]
  430528:	ldp	x19, x20, [sp, #16]
  43052c:	ldp	x29, x30, [sp], #48
  430530:	br	x16
  430534:	mov	w1, #0x10                  	// #16
  430538:	adrp	x2, 478000 <ferror@plt+0x74070>
  43053c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430540:	add	x2, x2, #0xc40
  430544:	add	x0, x0, #0x108
  430548:	bl	414ae8 <ferror@plt+0x10b58>
  43054c:	mov	w0, #0x0                   	// #0
  430550:	ldp	x19, x20, [sp, #16]
  430554:	ldr	x21, [sp, #32]
  430558:	ldp	x29, x30, [sp], #48
  43055c:	ret
  430560:	stp	x29, x30, [sp, #-32]!
  430564:	mov	w1, #0x3                   	// #3
  430568:	mov	x29, sp
  43056c:	str	x19, [sp, #16]
  430570:	mov	x19, x0
  430574:	ldr	w0, [x0, #112]
  430578:	bl	403ca0 <fcntl@plt>
  43057c:	cmn	w0, #0x1
  430580:	b.eq	430624 <ferror@plt+0x2c694>  // b.none
  430584:	mov	w1, w0
  430588:	ubfx	x0, x1, #10, #1
  43058c:	tst	x1, #0x800
  430590:	orr	w2, w0, #0x2
  430594:	and	w1, w1, #0x3
  430598:	csel	w0, w2, w0, ne  // ne = any
  43059c:	cmp	w1, #0x1
  4305a0:	b.eq	430608 <ferror@plt+0x2c678>  // b.none
  4305a4:	cmp	w1, #0x2
  4305a8:	b.eq	4305f0 <ferror@plt+0x2c660>  // b.none
  4305ac:	cbz	w1, 4305d4 <ferror@plt+0x2c644>
  4305b0:	adrp	x3, 478000 <ferror@plt+0x74070>
  4305b4:	adrp	x1, 478000 <ferror@plt+0x74070>
  4305b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4305bc:	add	x3, x3, #0xd28
  4305c0:	add	x1, x1, #0xcc0
  4305c4:	add	x0, x0, #0x108
  4305c8:	mov	x4, #0x0                   	// #0
  4305cc:	mov	w2, #0x1b8                 	// #440
  4305d0:	bl	426b10 <ferror@plt+0x22b80>
  4305d4:	ldrb	w1, [x19, #94]
  4305d8:	and	w1, w1, #0xffffffe7
  4305dc:	orr	w1, w1, #0x8
  4305e0:	strb	w1, [x19, #94]
  4305e4:	ldr	x19, [sp, #16]
  4305e8:	ldp	x29, x30, [sp], #32
  4305ec:	ret
  4305f0:	ldrb	w1, [x19, #94]
  4305f4:	orr	w1, w1, #0x18
  4305f8:	strb	w1, [x19, #94]
  4305fc:	ldr	x19, [sp, #16]
  430600:	ldp	x29, x30, [sp], #32
  430604:	ret
  430608:	ldrb	w1, [x19, #94]
  43060c:	and	w1, w1, #0xffffffe7
  430610:	orr	w1, w1, #0x10
  430614:	strb	w1, [x19, #94]
  430618:	ldr	x19, [sp, #16]
  43061c:	ldp	x29, x30, [sp], #32
  430620:	ret
  430624:	bl	403e80 <__errno_location@plt>
  430628:	ldr	w19, [x0]
  43062c:	mov	w0, w19
  430630:	bl	41fdf0 <ferror@plt+0x1be60>
  430634:	mov	w4, w19
  430638:	mov	x3, x0
  43063c:	mov	w1, #0x10                  	// #16
  430640:	adrp	x2, 478000 <ferror@plt+0x74070>
  430644:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430648:	add	x2, x2, #0xc88
  43064c:	add	x0, x0, #0x108
  430650:	bl	414ae8 <ferror@plt+0x10b58>
  430654:	mov	w0, #0x0                   	// #0
  430658:	ldr	x19, [sp, #16]
  43065c:	ldp	x29, x30, [sp], #32
  430660:	ret
  430664:	nop
  430668:	stp	x29, x30, [sp, #-48]!
  43066c:	mov	x29, sp
  430670:	stp	x19, x20, [sp, #16]
  430674:	mov	x19, x0
  430678:	stp	x21, x22, [sp, #32]
  43067c:	bl	403e80 <__errno_location@plt>
  430680:	ldr	w22, [x0]
  430684:	bl	43a220 <ferror@plt+0x36290>
  430688:	mov	w20, w0
  43068c:	mov	w0, w22
  430690:	bl	436f00 <ferror@plt+0x32f70>
  430694:	mov	w21, w0
  430698:	mov	w0, w22
  43069c:	bl	41fdf0 <ferror@plt+0x1be60>
  4306a0:	mov	x3, x0
  4306a4:	mov	w2, w21
  4306a8:	mov	w1, w20
  4306ac:	mov	x0, x19
  4306b0:	bl	4097a8 <ferror@plt+0x5818>
  4306b4:	mov	w0, #0x0                   	// #0
  4306b8:	ldp	x19, x20, [sp, #16]
  4306bc:	ldp	x21, x22, [sp, #32]
  4306c0:	ldp	x29, x30, [sp], #48
  4306c4:	ret
  4306c8:	stp	x29, x30, [sp, #-32]!
  4306cc:	mov	w3, w1
  4306d0:	mov	w1, #0x4                   	// #4
  4306d4:	mov	x29, sp
  4306d8:	ldr	w0, [x0, #112]
  4306dc:	str	x19, [sp, #16]
  4306e0:	mov	x19, x2
  4306e4:	ubfiz	x2, x3, #10, #2
  4306e8:	bl	403ca0 <fcntl@plt>
  4306ec:	cmn	w0, #0x1
  4306f0:	b.eq	430704 <ferror@plt+0x2c774>  // b.none
  4306f4:	mov	w0, #0x1                   	// #1
  4306f8:	ldr	x19, [sp, #16]
  4306fc:	ldp	x29, x30, [sp], #32
  430700:	ret
  430704:	mov	x0, x19
  430708:	ldr	x19, [sp, #16]
  43070c:	ldp	x29, x30, [sp], #32
  430710:	b	430668 <ferror@plt+0x2c6d8>
  430714:	nop
  430718:	stp	x29, x30, [sp, #-32]!
  43071c:	mov	x29, sp
  430720:	ldr	w0, [x0, #112]
  430724:	str	x19, [sp, #16]
  430728:	mov	x19, x1
  43072c:	bl	4039c0 <close@plt>
  430730:	tbnz	w0, #31, 430744 <ferror@plt+0x2c7b4>
  430734:	mov	w0, #0x1                   	// #1
  430738:	ldr	x19, [sp, #16]
  43073c:	ldp	x29, x30, [sp], #32
  430740:	ret
  430744:	mov	x0, x19
  430748:	ldr	x19, [sp, #16]
  43074c:	ldp	x29, x30, [sp], #32
  430750:	b	430668 <ferror@plt+0x2c6d8>
  430754:	nop
  430758:	stp	x29, x30, [sp, #-48]!
  43075c:	cmp	w2, #0x2
  430760:	mov	x29, sp
  430764:	stp	x19, x20, [sp, #16]
  430768:	b.hi	4307ec <ferror@plt+0x2c85c>  // b.pmore
  43076c:	adrp	x4, 478000 <ferror@plt+0x74070>
  430770:	add	x4, x4, #0xd28
  430774:	add	x4, x4, #0x18
  430778:	ldr	w0, [x0, #112]
  43077c:	mov	x19, x3
  430780:	ldr	w2, [x4, w2, uxtw #2]
  430784:	bl	4036c0 <lseek@plt>
  430788:	tbnz	x0, #63, 43079c <ferror@plt+0x2c80c>
  43078c:	mov	w0, #0x1                   	// #1
  430790:	ldp	x19, x20, [sp, #16]
  430794:	ldp	x29, x30, [sp], #48
  430798:	ret
  43079c:	stp	x21, x22, [sp, #32]
  4307a0:	bl	403e80 <__errno_location@plt>
  4307a4:	ldr	w22, [x0]
  4307a8:	bl	43a220 <ferror@plt+0x36290>
  4307ac:	mov	w20, w0
  4307b0:	mov	w0, w22
  4307b4:	bl	436f00 <ferror@plt+0x32f70>
  4307b8:	mov	w21, w0
  4307bc:	mov	w0, w22
  4307c0:	bl	41fdf0 <ferror@plt+0x1be60>
  4307c4:	mov	x3, x0
  4307c8:	mov	w2, w21
  4307cc:	mov	w1, w20
  4307d0:	mov	x0, x19
  4307d4:	bl	4097a8 <ferror@plt+0x5818>
  4307d8:	mov	w0, #0x0                   	// #0
  4307dc:	ldp	x19, x20, [sp, #16]
  4307e0:	ldp	x21, x22, [sp, #32]
  4307e4:	ldp	x29, x30, [sp], #48
  4307e8:	ret
  4307ec:	adrp	x3, 478000 <ferror@plt+0x74070>
  4307f0:	add	x3, x3, #0xd28
  4307f4:	adrp	x1, 478000 <ferror@plt+0x74070>
  4307f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4307fc:	add	x3, x3, #0x28
  430800:	add	x1, x1, #0xcc0
  430804:	add	x0, x0, #0x108
  430808:	mov	x4, #0x0                   	// #0
  43080c:	mov	w2, #0x121                 	// #289
  430810:	stp	x21, x22, [sp, #32]
  430814:	bl	426b10 <ferror@plt+0x22b80>
  430818:	stp	x29, x30, [sp, #-192]!
  43081c:	mov	x29, sp
  430820:	stp	x19, x20, [sp, #16]
  430824:	cbz	x0, 4308bc <ferror@plt+0x2c92c>
  430828:	mov	x3, x1
  43082c:	cbz	x1, 4308f0 <ferror@plt+0x2c960>
  430830:	mov	x20, x2
  430834:	cbz	x2, 430874 <ferror@plt+0x2c8e4>
  430838:	ldr	x1, [x2]
  43083c:	cbz	x1, 430874 <ferror@plt+0x2c8e4>
  430840:	adrp	x1, 478000 <ferror@plt+0x74070>
  430844:	add	x1, x1, #0xd28
  430848:	add	x1, x1, #0x38
  43084c:	mov	x19, #0x0                   	// #0
  430850:	adrp	x2, 478000 <ferror@plt+0x74070>
  430854:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430858:	add	x2, x2, #0xce0
  43085c:	add	x0, x0, #0x108
  430860:	bl	414da8 <ferror@plt+0x10e18>
  430864:	mov	x0, x19
  430868:	ldp	x19, x20, [sp, #16]
  43086c:	ldp	x29, x30, [sp], #192
  430870:	ret
  430874:	ldrb	w1, [x3]
  430878:	cmp	w1, #0x72
  43087c:	b.eq	430974 <ferror@plt+0x2c9e4>  // b.none
  430880:	cmp	w1, #0x77
  430884:	b.eq	430924 <ferror@plt+0x2c994>  // b.none
  430888:	cmp	w1, #0x61
  43088c:	b.eq	43094c <ferror@plt+0x2c9bc>  // b.none
  430890:	adrp	x2, 478000 <ferror@plt+0x74070>
  430894:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430898:	add	x2, x2, #0xd08
  43089c:	add	x0, x0, #0x108
  4308a0:	mov	w1, #0x10                  	// #16
  4308a4:	mov	x19, #0x0                   	// #0
  4308a8:	bl	414ae8 <ferror@plt+0x10b58>
  4308ac:	mov	x0, x19
  4308b0:	ldp	x19, x20, [sp, #16]
  4308b4:	ldp	x29, x30, [sp], #192
  4308b8:	ret
  4308bc:	adrp	x1, 478000 <ferror@plt+0x74070>
  4308c0:	add	x1, x1, #0xd28
  4308c4:	add	x1, x1, #0x38
  4308c8:	mov	x19, #0x0                   	// #0
  4308cc:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  4308d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4308d4:	add	x2, x2, #0x5c0
  4308d8:	add	x0, x0, #0x108
  4308dc:	bl	414da8 <ferror@plt+0x10e18>
  4308e0:	mov	x0, x19
  4308e4:	ldp	x19, x20, [sp, #16]
  4308e8:	ldp	x29, x30, [sp], #192
  4308ec:	ret
  4308f0:	adrp	x1, 478000 <ferror@plt+0x74070>
  4308f4:	add	x1, x1, #0xd28
  4308f8:	add	x1, x1, #0x38
  4308fc:	mov	x19, #0x0                   	// #0
  430900:	adrp	x2, 478000 <ferror@plt+0x74070>
  430904:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430908:	add	x2, x2, #0xcd0
  43090c:	add	x0, x0, #0x108
  430910:	bl	414da8 <ferror@plt+0x10e18>
  430914:	mov	x0, x19
  430918:	ldp	x19, x20, [sp, #16]
  43091c:	ldp	x29, x30, [sp], #192
  430920:	ret
  430924:	ldrb	w1, [x3, #1]
  430928:	cbz	w1, 430ad8 <ferror@plt+0x2cb48>
  43092c:	cmp	w1, #0x2b
  430930:	b.ne	430890 <ferror@plt+0x2c900>  // b.any
  430934:	ldrb	w1, [x3, #2]
  430938:	cbnz	w1, 430890 <ferror@plt+0x2c900>
  43093c:	mov	w1, #0x242                 	// #578
  430940:	stp	x21, x22, [sp, #32]
  430944:	mov	w21, #0xa                   	// #10
  430948:	b	430998 <ferror@plt+0x2ca08>
  43094c:	ldrb	w1, [x3, #1]
  430950:	cbz	w1, 430ae8 <ferror@plt+0x2cb58>
  430954:	cmp	w1, #0x2b
  430958:	b.ne	430890 <ferror@plt+0x2c900>  // b.any
  43095c:	ldrb	w1, [x3, #2]
  430960:	cbnz	w1, 430890 <ferror@plt+0x2c900>
  430964:	mov	w1, #0x442                 	// #1090
  430968:	stp	x21, x22, [sp, #32]
  43096c:	mov	w21, #0xc                   	// #12
  430970:	b	430998 <ferror@plt+0x2ca08>
  430974:	ldrb	w1, [x3, #1]
  430978:	cbz	w1, 430ac8 <ferror@plt+0x2cb38>
  43097c:	cmp	w1, #0x2b
  430980:	b.ne	430890 <ferror@plt+0x2c900>  // b.any
  430984:	stp	x21, x22, [sp, #32]
  430988:	mov	w1, #0x2                   	// #2
  43098c:	mov	w21, #0x9                   	// #9
  430990:	ldrb	w2, [x3, #2]
  430994:	cbnz	w2, 430af8 <ferror@plt+0x2cb68>
  430998:	mov	w2, #0x1b6                 	// #438
  43099c:	bl	4037b0 <open@plt>
  4309a0:	mov	w22, w0
  4309a4:	cmn	w0, #0x1
  4309a8:	b.eq	430b00 <ferror@plt+0x2cb70>  // b.none
  4309ac:	mov	w1, w0
  4309b0:	add	x2, sp, #0x40
  4309b4:	mov	w0, #0x0                   	// #0
  4309b8:	bl	403dc0 <__fxstat@plt>
  4309bc:	cmn	w0, #0x1
  4309c0:	b.eq	430b4c <ferror@plt+0x2cbbc>  // b.none
  4309c4:	mov	x0, #0x78                  	// #120
  4309c8:	bl	413538 <ferror@plt+0xf5a8>
  4309cc:	ldr	w1, [sp, #80]
  4309d0:	mov	x19, x0
  4309d4:	mov	w2, #0xb000                	// #45056
  4309d8:	and	w0, w1, #0xf000
  4309dc:	and	w1, w1, w2
  4309e0:	cmp	w0, #0x8, lsl #12
  4309e4:	mov	w0, #0x2000                	// #8192
  4309e8:	ccmp	w1, w0, #0x4, ne  // ne = any
  4309ec:	ldrb	w0, [x19, #94]
  4309f0:	cset	w1, eq  // eq = none
  4309f4:	cmp	w21, #0x4
  4309f8:	bfi	w0, w1, #5, #1
  4309fc:	strb	w0, [x19, #94]
  430a00:	b.eq	430a9c <ferror@plt+0x2cb0c>  // b.none
  430a04:	b.hi	430a58 <ferror@plt+0x2cac8>  // b.pmore
  430a08:	cmp	w21, #0x1
  430a0c:	b.ne	430a94 <ferror@plt+0x2cb04>  // b.any
  430a10:	and	w0, w0, #0xffffffe7
  430a14:	orr	w0, w0, #0x8
  430a18:	strb	w0, [x19, #94]
  430a1c:	mov	x0, x19
  430a20:	bl	436cb8 <ferror@plt+0x32d28>
  430a24:	ldrb	w1, [x19, #94]
  430a28:	adrp	x0, 49b000 <ferror@plt+0x97070>
  430a2c:	add	x0, x0, #0x858
  430a30:	str	w22, [x19, #112]
  430a34:	add	x0, x0, #0x30
  430a38:	orr	w1, w1, #0x4
  430a3c:	str	x0, [x19, #8]
  430a40:	mov	x0, x19
  430a44:	strb	w1, [x19, #94]
  430a48:	ldp	x19, x20, [sp, #16]
  430a4c:	ldp	x21, x22, [sp, #32]
  430a50:	ldp	x29, x30, [sp], #192
  430a54:	ret
  430a58:	cmp	w21, #0xa
  430a5c:	b.hi	430ab0 <ferror@plt+0x2cb20>  // b.pmore
  430a60:	cmp	w21, #0x8
  430a64:	b.hi	430ab8 <ferror@plt+0x2cb28>  // b.pmore
  430a68:	adrp	x3, 478000 <ferror@plt+0x74070>
  430a6c:	add	x3, x3, #0xd28
  430a70:	adrp	x1, 478000 <ferror@plt+0x74070>
  430a74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  430a78:	add	x3, x3, #0x50
  430a7c:	add	x1, x1, #0xcc0
  430a80:	add	x0, x0, #0x108
  430a84:	mov	x4, #0x0                   	// #0
  430a88:	mov	w2, #0x23d                 	// #573
  430a8c:	str	x23, [sp, #48]
  430a90:	bl	426b10 <ferror@plt+0x22b80>
  430a94:	cmp	w21, #0x2
  430a98:	b.ne	430a68 <ferror@plt+0x2cad8>  // b.any
  430a9c:	ldrb	w0, [x19, #94]
  430aa0:	and	w0, w0, #0xffffffe7
  430aa4:	orr	w0, w0, #0x10
  430aa8:	strb	w0, [x19, #94]
  430aac:	b	430a1c <ferror@plt+0x2ca8c>
  430ab0:	cmp	w21, #0xc
  430ab4:	b.ne	430a68 <ferror@plt+0x2cad8>  // b.any
  430ab8:	ldrb	w0, [x19, #94]
  430abc:	orr	w0, w0, #0x18
  430ac0:	strb	w0, [x19, #94]
  430ac4:	b	430a1c <ferror@plt+0x2ca8c>
  430ac8:	mov	w1, #0x0                   	// #0
  430acc:	stp	x21, x22, [sp, #32]
  430ad0:	mov	w21, #0x1                   	// #1
  430ad4:	b	430998 <ferror@plt+0x2ca08>
  430ad8:	mov	w1, #0x241                 	// #577
  430adc:	stp	x21, x22, [sp, #32]
  430ae0:	mov	w21, #0x2                   	// #2
  430ae4:	b	430998 <ferror@plt+0x2ca08>
  430ae8:	mov	w1, #0x441                 	// #1089
  430aec:	stp	x21, x22, [sp, #32]
  430af0:	mov	w21, #0x4                   	// #4
  430af4:	b	430998 <ferror@plt+0x2ca08>
  430af8:	ldp	x21, x22, [sp, #32]
  430afc:	b	430890 <ferror@plt+0x2c900>
  430b00:	str	x23, [sp, #48]
  430b04:	bl	403e80 <__errno_location@plt>
  430b08:	ldr	w23, [x0]
  430b0c:	mov	x19, #0x0                   	// #0
  430b10:	bl	409f68 <ferror@plt+0x5fd8>
  430b14:	mov	w21, w0
  430b18:	mov	w0, w23
  430b1c:	bl	40a478 <ferror@plt+0x64e8>
  430b20:	mov	w22, w0
  430b24:	mov	w0, w23
  430b28:	bl	41fdf0 <ferror@plt+0x1be60>
  430b2c:	mov	x3, x0
  430b30:	mov	w2, w22
  430b34:	mov	w1, w21
  430b38:	mov	x0, x20
  430b3c:	bl	4097a8 <ferror@plt+0x5818>
  430b40:	ldp	x21, x22, [sp, #32]
  430b44:	ldr	x23, [sp, #48]
  430b48:	b	4308ac <ferror@plt+0x2c91c>
  430b4c:	str	x23, [sp, #48]
  430b50:	bl	403e80 <__errno_location@plt>
  430b54:	mov	x1, x0
  430b58:	mov	x19, #0x0                   	// #0
  430b5c:	mov	w0, w22
  430b60:	ldr	w23, [x1]
  430b64:	bl	4039c0 <close@plt>
  430b68:	b	430b10 <ferror@plt+0x2cb80>
  430b6c:	nop
  430b70:	stp	x29, x30, [sp, #-160]!
  430b74:	mov	x29, sp
  430b78:	stp	x19, x20, [sp, #16]
  430b7c:	mov	w20, w0
  430b80:	mov	x0, #0x78                  	// #120
  430b84:	bl	413538 <ferror@plt+0xf5a8>
  430b88:	mov	x19, x0
  430b8c:	bl	436cb8 <ferror@plt+0x32d28>
  430b90:	adrp	x3, 49b000 <ferror@plt+0x97070>
  430b94:	add	x3, x3, #0x858
  430b98:	add	x3, x3, #0x30
  430b9c:	mov	w1, w20
  430ba0:	add	x2, sp, #0x20
  430ba4:	mov	w0, #0x0                   	// #0
  430ba8:	str	x3, [x19, #8]
  430bac:	str	w20, [x19, #112]
  430bb0:	bl	403dc0 <__fxstat@plt>
  430bb4:	cbnz	w0, 430bfc <ferror@plt+0x2cc6c>
  430bb8:	ldr	w0, [sp, #48]
  430bbc:	mov	w4, #0xb000                	// #45056
  430bc0:	ldrb	w1, [x19, #94]
  430bc4:	mov	w2, #0x2000                	// #8192
  430bc8:	and	w3, w0, #0xf000
  430bcc:	and	w0, w0, w4
  430bd0:	cmp	w3, #0x8, lsl #12
  430bd4:	ccmp	w0, w2, #0x4, ne  // ne = any
  430bd8:	cset	w0, eq  // eq = none
  430bdc:	bfi	w1, w0, #5, #1
  430be0:	mov	x0, x19
  430be4:	strb	w1, [x19, #94]
  430be8:	bl	430560 <ferror@plt+0x2c5d0>
  430bec:	mov	x0, x19
  430bf0:	ldp	x19, x20, [sp, #16]
  430bf4:	ldp	x29, x30, [sp], #160
  430bf8:	ret
  430bfc:	ldrb	w0, [x19, #94]
  430c00:	and	w0, w0, #0xffffffdf
  430c04:	strb	w0, [x19, #94]
  430c08:	mov	x0, x19
  430c0c:	bl	430560 <ferror@plt+0x2c5d0>
  430c10:	mov	x0, x19
  430c14:	ldp	x19, x20, [sp, #16]
  430c18:	ldp	x29, x30, [sp], #160
  430c1c:	ret
  430c20:	ldr	w0, [x0, #112]
  430c24:	ret
  430c28:	stp	x29, x30, [sp, #-48]!
  430c2c:	mov	x29, sp
  430c30:	stp	x19, x20, [sp, #16]
  430c34:	mov	w20, w1
  430c38:	str	x21, [sp, #32]
  430c3c:	mov	w21, w0
  430c40:	b	430c54 <ferror@plt+0x2ccc4>
  430c44:	bl	403e80 <__errno_location@plt>
  430c48:	ldr	w2, [x0]
  430c4c:	cmp	w2, #0x4
  430c50:	b.ne	430c68 <ferror@plt+0x2ccd8>  // b.any
  430c54:	mov	w1, w20
  430c58:	mov	w0, w21
  430c5c:	bl	403e00 <dup2@plt>
  430c60:	mov	w19, w0
  430c64:	tbnz	w0, #31, 430c44 <ferror@plt+0x2ccb4>
  430c68:	mov	w0, w19
  430c6c:	ldp	x19, x20, [sp, #16]
  430c70:	ldr	x21, [sp, #32]
  430c74:	ldp	x29, x30, [sp], #48
  430c78:	ret
  430c7c:	nop
  430c80:	stp	x29, x30, [sp, #-48]!
  430c84:	mov	x3, #0x1                   	// #1
  430c88:	mov	x29, sp
  430c8c:	stp	x19, x20, [sp, #16]
  430c90:	mov	x20, x1
  430c94:	stp	x21, x22, [sp, #32]
  430c98:	mov	x22, x0
  430c9c:	mov	x21, x2
  430ca0:	ldr	x0, [x1], #-8
  430ca4:	cbz	x0, 430d3c <ferror@plt+0x2cdac>
  430ca8:	mov	w19, w3
  430cac:	add	x3, x3, #0x1
  430cb0:	ldr	x4, [x1, x3, lsl #3]
  430cb4:	cbnz	x4, 430ca8 <ferror@plt+0x2cd18>
  430cb8:	add	w0, w19, #0x2
  430cbc:	mov	x1, #0x8                   	// #8
  430cc0:	sxtw	x0, w0
  430cc4:	bl	4137b0 <ferror@plt+0xf820>
  430cc8:	sxtw	x3, w19
  430ccc:	mov	x19, x0
  430cd0:	mov	x5, x19
  430cd4:	adrp	x0, 478000 <ferror@plt+0x74070>
  430cd8:	add	x0, x0, #0xd90
  430cdc:	str	x0, [x19]
  430ce0:	str	x22, [x5, #8]!
  430ce4:	nop
  430ce8:	ldr	x4, [x20, x3, lsl #3]
  430cec:	str	x4, [x5, x3, lsl #3]
  430cf0:	sub	x3, x3, #0x1
  430cf4:	cbnz	w3, 430ce8 <ferror@plt+0x2cd58>
  430cf8:	ldr	x0, [x19]
  430cfc:	cbz	x21, 430d20 <ferror@plt+0x2cd90>
  430d00:	mov	x2, x21
  430d04:	mov	x1, x19
  430d08:	bl	403c60 <execve@plt>
  430d0c:	mov	x0, x19
  430d10:	ldp	x19, x20, [sp, #16]
  430d14:	ldp	x21, x22, [sp, #32]
  430d18:	ldp	x29, x30, [sp], #48
  430d1c:	b	413678 <ferror@plt+0xf6e8>
  430d20:	mov	x1, x19
  430d24:	bl	403920 <execv@plt>
  430d28:	mov	x0, x19
  430d2c:	ldp	x19, x20, [sp, #16]
  430d30:	ldp	x21, x22, [sp, #32]
  430d34:	ldp	x29, x30, [sp], #48
  430d38:	b	413678 <ferror@plt+0xf6e8>
  430d3c:	mov	x1, #0x8                   	// #8
  430d40:	mov	x0, #0x2                   	// #2
  430d44:	bl	4137b0 <ferror@plt+0xf820>
  430d48:	mov	x19, x0
  430d4c:	adrp	x1, 478000 <ferror@plt+0x74070>
  430d50:	add	x1, x1, #0xd90
  430d54:	mov	x0, x1
  430d58:	stp	x1, x22, [x19]
  430d5c:	b	430cfc <ferror@plt+0x2cd6c>
  430d60:	mov	w2, #0x1                   	// #1
  430d64:	mov	w1, #0x2                   	// #2
  430d68:	b	403ca0 <fcntl@plt>
  430d6c:	nop
  430d70:	stp	x29, x30, [sp, #-48]!
  430d74:	mov	x29, sp
  430d78:	stp	x19, x20, [sp, #16]
  430d7c:	mov	x20, x1
  430d80:	mov	x19, #0x4                   	// #4
  430d84:	str	x21, [sp, #32]
  430d88:	mov	w21, w0
  430d8c:	nop
  430d90:	mov	x2, x19
  430d94:	mov	x1, x20
  430d98:	mov	w0, w21
  430d9c:	bl	403a20 <write@plt>
  430da0:	tbnz	x0, #63, 430dc4 <ferror@plt+0x2ce34>
  430da4:	add	x20, x20, x0
  430da8:	subs	x19, x19, x0
  430dac:	b.ne	430d90 <ferror@plt+0x2ce00>  // b.any
  430db0:	mov	x0, #0x1                   	// #1
  430db4:	ldp	x19, x20, [sp, #16]
  430db8:	ldr	x21, [sp, #32]
  430dbc:	ldp	x29, x30, [sp], #48
  430dc0:	ret
  430dc4:	bl	403e80 <__errno_location@plt>
  430dc8:	ldr	w0, [x0]
  430dcc:	cmp	w0, #0x4
  430dd0:	b.eq	430d90 <ferror@plt+0x2ce00>  // b.none
  430dd4:	mov	x0, #0x0                   	// #0
  430dd8:	ldp	x19, x20, [sp, #16]
  430ddc:	ldr	x21, [sp, #32]
  430de0:	ldp	x29, x30, [sp], #48
  430de4:	ret
  430de8:	stp	x29, x30, [sp, #-64]!
  430dec:	mov	x29, sp
  430df0:	str	x19, [sp, #16]
  430df4:	mov	w19, w0
  430df8:	str	w1, [sp, #44]
  430dfc:	bl	403e80 <__errno_location@plt>
  430e00:	mov	x2, x0
  430e04:	add	x1, sp, #0x2c
  430e08:	mov	w0, w19
  430e0c:	ldr	w2, [x2]
  430e10:	str	w2, [sp, #60]
  430e14:	bl	430d70 <ferror@plt+0x2cde0>
  430e18:	add	x1, sp, #0x3c
  430e1c:	mov	w0, w19
  430e20:	bl	430d70 <ferror@plt+0x2cde0>
  430e24:	mov	w0, #0x1                   	// #1
  430e28:	bl	4034a0 <_exit@plt>
  430e2c:	nop
  430e30:	stp	x29, x30, [sp, #-128]!
  430e34:	mov	x29, sp
  430e38:	stp	x19, x20, [sp, #16]
  430e3c:	mov	w20, w0
  430e40:	mov	w19, w7
  430e44:	stp	x21, x22, [sp, #32]
  430e48:	mov	w21, w1
  430e4c:	mov	x22, x5
  430e50:	stp	x23, x24, [sp, #48]
  430e54:	mov	w23, w2
  430e58:	mov	w24, w3
  430e5c:	stp	x25, x26, [sp, #64]
  430e60:	mov	x25, x6
  430e64:	cbz	x4, 430e74 <ferror@plt+0x2cee4>
  430e68:	mov	x0, x4
  430e6c:	bl	403b80 <chdir@plt>
  430e70:	tbnz	w0, #31, 431188 <ferror@plt+0x2d1f8>
  430e74:	stp	x27, x28, [sp, #80]
  430e78:	cbnz	w19, 430f80 <ferror@plt+0x2cff0>
  430e7c:	tbz	w20, #31, 431028 <ferror@plt+0x2d098>
  430e80:	tbz	w21, #31, 430f5c <ferror@plt+0x2cfcc>
  430e84:	ldr	w0, [sp, #160]
  430e88:	cbz	w0, 431034 <ferror@plt+0x2d0a4>
  430e8c:	tbz	w23, #31, 430f10 <ferror@plt+0x2cf80>
  430e90:	ldr	w0, [sp, #144]
  430e94:	cbnz	w0, 431198 <ferror@plt+0x2d208>
  430e98:	tbz	w24, #31, 430f30 <ferror@plt+0x2cfa0>
  430e9c:	ldr	w0, [sp, #152]
  430ea0:	cbnz	w0, 4311fc <ferror@plt+0x2d26c>
  430ea4:	ldr	x0, [sp, #176]
  430ea8:	cbz	x0, 430eb4 <ferror@plt+0x2cf24>
  430eac:	ldp	x1, x0, [sp, #176]
  430eb0:	blr	x1
  430eb4:	ldr	w0, [sp, #168]
  430eb8:	ldr	x26, [x22]
  430ebc:	cbz	w0, 430ec4 <ferror@plt+0x2cf34>
  430ec0:	add	x22, x22, #0x8
  430ec4:	bl	403e80 <__errno_location@plt>
  430ec8:	mov	x19, x0
  430ecc:	ldrb	w1, [x26]
  430ed0:	cbz	w1, 4311f0 <ferror@plt+0x2d260>
  430ed4:	ldr	w0, [sp, #128]
  430ed8:	ldr	w1, [sp, #136]
  430edc:	orr	w21, w0, w1
  430ee0:	cbnz	w21, 431070 <ferror@plt+0x2d0e0>
  430ee4:	cbz	x25, 4311e0 <ferror@plt+0x2d250>
  430ee8:	mov	x2, x25
  430eec:	mov	x1, x22
  430ef0:	mov	x0, x26
  430ef4:	bl	403c60 <execve@plt>
  430ef8:	ldr	w0, [x19]
  430efc:	cmp	w0, #0x8
  430f00:	b.eq	4312e8 <ferror@plt+0x2d358>  // b.none
  430f04:	mov	w0, w20
  430f08:	mov	w1, #0x1                   	// #1
  430f0c:	bl	430de8 <ferror@plt+0x2ce58>
  430f10:	mov	w0, w23
  430f14:	mov	w1, #0x1                   	// #1
  430f18:	bl	430c28 <ferror@plt+0x2cc98>
  430f1c:	tbnz	w0, #31, 430f50 <ferror@plt+0x2cfc0>
  430f20:	mov	w0, w23
  430f24:	mov	x1, #0x0                   	// #0
  430f28:	bl	41f6d8 <ferror@plt+0x1b748>
  430f2c:	tbnz	w24, #31, 430e9c <ferror@plt+0x2cf0c>
  430f30:	mov	w0, w24
  430f34:	mov	w1, #0x2                   	// #2
  430f38:	bl	430c28 <ferror@plt+0x2cc98>
  430f3c:	tbnz	w0, #31, 430f50 <ferror@plt+0x2cfc0>
  430f40:	mov	w0, w24
  430f44:	mov	x1, #0x0                   	// #0
  430f48:	bl	41f6d8 <ferror@plt+0x1b748>
  430f4c:	b	430ea4 <ferror@plt+0x2cf14>
  430f50:	mov	w0, w20
  430f54:	mov	w1, #0x2                   	// #2
  430f58:	bl	430de8 <ferror@plt+0x2ce58>
  430f5c:	mov	w0, w21
  430f60:	mov	w1, #0x0                   	// #0
  430f64:	bl	430c28 <ferror@plt+0x2cc98>
  430f68:	tbnz	w0, #31, 430f50 <ferror@plt+0x2cfc0>
  430f6c:	mov	w0, w21
  430f70:	mov	x1, #0x0                   	// #0
  430f74:	bl	41f6d8 <ferror@plt+0x1b748>
  430f78:	tbnz	w23, #31, 430e90 <ferror@plt+0x2cf00>
  430f7c:	b	430f10 <ferror@plt+0x2cf80>
  430f80:	adrp	x0, 478000 <ferror@plt+0x74070>
  430f84:	add	x0, x0, #0xd98
  430f88:	bl	403610 <opendir@plt>
  430f8c:	mov	x26, x0
  430f90:	cbz	x0, 431244 <ferror@plt+0x2d2b4>
  430f94:	nop
  430f98:	mov	x0, x26
  430f9c:	bl	403950 <readdir@plt>
  430fa0:	mov	x19, x0
  430fa4:	cbz	x0, 43101c <ferror@plt+0x2d08c>
  430fa8:	str	xzr, [sp, #112]
  430fac:	ldrb	w0, [x19, #19]
  430fb0:	cmp	w0, #0x2e
  430fb4:	b.eq	430f98 <ferror@plt+0x2d008>  // b.none
  430fb8:	bl	403e80 <__errno_location@plt>
  430fbc:	mov	x27, x0
  430fc0:	add	x1, sp, #0x70
  430fc4:	add	x0, x19, #0x13
  430fc8:	mov	w2, #0xa                   	// #10
  430fcc:	str	wzr, [x27]
  430fd0:	bl	403b40 <strtol@plt>
  430fd4:	mov	x19, x0
  430fd8:	ldr	w1, [x27]
  430fdc:	cbnz	w1, 430f98 <ferror@plt+0x2d008>
  430fe0:	ldr	x0, [sp, #112]
  430fe4:	cbz	x0, 430f98 <ferror@plt+0x2d008>
  430fe8:	ldrb	w0, [x0]
  430fec:	cbnz	w0, 430f98 <ferror@plt+0x2d008>
  430ff0:	cmp	x19, w19, sxtw
  430ff4:	b.ne	430f98 <ferror@plt+0x2d008>  // b.any
  430ff8:	mov	x0, x26
  430ffc:	bl	403ce0 <dirfd@plt>
  431000:	cmp	w0, w19
  431004:	b.eq	430f98 <ferror@plt+0x2d008>  // b.none
  431008:	cmp	w19, #0x2
  43100c:	b.le	430f98 <ferror@plt+0x2d008>
  431010:	mov	w0, w19
  431014:	bl	430d60 <ferror@plt+0x2cdd0>
  431018:	b	430f98 <ferror@plt+0x2d008>
  43101c:	mov	x0, x26
  431020:	bl	403990 <closedir@plt>
  431024:	b	430e80 <ferror@plt+0x2cef0>
  431028:	mov	w0, w20
  43102c:	bl	430d60 <ferror@plt+0x2cdd0>
  431030:	b	430e80 <ferror@plt+0x2cef0>
  431034:	adrp	x21, 442000 <ferror@plt+0x3e070>
  431038:	mov	w1, #0x0                   	// #0
  43103c:	add	x0, x21, #0x498
  431040:	bl	4037b0 <open@plt>
  431044:	mov	w19, w0
  431048:	cmn	w0, #0x1
  43104c:	b.eq	4312c0 <ferror@plt+0x2d330>  // b.none
  431050:	mov	w1, #0x0                   	// #0
  431054:	bl	430c28 <ferror@plt+0x2cc98>
  431058:	tbnz	w19, #31, 430e8c <ferror@plt+0x2cefc>
  43105c:	mov	w0, w19
  431060:	mov	x1, #0x0                   	// #0
  431064:	bl	41f6d8 <ferror@plt+0x1b748>
  431068:	tbnz	w23, #31, 430e90 <ferror@plt+0x2cf00>
  43106c:	b	430f10 <ferror@plt+0x2cf80>
  431070:	mov	x0, x26
  431074:	mov	w1, #0x2f                  	// #47
  431078:	bl	403c40 <strchr@plt>
  43107c:	cbnz	x0, 430ee4 <ferror@plt+0x2cf54>
  431080:	ldr	w0, [sp, #136]
  431084:	adrp	x23, 478000 <ferror@plt+0x74070>
  431088:	add	x23, x23, #0x408
  43108c:	cbnz	w0, 43139c <ferror@plt+0x2d40c>
  431090:	mov	x0, x23
  431094:	bl	409040 <ferror@plt+0x50b0>
  431098:	mov	x27, x0
  43109c:	cbz	x27, 4313c4 <ferror@plt+0x2d434>
  4310a0:	mov	x0, x26
  4310a4:	bl	4034d0 <strlen@plt>
  4310a8:	mov	x24, x0
  4310ac:	mov	x0, x27
  4310b0:	bl	4034d0 <strlen@plt>
  4310b4:	add	x4, x0, #0x1
  4310b8:	add	x24, x24, #0x1
  4310bc:	mov	x28, x0
  4310c0:	add	x0, x4, x24
  4310c4:	str	wzr, [sp, #100]
  4310c8:	str	x4, [sp, #104]
  4310cc:	bl	413538 <ferror@plt+0xf5a8>
  4310d0:	ldr	x4, [sp, #104]
  4310d4:	mov	x23, x0
  4310d8:	mov	x2, x24
  4310dc:	mov	x1, x26
  4310e0:	add	x24, x0, x4
  4310e4:	add	x26, x0, x28
  4310e8:	mov	x0, x24
  4310ec:	bl	403460 <memcpy@plt>
  4310f0:	mov	w0, #0x2f                  	// #47
  4310f4:	strb	w0, [x23, x28]
  4310f8:	ldrb	w0, [x27]
  4310fc:	mov	x28, x27
  431100:	cmp	w0, #0x3a
  431104:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  431108:	b.eq	431354 <ferror@plt+0x2d3c4>  // b.none
  43110c:	nop
  431110:	ldrb	w1, [x28, #1]!
  431114:	cmp	w1, #0x3a
  431118:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43111c:	b.ne	431110 <ferror@plt+0x2d180>  // b.any
  431120:	cmp	x28, x27
  431124:	b.eq	431354 <ferror@plt+0x2d3c4>  // b.none
  431128:	sub	x2, x28, x27
  43112c:	mov	x1, x27
  431130:	sub	x0, x26, x2
  431134:	bl	403460 <memcpy@plt>
  431138:	mov	x27, x0
  43113c:	cbz	x25, 431374 <ferror@plt+0x2d3e4>
  431140:	mov	x2, x25
  431144:	mov	x1, x22
  431148:	mov	x0, x27
  43114c:	bl	403c60 <execve@plt>
  431150:	ldr	w1, [x19]
  431154:	cmp	w1, #0x8
  431158:	b.eq	431384 <ferror@plt+0x2d3f4>  // b.none
  43115c:	cmp	w1, #0xd
  431160:	b.eq	43136c <ferror@plt+0x2d3dc>  // b.none
  431164:	b.le	431348 <ferror@plt+0x2d3b8>
  431168:	cmp	w1, #0x6e
  43116c:	b.eq	431328 <ferror@plt+0x2d398>  // b.none
  431170:	b.le	43131c <ferror@plt+0x2d38c>
  431174:	cmp	w1, #0x74
  431178:	b.eq	431328 <ferror@plt+0x2d398>  // b.none
  43117c:	mov	x0, x23
  431180:	bl	413678 <ferror@plt+0xf6e8>
  431184:	b	430f04 <ferror@plt+0x2cf74>
  431188:	mov	w0, w20
  43118c:	mov	w1, #0x0                   	// #0
  431190:	stp	x27, x28, [sp, #80]
  431194:	bl	430de8 <ferror@plt+0x2ce58>
  431198:	adrp	x21, 442000 <ferror@plt+0x3e070>
  43119c:	add	x21, x21, #0x498
  4311a0:	b	4311b4 <ferror@plt+0x2d224>
  4311a4:	bl	403e80 <__errno_location@plt>
  4311a8:	ldr	w0, [x0]
  4311ac:	cmp	w0, #0x4
  4311b0:	b.ne	431290 <ferror@plt+0x2d300>  // b.any
  4311b4:	mov	x0, x21
  4311b8:	mov	w1, #0x1                   	// #1
  4311bc:	bl	4037b0 <open@plt>
  4311c0:	mov	w19, w0
  4311c4:	tbnz	w0, #31, 4311a4 <ferror@plt+0x2d214>
  4311c8:	mov	w1, #0x1                   	// #1
  4311cc:	bl	430c28 <ferror@plt+0x2cc98>
  4311d0:	mov	w0, w19
  4311d4:	mov	x1, #0x0                   	// #0
  4311d8:	bl	41f6d8 <ferror@plt+0x1b748>
  4311dc:	b	430e98 <ferror@plt+0x2cf08>
  4311e0:	mov	x1, x22
  4311e4:	mov	x0, x26
  4311e8:	bl	403920 <execv@plt>
  4311ec:	b	430ef8 <ferror@plt+0x2cf68>
  4311f0:	mov	w0, #0x2                   	// #2
  4311f4:	str	w0, [x19]
  4311f8:	b	430f04 <ferror@plt+0x2cf74>
  4311fc:	adrp	x21, 442000 <ferror@plt+0x3e070>
  431200:	add	x21, x21, #0x498
  431204:	b	431218 <ferror@plt+0x2d288>
  431208:	bl	403e80 <__errno_location@plt>
  43120c:	ldr	w0, [x0]
  431210:	cmp	w0, #0x4
  431214:	b.ne	43135c <ferror@plt+0x2d3cc>  // b.any
  431218:	mov	x0, x21
  43121c:	mov	w1, #0x1                   	// #1
  431220:	bl	4037b0 <open@plt>
  431224:	mov	w19, w0
  431228:	tbnz	w0, #31, 431208 <ferror@plt+0x2d278>
  43122c:	mov	w1, #0x2                   	// #2
  431230:	bl	430c28 <ferror@plt+0x2cc98>
  431234:	mov	w0, w19
  431238:	mov	x1, #0x0                   	// #0
  43123c:	bl	41f6d8 <ferror@plt+0x1b748>
  431240:	b	430ea4 <ferror@plt+0x2cf14>
  431244:	add	x1, sp, #0x70
  431248:	mov	w0, #0x7                   	// #7
  43124c:	bl	403d00 <getrlimit@plt>
  431250:	cbnz	w0, 43130c <ferror@plt+0x2d37c>
  431254:	ldr	x26, [sp, #120]
  431258:	cmn	x26, #0x1
  43125c:	b.eq	43130c <ferror@plt+0x2d37c>  // b.none
  431260:	cmp	w26, #0x0
  431264:	mov	w19, #0x0                   	// #0
  431268:	b.le	430e80 <ferror@plt+0x2cef0>
  43126c:	nop
  431270:	add	w19, w19, #0x1
  431274:	cmp	w19, w26
  431278:	b.eq	430e80 <ferror@plt+0x2cef0>  // b.none
  43127c:	cmp	w19, #0x2
  431280:	b.le	431270 <ferror@plt+0x2d2e0>
  431284:	mov	w0, w19
  431288:	bl	430d60 <ferror@plt+0x2cdd0>
  43128c:	b	431270 <ferror@plt+0x2d2e0>
  431290:	cmn	w19, #0x1
  431294:	b.ne	4312fc <ferror@plt+0x2d36c>  // b.any
  431298:	adrp	x4, 478000 <ferror@plt+0x74070>
  43129c:	adrp	x3, 479000 <ferror@plt+0x75070>
  4312a0:	adrp	x1, 478000 <ferror@plt+0x74070>
  4312a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4312a8:	add	x4, x4, #0xdc8
  4312ac:	add	x3, x3, #0x370
  4312b0:	add	x1, x1, #0xdb8
  4312b4:	add	x0, x0, #0x108
  4312b8:	mov	w2, #0x4b5                 	// #1205
  4312bc:	bl	426b10 <ferror@plt+0x22b80>
  4312c0:	adrp	x4, 478000 <ferror@plt+0x74070>
  4312c4:	adrp	x3, 479000 <ferror@plt+0x75070>
  4312c8:	adrp	x1, 478000 <ferror@plt+0x74070>
  4312cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4312d0:	add	x4, x4, #0xda8
  4312d4:	add	x3, x3, #0x370
  4312d8:	add	x1, x1, #0xdb8
  4312dc:	add	x0, x0, #0x108
  4312e0:	mov	w2, #0x4a2                 	// #1186
  4312e4:	bl	426b10 <ferror@plt+0x22b80>
  4312e8:	mov	x2, x25
  4312ec:	mov	x1, x22
  4312f0:	mov	x0, x26
  4312f4:	bl	430c80 <ferror@plt+0x2ccf0>
  4312f8:	b	430f04 <ferror@plt+0x2cf74>
  4312fc:	mov	w0, w19
  431300:	mov	w1, #0x1                   	// #1
  431304:	bl	430c28 <ferror@plt+0x2cc98>
  431308:	b	430e98 <ferror@plt+0x2cf08>
  43130c:	mov	w0, #0x4                   	// #4
  431310:	bl	403d80 <sysconf@plt>
  431314:	mov	w26, w0
  431318:	b	431260 <ferror@plt+0x2d2d0>
  43131c:	sub	w1, w1, #0x13
  431320:	cmp	w1, #0x1
  431324:	b.hi	43117c <ferror@plt+0x2d1ec>  // b.pmore
  431328:	mov	x27, x28
  43132c:	ldrb	w0, [x27], #1
  431330:	cbnz	w0, 4310f8 <ferror@plt+0x2d168>
  431334:	ldr	w0, [sp, #100]
  431338:	cbz	w0, 43117c <ferror@plt+0x2d1ec>
  43133c:	mov	w0, #0xd                   	// #13
  431340:	str	w0, [x19]
  431344:	b	43117c <ferror@plt+0x2d1ec>
  431348:	cmp	w1, #0x2
  43134c:	b.ne	43117c <ferror@plt+0x2d1ec>  // b.any
  431350:	b	431328 <ferror@plt+0x2d398>
  431354:	mov	x27, x24
  431358:	b	43113c <ferror@plt+0x2d1ac>
  43135c:	mov	w0, w19
  431360:	mov	w1, #0x2                   	// #2
  431364:	bl	430c28 <ferror@plt+0x2cc98>
  431368:	b	430ea4 <ferror@plt+0x2cf14>
  43136c:	str	w21, [sp, #100]
  431370:	b	431328 <ferror@plt+0x2d398>
  431374:	mov	x1, x22
  431378:	mov	x0, x27
  43137c:	bl	403920 <execv@plt>
  431380:	b	431150 <ferror@plt+0x2d1c0>
  431384:	mov	x1, x22
  431388:	mov	x0, x27
  43138c:	mov	x2, x25
  431390:	bl	430c80 <ferror@plt+0x2ccf0>
  431394:	ldr	w1, [x19]
  431398:	b	43115c <ferror@plt+0x2d1cc>
  43139c:	mov	x1, x23
  4313a0:	mov	x0, x25
  4313a4:	bl	408d08 <ferror@plt+0x4d78>
  4313a8:	cmp	x0, #0x0
  4313ac:	mov	x27, x0
  4313b0:	ldr	w0, [sp, #128]
  4313b4:	and	w0, w0, #0x1
  4313b8:	csel	w0, w0, wzr, eq  // eq = none
  4313bc:	cbz	w0, 43109c <ferror@plt+0x2d10c>
  4313c0:	b	431090 <ferror@plt+0x2d100>
  4313c4:	adrp	x3, 478000 <ferror@plt+0x74070>
  4313c8:	add	x27, x3, #0x3e8
  4313cc:	b	4310a0 <ferror@plt+0x2d110>
  4313d0:	stp	x29, x30, [sp, #-32]!
  4313d4:	mov	x29, sp
  4313d8:	str	x19, [sp, #16]
  4313dc:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4313e0:	ldr	w0, [x19, #8]
  4313e4:	cbnz	w0, 4313f8 <ferror@plt+0x2d468>
  4313e8:	adrp	x0, 478000 <ferror@plt+0x74070>
  4313ec:	add	x0, x0, #0xde0
  4313f0:	bl	41a418 <ferror@plt+0x16488>
  4313f4:	str	w0, [x19, #8]
  4313f8:	ldr	x19, [sp, #16]
  4313fc:	ldp	x29, x30, [sp], #32
  431400:	ret
  431404:	nop
  431408:	stp	x29, x30, [sp, #-48]!
  43140c:	mov	x29, sp
  431410:	stp	x19, x20, [sp, #16]
  431414:	mov	x19, x0
  431418:	str	x21, [sp, #32]
  43141c:	bl	403e80 <__errno_location@plt>
  431420:	ldr	w21, [x0]
  431424:	bl	4313d0 <ferror@plt+0x2d440>
  431428:	mov	w20, w0
  43142c:	mov	w0, w21
  431430:	bl	41fdf0 <ferror@plt+0x1be60>
  431434:	mov	w1, w20
  431438:	mov	x4, x0
  43143c:	mov	w2, #0x13                  	// #19
  431440:	mov	x0, x19
  431444:	adrp	x3, 478000 <ferror@plt+0x74070>
  431448:	add	x3, x3, #0xdf8
  43144c:	bl	4096e8 <ferror@plt+0x5758>
  431450:	mov	w0, #0x0                   	// #0
  431454:	ldp	x19, x20, [sp, #16]
  431458:	ldr	x21, [sp, #32]
  43145c:	ldp	x29, x30, [sp], #48
  431460:	ret
  431464:	nop
  431468:	stp	x29, x30, [sp, #-96]!
  43146c:	mov	x29, sp
  431470:	stp	x21, x22, [sp, #32]
  431474:	mov	w21, w0
  431478:	mov	x22, #0x0                   	// #0
  43147c:	stp	x23, x24, [sp, #48]
  431480:	sbfiz	x24, x2, #2, #32
  431484:	mov	x23, x1
  431488:	stp	x25, x26, [sp, #64]
  43148c:	mov	x25, x3
  431490:	mov	x26, x4
  431494:	stp	x19, x20, [sp, #16]
  431498:	str	x27, [sp, #80]
  43149c:	nop
  4314a0:	sub	x20, x24, x22
  4314a4:	add	x19, x23, x22
  4314a8:	b	4314bc <ferror@plt+0x2d52c>
  4314ac:	bl	403e80 <__errno_location@plt>
  4314b0:	ldr	w27, [x0]
  4314b4:	cmp	w27, #0x4
  4314b8:	b.ne	43150c <ferror@plt+0x2d57c>  // b.any
  4314bc:	mov	x2, x20
  4314c0:	mov	x1, x19
  4314c4:	mov	w0, w21
  4314c8:	bl	403d50 <read@plt>
  4314cc:	cmp	x0, #0x0
  4314d0:	b.lt	4314ac <ferror@plt+0x2d51c>  // b.tstop
  4314d4:	b.eq	4314e4 <ferror@plt+0x2d554>  // b.none
  4314d8:	add	x22, x22, x0
  4314dc:	cmp	x22, #0x7
  4314e0:	b.ls	4314a0 <ferror@plt+0x2d510>  // b.plast
  4314e4:	lsr	x22, x22, #2
  4314e8:	str	w22, [x25]
  4314ec:	mov	w0, #0x1                   	// #1
  4314f0:	ldp	x19, x20, [sp, #16]
  4314f4:	ldp	x21, x22, [sp, #32]
  4314f8:	ldp	x23, x24, [sp, #48]
  4314fc:	ldp	x25, x26, [sp, #64]
  431500:	ldr	x27, [sp, #80]
  431504:	ldp	x29, x30, [sp], #96
  431508:	ret
  43150c:	bl	4313d0 <ferror@plt+0x2d440>
  431510:	mov	w19, w0
  431514:	mov	w0, w27
  431518:	bl	41fdf0 <ferror@plt+0x1be60>
  43151c:	mov	w1, w19
  431520:	mov	x4, x0
  431524:	mov	w2, #0x13                  	// #19
  431528:	mov	x0, x26
  43152c:	adrp	x3, 478000 <ferror@plt+0x74070>
  431530:	add	x3, x3, #0xe38
  431534:	bl	4096e8 <ferror@plt+0x5758>
  431538:	mov	w0, #0x0                   	// #0
  43153c:	ldp	x19, x20, [sp, #16]
  431540:	ldp	x21, x22, [sp, #32]
  431544:	ldp	x23, x24, [sp, #48]
  431548:	ldp	x25, x26, [sp, #64]
  43154c:	ldr	x27, [sp, #80]
  431550:	ldp	x29, x30, [sp], #96
  431554:	ret
  431558:	sub	sp, sp, #0xe0
  43155c:	stp	x29, x30, [sp, #64]
  431560:	add	x29, sp, #0x40
  431564:	stp	x21, x22, [sp, #96]
  431568:	mov	x22, x1
  43156c:	mov	x1, #0xffffffffffffffff    	// #-1
  431570:	mov	x21, x2
  431574:	stp	x19, x20, [sp, #80]
  431578:	mov	w20, w0
  43157c:	add	x0, sp, #0xc8
  431580:	stp	x23, x24, [sp, #112]
  431584:	mov	w24, w6
  431588:	mov	w23, w7
  43158c:	stp	x25, x26, [sp, #128]
  431590:	mov	x26, x3
  431594:	mov	w25, w5
  431598:	stp	x27, x28, [sp, #144]
  43159c:	mov	w27, w4
  4315a0:	stp	x1, x1, [sp, #176]
  4315a4:	stp	x1, x1, [sp, #192]
  4315a8:	str	x1, [sp, #208]
  4315ac:	ldr	x28, [sp, #296]
  4315b0:	bl	403600 <pipe@plt>
  4315b4:	tbnz	w0, #31, 43177c <ferror@plt+0x2d7ec>
  4315b8:	cbnz	w20, 4319fc <ferror@plt+0x2da6c>
  4315bc:	ldr	x0, [sp, #272]
  4315c0:	cbz	x0, 4315d0 <ferror@plt+0x2d640>
  4315c4:	add	x0, sp, #0xb0
  4315c8:	bl	403600 <pipe@plt>
  4315cc:	tbnz	w0, #31, 431a88 <ferror@plt+0x2daf8>
  4315d0:	ldr	x0, [sp, #280]
  4315d4:	cbz	x0, 4315e4 <ferror@plt+0x2d654>
  4315d8:	add	x0, sp, #0xb8
  4315dc:	bl	403600 <pipe@plt>
  4315e0:	tbnz	w0, #31, 431a98 <ferror@plt+0x2db08>
  4315e4:	ldr	x0, [sp, #288]
  4315e8:	cbz	x0, 4315f8 <ferror@plt+0x2d668>
  4315ec:	add	x0, sp, #0xc0
  4315f0:	bl	403600 <pipe@plt>
  4315f4:	tbnz	w0, #31, 431a18 <ferror@plt+0x2da88>
  4315f8:	bl	4036a0 <fork@plt>
  4315fc:	mov	w19, w0
  431600:	cmp	w0, #0x0
  431604:	b.lt	431b04 <ferror@plt+0x2db74>  // b.tstop
  431608:	b.eq	431904 <ferror@plt+0x2d974>  // b.none
  43160c:	ldr	w0, [sp, #204]
  431610:	str	wzr, [sp, #172]
  431614:	tbnz	w0, #31, 431628 <ferror@plt+0x2d698>
  431618:	mov	x1, #0x0                   	// #0
  43161c:	bl	41f6d8 <ferror@plt+0x1b748>
  431620:	mov	w0, #0xffffffff            	// #-1
  431624:	str	w0, [sp, #204]
  431628:	ldr	w0, [sp, #212]
  43162c:	tbnz	w0, #31, 431640 <ferror@plt+0x2d6b0>
  431630:	mov	x1, #0x0                   	// #0
  431634:	bl	41f6d8 <ferror@plt+0x1b748>
  431638:	mov	w0, #0xffffffff            	// #-1
  43163c:	str	w0, [sp, #212]
  431640:	ldr	w0, [sp, #176]
  431644:	tbnz	w0, #31, 431658 <ferror@plt+0x2d6c8>
  431648:	mov	x1, #0x0                   	// #0
  43164c:	bl	41f6d8 <ferror@plt+0x1b748>
  431650:	mov	w0, #0xffffffff            	// #-1
  431654:	str	w0, [sp, #176]
  431658:	ldr	w0, [sp, #188]
  43165c:	tbnz	w0, #31, 431670 <ferror@plt+0x2d6e0>
  431660:	mov	x1, #0x0                   	// #0
  431664:	bl	41f6d8 <ferror@plt+0x1b748>
  431668:	mov	w0, #0xffffffff            	// #-1
  43166c:	str	w0, [sp, #188]
  431670:	ldr	w0, [sp, #196]
  431674:	tbnz	w0, #31, 431688 <ferror@plt+0x2d6f8>
  431678:	mov	x1, #0x0                   	// #0
  43167c:	bl	41f6d8 <ferror@plt+0x1b748>
  431680:	mov	w0, #0xffffffff            	// #-1
  431684:	str	w0, [sp, #196]
  431688:	cbnz	w20, 4318bc <ferror@plt+0x2d92c>
  43168c:	ldr	w0, [sp, #200]
  431690:	add	x3, sp, #0xac
  431694:	add	x1, sp, #0xd8
  431698:	mov	x4, x28
  43169c:	mov	w2, #0x2                   	// #2
  4316a0:	bl	431468 <ferror@plt+0x2d4d8>
  4316a4:	cbz	w0, 4317bc <ferror@plt+0x2d82c>
  4316a8:	ldr	w0, [sp, #172]
  4316ac:	cmp	w0, #0x1
  4316b0:	b.gt	431a28 <ferror@plt+0x2da98>
  4316b4:	cbz	w20, 4316e8 <ferror@plt+0x2d758>
  4316b8:	ldr	w0, [sp, #208]
  4316bc:	add	x3, sp, #0xac
  4316c0:	add	x1, sp, #0xd8
  4316c4:	mov	x4, x28
  4316c8:	mov	w2, #0x1                   	// #1
  4316cc:	str	wzr, [sp, #172]
  4316d0:	bl	431468 <ferror@plt+0x2d4d8>
  4316d4:	cbz	w0, 4317bc <ferror@plt+0x2d82c>
  4316d8:	ldr	w0, [sp, #172]
  4316dc:	cmp	w0, #0x0
  4316e0:	b.le	431b3c <ferror@plt+0x2dbac>
  4316e4:	ldr	w19, [sp, #216]
  4316e8:	ldr	w0, [sp, #200]
  4316ec:	tbnz	w0, #31, 431700 <ferror@plt+0x2d770>
  4316f0:	mov	x1, #0x0                   	// #0
  4316f4:	bl	41f6d8 <ferror@plt+0x1b748>
  4316f8:	mov	w0, #0xffffffff            	// #-1
  4316fc:	str	w0, [sp, #200]
  431700:	ldr	w0, [sp, #208]
  431704:	tbnz	w0, #31, 431710 <ferror@plt+0x2d780>
  431708:	mov	x1, #0x0                   	// #0
  43170c:	bl	41f6d8 <ferror@plt+0x1b748>
  431710:	ldr	x0, [sp, #264]
  431714:	cbz	x0, 43171c <ferror@plt+0x2d78c>
  431718:	str	w19, [x0]
  43171c:	ldr	x0, [sp, #272]
  431720:	cbz	x0, 431730 <ferror@plt+0x2d7a0>
  431724:	ldr	x1, [sp, #272]
  431728:	ldr	w0, [sp, #180]
  43172c:	str	w0, [x1]
  431730:	ldr	x0, [sp, #280]
  431734:	cbz	x0, 431744 <ferror@plt+0x2d7b4>
  431738:	ldr	x1, [sp, #280]
  43173c:	ldr	w0, [sp, #184]
  431740:	str	w0, [x1]
  431744:	ldr	x0, [sp, #288]
  431748:	cbz	x0, 431758 <ferror@plt+0x2d7c8>
  43174c:	ldr	x1, [sp, #288]
  431750:	ldr	w0, [sp, #192]
  431754:	str	w0, [x1]
  431758:	mov	w0, #0x1                   	// #1
  43175c:	ldp	x29, x30, [sp, #64]
  431760:	ldp	x19, x20, [sp, #80]
  431764:	ldp	x21, x22, [sp, #96]
  431768:	ldp	x23, x24, [sp, #112]
  43176c:	ldp	x25, x26, [sp, #128]
  431770:	ldp	x27, x28, [sp, #144]
  431774:	add	sp, sp, #0xe0
  431778:	ret
  43177c:	mov	x0, x28
  431780:	bl	431408 <ferror@plt+0x2d478>
  431784:	cbnz	w0, 4315b8 <ferror@plt+0x2d628>
  431788:	mov	w0, #0x0                   	// #0
  43178c:	ldp	x29, x30, [sp, #64]
  431790:	ldp	x19, x20, [sp, #80]
  431794:	ldp	x21, x22, [sp, #96]
  431798:	ldp	x23, x24, [sp, #112]
  43179c:	ldp	x25, x26, [sp, #128]
  4317a0:	ldp	x27, x28, [sp, #144]
  4317a4:	add	sp, sp, #0xe0
  4317a8:	ret
  4317ac:	bl	403e80 <__errno_location@plt>
  4317b0:	ldr	w0, [x0]
  4317b4:	cmp	w0, #0x4
  4317b8:	b.ne	431ae0 <ferror@plt+0x2db50>  // b.any
  4317bc:	mov	w0, w19
  4317c0:	mov	w2, #0x0                   	// #0
  4317c4:	mov	x1, #0x0                   	// #0
  4317c8:	bl	403f00 <waitpid@plt>
  4317cc:	tbnz	w0, #31, 4317ac <ferror@plt+0x2d81c>
  4317d0:	ldr	w0, [sp, #200]
  4317d4:	tbnz	w0, #31, 4317e8 <ferror@plt+0x2d858>
  4317d8:	mov	x1, #0x0                   	// #0
  4317dc:	bl	41f6d8 <ferror@plt+0x1b748>
  4317e0:	mov	w0, #0xffffffff            	// #-1
  4317e4:	str	w0, [sp, #200]
  4317e8:	ldr	w0, [sp, #204]
  4317ec:	tbnz	w0, #31, 431800 <ferror@plt+0x2d870>
  4317f0:	mov	x1, #0x0                   	// #0
  4317f4:	bl	41f6d8 <ferror@plt+0x1b748>
  4317f8:	mov	w0, #0xffffffff            	// #-1
  4317fc:	str	w0, [sp, #204]
  431800:	ldr	w0, [sp, #208]
  431804:	tbnz	w0, #31, 431818 <ferror@plt+0x2d888>
  431808:	mov	x1, #0x0                   	// #0
  43180c:	bl	41f6d8 <ferror@plt+0x1b748>
  431810:	mov	w0, #0xffffffff            	// #-1
  431814:	str	w0, [sp, #208]
  431818:	ldr	w0, [sp, #212]
  43181c:	tbnz	w0, #31, 431830 <ferror@plt+0x2d8a0>
  431820:	mov	x1, #0x0                   	// #0
  431824:	bl	41f6d8 <ferror@plt+0x1b748>
  431828:	mov	w0, #0xffffffff            	// #-1
  43182c:	str	w0, [sp, #212]
  431830:	ldr	w0, [sp, #176]
  431834:	tbnz	w0, #31, 431848 <ferror@plt+0x2d8b8>
  431838:	mov	x1, #0x0                   	// #0
  43183c:	bl	41f6d8 <ferror@plt+0x1b748>
  431840:	mov	w0, #0xffffffff            	// #-1
  431844:	str	w0, [sp, #176]
  431848:	ldr	w0, [sp, #180]
  43184c:	tbnz	w0, #31, 431860 <ferror@plt+0x2d8d0>
  431850:	mov	x1, #0x0                   	// #0
  431854:	bl	41f6d8 <ferror@plt+0x1b748>
  431858:	mov	w0, #0xffffffff            	// #-1
  43185c:	str	w0, [sp, #180]
  431860:	ldr	w0, [sp, #184]
  431864:	tbnz	w0, #31, 431878 <ferror@plt+0x2d8e8>
  431868:	mov	x1, #0x0                   	// #0
  43186c:	bl	41f6d8 <ferror@plt+0x1b748>
  431870:	mov	w0, #0xffffffff            	// #-1
  431874:	str	w0, [sp, #184]
  431878:	ldr	w0, [sp, #188]
  43187c:	tbnz	w0, #31, 431890 <ferror@plt+0x2d900>
  431880:	mov	x1, #0x0                   	// #0
  431884:	bl	41f6d8 <ferror@plt+0x1b748>
  431888:	mov	w0, #0xffffffff            	// #-1
  43188c:	str	w0, [sp, #188]
  431890:	ldr	w0, [sp, #192]
  431894:	tbnz	w0, #31, 4318a8 <ferror@plt+0x2d918>
  431898:	mov	x1, #0x0                   	// #0
  43189c:	bl	41f6d8 <ferror@plt+0x1b748>
  4318a0:	mov	w0, #0xffffffff            	// #-1
  4318a4:	str	w0, [sp, #192]
  4318a8:	ldr	w0, [sp, #196]
  4318ac:	tbnz	w0, #31, 431788 <ferror@plt+0x2d7f8>
  4318b0:	mov	x1, #0x0                   	// #0
  4318b4:	bl	41f6d8 <ferror@plt+0x1b748>
  4318b8:	b	431788 <ferror@plt+0x2d7f8>
  4318bc:	add	x1, sp, #0xa8
  4318c0:	mov	w0, w19
  4318c4:	mov	w2, #0x0                   	// #0
  4318c8:	bl	403f00 <waitpid@plt>
  4318cc:	tbz	w0, #31, 43168c <ferror@plt+0x2d6fc>
  4318d0:	bl	403e80 <__errno_location@plt>
  4318d4:	ldr	w0, [x0]
  4318d8:	cmp	w0, #0x4
  4318dc:	b.eq	4318bc <ferror@plt+0x2d92c>  // b.none
  4318e0:	cmp	w0, #0xa
  4318e4:	b.eq	43168c <ferror@plt+0x2d6fc>  // b.none
  4318e8:	adrp	x2, 478000 <ferror@plt+0x74070>
  4318ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4318f0:	add	x2, x2, #0xe78
  4318f4:	add	x0, x0, #0x108
  4318f8:	mov	w1, #0x10                  	// #16
  4318fc:	bl	414ae8 <ferror@plt+0x10b58>
  431900:	b	43168c <ferror@plt+0x2d6fc>
  431904:	mov	x1, #0x0                   	// #0
  431908:	mov	w0, #0x11                  	// #17
  43190c:	bl	403730 <signal@plt>
  431910:	mov	x1, #0x0                   	// #0
  431914:	mov	w0, #0x2                   	// #2
  431918:	bl	403730 <signal@plt>
  43191c:	mov	x1, #0x0                   	// #0
  431920:	mov	w0, #0xf                   	// #15
  431924:	bl	403730 <signal@plt>
  431928:	mov	x1, #0x0                   	// #0
  43192c:	mov	w0, #0x1                   	// #1
  431930:	bl	403730 <signal@plt>
  431934:	mov	x1, #0x0                   	// #0
  431938:	mov	w0, #0xd                   	// #13
  43193c:	bl	403730 <signal@plt>
  431940:	ldr	w0, [sp, #200]
  431944:	tbnz	w0, #31, 431958 <ferror@plt+0x2d9c8>
  431948:	mov	x1, #0x0                   	// #0
  43194c:	bl	41f6d8 <ferror@plt+0x1b748>
  431950:	mov	w0, #0xffffffff            	// #-1
  431954:	str	w0, [sp, #200]
  431958:	ldr	w0, [sp, #208]
  43195c:	tbnz	w0, #31, 431970 <ferror@plt+0x2d9e0>
  431960:	mov	x1, #0x0                   	// #0
  431964:	bl	41f6d8 <ferror@plt+0x1b748>
  431968:	mov	w0, #0xffffffff            	// #-1
  43196c:	str	w0, [sp, #208]
  431970:	ldr	w0, [sp, #180]
  431974:	tbnz	w0, #31, 431988 <ferror@plt+0x2d9f8>
  431978:	mov	x1, #0x0                   	// #0
  43197c:	bl	41f6d8 <ferror@plt+0x1b748>
  431980:	mov	w0, #0xffffffff            	// #-1
  431984:	str	w0, [sp, #180]
  431988:	ldr	w0, [sp, #184]
  43198c:	tbnz	w0, #31, 4319a0 <ferror@plt+0x2da10>
  431990:	mov	x1, #0x0                   	// #0
  431994:	bl	41f6d8 <ferror@plt+0x1b748>
  431998:	mov	w0, #0xffffffff            	// #-1
  43199c:	str	w0, [sp, #184]
  4319a0:	ldr	w0, [sp, #192]
  4319a4:	tbnz	w0, #31, 4319b8 <ferror@plt+0x2da28>
  4319a8:	mov	x1, #0x0                   	// #0
  4319ac:	bl	41f6d8 <ferror@plt+0x1b748>
  4319b0:	mov	w0, #0xffffffff            	// #-1
  4319b4:	str	w0, [sp, #192]
  4319b8:	cbz	w20, 431c24 <ferror@plt+0x2dc94>
  4319bc:	bl	4036a0 <fork@plt>
  4319c0:	str	w0, [sp, #216]
  4319c4:	cmp	w0, #0x0
  4319c8:	ldr	w0, [sp, #212]
  4319cc:	b.lt	431c7c <ferror@plt+0x2dcec>  // b.tstop
  4319d0:	b.eq	431c10 <ferror@plt+0x2dc80>  // b.none
  4319d4:	add	x1, sp, #0xd8
  4319d8:	bl	430d70 <ferror@plt+0x2cde0>
  4319dc:	ldr	w0, [sp, #212]
  4319e0:	tbnz	w0, #31, 4319f4 <ferror@plt+0x2da64>
  4319e4:	mov	x1, #0x0                   	// #0
  4319e8:	bl	41f6d8 <ferror@plt+0x1b748>
  4319ec:	mov	w0, #0xffffffff            	// #-1
  4319f0:	str	w0, [sp, #212]
  4319f4:	mov	w0, #0x0                   	// #0
  4319f8:	bl	4034a0 <_exit@plt>
  4319fc:	add	x0, sp, #0xd0
  431a00:	bl	403600 <pipe@plt>
  431a04:	tbz	w0, #31, 4315bc <ferror@plt+0x2d62c>
  431a08:	mov	x0, x28
  431a0c:	bl	431408 <ferror@plt+0x2d478>
  431a10:	cbnz	w0, 4315bc <ferror@plt+0x2d62c>
  431a14:	b	4317d0 <ferror@plt+0x2d840>
  431a18:	mov	x0, x28
  431a1c:	bl	431408 <ferror@plt+0x2d478>
  431a20:	cbnz	w0, 4315f8 <ferror@plt+0x2d668>
  431a24:	b	4317d0 <ferror@plt+0x2d840>
  431a28:	ldr	w0, [sp, #216]
  431a2c:	cmp	w0, #0x2
  431a30:	b.eq	431bbc <ferror@plt+0x2dc2c>  // b.none
  431a34:	b.gt	431aa8 <ferror@plt+0x2db18>
  431a38:	cbz	w0, 431b88 <ferror@plt+0x2dbf8>
  431a3c:	cmp	w0, #0x1
  431a40:	b.ne	431bec <ferror@plt+0x2dc5c>  // b.any
  431a44:	bl	4313d0 <ferror@plt+0x2d440>
  431a48:	mov	w20, w0
  431a4c:	ldr	w0, [sp, #220]
  431a50:	mov	w22, #0x13                  	// #19
  431a54:	sub	w2, w0, #0x1
  431a58:	cmp	w2, #0x4f
  431a5c:	b.ls	431b74 <ferror@plt+0x2dbe4>  // b.plast
  431a60:	bl	41fdf0 <ferror@plt+0x1be60>
  431a64:	mov	x5, x0
  431a68:	ldr	x4, [x21]
  431a6c:	mov	w2, w22
  431a70:	mov	w1, w20
  431a74:	mov	x0, x28
  431a78:	adrp	x3, 478000 <ferror@plt+0x74070>
  431a7c:	add	x3, x3, #0xed8
  431a80:	bl	4096e8 <ferror@plt+0x5758>
  431a84:	b	4317bc <ferror@plt+0x2d82c>
  431a88:	mov	x0, x28
  431a8c:	bl	431408 <ferror@plt+0x2d478>
  431a90:	cbnz	w0, 4315d0 <ferror@plt+0x2d640>
  431a94:	b	4317d0 <ferror@plt+0x2d840>
  431a98:	mov	x0, x28
  431a9c:	bl	431408 <ferror@plt+0x2d478>
  431aa0:	cbnz	w0, 4315e4 <ferror@plt+0x2d654>
  431aa4:	b	4317d0 <ferror@plt+0x2d840>
  431aa8:	cmp	w0, #0x3
  431aac:	b.ne	431bec <ferror@plt+0x2dc5c>  // b.any
  431ab0:	bl	4313d0 <ferror@plt+0x2d440>
  431ab4:	mov	w20, w0
  431ab8:	ldr	w0, [sp, #220]
  431abc:	bl	41fdf0 <ferror@plt+0x1be60>
  431ac0:	mov	x4, x0
  431ac4:	mov	w1, w20
  431ac8:	mov	x0, x28
  431acc:	adrp	x3, 478000 <ferror@plt+0x74070>
  431ad0:	mov	w2, #0x0                   	// #0
  431ad4:	add	x3, x3, #0xf48
  431ad8:	bl	4096e8 <ferror@plt+0x5758>
  431adc:	b	4317bc <ferror@plt+0x2d82c>
  431ae0:	cmp	w0, #0xa
  431ae4:	b.eq	4317d0 <ferror@plt+0x2d840>  // b.none
  431ae8:	adrp	x2, 478000 <ferror@plt+0x74070>
  431aec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431af0:	add	x2, x2, #0xe78
  431af4:	add	x0, x0, #0x108
  431af8:	mov	w1, #0x10                  	// #16
  431afc:	bl	414ae8 <ferror@plt+0x10b58>
  431b00:	b	4317d0 <ferror@plt+0x2d840>
  431b04:	bl	403e80 <__errno_location@plt>
  431b08:	ldr	w20, [x0]
  431b0c:	bl	4313d0 <ferror@plt+0x2d440>
  431b10:	mov	w19, w0
  431b14:	mov	w0, w20
  431b18:	bl	41fdf0 <ferror@plt+0x1be60>
  431b1c:	mov	w1, w19
  431b20:	mov	x4, x0
  431b24:	adrp	x3, 478000 <ferror@plt+0x74070>
  431b28:	mov	x0, x28
  431b2c:	add	x3, x3, #0xe60
  431b30:	mov	w2, #0x0                   	// #0
  431b34:	bl	4096e8 <ferror@plt+0x5758>
  431b38:	b	4317d0 <ferror@plt+0x2d840>
  431b3c:	bl	403e80 <__errno_location@plt>
  431b40:	ldr	w21, [x0]
  431b44:	bl	4313d0 <ferror@plt+0x2d440>
  431b48:	mov	w20, w0
  431b4c:	mov	w0, w21
  431b50:	bl	41fdf0 <ferror@plt+0x1be60>
  431b54:	mov	w1, w20
  431b58:	mov	x4, x0
  431b5c:	adrp	x3, 478000 <ferror@plt+0x74070>
  431b60:	mov	x0, x28
  431b64:	add	x3, x3, #0xfa0
  431b68:	mov	w2, #0x13                  	// #19
  431b6c:	bl	4096e8 <ferror@plt+0x5758>
  431b70:	b	4317bc <ferror@plt+0x2d82c>
  431b74:	adrp	x1, 479000 <ferror@plt+0x75070>
  431b78:	add	x1, x1, #0x370
  431b7c:	add	x1, x1, #0x8
  431b80:	ldrsb	w22, [x1, w2, uxtw]
  431b84:	b	431a60 <ferror@plt+0x2dad0>
  431b88:	bl	4313d0 <ferror@plt+0x2d440>
  431b8c:	mov	w20, w0
  431b90:	ldr	w0, [sp, #220]
  431b94:	bl	41fdf0 <ferror@plt+0x1be60>
  431b98:	mov	x5, x0
  431b9c:	mov	w1, w20
  431ba0:	mov	x4, x22
  431ba4:	mov	x0, x28
  431ba8:	adrp	x3, 478000 <ferror@plt+0x74070>
  431bac:	mov	w2, #0x2                   	// #2
  431bb0:	add	x3, x3, #0xeb0
  431bb4:	bl	4096e8 <ferror@plt+0x5758>
  431bb8:	b	4317bc <ferror@plt+0x2d82c>
  431bbc:	bl	4313d0 <ferror@plt+0x2d440>
  431bc0:	mov	w20, w0
  431bc4:	ldr	w0, [sp, #220]
  431bc8:	bl	41fdf0 <ferror@plt+0x1be60>
  431bcc:	mov	x4, x0
  431bd0:	mov	w1, w20
  431bd4:	mov	x0, x28
  431bd8:	adrp	x3, 478000 <ferror@plt+0x74070>
  431bdc:	mov	w2, #0x13                  	// #19
  431be0:	add	x3, x3, #0xf08
  431be4:	bl	4096e8 <ferror@plt+0x5758>
  431be8:	b	4317bc <ferror@plt+0x2d82c>
  431bec:	bl	4313d0 <ferror@plt+0x2d440>
  431bf0:	mov	w1, w0
  431bf4:	ldr	x4, [x21]
  431bf8:	mov	x0, x28
  431bfc:	adrp	x3, 478000 <ferror@plt+0x74070>
  431c00:	mov	w2, #0x13                  	// #19
  431c04:	add	x3, x3, #0xf70
  431c08:	bl	4096e8 <ferror@plt+0x5758>
  431c0c:	b	4317bc <ferror@plt+0x2d82c>
  431c10:	tbnz	w0, #31, 431c24 <ferror@plt+0x2dc94>
  431c14:	mov	x1, #0x0                   	// #0
  431c18:	bl	41f6d8 <ferror@plt+0x1b748>
  431c1c:	mov	w0, #0xffffffff            	// #-1
  431c20:	str	w0, [sp, #212]
  431c24:	ldr	w8, [sp, #224]
  431c28:	mov	w7, w27
  431c2c:	str	w8, [sp, #24]
  431c30:	mov	x6, x26
  431c34:	ldr	w8, [sp, #232]
  431c38:	mov	x5, x21
  431c3c:	str	w8, [sp, #32]
  431c40:	mov	x4, x22
  431c44:	ldr	w8, [sp, #240]
  431c48:	str	w8, [sp, #40]
  431c4c:	ldr	x8, [sp, #248]
  431c50:	str	x8, [sp, #48]
  431c54:	ldr	w1, [sp, #176]
  431c58:	ldr	w2, [sp, #188]
  431c5c:	ldr	w3, [sp, #196]
  431c60:	ldr	w0, [sp, #204]
  431c64:	ldr	x8, [sp, #256]
  431c68:	str	w25, [sp]
  431c6c:	str	w24, [sp, #8]
  431c70:	str	w23, [sp, #16]
  431c74:	str	x8, [sp, #56]
  431c78:	bl	430e30 <ferror@plt+0x2cea0>
  431c7c:	add	x1, sp, #0xd8
  431c80:	bl	430d70 <ferror@plt+0x2cde0>
  431c84:	ldr	w0, [sp, #204]
  431c88:	mov	w1, #0x3                   	// #3
  431c8c:	bl	430de8 <ferror@plt+0x2ce58>
  431c90:	mov	x12, #0x1030                	// #4144
  431c94:	sub	sp, sp, x12
  431c98:	stp	x29, x30, [sp]
  431c9c:	mov	x29, sp
  431ca0:	stp	x19, x20, [sp, #16]
  431ca4:	mov	w20, w1
  431ca8:	stp	x21, x22, [sp, #32]
  431cac:	mov	x21, x0
  431cb0:	mov	x22, x2
  431cb4:	b	431ccc <ferror@plt+0x2dd3c>
  431cb8:	b.gt	431d00 <ferror@plt+0x2dd70>
  431cbc:	bl	403e80 <__errno_location@plt>
  431cc0:	ldr	w19, [x0]
  431cc4:	cmp	w19, #0x4
  431cc8:	b.ne	431d2c <ferror@plt+0x2dd9c>  // b.any
  431ccc:	add	x1, sp, #0x30
  431cd0:	mov	w0, w20
  431cd4:	mov	x2, #0x1000                	// #4096
  431cd8:	bl	403d50 <read@plt>
  431cdc:	cmp	x0, #0x0
  431ce0:	cbnz	x0, 431cb8 <ferror@plt+0x2dd28>
  431ce4:	mov	w0, #0x2                   	// #2
  431ce8:	mov	x12, #0x1030                	// #4144
  431cec:	ldp	x29, x30, [sp]
  431cf0:	ldp	x19, x20, [sp, #16]
  431cf4:	ldp	x21, x22, [sp, #32]
  431cf8:	add	sp, sp, x12
  431cfc:	ret
  431d00:	mov	x2, x0
  431d04:	add	x1, sp, #0x30
  431d08:	mov	x0, x21
  431d0c:	bl	422268 <ferror@plt+0x1e2d8>
  431d10:	mov	w0, #0x1                   	// #1
  431d14:	mov	x12, #0x1030                	// #4144
  431d18:	ldp	x29, x30, [sp]
  431d1c:	ldp	x19, x20, [sp, #16]
  431d20:	ldp	x21, x22, [sp, #32]
  431d24:	add	sp, sp, x12
  431d28:	ret
  431d2c:	bl	4313d0 <ferror@plt+0x2d440>
  431d30:	mov	w20, w0
  431d34:	mov	w0, w19
  431d38:	bl	41fdf0 <ferror@plt+0x1be60>
  431d3c:	mov	w1, w20
  431d40:	mov	x4, x0
  431d44:	mov	w2, #0x1                   	// #1
  431d48:	mov	x0, x22
  431d4c:	adrp	x3, 478000 <ferror@plt+0x74070>
  431d50:	add	x3, x3, #0xfd8
  431d54:	bl	4096e8 <ferror@plt+0x5758>
  431d58:	mov	w0, #0x0                   	// #0
  431d5c:	mov	x12, #0x1030                	// #4144
  431d60:	ldp	x29, x30, [sp]
  431d64:	ldp	x19, x20, [sp, #16]
  431d68:	ldp	x21, x22, [sp, #32]
  431d6c:	add	sp, sp, x12
  431d70:	ret
  431d74:	nop
  431d78:	stp	x29, x30, [sp, #-32]!
  431d7c:	mov	x29, sp
  431d80:	str	x19, [sp, #16]
  431d84:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  431d88:	add	x19, x19, #0x8
  431d8c:	ldr	w0, [x19, #4]
  431d90:	cbnz	w0, 431da4 <ferror@plt+0x2de14>
  431d94:	adrp	x0, 479000 <ferror@plt+0x75070>
  431d98:	add	x0, x0, #0x8
  431d9c:	bl	41a418 <ferror@plt+0x16488>
  431da0:	str	w0, [x19, #4]
  431da4:	ldr	x19, [sp, #16]
  431da8:	ldp	x29, x30, [sp], #32
  431dac:	ret
  431db0:	sub	sp, sp, #0x140
  431db4:	mov	w8, #0xffffffff            	// #-1
  431db8:	mov	x9, x1
  431dbc:	stp	x29, x30, [sp, #80]
  431dc0:	add	x29, sp, #0x50
  431dc4:	stp	x19, x20, [sp, #96]
  431dc8:	stp	x23, x24, [sp, #128]
  431dcc:	stp	w8, w8, [sp, #176]
  431dd0:	ldr	x23, [sp, #328]
  431dd4:	cbz	x1, 432080 <ferror@plt+0x2e0f0>
  431dd8:	mov	x1, x0
  431ddc:	mov	w8, w3
  431de0:	and	w0, w3, #0x2
  431de4:	tbnz	w8, #1, 431fb8 <ferror@plt+0x2e028>
  431de8:	stp	x21, x22, [sp, #112]
  431dec:	mov	x20, x7
  431df0:	mov	x21, x6
  431df4:	cbz	x6, 432034 <ferror@plt+0x2e0a4>
  431df8:	tbnz	w8, #3, 431ff4 <ferror@plt+0x2e064>
  431dfc:	and	w3, w3, #0x10
  431e00:	cbz	x7, 4322a4 <ferror@plt+0x2e314>
  431e04:	cbnz	w3, 432040 <ferror@plt+0x2e0b0>
  431e08:	str	xzr, [x21]
  431e0c:	str	xzr, [x20]
  431e10:	cmp	w0, #0x0
  431e14:	add	x6, sp, #0xb0
  431e18:	cset	w11, ne  // ne = any
  431e1c:	cmp	x21, #0x0
  431e20:	csel	x6, x6, xzr, ne  // ne = any
  431e24:	add	x0, sp, #0xb4
  431e28:	cmp	x20, #0x0
  431e2c:	add	x10, sp, #0xb8
  431e30:	ubfx	x7, x8, #5, #1
  431e34:	csel	x0, x0, xzr, ne  // ne = any
  431e38:	ubfx	x3, x8, #6, #1
  431e3c:	str	w11, [sp]
  431e40:	str	w7, [sp, #8]
  431e44:	mvn	w7, w8
  431e48:	str	w3, [sp, #16]
  431e4c:	mov	x3, x2
  431e50:	stp	x4, x5, [sp, #24]
  431e54:	mov	x2, x9
  431e58:	and	w4, w7, #0x1
  431e5c:	stp	x10, xzr, [sp, #40]
  431e60:	ubfx	x7, x8, #3, #1
  431e64:	ubfx	x5, x8, #2, #1
  431e68:	stp	x6, x0, [sp, #56]
  431e6c:	ubfx	x6, x8, #7, #1
  431e70:	mov	w0, #0x0                   	// #0
  431e74:	str	x23, [sp, #72]
  431e78:	bl	431558 <ferror@plt+0x2d5c8>
  431e7c:	cbz	w0, 4321c8 <ferror@plt+0x2e238>
  431e80:	ldr	w0, [sp, #176]
  431e84:	mov	x24, #0x0                   	// #0
  431e88:	stp	x25, x26, [sp, #144]
  431e8c:	str	x27, [sp, #160]
  431e90:	tbnz	w0, #31, 431ea0 <ferror@plt+0x2df10>
  431e94:	mov	x0, #0x0                   	// #0
  431e98:	bl	422308 <ferror@plt+0x1e378>
  431e9c:	mov	x24, x0
  431ea0:	ldr	w1, [sp, #180]
  431ea4:	mov	x25, #0x0                   	// #0
  431ea8:	tbnz	w1, #31, 431ebc <ferror@plt+0x2df2c>
  431eac:	mov	x0, #0x0                   	// #0
  431eb0:	bl	422308 <ferror@plt+0x1e378>
  431eb4:	ldr	w1, [sp, #180]
  431eb8:	mov	x25, x0
  431ebc:	add	x27, sp, #0xc0
  431ec0:	mov	x22, #0x1                   	// #1
  431ec4:	mov	w26, #0xffffffff            	// #-1
  431ec8:	ldr	w3, [sp, #176]
  431ecc:	tbnz	w3, #31, 4320bc <ferror@plt+0x2e12c>
  431ed0:	add	x19, sp, #0x140
  431ed4:	mov	x2, x27
  431ed8:	str	xzr, [x2], #8
  431edc:	cmp	x2, x19
  431ee0:	b.ne	431ed8 <ferror@plt+0x2df48>  // b.any
  431ee4:	tbnz	w3, #31, 431f00 <ferror@plt+0x2df70>
  431ee8:	asr	w2, w3, #6
  431eec:	lsl	x4, x22, x3
  431ef0:	sxtw	x2, w2
  431ef4:	ldr	x0, [x27, x2, lsl #3]
  431ef8:	orr	x4, x4, x0
  431efc:	str	x4, [x27, x2, lsl #3]
  431f00:	tbnz	w1, #31, 431f1c <ferror@plt+0x2df8c>
  431f04:	asr	w2, w1, #6
  431f08:	lsl	x4, x22, x1
  431f0c:	sxtw	x2, w2
  431f10:	ldr	x0, [x27, x2, lsl #3]
  431f14:	orr	x4, x4, x0
  431f18:	str	x4, [x27, x2, lsl #3]
  431f1c:	cmp	w1, w3
  431f20:	mov	x4, #0x0                   	// #0
  431f24:	csel	w0, w1, w3, ge  // ge = tcont
  431f28:	mov	x2, #0x0                   	// #0
  431f2c:	add	w0, w0, #0x1
  431f30:	mov	x1, x27
  431f34:	mov	x3, #0x0                   	// #0
  431f38:	bl	403db0 <select@plt>
  431f3c:	tbnz	w0, #31, 4320d0 <ferror@plt+0x2e140>
  431f40:	ldr	w1, [sp, #176]
  431f44:	tbnz	w1, #31, 431f5c <ferror@plt+0x2dfcc>
  431f48:	asr	w2, w1, #6
  431f4c:	lsl	x0, x22, x1
  431f50:	ldr	x2, [x27, w2, sxtw #3]
  431f54:	tst	x0, x2
  431f58:	b.ne	432274 <ferror@plt+0x2e2e4>  // b.any
  431f5c:	ldr	w1, [sp, #180]
  431f60:	tbnz	w1, #31, 431ec8 <ferror@plt+0x2df38>
  431f64:	asr	w2, w1, #6
  431f68:	lsl	x0, x22, x1
  431f6c:	ldr	x2, [x27, w2, sxtw #3]
  431f70:	tst	x0, x2
  431f74:	b.eq	431ec8 <ferror@plt+0x2df38>  // b.none
  431f78:	mov	x2, x23
  431f7c:	mov	x0, x25
  431f80:	bl	431c90 <ferror@plt+0x2dd00>
  431f84:	cbz	w0, 43210c <ferror@plt+0x2e17c>
  431f88:	cmp	w0, #0x2
  431f8c:	b.ne	432254 <ferror@plt+0x2e2c4>  // b.any
  431f90:	ldr	w0, [sp, #180]
  431f94:	tbnz	w0, #31, 431fa0 <ferror@plt+0x2e010>
  431f98:	mov	x1, #0x0                   	// #0
  431f9c:	bl	41f6d8 <ferror@plt+0x1b748>
  431fa0:	ldr	w3, [sp, #176]
  431fa4:	mov	w1, #0xffffffff            	// #-1
  431fa8:	str	w26, [sp, #180]
  431fac:	tbz	w3, #31, 431ed4 <ferror@plt+0x2df44>
  431fb0:	mov	w22, #0x0                   	// #0
  431fb4:	b	432144 <ferror@plt+0x2e1b4>
  431fb8:	adrp	x1, 479000 <ferror@plt+0x75070>
  431fbc:	add	x1, x1, #0x370
  431fc0:	adrp	x2, 479000 <ferror@plt+0x75070>
  431fc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  431fc8:	add	x1, x1, #0x58
  431fcc:	add	x2, x2, #0x28
  431fd0:	add	x0, x0, #0x108
  431fd4:	mov	w19, #0x0                   	// #0
  431fd8:	bl	414da8 <ferror@plt+0x10e18>
  431fdc:	mov	w0, w19
  431fe0:	ldp	x29, x30, [sp, #80]
  431fe4:	ldp	x19, x20, [sp, #96]
  431fe8:	ldp	x23, x24, [sp, #128]
  431fec:	add	sp, sp, #0x140
  431ff0:	ret
  431ff4:	adrp	x1, 479000 <ferror@plt+0x75070>
  431ff8:	add	x1, x1, #0x370
  431ffc:	add	x1, x1, #0x58
  432000:	mov	w19, #0x0                   	// #0
  432004:	adrp	x2, 479000 <ferror@plt+0x75070>
  432008:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43200c:	add	x2, x2, #0x50
  432010:	add	x0, x0, #0x108
  432014:	bl	414da8 <ferror@plt+0x10e18>
  432018:	mov	w0, w19
  43201c:	ldp	x29, x30, [sp, #80]
  432020:	ldp	x19, x20, [sp, #96]
  432024:	ldp	x21, x22, [sp, #112]
  432028:	ldp	x23, x24, [sp, #128]
  43202c:	add	sp, sp, #0x140
  432030:	ret
  432034:	and	w3, w3, #0x10
  432038:	cbz	x7, 4320c8 <ferror@plt+0x2e138>
  43203c:	cbz	w3, 431e0c <ferror@plt+0x2de7c>
  432040:	adrp	x1, 479000 <ferror@plt+0x75070>
  432044:	add	x1, x1, #0x370
  432048:	add	x1, x1, #0x58
  43204c:	mov	w19, #0x0                   	// #0
  432050:	adrp	x2, 479000 <ferror@plt+0x75070>
  432054:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432058:	add	x2, x2, #0x98
  43205c:	add	x0, x0, #0x108
  432060:	bl	414da8 <ferror@plt+0x10e18>
  432064:	mov	w0, w19
  432068:	ldp	x29, x30, [sp, #80]
  43206c:	ldp	x19, x20, [sp, #96]
  432070:	ldp	x21, x22, [sp, #112]
  432074:	ldp	x23, x24, [sp, #128]
  432078:	add	sp, sp, #0x140
  43207c:	ret
  432080:	adrp	x1, 479000 <ferror@plt+0x75070>
  432084:	add	x1, x1, #0x370
  432088:	add	x1, x1, #0x58
  43208c:	mov	w19, #0x0                   	// #0
  432090:	adrp	x2, 442000 <ferror@plt+0x3e070>
  432094:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432098:	add	x2, x2, #0x708
  43209c:	add	x0, x0, #0x108
  4320a0:	bl	414da8 <ferror@plt+0x10e18>
  4320a4:	mov	w0, w19
  4320a8:	ldp	x29, x30, [sp, #80]
  4320ac:	ldp	x19, x20, [sp, #96]
  4320b0:	ldp	x23, x24, [sp, #128]
  4320b4:	add	sp, sp, #0x140
  4320b8:	ret
  4320bc:	tbnz	w1, #31, 431fb0 <ferror@plt+0x2e020>
  4320c0:	add	x19, sp, #0x140
  4320c4:	b	431ed4 <ferror@plt+0x2df44>
  4320c8:	mov	w0, w3
  4320cc:	b	431e10 <ferror@plt+0x2de80>
  4320d0:	bl	403e80 <__errno_location@plt>
  4320d4:	ldr	w19, [x0]
  4320d8:	cmp	w19, #0x4
  4320dc:	b.eq	432254 <ferror@plt+0x2e2c4>  // b.none
  4320e0:	bl	4313d0 <ferror@plt+0x2d440>
  4320e4:	mov	w22, w0
  4320e8:	mov	w0, w19
  4320ec:	bl	41fdf0 <ferror@plt+0x1be60>
  4320f0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4320f4:	mov	x4, x0
  4320f8:	mov	w1, w22
  4320fc:	add	x3, x3, #0xd8
  432100:	mov	x0, x23
  432104:	mov	w2, #0x1                   	// #1
  432108:	bl	4096e8 <ferror@plt+0x5758>
  43210c:	ldr	w0, [sp, #176]
  432110:	tbz	w0, #31, 43225c <ferror@plt+0x2e2cc>
  432114:	ldr	w0, [sp, #180]
  432118:	mov	w22, #0x1                   	// #1
  43211c:	tbnz	w0, #31, 432144 <ferror@plt+0x2e1b4>
  432120:	mov	x1, #0x0                   	// #0
  432124:	bl	41f6d8 <ferror@plt+0x1b748>
  432128:	mov	w0, #0xffffffff            	// #-1
  43212c:	str	w0, [sp, #180]
  432130:	b	432144 <ferror@plt+0x2e1b4>
  432134:	bl	403e80 <__errno_location@plt>
  432138:	ldr	w19, [x0]
  43213c:	cmp	w19, #0x4
  432140:	b.ne	4321e8 <ferror@plt+0x2e258>  // b.any
  432144:	ldr	w0, [sp, #184]
  432148:	add	x1, sp, #0xbc
  43214c:	mov	w2, #0x0                   	// #0
  432150:	bl	403f00 <waitpid@plt>
  432154:	tbnz	w0, #31, 432134 <ferror@plt+0x2e1a4>
  432158:	cbnz	w22, 432220 <ferror@plt+0x2e290>
  43215c:	ldr	x0, [sp, #320]
  432160:	cbz	x0, 432170 <ferror@plt+0x2e1e0>
  432164:	ldr	x1, [sp, #320]
  432168:	ldr	w0, [sp, #188]
  43216c:	str	w0, [x1]
  432170:	cbz	x21, 432184 <ferror@plt+0x2e1f4>
  432174:	mov	x0, x24
  432178:	mov	w1, #0x0                   	// #0
  43217c:	bl	421c98 <ferror@plt+0x1dd08>
  432180:	str	x0, [x21]
  432184:	mov	w19, #0x1                   	// #1
  432188:	cbz	x20, 4322b0 <ferror@plt+0x2e320>
  43218c:	mov	x0, x25
  432190:	mov	w1, #0x0                   	// #0
  432194:	bl	421c98 <ferror@plt+0x1dd08>
  432198:	ldp	x21, x22, [sp, #112]
  43219c:	ldp	x25, x26, [sp, #144]
  4321a0:	ldr	x27, [sp, #160]
  4321a4:	str	x0, [x20]
  4321a8:	mov	w0, w19
  4321ac:	ldp	x29, x30, [sp, #80]
  4321b0:	ldp	x19, x20, [sp, #96]
  4321b4:	ldp	x23, x24, [sp, #128]
  4321b8:	add	sp, sp, #0x140
  4321bc:	ret
  4321c0:	ldp	x25, x26, [sp, #144]
  4321c4:	ldr	x27, [sp, #160]
  4321c8:	mov	w19, #0x0                   	// #0
  4321cc:	mov	w0, w19
  4321d0:	ldp	x29, x30, [sp, #80]
  4321d4:	ldp	x19, x20, [sp, #96]
  4321d8:	ldp	x21, x22, [sp, #112]
  4321dc:	ldp	x23, x24, [sp, #128]
  4321e0:	add	sp, sp, #0x140
  4321e4:	ret
  4321e8:	cmp	w19, #0xa
  4321ec:	b.eq	4322c0 <ferror@plt+0x2e330>  // b.none
  4321f0:	cbnz	w22, 432220 <ferror@plt+0x2e290>
  4321f4:	bl	4313d0 <ferror@plt+0x2d440>
  4321f8:	mov	w20, w0
  4321fc:	mov	w0, w19
  432200:	bl	41fdf0 <ferror@plt+0x1be60>
  432204:	adrp	x3, 479000 <ferror@plt+0x75070>
  432208:	mov	x4, x0
  43220c:	mov	w1, w20
  432210:	mov	x0, x23
  432214:	add	x3, x3, #0x268
  432218:	mov	w2, #0x1                   	// #1
  43221c:	bl	4096e8 <ferror@plt+0x5758>
  432220:	cbz	x24, 432230 <ferror@plt+0x2e2a0>
  432224:	mov	x0, x24
  432228:	mov	w1, #0x1                   	// #1
  43222c:	bl	421c98 <ferror@plt+0x1dd08>
  432230:	cbz	x25, 4321c0 <ferror@plt+0x2e230>
  432234:	mov	x0, x25
  432238:	mov	w1, #0x1                   	// #1
  43223c:	mov	w19, #0x0                   	// #0
  432240:	bl	421c98 <ferror@plt+0x1dd08>
  432244:	ldp	x21, x22, [sp, #112]
  432248:	ldp	x25, x26, [sp, #144]
  43224c:	ldr	x27, [sp, #160]
  432250:	b	431fdc <ferror@plt+0x2e04c>
  432254:	ldr	w1, [sp, #180]
  432258:	b	431ec8 <ferror@plt+0x2df38>
  43225c:	mov	x1, #0x0                   	// #0
  432260:	bl	41f6d8 <ferror@plt+0x1b748>
  432264:	mov	w1, #0xffffffff            	// #-1
  432268:	ldr	w0, [sp, #180]
  43226c:	str	w1, [sp, #176]
  432270:	b	432118 <ferror@plt+0x2e188>
  432274:	mov	x2, x23
  432278:	mov	x0, x24
  43227c:	bl	431c90 <ferror@plt+0x2dd00>
  432280:	cbz	w0, 43210c <ferror@plt+0x2e17c>
  432284:	cmp	w0, #0x2
  432288:	b.ne	431f5c <ferror@plt+0x2dfcc>  // b.any
  43228c:	ldr	w0, [sp, #176]
  432290:	tbnz	w0, #31, 43229c <ferror@plt+0x2e30c>
  432294:	mov	x1, #0x0                   	// #0
  432298:	bl	41f6d8 <ferror@plt+0x1b748>
  43229c:	str	w26, [sp, #176]
  4322a0:	b	431f5c <ferror@plt+0x2dfcc>
  4322a4:	mov	w0, w3
  4322a8:	str	xzr, [x6]
  4322ac:	b	431e10 <ferror@plt+0x2de80>
  4322b0:	ldp	x21, x22, [sp, #112]
  4322b4:	ldp	x25, x26, [sp, #144]
  4322b8:	ldr	x27, [sp, #160]
  4322bc:	b	431fdc <ferror@plt+0x2e04c>
  4322c0:	ldr	x0, [sp, #320]
  4322c4:	cbz	x0, 4322e8 <ferror@plt+0x2e358>
  4322c8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4322cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4322d0:	add	x2, x2, #0x120
  4322d4:	add	x0, x0, #0x108
  4322d8:	mov	w1, #0x10                  	// #16
  4322dc:	bl	414ae8 <ferror@plt+0x10b58>
  4322e0:	cbz	w22, 432164 <ferror@plt+0x2e1d4>
  4322e4:	b	432220 <ferror@plt+0x2e290>
  4322e8:	cbz	w22, 432170 <ferror@plt+0x2e1e0>
  4322ec:	b	432220 <ferror@plt+0x2e290>
  4322f0:	sub	sp, sp, #0x60
  4322f4:	mov	x9, x1
  4322f8:	stp	x29, x30, [sp, #80]
  4322fc:	add	x29, sp, #0x50
  432300:	ldp	x10, x11, [sp, #96]
  432304:	cbz	x1, 432420 <ferror@plt+0x2e490>
  432308:	mov	w8, w3
  43230c:	mov	x1, x0
  432310:	mov	x3, x2
  432314:	cbz	x10, 43231c <ferror@plt+0x2e38c>
  432318:	tbnz	w8, #3, 432390 <ferror@plt+0x2e400>
  43231c:	cbz	x11, 432324 <ferror@plt+0x2e394>
  432320:	tbnz	w8, #4, 4323c0 <ferror@plt+0x2e430>
  432324:	and	w0, w8, #0x20
  432328:	cbz	x7, 432330 <ferror@plt+0x2e3a0>
  43232c:	cbnz	w0, 4323f0 <ferror@plt+0x2e460>
  432330:	cmp	w0, #0x0
  432334:	ubfx	x13, x8, #4, #1
  432338:	cset	w12, ne  // ne = any
  43233c:	str	w12, [sp, #8]
  432340:	mvn	w12, w8
  432344:	stp	x4, x5, [sp, #24]
  432348:	ubfx	x2, x8, #6, #1
  43234c:	ldr	x5, [sp, #112]
  432350:	eor	x0, x8, #0x2
  432354:	str	w13, [sp]
  432358:	and	w4, w12, #0x1
  43235c:	str	w2, [sp, #16]
  432360:	ubfx	w0, w0, #1, #1
  432364:	stp	x6, x7, [sp, #40]
  432368:	mov	x2, x9
  43236c:	ubfx	x7, x8, #3, #1
  432370:	stp	x10, x11, [sp, #56]
  432374:	ubfx	x6, x8, #7, #1
  432378:	str	x5, [sp, #72]
  43237c:	ubfx	x5, x8, #2, #1
  432380:	bl	431558 <ferror@plt+0x2d5c8>
  432384:	ldp	x29, x30, [sp, #80]
  432388:	add	sp, sp, #0x60
  43238c:	ret
  432390:	adrp	x1, 479000 <ferror@plt+0x75070>
  432394:	add	x1, x1, #0x370
  432398:	add	x1, x1, #0x68
  43239c:	adrp	x2, 479000 <ferror@plt+0x75070>
  4323a0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4323a4:	add	x2, x2, #0x50
  4323a8:	add	x0, x0, #0x108
  4323ac:	bl	414da8 <ferror@plt+0x10e18>
  4323b0:	mov	w0, #0x0                   	// #0
  4323b4:	ldp	x29, x30, [sp, #80]
  4323b8:	add	sp, sp, #0x60
  4323bc:	ret
  4323c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4323c4:	add	x1, x1, #0x370
  4323c8:	add	x1, x1, #0x68
  4323cc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4323d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4323d4:	add	x2, x2, #0x98
  4323d8:	add	x0, x0, #0x108
  4323dc:	bl	414da8 <ferror@plt+0x10e18>
  4323e0:	mov	w0, #0x0                   	// #0
  4323e4:	ldp	x29, x30, [sp, #80]
  4323e8:	add	sp, sp, #0x60
  4323ec:	ret
  4323f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4323f4:	add	x1, x1, #0x370
  4323f8:	add	x1, x1, #0x68
  4323fc:	adrp	x2, 479000 <ferror@plt+0x75070>
  432400:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432404:	add	x2, x2, #0x290
  432408:	add	x0, x0, #0x108
  43240c:	bl	414da8 <ferror@plt+0x10e18>
  432410:	mov	w0, #0x0                   	// #0
  432414:	ldp	x29, x30, [sp, #80]
  432418:	add	sp, sp, #0x60
  43241c:	ret
  432420:	adrp	x1, 479000 <ferror@plt+0x75070>
  432424:	add	x1, x1, #0x370
  432428:	add	x1, x1, #0x68
  43242c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  432430:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432434:	add	x2, x2, #0x708
  432438:	add	x0, x0, #0x108
  43243c:	bl	414da8 <ferror@plt+0x10e18>
  432440:	mov	w0, #0x0                   	// #0
  432444:	ldp	x29, x30, [sp, #80]
  432448:	add	sp, sp, #0x60
  43244c:	ret
  432450:	sub	sp, sp, #0x30
  432454:	stp	x29, x30, [sp, #32]
  432458:	add	x29, sp, #0x20
  43245c:	cbz	x1, 432480 <ferror@plt+0x2e4f0>
  432460:	mov	x8, x7
  432464:	stp	xzr, xzr, [sp]
  432468:	mov	x7, #0x0                   	// #0
  43246c:	str	x8, [sp, #16]
  432470:	bl	4322f0 <ferror@plt+0x2e360>
  432474:	ldp	x29, x30, [sp, #32]
  432478:	add	sp, sp, #0x30
  43247c:	ret
  432480:	adrp	x1, 479000 <ferror@plt+0x75070>
  432484:	add	x1, x1, #0x370
  432488:	add	x1, x1, #0x88
  43248c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  432490:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432494:	add	x2, x2, #0x708
  432498:	add	x0, x0, #0x108
  43249c:	bl	414da8 <ferror@plt+0x10e18>
  4324a0:	mov	w0, #0x0                   	// #0
  4324a4:	ldp	x29, x30, [sp, #32]
  4324a8:	add	sp, sp, #0x30
  4324ac:	ret
  4324b0:	sub	sp, sp, #0x60
  4324b4:	stp	x29, x30, [sp, #16]
  4324b8:	add	x29, sp, #0x10
  4324bc:	stp	x19, x20, [sp, #32]
  4324c0:	str	xzr, [sp, #88]
  4324c4:	cbz	x0, 432564 <ferror@plt+0x2e5d4>
  4324c8:	mov	x20, x4
  4324cc:	stp	x21, x22, [sp, #48]
  4324d0:	mov	x21, x1
  4324d4:	mov	x22, x2
  4324d8:	mov	x1, #0x0                   	// #0
  4324dc:	add	x2, sp, #0x58
  4324e0:	str	x23, [sp, #64]
  4324e4:	mov	x23, x3
  4324e8:	mov	x3, x4
  4324ec:	bl	41cb38 <ferror@plt+0x18ba8>
  4324f0:	mov	w19, w0
  4324f4:	cbnz	w0, 432514 <ferror@plt+0x2e584>
  4324f8:	mov	w0, w19
  4324fc:	ldp	x29, x30, [sp, #16]
  432500:	ldp	x19, x20, [sp, #32]
  432504:	ldp	x21, x22, [sp, #48]
  432508:	ldr	x23, [sp, #64]
  43250c:	add	sp, sp, #0x60
  432510:	ret
  432514:	ldr	x1, [sp, #88]
  432518:	stp	x23, x20, [sp]
  43251c:	mov	x7, x22
  432520:	mov	x6, x21
  432524:	mov	x5, #0x0                   	// #0
  432528:	mov	x4, #0x0                   	// #0
  43252c:	mov	w3, #0x4                   	// #4
  432530:	mov	x2, #0x0                   	// #0
  432534:	mov	x0, #0x0                   	// #0
  432538:	bl	431db0 <ferror@plt+0x2de20>
  43253c:	mov	w19, w0
  432540:	ldr	x0, [sp, #88]
  432544:	bl	4212a0 <ferror@plt+0x1d310>
  432548:	mov	w0, w19
  43254c:	ldp	x29, x30, [sp, #16]
  432550:	ldp	x19, x20, [sp, #32]
  432554:	ldp	x21, x22, [sp, #48]
  432558:	ldr	x23, [sp, #64]
  43255c:	add	sp, sp, #0x60
  432560:	ret
  432564:	adrp	x1, 479000 <ferror@plt+0x75070>
  432568:	add	x1, x1, #0x370
  43256c:	add	x1, x1, #0x98
  432570:	mov	w19, #0x0                   	// #0
  432574:	adrp	x2, 441000 <ferror@plt+0x3d070>
  432578:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43257c:	add	x2, x2, #0x538
  432580:	add	x0, x0, #0x108
  432584:	bl	414da8 <ferror@plt+0x10e18>
  432588:	mov	w0, w19
  43258c:	ldp	x29, x30, [sp, #16]
  432590:	ldp	x19, x20, [sp, #32]
  432594:	add	sp, sp, #0x60
  432598:	ret
  43259c:	nop
  4325a0:	stp	x29, x30, [sp, #-48]!
  4325a4:	mov	x29, sp
  4325a8:	stp	x19, x20, [sp, #16]
  4325ac:	str	xzr, [sp, #40]
  4325b0:	cbz	x0, 432620 <ferror@plt+0x2e690>
  4325b4:	mov	x3, x1
  4325b8:	mov	x20, x1
  4325bc:	add	x2, sp, #0x28
  4325c0:	mov	x1, #0x0                   	// #0
  4325c4:	bl	41cb38 <ferror@plt+0x18ba8>
  4325c8:	mov	w19, w0
  4325cc:	cbnz	w0, 4325e0 <ferror@plt+0x2e650>
  4325d0:	mov	w0, w19
  4325d4:	ldp	x19, x20, [sp, #16]
  4325d8:	ldp	x29, x30, [sp], #48
  4325dc:	ret
  4325e0:	ldr	x1, [sp, #40]
  4325e4:	mov	x7, x20
  4325e8:	mov	x6, #0x0                   	// #0
  4325ec:	mov	x5, #0x0                   	// #0
  4325f0:	mov	x4, #0x0                   	// #0
  4325f4:	mov	w3, #0x4                   	// #4
  4325f8:	mov	x2, #0x0                   	// #0
  4325fc:	mov	x0, #0x0                   	// #0
  432600:	bl	432450 <ferror@plt+0x2e4c0>
  432604:	mov	w19, w0
  432608:	ldr	x0, [sp, #40]
  43260c:	bl	4212a0 <ferror@plt+0x1d310>
  432610:	mov	w0, w19
  432614:	ldp	x19, x20, [sp, #16]
  432618:	ldp	x29, x30, [sp], #48
  43261c:	ret
  432620:	adrp	x1, 479000 <ferror@plt+0x75070>
  432624:	add	x1, x1, #0x370
  432628:	add	x1, x1, #0xb8
  43262c:	mov	w19, #0x0                   	// #0
  432630:	adrp	x2, 441000 <ferror@plt+0x3d070>
  432634:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432638:	add	x2, x2, #0x538
  43263c:	add	x0, x0, #0x108
  432640:	bl	414da8 <ferror@plt+0x10e18>
  432644:	mov	w0, w19
  432648:	ldp	x19, x20, [sp, #16]
  43264c:	ldp	x29, x30, [sp], #48
  432650:	ret
  432654:	nop
  432658:	stp	x29, x30, [sp, #-48]!
  43265c:	mov	x29, sp
  432660:	stp	x19, x20, [sp, #16]
  432664:	mov	w19, w0
  432668:	mov	x20, x1
  43266c:	str	x21, [sp, #32]
  432670:	ands	w21, w0, #0x7f
  432674:	b.ne	432698 <ferror@plt+0x2e708>  // b.any
  432678:	ubfx	x19, x19, #8, #8
  43267c:	cbnz	w19, 4326e8 <ferror@plt+0x2e758>
  432680:	mov	w21, #0x1                   	// #1
  432684:	mov	w0, w21
  432688:	ldp	x19, x20, [sp, #16]
  43268c:	ldr	x21, [sp, #32]
  432690:	ldp	x29, x30, [sp], #48
  432694:	ret
  432698:	add	w0, w21, #0x1
  43269c:	sbfx	x0, x0, #1, #7
  4326a0:	cmp	w0, #0x0
  4326a4:	b.gt	43271c <ferror@plt+0x2e78c>
  4326a8:	and	w0, w19, #0xff
  4326ac:	cmp	w0, #0x7f
  4326b0:	b.eq	432754 <ferror@plt+0x2e7c4>  // b.none
  4326b4:	bl	4313d0 <ferror@plt+0x2d440>
  4326b8:	mov	w21, #0x0                   	// #0
  4326bc:	mov	w1, w0
  4326c0:	mov	w2, #0x13                  	// #19
  4326c4:	mov	x0, x20
  4326c8:	adrp	x3, 479000 <ferror@plt+0x75070>
  4326cc:	add	x3, x3, #0x350
  4326d0:	bl	4096e8 <ferror@plt+0x5758>
  4326d4:	mov	w0, w21
  4326d8:	ldp	x19, x20, [sp, #16]
  4326dc:	ldr	x21, [sp, #32]
  4326e0:	ldp	x29, x30, [sp], #48
  4326e4:	ret
  4326e8:	bl	431d78 <ferror@plt+0x2dde8>
  4326ec:	mov	w1, w0
  4326f0:	and	x4, x19, #0xff
  4326f4:	mov	x0, x20
  4326f8:	mov	w2, w19
  4326fc:	adrp	x3, 479000 <ferror@plt+0x75070>
  432700:	add	x3, x3, #0x2d8
  432704:	bl	4096e8 <ferror@plt+0x5758>
  432708:	mov	w0, w21
  43270c:	ldp	x19, x20, [sp, #16]
  432710:	ldr	x21, [sp, #32]
  432714:	ldp	x29, x30, [sp], #48
  432718:	ret
  43271c:	bl	4313d0 <ferror@plt+0x2d440>
  432720:	mov	w1, w0
  432724:	and	x4, x21, #0x7f
  432728:	mov	x0, x20
  43272c:	mov	w2, #0x13                  	// #19
  432730:	mov	w21, #0x0                   	// #0
  432734:	adrp	x3, 479000 <ferror@plt+0x75070>
  432738:	add	x3, x3, #0x300
  43273c:	bl	4096e8 <ferror@plt+0x5758>
  432740:	mov	w0, w21
  432744:	ldp	x19, x20, [sp, #16]
  432748:	ldr	x21, [sp, #32]
  43274c:	ldp	x29, x30, [sp], #48
  432750:	ret
  432754:	bl	4313d0 <ferror@plt+0x2d440>
  432758:	mov	w21, #0x0                   	// #0
  43275c:	mov	w1, w0
  432760:	ubfx	x4, x19, #8, #8
  432764:	mov	x0, x20
  432768:	mov	w2, #0x13                  	// #19
  43276c:	adrp	x3, 479000 <ferror@plt+0x75070>
  432770:	add	x3, x3, #0x328
  432774:	bl	4096e8 <ferror@plt+0x5758>
  432778:	mov	w0, w21
  43277c:	ldp	x19, x20, [sp, #16]
  432780:	ldr	x21, [sp, #32]
  432784:	ldp	x29, x30, [sp], #48
  432788:	ret
  43278c:	nop
  432790:	ret
  432794:	nop
  432798:	stp	x29, x30, [sp, #-32]!
  43279c:	mov	x29, sp
  4327a0:	stp	x19, x20, [sp, #16]
  4327a4:	mov	x19, x0
  4327a8:	ldr	w2, [x0, #8]
  4327ac:	ldrb	w0, [x0, #20]
  4327b0:	add	w1, w1, w2
  4327b4:	and	w2, w0, #0x1
  4327b8:	ldp	w0, w3, [x19, #12]
  4327bc:	add	w2, w1, w2
  4327c0:	mul	w2, w2, w3
  4327c4:	cmp	w0, w2
  4327c8:	b.cs	43282c <ferror@plt+0x2e89c>  // b.hs, b.nlast
  4327cc:	cmp	w2, #0x1
  4327d0:	b.ls	432838 <ferror@plt+0x2e8a8>  // b.plast
  4327d4:	mov	w1, #0x1                   	// #1
  4327d8:	lsl	w1, w1, #1
  4327dc:	cmp	w1, #0x0
  4327e0:	ccmp	w2, w1, #0x0, ne  // ne = any
  4327e4:	b.hi	4327d8 <ferror@plt+0x2e848>  // b.pmore
  4327e8:	cbnz	w1, 432844 <ferror@plt+0x2e8b4>
  4327ec:	cmp	w2, #0x10
  4327f0:	mov	w1, #0x10                  	// #16
  4327f4:	csel	w20, w2, w1, cs  // cs = hs, nlast
  4327f8:	csel	w1, w2, w1, cs  // cs = hs, nlast
  4327fc:	ldr	x0, [x19]
  432800:	bl	413600 <ferror@plt+0xf670>
  432804:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432808:	ldr	w1, [x1, #52]
  43280c:	str	x0, [x19]
  432810:	cbz	w1, 432828 <ferror@plt+0x2e898>
  432814:	ldr	w3, [x19, #12]
  432818:	mov	w1, #0x0                   	// #0
  43281c:	sub	w2, w20, w3
  432820:	add	x0, x0, w3, uxtw
  432824:	bl	403880 <memset@plt>
  432828:	str	w20, [x19, #12]
  43282c:	ldp	x19, x20, [sp, #16]
  432830:	ldp	x29, x30, [sp], #32
  432834:	ret
  432838:	mov	x1, #0x10                  	// #16
  43283c:	mov	w20, w1
  432840:	b	4327fc <ferror@plt+0x2e86c>
  432844:	cmp	w1, #0x10
  432848:	mov	w2, #0x10                  	// #16
  43284c:	csel	w20, w1, w2, cs  // cs = hs, nlast
  432850:	csel	w1, w1, w2, cs  // cs = hs, nlast
  432854:	b	4327fc <ferror@plt+0x2e86c>
  432858:	stp	x29, x30, [sp, #-32]!
  43285c:	mov	x29, sp
  432860:	stp	x19, x20, [sp, #16]
  432864:	ldp	w2, w20, [x0, #8]
  432868:	add	w1, w1, w2
  43286c:	cmp	w1, w20
  432870:	b.ls	43290c <ferror@plt+0x2e97c>  // b.plast
  432874:	mov	x19, x0
  432878:	cmp	w1, #0x1
  43287c:	b.ls	432918 <ferror@plt+0x2e988>  // b.plast
  432880:	mov	w2, #0x1                   	// #1
  432884:	nop
  432888:	lsl	w2, w2, #1
  43288c:	cmp	w2, #0x0
  432890:	ccmp	w1, w2, #0x0, ne  // ne = any
  432894:	b.hi	432888 <ferror@plt+0x2e8f8>  // b.pmore
  432898:	cbnz	w2, 432924 <ferror@plt+0x2e994>
  43289c:	cmp	w1, #0x10
  4328a0:	mov	w2, #0x10                  	// #16
  4328a4:	csel	w0, w1, w2, cs  // cs = hs, nlast
  4328a8:	csel	w2, w1, w2, cs  // cs = hs, nlast
  4328ac:	lsl	x1, x0, #3
  4328b0:	ldr	x0, [x19]
  4328b4:	str	w2, [x19, #12]
  4328b8:	bl	413600 <ferror@plt+0xf670>
  4328bc:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4328c0:	ldr	w1, [x1, #52]
  4328c4:	str	x0, [x19]
  4328c8:	cbz	w1, 43290c <ferror@plt+0x2e97c>
  4328cc:	ldr	w1, [x19, #12]
  4328d0:	cmp	w20, w1
  4328d4:	b.cs	43290c <ferror@plt+0x2e97c>  // b.hs, b.nlast
  4328d8:	mov	w2, w20
  4328dc:	sub	w1, w1, #0x1
  4328e0:	sub	w1, w1, w20
  4328e4:	add	x2, x2, #0x1
  4328e8:	add	x1, x1, x2
  4328ec:	ubfiz	x20, x20, #3, #32
  4328f0:	lsl	x1, x1, #3
  4328f4:	b	4328fc <ferror@plt+0x2e96c>
  4328f8:	ldr	x0, [x19]
  4328fc:	str	xzr, [x0, x20]
  432900:	add	x20, x20, #0x8
  432904:	cmp	x20, x1
  432908:	b.ne	4328f8 <ferror@plt+0x2e968>  // b.any
  43290c:	ldp	x19, x20, [sp, #16]
  432910:	ldp	x29, x30, [sp], #32
  432914:	ret
  432918:	mov	x1, #0x80                  	// #128
  43291c:	mov	w2, #0x10                  	// #16
  432920:	b	4328b0 <ferror@plt+0x2e920>
  432924:	cmp	w2, #0x10
  432928:	mov	w1, #0x10                  	// #16
  43292c:	csel	w0, w2, w1, cs  // cs = hs, nlast
  432930:	csel	w2, w2, w1, cs  // cs = hs, nlast
  432934:	lsl	x1, x0, #3
  432938:	b	4328b0 <ferror@plt+0x2e920>
  43293c:	nop
  432940:	stp	x29, x30, [sp, #-48]!
  432944:	mov	x29, sp
  432948:	stp	x19, x20, [sp, #16]
  43294c:	mov	x19, x0
  432950:	stp	x21, x22, [sp, #32]
  432954:	mov	w22, w1
  432958:	ldr	x21, [x0]
  43295c:	tbnz	w22, #0, 43297c <ferror@plt+0x2e9ec>
  432960:	tbz	w22, #1, 4329cc <ferror@plt+0x2ea3c>
  432964:	stp	xzr, xzr, [x19]
  432968:	mov	x0, x21
  43296c:	ldp	x19, x20, [sp, #16]
  432970:	ldp	x21, x22, [sp, #32]
  432974:	ldp	x29, x30, [sp], #48
  432978:	ret
  43297c:	ldr	x1, [x0, #32]
  432980:	cbz	x1, 4329bc <ferror@plt+0x2ea2c>
  432984:	ldr	w0, [x0, #8]
  432988:	cbz	w0, 4329bc <ferror@plt+0x2ea2c>
  43298c:	mov	w20, #0x0                   	// #0
  432990:	b	432998 <ferror@plt+0x2ea08>
  432994:	ldr	x1, [x19, #32]
  432998:	ldr	w0, [x19, #16]
  43299c:	mul	w0, w20, w0
  4329a0:	add	w20, w20, #0x1
  4329a4:	add	x0, x21, x0
  4329a8:	blr	x1
  4329ac:	ldr	w0, [x19, #8]
  4329b0:	ldr	x21, [x19]
  4329b4:	cmp	w0, w20
  4329b8:	b.hi	432994 <ferror@plt+0x2ea04>  // b.pmore
  4329bc:	mov	x0, x21
  4329c0:	mov	x21, #0x0                   	// #0
  4329c4:	bl	413678 <ferror@plt+0xf6e8>
  4329c8:	tbnz	w22, #1, 432964 <ferror@plt+0x2e9d4>
  4329cc:	mov	x1, x19
  4329d0:	mov	x0, #0x28                  	// #40
  4329d4:	bl	41e510 <ferror@plt+0x1a580>
  4329d8:	mov	x0, x21
  4329dc:	ldp	x19, x20, [sp, #16]
  4329e0:	ldp	x21, x22, [sp, #32]
  4329e4:	ldp	x29, x30, [sp], #48
  4329e8:	ret
  4329ec:	nop
  4329f0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4329f4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4329f8:	add	x2, x2, #0x448
  4329fc:	add	x1, x1, #0x4e0
  432a00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432a04:	add	x0, x0, #0x108
  432a08:	b	414da8 <ferror@plt+0x10e18>
  432a0c:	nop
  432a10:	stp	x29, x30, [sp, #-64]!
  432a14:	mov	x29, sp
  432a18:	stp	x19, x20, [sp, #16]
  432a1c:	cbnz	w2, 432a54 <ferror@plt+0x2eac4>
  432a20:	adrp	x1, 479000 <ferror@plt+0x75070>
  432a24:	add	x1, x1, #0x4e0
  432a28:	add	x1, x1, #0x20
  432a2c:	mov	x19, #0x0                   	// #0
  432a30:	adrp	x2, 479000 <ferror@plt+0x75070>
  432a34:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432a38:	add	x2, x2, #0x450
  432a3c:	add	x0, x0, #0x108
  432a40:	bl	414da8 <ferror@plt+0x10e18>
  432a44:	mov	x0, x19
  432a48:	ldp	x19, x20, [sp, #16]
  432a4c:	ldp	x29, x30, [sp], #64
  432a50:	ret
  432a54:	mov	w20, w2
  432a58:	stp	x21, x22, [sp, #32]
  432a5c:	mov	w21, w3
  432a60:	mov	w22, w0
  432a64:	mov	x0, #0x28                  	// #40
  432a68:	str	x23, [sp, #48]
  432a6c:	mov	w23, w1
  432a70:	bl	41df20 <ferror@plt+0x19f90>
  432a74:	ldrb	w1, [x0, #20]
  432a78:	cmp	w23, #0x0
  432a7c:	mov	w2, #0x1                   	// #1
  432a80:	cset	w4, ne  // ne = any
  432a84:	cmp	w22, #0x0
  432a88:	cset	w3, ne  // ne = any
  432a8c:	and	w1, w1, #0xfffffffc
  432a90:	orr	w4, w3, w4, lsl #1
  432a94:	stp	xzr, xzr, [x0]
  432a98:	orr	w4, w4, w1
  432a9c:	str	w20, [x0, #16]
  432aa0:	cmp	w21, #0x0
  432aa4:	strb	w4, [x0, #20]
  432aa8:	and	w4, w4, w2
  432aac:	str	w2, [x0, #24]
  432ab0:	mov	x19, x0
  432ab4:	str	xzr, [x0, #32]
  432ab8:	csel	w4, w4, w2, eq  // eq = none
  432abc:	cbz	w4, 432ad0 <ferror@plt+0x2eb40>
  432ac0:	mov	w1, w21
  432ac4:	bl	432798 <ferror@plt+0x2e808>
  432ac8:	ldrb	w0, [x19, #20]
  432acc:	tbnz	w0, #0, 432ae8 <ferror@plt+0x2eb58>
  432ad0:	mov	x0, x19
  432ad4:	ldp	x19, x20, [sp, #16]
  432ad8:	ldp	x21, x22, [sp, #32]
  432adc:	ldr	x23, [sp, #48]
  432ae0:	ldp	x29, x30, [sp], #64
  432ae4:	ret
  432ae8:	ldr	w4, [x19, #8]
  432aec:	mov	w1, #0x0                   	// #0
  432af0:	ldr	w3, [x19, #16]
  432af4:	ldr	x0, [x19]
  432af8:	mov	w2, w3
  432afc:	mul	w3, w3, w4
  432b00:	add	x0, x0, x3
  432b04:	bl	403880 <memset@plt>
  432b08:	mov	x0, x19
  432b0c:	ldp	x19, x20, [sp, #16]
  432b10:	ldp	x21, x22, [sp, #32]
  432b14:	ldr	x23, [sp, #48]
  432b18:	ldp	x29, x30, [sp], #64
  432b1c:	ret
  432b20:	cbnz	w2, 432b58 <ferror@plt+0x2ebc8>
  432b24:	stp	x29, x30, [sp, #-16]!
  432b28:	adrp	x1, 479000 <ferror@plt+0x75070>
  432b2c:	add	x1, x1, #0x4e0
  432b30:	mov	x29, sp
  432b34:	add	x1, x1, #0x38
  432b38:	adrp	x2, 479000 <ferror@plt+0x75070>
  432b3c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432b40:	add	x2, x2, #0x450
  432b44:	add	x0, x0, #0x108
  432b48:	bl	414da8 <ferror@plt+0x10e18>
  432b4c:	mov	x0, #0x0                   	// #0
  432b50:	ldp	x29, x30, [sp], #16
  432b54:	ret
  432b58:	mov	w3, #0x0                   	// #0
  432b5c:	b	432a10 <ferror@plt+0x2ea80>
  432b60:	cbz	x0, 432b6c <ferror@plt+0x2ebdc>
  432b64:	str	x1, [x0, #32]
  432b68:	ret
  432b6c:	adrp	x1, 479000 <ferror@plt+0x75070>
  432b70:	add	x1, x1, #0x4e0
  432b74:	add	x1, x1, #0x48
  432b78:	adrp	x2, 479000 <ferror@plt+0x75070>
  432b7c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432b80:	add	x2, x2, #0x460
  432b84:	add	x0, x0, #0x108
  432b88:	b	414da8 <ferror@plt+0x10e18>
  432b8c:	nop
  432b90:	stp	x29, x30, [sp, #-32]!
  432b94:	mov	x29, sp
  432b98:	str	x19, [sp, #16]
  432b9c:	mov	x19, x0
  432ba0:	cbz	x0, 432bcc <ferror@plt+0x2ec3c>
  432ba4:	add	x0, x0, #0x18
  432ba8:	ldxr	w1, [x0]
  432bac:	add	w1, w1, #0x1
  432bb0:	stlxr	w2, w1, [x0]
  432bb4:	cbnz	w2, 432ba8 <ferror@plt+0x2ec18>
  432bb8:	mov	x0, x19
  432bbc:	dmb	ish
  432bc0:	ldr	x19, [sp, #16]
  432bc4:	ldp	x29, x30, [sp], #32
  432bc8:	ret
  432bcc:	adrp	x1, 479000 <ferror@plt+0x75070>
  432bd0:	add	x1, x1, #0x4e0
  432bd4:	add	x1, x1, #0x60
  432bd8:	adrp	x2, 479000 <ferror@plt+0x75070>
  432bdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432be0:	add	x2, x2, #0x448
  432be4:	add	x0, x0, #0x108
  432be8:	bl	414da8 <ferror@plt+0x10e18>
  432bec:	mov	x0, x19
  432bf0:	ldr	x19, [sp, #16]
  432bf4:	ldp	x29, x30, [sp], #32
  432bf8:	ret
  432bfc:	nop
  432c00:	cbz	x0, 432c28 <ferror@plt+0x2ec98>
  432c04:	add	x2, x0, #0x18
  432c08:	ldxr	w1, [x2]
  432c0c:	sub	w3, w1, #0x1
  432c10:	stlxr	w4, w3, [x2]
  432c14:	cbnz	w4, 432c08 <ferror@plt+0x2ec78>
  432c18:	dmb	ish
  432c1c:	cmp	w1, #0x1
  432c20:	b.eq	432c48 <ferror@plt+0x2ecb8>  // b.none
  432c24:	ret
  432c28:	adrp	x1, 479000 <ferror@plt+0x75070>
  432c2c:	add	x1, x1, #0x4e0
  432c30:	add	x1, x1, #0x70
  432c34:	adrp	x2, 479000 <ferror@plt+0x75070>
  432c38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432c3c:	add	x2, x2, #0x448
  432c40:	add	x0, x0, #0x108
  432c44:	b	414da8 <ferror@plt+0x10e18>
  432c48:	b	432940 <ferror@plt+0x2e9b0>
  432c4c:	nop
  432c50:	cbz	x0, 432c5c <ferror@plt+0x2eccc>
  432c54:	ldr	w0, [x0, #16]
  432c58:	ret
  432c5c:	stp	x29, x30, [sp, #-16]!
  432c60:	adrp	x1, 479000 <ferror@plt+0x75070>
  432c64:	add	x1, x1, #0x4e0
  432c68:	mov	x29, sp
  432c6c:	add	x1, x1, #0x80
  432c70:	adrp	x2, 479000 <ferror@plt+0x75070>
  432c74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432c78:	add	x2, x2, #0x448
  432c7c:	add	x0, x0, #0x108
  432c80:	bl	414da8 <ferror@plt+0x10e18>
  432c84:	mov	w0, #0x0                   	// #0
  432c88:	ldp	x29, x30, [sp], #16
  432c8c:	ret
  432c90:	cbz	x0, 432cc4 <ferror@plt+0x2ed34>
  432c94:	cmp	w1, #0x0
  432c98:	add	x2, x0, #0x18
  432c9c:	cset	w1, ne  // ne = any
  432ca0:	ldxr	w3, [x2]
  432ca4:	sub	w4, w3, #0x1
  432ca8:	stlxr	w5, w4, [x2]
  432cac:	cbnz	w5, 432ca0 <ferror@plt+0x2ed10>
  432cb0:	cmp	w3, #0x1
  432cb4:	orr	w2, w1, #0x2
  432cb8:	csel	w1, w2, w1, ne  // ne = any
  432cbc:	dmb	ish
  432cc0:	b	432940 <ferror@plt+0x2e9b0>
  432cc4:	stp	x29, x30, [sp, #-16]!
  432cc8:	adrp	x1, 479000 <ferror@plt+0x75070>
  432ccc:	add	x1, x1, #0x4e0
  432cd0:	mov	x29, sp
  432cd4:	add	x1, x1, #0xa0
  432cd8:	adrp	x2, 479000 <ferror@plt+0x75070>
  432cdc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432ce0:	add	x2, x2, #0x448
  432ce4:	add	x0, x0, #0x108
  432ce8:	bl	414da8 <ferror@plt+0x10e18>
  432cec:	mov	x0, #0x0                   	// #0
  432cf0:	ldp	x29, x30, [sp], #16
  432cf4:	ret
  432cf8:	stp	x29, x30, [sp, #-48]!
  432cfc:	mov	x29, sp
  432d00:	stp	x19, x20, [sp, #16]
  432d04:	mov	x19, x0
  432d08:	cbz	x0, 432d68 <ferror@plt+0x2edd8>
  432d0c:	mov	w20, w2
  432d10:	str	x21, [sp, #32]
  432d14:	mov	x21, x1
  432d18:	mov	w1, w2
  432d1c:	bl	432798 <ferror@plt+0x2e808>
  432d20:	ldr	w3, [x19, #16]
  432d24:	mov	x1, x21
  432d28:	ldr	w4, [x19, #8]
  432d2c:	ldr	x0, [x19]
  432d30:	mul	w2, w3, w20
  432d34:	mul	w3, w3, w4
  432d38:	add	x0, x0, x3
  432d3c:	bl	403460 <memcpy@plt>
  432d40:	ldr	w0, [x19, #8]
  432d44:	ldrb	w1, [x19, #20]
  432d48:	add	w20, w20, w0
  432d4c:	str	w20, [x19, #8]
  432d50:	tbnz	w1, #0, 432d98 <ferror@plt+0x2ee08>
  432d54:	mov	x0, x19
  432d58:	ldp	x19, x20, [sp, #16]
  432d5c:	ldr	x21, [sp, #32]
  432d60:	ldp	x29, x30, [sp], #48
  432d64:	ret
  432d68:	adrp	x1, 479000 <ferror@plt+0x75070>
  432d6c:	add	x1, x1, #0x4e0
  432d70:	add	x1, x1, #0xb0
  432d74:	adrp	x2, 479000 <ferror@plt+0x75070>
  432d78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432d7c:	add	x2, x2, #0x448
  432d80:	add	x0, x0, #0x108
  432d84:	bl	414da8 <ferror@plt+0x10e18>
  432d88:	mov	x0, x19
  432d8c:	ldp	x19, x20, [sp, #16]
  432d90:	ldp	x29, x30, [sp], #48
  432d94:	ret
  432d98:	ldr	w3, [x19, #16]
  432d9c:	mov	w1, #0x0                   	// #0
  432da0:	ldr	x0, [x19]
  432da4:	mov	w2, w3
  432da8:	mul	w20, w20, w3
  432dac:	add	x0, x0, x20
  432db0:	bl	403880 <memset@plt>
  432db4:	mov	x0, x19
  432db8:	ldp	x19, x20, [sp, #16]
  432dbc:	ldr	x21, [sp, #32]
  432dc0:	ldp	x29, x30, [sp], #48
  432dc4:	ret
  432dc8:	stp	x29, x30, [sp, #-48]!
  432dcc:	mov	x29, sp
  432dd0:	stp	x19, x20, [sp, #16]
  432dd4:	mov	x19, x0
  432dd8:	cbz	x0, 432e48 <ferror@plt+0x2eeb8>
  432ddc:	mov	w20, w2
  432de0:	str	x21, [sp, #32]
  432de4:	mov	x21, x1
  432de8:	mov	w1, w2
  432dec:	bl	432798 <ferror@plt+0x2e808>
  432df0:	ldr	w0, [x19, #16]
  432df4:	ldr	w2, [x19, #8]
  432df8:	ldr	x1, [x19]
  432dfc:	mul	w2, w0, w2
  432e00:	mul	w0, w0, w20
  432e04:	add	x0, x1, x0
  432e08:	bl	403480 <memmove@plt>
  432e0c:	ldr	w2, [x19, #16]
  432e10:	mov	x1, x21
  432e14:	ldr	x0, [x19]
  432e18:	mul	w2, w20, w2
  432e1c:	bl	403460 <memcpy@plt>
  432e20:	ldr	w0, [x19, #8]
  432e24:	ldrb	w1, [x19, #20]
  432e28:	add	w20, w20, w0
  432e2c:	str	w20, [x19, #8]
  432e30:	tbnz	w1, #0, 432e78 <ferror@plt+0x2eee8>
  432e34:	mov	x0, x19
  432e38:	ldp	x19, x20, [sp, #16]
  432e3c:	ldr	x21, [sp, #32]
  432e40:	ldp	x29, x30, [sp], #48
  432e44:	ret
  432e48:	adrp	x1, 479000 <ferror@plt+0x75070>
  432e4c:	add	x1, x1, #0x4e0
  432e50:	add	x1, x1, #0xc8
  432e54:	adrp	x2, 479000 <ferror@plt+0x75070>
  432e58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432e5c:	add	x2, x2, #0x448
  432e60:	add	x0, x0, #0x108
  432e64:	bl	414da8 <ferror@plt+0x10e18>
  432e68:	mov	x0, x19
  432e6c:	ldp	x19, x20, [sp, #16]
  432e70:	ldp	x29, x30, [sp], #48
  432e74:	ret
  432e78:	ldr	w3, [x19, #16]
  432e7c:	mov	w1, #0x0                   	// #0
  432e80:	ldr	x0, [x19]
  432e84:	mov	w2, w3
  432e88:	mul	w20, w20, w3
  432e8c:	add	x0, x0, x20
  432e90:	bl	403880 <memset@plt>
  432e94:	mov	x0, x19
  432e98:	ldp	x19, x20, [sp, #16]
  432e9c:	ldr	x21, [sp, #32]
  432ea0:	ldp	x29, x30, [sp], #48
  432ea4:	ret
  432ea8:	stp	x29, x30, [sp, #-48]!
  432eac:	mov	x29, sp
  432eb0:	stp	x19, x20, [sp, #16]
  432eb4:	mov	x19, x0
  432eb8:	cbz	x0, 432f44 <ferror@plt+0x2efb4>
  432ebc:	mov	w20, w3
  432ec0:	stp	x21, x22, [sp, #32]
  432ec4:	mov	w21, w1
  432ec8:	mov	x22, x2
  432ecc:	mov	w1, w3
  432ed0:	bl	432798 <ferror@plt+0x2e808>
  432ed4:	ldr	w2, [x19, #8]
  432ed8:	add	w3, w20, w21
  432edc:	ldr	w0, [x19, #16]
  432ee0:	sub	w2, w2, w21
  432ee4:	ldr	x4, [x19]
  432ee8:	mul	w2, w2, w0
  432eec:	mul	w1, w0, w21
  432ef0:	mul	w0, w3, w0
  432ef4:	add	x1, x4, x1
  432ef8:	add	x0, x4, x0
  432efc:	bl	403480 <memmove@plt>
  432f00:	ldr	w3, [x19, #16]
  432f04:	mov	x1, x22
  432f08:	ldr	x0, [x19]
  432f0c:	mul	w2, w3, w20
  432f10:	mul	w21, w3, w21
  432f14:	add	x0, x0, x21
  432f18:	bl	403460 <memcpy@plt>
  432f1c:	ldr	w0, [x19, #8]
  432f20:	ldrb	w1, [x19, #20]
  432f24:	add	w20, w20, w0
  432f28:	str	w20, [x19, #8]
  432f2c:	tbnz	w1, #0, 432f74 <ferror@plt+0x2efe4>
  432f30:	mov	x0, x19
  432f34:	ldp	x19, x20, [sp, #16]
  432f38:	ldp	x21, x22, [sp, #32]
  432f3c:	ldp	x29, x30, [sp], #48
  432f40:	ret
  432f44:	adrp	x1, 479000 <ferror@plt+0x75070>
  432f48:	add	x1, x1, #0x4e0
  432f4c:	add	x1, x1, #0xe0
  432f50:	adrp	x2, 479000 <ferror@plt+0x75070>
  432f54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  432f58:	add	x2, x2, #0x448
  432f5c:	add	x0, x0, #0x108
  432f60:	bl	414da8 <ferror@plt+0x10e18>
  432f64:	mov	x0, x19
  432f68:	ldp	x19, x20, [sp, #16]
  432f6c:	ldp	x29, x30, [sp], #48
  432f70:	ret
  432f74:	ldr	w3, [x19, #16]
  432f78:	mov	w1, #0x0                   	// #0
  432f7c:	ldr	x0, [x19]
  432f80:	mov	w2, w3
  432f84:	mul	w20, w20, w3
  432f88:	add	x0, x0, x20
  432f8c:	bl	403880 <memset@plt>
  432f90:	mov	x0, x19
  432f94:	ldp	x19, x20, [sp, #16]
  432f98:	ldp	x21, x22, [sp, #32]
  432f9c:	ldp	x29, x30, [sp], #48
  432fa0:	ret
  432fa4:	nop
  432fa8:	stp	x29, x30, [sp, #-32]!
  432fac:	mov	x29, sp
  432fb0:	stp	x19, x20, [sp, #16]
  432fb4:	mov	x19, x0
  432fb8:	cbz	x0, 4330c4 <ferror@plt+0x2f134>
  432fbc:	ldr	w2, [x0, #8]
  432fc0:	mov	w20, w1
  432fc4:	cmp	w2, w1
  432fc8:	b.ls	43304c <ferror@plt+0x2f0bc>  // b.plast
  432fcc:	ldr	x1, [x0, #32]
  432fd0:	cbz	x1, 432fec <ferror@plt+0x2f05c>
  432fd4:	ldr	w0, [x0, #16]
  432fd8:	ldr	x2, [x19]
  432fdc:	mul	w0, w20, w0
  432fe0:	add	x0, x2, x0
  432fe4:	blr	x1
  432fe8:	ldr	w2, [x19, #8]
  432fec:	sub	w0, w2, #0x1
  432ff0:	cmp	w0, w20
  432ff4:	b.ne	433080 <ferror@plt+0x2f0f0>  // b.any
  432ff8:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  432ffc:	str	w20, [x19, #8]
  433000:	ldr	w0, [x0, #52]
  433004:	cbz	w0, 433034 <ferror@plt+0x2f0a4>
  433008:	ldr	w3, [x19, #16]
  43300c:	mov	w1, #0x0                   	// #0
  433010:	ldr	x0, [x19]
  433014:	mov	w2, w3
  433018:	mul	w20, w3, w20
  43301c:	add	x0, x0, x20
  433020:	bl	403880 <memset@plt>
  433024:	mov	x0, x19
  433028:	ldp	x19, x20, [sp, #16]
  43302c:	ldp	x29, x30, [sp], #32
  433030:	ret
  433034:	ldrb	w0, [x19, #20]
  433038:	tbnz	w0, #0, 433008 <ferror@plt+0x2f078>
  43303c:	mov	x0, x19
  433040:	ldp	x19, x20, [sp, #16]
  433044:	ldp	x29, x30, [sp], #32
  433048:	ret
  43304c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433050:	add	x1, x1, #0x4e0
  433054:	add	x1, x1, #0xf8
  433058:	mov	x19, #0x0                   	// #0
  43305c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433060:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433064:	add	x2, x2, #0x470
  433068:	add	x0, x0, #0x108
  43306c:	bl	414da8 <ferror@plt+0x10e18>
  433070:	mov	x0, x19
  433074:	ldp	x19, x20, [sp, #16]
  433078:	ldp	x29, x30, [sp], #32
  43307c:	ret
  433080:	ldr	w1, [x19, #16]
  433084:	mvn	w0, w20
  433088:	add	w2, w0, w2
  43308c:	ldr	x0, [x19]
  433090:	mul	w2, w2, w1
  433094:	mul	w20, w1, w20
  433098:	add	w1, w1, w20
  43309c:	add	x1, x0, x1
  4330a0:	add	x0, x0, w20, uxtw
  4330a4:	bl	403480 <memmove@plt>
  4330a8:	ldr	w20, [x19, #8]
  4330ac:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4330b0:	sub	w20, w20, #0x1
  4330b4:	str	w20, [x19, #8]
  4330b8:	ldr	w0, [x0, #52]
  4330bc:	cbnz	w0, 433008 <ferror@plt+0x2f078>
  4330c0:	b	433034 <ferror@plt+0x2f0a4>
  4330c4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4330c8:	add	x1, x1, #0x4e0
  4330cc:	add	x1, x1, #0xf8
  4330d0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4330d4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4330d8:	add	x2, x2, #0x448
  4330dc:	add	x0, x0, #0x108
  4330e0:	bl	414da8 <ferror@plt+0x10e18>
  4330e4:	mov	x0, x19
  4330e8:	ldp	x19, x20, [sp, #16]
  4330ec:	ldp	x29, x30, [sp], #32
  4330f0:	ret
  4330f4:	nop
  4330f8:	stp	x29, x30, [sp, #-32]!
  4330fc:	mov	x29, sp
  433100:	stp	x19, x20, [sp, #16]
  433104:	mov	x19, x0
  433108:	cbz	x0, 43320c <ferror@plt+0x2f27c>
  43310c:	mov	w20, w1
  433110:	ldr	w1, [x0, #8]
  433114:	cmp	w1, w20
  433118:	b.ls	43319c <ferror@plt+0x2f20c>  // b.plast
  43311c:	ldr	x2, [x0, #32]
  433120:	cbz	x2, 43313c <ferror@plt+0x2f1ac>
  433124:	ldr	w0, [x0, #16]
  433128:	ldr	x1, [x19]
  43312c:	mul	w0, w20, w0
  433130:	add	x0, x1, x0
  433134:	blr	x2
  433138:	ldr	w1, [x19, #8]
  43313c:	sub	w1, w1, #0x1
  433140:	cmp	w1, w20
  433144:	b.ne	4331d0 <ferror@plt+0x2f240>  // b.any
  433148:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43314c:	str	w20, [x19, #8]
  433150:	ldr	w0, [x0, #52]
  433154:	cbz	w0, 433184 <ferror@plt+0x2f1f4>
  433158:	ldr	w3, [x19, #16]
  43315c:	mov	w1, #0x0                   	// #0
  433160:	ldr	x0, [x19]
  433164:	mov	w2, w3
  433168:	mul	w20, w20, w3
  43316c:	add	x0, x0, x20
  433170:	bl	403880 <memset@plt>
  433174:	mov	x0, x19
  433178:	ldp	x19, x20, [sp, #16]
  43317c:	ldp	x29, x30, [sp], #32
  433180:	ret
  433184:	ldrb	w0, [x19, #20]
  433188:	tbnz	w0, #0, 433158 <ferror@plt+0x2f1c8>
  43318c:	mov	x0, x19
  433190:	ldp	x19, x20, [sp, #16]
  433194:	ldp	x29, x30, [sp], #32
  433198:	ret
  43319c:	adrp	x1, 479000 <ferror@plt+0x75070>
  4331a0:	add	x1, x1, #0x4e0
  4331a4:	add	x1, x1, #0x110
  4331a8:	mov	x19, #0x0                   	// #0
  4331ac:	adrp	x2, 479000 <ferror@plt+0x75070>
  4331b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4331b4:	add	x2, x2, #0x470
  4331b8:	add	x0, x0, #0x108
  4331bc:	bl	414da8 <ferror@plt+0x10e18>
  4331c0:	mov	x0, x19
  4331c4:	ldp	x19, x20, [sp, #16]
  4331c8:	ldp	x29, x30, [sp], #32
  4331cc:	ret
  4331d0:	ldr	w3, [x19, #16]
  4331d4:	ldr	x4, [x19]
  4331d8:	mov	w2, w3
  4331dc:	mul	w0, w3, w20
  4331e0:	mul	w1, w1, w3
  4331e4:	add	x0, x4, x0
  4331e8:	add	x1, x4, x1
  4331ec:	bl	403460 <memcpy@plt>
  4331f0:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4331f4:	ldr	w20, [x19, #8]
  4331f8:	ldr	w0, [x0, #52]
  4331fc:	sub	w20, w20, #0x1
  433200:	str	w20, [x19, #8]
  433204:	cbnz	w0, 433158 <ferror@plt+0x2f1c8>
  433208:	b	433184 <ferror@plt+0x2f1f4>
  43320c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433210:	add	x1, x1, #0x4e0
  433214:	add	x1, x1, #0x110
  433218:	adrp	x2, 479000 <ferror@plt+0x75070>
  43321c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433220:	add	x2, x2, #0x448
  433224:	add	x0, x0, #0x108
  433228:	bl	414da8 <ferror@plt+0x10e18>
  43322c:	mov	x0, x19
  433230:	ldp	x19, x20, [sp, #16]
  433234:	ldp	x29, x30, [sp], #32
  433238:	ret
  43323c:	nop
  433240:	stp	x29, x30, [sp, #-64]!
  433244:	mov	x29, sp
  433248:	stp	x19, x20, [sp, #16]
  43324c:	mov	x19, x0
  433250:	cbz	x0, 4333e4 <ferror@plt+0x2f454>
  433254:	ldr	w0, [x0, #8]
  433258:	str	x23, [sp, #48]
  43325c:	mov	w23, w1
  433260:	cmp	w0, w1
  433264:	b.hi	4332a0 <ferror@plt+0x2f310>  // b.pmore
  433268:	adrp	x1, 479000 <ferror@plt+0x75070>
  43326c:	add	x1, x1, #0x4e0
  433270:	add	x1, x1, #0x130
  433274:	adrp	x2, 479000 <ferror@plt+0x75070>
  433278:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43327c:	add	x2, x2, #0x470
  433280:	add	x0, x0, #0x108
  433284:	bl	414da8 <ferror@plt+0x10e18>
  433288:	ldr	x23, [sp, #48]
  43328c:	mov	x19, #0x0                   	// #0
  433290:	mov	x0, x19
  433294:	ldp	x19, x20, [sp, #16]
  433298:	ldp	x29, x30, [sp], #64
  43329c:	ret
  4332a0:	stp	x21, x22, [sp, #32]
  4332a4:	add	w21, w1, w2
  4332a8:	mov	w22, w2
  4332ac:	cmp	w0, w21
  4332b0:	b.cc	433360 <ferror@plt+0x2f3d0>  // b.lo, b.ul, b.last
  4332b4:	ldr	x3, [x19, #32]
  4332b8:	cbz	x3, 4332f0 <ferror@plt+0x2f360>
  4332bc:	cbz	w2, 433390 <ferror@plt+0x2f400>
  4332c0:	mov	w20, w1
  4332c4:	b	4332cc <ferror@plt+0x2f33c>
  4332c8:	ldr	x3, [x19, #32]
  4332cc:	ldr	w0, [x19, #16]
  4332d0:	ldr	x1, [x19]
  4332d4:	mul	w0, w20, w0
  4332d8:	add	w20, w20, #0x1
  4332dc:	add	x0, x1, x0
  4332e0:	blr	x3
  4332e4:	cmp	w21, w20
  4332e8:	b.ne	4332c8 <ferror@plt+0x2f338>  // b.any
  4332ec:	ldr	w0, [x19, #8]
  4332f0:	cmp	w21, w0
  4332f4:	b.ne	433390 <ferror@plt+0x2f400>  // b.any
  4332f8:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4332fc:	sub	w0, w0, w22
  433300:	str	w0, [x19, #8]
  433304:	ldr	w1, [x1, #52]
  433308:	cbz	w1, 433340 <ferror@plt+0x2f3b0>
  43330c:	ldr	w3, [x19, #16]
  433310:	mov	w1, #0x0                   	// #0
  433314:	ldr	x4, [x19]
  433318:	mul	w2, w3, w22
  43331c:	mul	w0, w0, w3
  433320:	add	x0, x4, x0
  433324:	bl	403880 <memset@plt>
  433328:	mov	x0, x19
  43332c:	ldp	x19, x20, [sp, #16]
  433330:	ldp	x21, x22, [sp, #32]
  433334:	ldr	x23, [sp, #48]
  433338:	ldp	x29, x30, [sp], #64
  43333c:	ret
  433340:	ldrb	w1, [x19, #20]
  433344:	tbnz	w1, #0, 4333d0 <ferror@plt+0x2f440>
  433348:	mov	x0, x19
  43334c:	ldp	x19, x20, [sp, #16]
  433350:	ldp	x21, x22, [sp, #32]
  433354:	ldr	x23, [sp, #48]
  433358:	ldp	x29, x30, [sp], #64
  43335c:	ret
  433360:	adrp	x1, 479000 <ferror@plt+0x75070>
  433364:	add	x1, x1, #0x4e0
  433368:	add	x1, x1, #0x130
  43336c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433370:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433374:	add	x2, x2, #0x488
  433378:	add	x0, x0, #0x108
  43337c:	mov	x19, #0x0                   	// #0
  433380:	bl	414da8 <ferror@plt+0x10e18>
  433384:	ldp	x21, x22, [sp, #32]
  433388:	ldr	x23, [sp, #48]
  43338c:	b	433290 <ferror@plt+0x2f300>
  433390:	ldr	w3, [x19, #16]
  433394:	sub	w0, w0, w21
  433398:	ldr	x4, [x19]
  43339c:	mul	w2, w0, w3
  4333a0:	mul	w1, w21, w3
  4333a4:	mul	w23, w3, w23
  4333a8:	add	x1, x4, x1
  4333ac:	add	x0, x4, x23
  4333b0:	bl	403480 <memmove@plt>
  4333b4:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4333b8:	ldr	w0, [x19, #8]
  4333bc:	ldr	w1, [x1, #52]
  4333c0:	sub	w0, w0, w22
  4333c4:	str	w0, [x19, #8]
  4333c8:	cbnz	w1, 43330c <ferror@plt+0x2f37c>
  4333cc:	b	433340 <ferror@plt+0x2f3b0>
  4333d0:	ldr	w3, [x19, #16]
  4333d4:	mov	w1, #0x0                   	// #0
  4333d8:	ldr	x4, [x19]
  4333dc:	mov	w2, w3
  4333e0:	b	43331c <ferror@plt+0x2f38c>
  4333e4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4333e8:	add	x1, x1, #0x4e0
  4333ec:	add	x1, x1, #0x130
  4333f0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4333f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4333f8:	add	x2, x2, #0x448
  4333fc:	add	x0, x0, #0x108
  433400:	bl	414da8 <ferror@plt+0x10e18>
  433404:	b	433290 <ferror@plt+0x2f300>
  433408:	stp	x29, x30, [sp, #-32]!
  43340c:	mov	x29, sp
  433410:	stp	x19, x20, [sp, #16]
  433414:	mov	x19, x0
  433418:	cbz	x0, 43344c <ferror@plt+0x2f4bc>
  43341c:	ldr	w2, [x0, #8]
  433420:	mov	w20, w1
  433424:	cmp	w2, w1
  433428:	b.cc	43347c <ferror@plt+0x2f4ec>  // b.lo, b.ul, b.last
  43342c:	b.hi	4334e4 <ferror@plt+0x2f554>  // b.pmore
  433430:	ldrb	w0, [x19, #20]
  433434:	str	w20, [x19, #8]
  433438:	tbnz	w0, #0, 4334b8 <ferror@plt+0x2f528>
  43343c:	mov	x0, x19
  433440:	ldp	x19, x20, [sp, #16]
  433444:	ldp	x29, x30, [sp], #32
  433448:	ret
  43344c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433450:	add	x1, x1, #0x4e0
  433454:	add	x1, x1, #0x148
  433458:	adrp	x2, 479000 <ferror@plt+0x75070>
  43345c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433460:	add	x2, x2, #0x448
  433464:	add	x0, x0, #0x108
  433468:	bl	414da8 <ferror@plt+0x10e18>
  43346c:	mov	x0, x19
  433470:	ldp	x19, x20, [sp, #16]
  433474:	ldp	x29, x30, [sp], #32
  433478:	ret
  43347c:	sub	w1, w1, w2
  433480:	bl	432798 <ferror@plt+0x2e808>
  433484:	ldrb	w0, [x19, #20]
  433488:	tbz	w0, #1, 433434 <ferror@plt+0x2f4a4>
  43348c:	ldr	w4, [x19, #8]
  433490:	mov	w1, #0x0                   	// #0
  433494:	ldr	w3, [x19, #16]
  433498:	sub	w2, w20, w4
  43349c:	ldr	x0, [x19]
  4334a0:	mul	w2, w2, w3
  4334a4:	mul	w3, w3, w4
  4334a8:	add	x0, x0, x3
  4334ac:	bl	403880 <memset@plt>
  4334b0:	ldrb	w0, [x19, #20]
  4334b4:	b	433434 <ferror@plt+0x2f4a4>
  4334b8:	ldr	w3, [x19, #16]
  4334bc:	mov	w1, #0x0                   	// #0
  4334c0:	ldr	x0, [x19]
  4334c4:	mov	w2, w3
  4334c8:	mul	w20, w3, w20
  4334cc:	add	x0, x0, x20
  4334d0:	bl	403880 <memset@plt>
  4334d4:	mov	x0, x19
  4334d8:	ldp	x19, x20, [sp, #16]
  4334dc:	ldp	x29, x30, [sp], #32
  4334e0:	ret
  4334e4:	sub	w2, w2, w1
  4334e8:	bl	433240 <ferror@plt+0x2f2b0>
  4334ec:	b	433430 <ferror@plt+0x2f4a0>
  4334f0:	mov	x3, x1
  4334f4:	cbz	x0, 43350c <ferror@plt+0x2f57c>
  4334f8:	ldr	w1, [x0, #8]
  4334fc:	mov	x4, #0x0                   	// #0
  433500:	ldr	w2, [x0, #16]
  433504:	ldr	x0, [x0]
  433508:	b	43add0 <ferror@plt+0x36e40>
  43350c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433510:	add	x1, x1, #0x4e0
  433514:	add	x1, x1, #0x160
  433518:	adrp	x2, 479000 <ferror@plt+0x75070>
  43351c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433520:	add	x2, x2, #0x460
  433524:	add	x0, x0, #0x108
  433528:	b	414da8 <ferror@plt+0x10e18>
  43352c:	nop
  433530:	mov	x3, x1
  433534:	mov	x4, x2
  433538:	cbz	x0, 43354c <ferror@plt+0x2f5bc>
  43353c:	ldr	w1, [x0, #8]
  433540:	ldr	w2, [x0, #16]
  433544:	ldr	x0, [x0]
  433548:	b	43add0 <ferror@plt+0x36e40>
  43354c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433550:	add	x1, x1, #0x4e0
  433554:	add	x1, x1, #0x170
  433558:	adrp	x2, 479000 <ferror@plt+0x75070>
  43355c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433560:	add	x2, x2, #0x460
  433564:	add	x0, x0, #0x108
  433568:	b	414da8 <ferror@plt+0x10e18>
  43356c:	nop
  433570:	stp	x29, x30, [sp, #-32]!
  433574:	mov	x29, sp
  433578:	stp	x19, x20, [sp, #16]
  43357c:	mov	w20, w0
  433580:	mov	x0, #0x20                  	// #32
  433584:	bl	41df20 <ferror@plt+0x19f90>
  433588:	stp	xzr, xzr, [x0]
  43358c:	mov	w1, #0x1                   	// #1
  433590:	str	w1, [x0, #16]
  433594:	mov	x19, x0
  433598:	str	xzr, [x0, #24]
  43359c:	cbnz	w20, 4335b0 <ferror@plt+0x2f620>
  4335a0:	mov	x0, x19
  4335a4:	ldp	x19, x20, [sp, #16]
  4335a8:	ldp	x29, x30, [sp], #32
  4335ac:	ret
  4335b0:	mov	w1, w20
  4335b4:	bl	432858 <ferror@plt+0x2e8c8>
  4335b8:	mov	x0, x19
  4335bc:	ldp	x19, x20, [sp, #16]
  4335c0:	ldp	x29, x30, [sp], #32
  4335c4:	ret
  4335c8:	mov	w0, #0x0                   	// #0
  4335cc:	b	433570 <ferror@plt+0x2f5e0>
  4335d0:	stp	x29, x30, [sp, #-48]!
  4335d4:	mov	x29, sp
  4335d8:	str	x20, [sp, #16]
  4335dc:	mov	x20, x0
  4335e0:	mov	w0, #0x0                   	// #0
  4335e4:	bl	433570 <ferror@plt+0x2f5e0>
  4335e8:	cbz	x0, 4335fc <ferror@plt+0x2f66c>
  4335ec:	str	x20, [x0, #24]
  4335f0:	ldr	x20, [sp, #16]
  4335f4:	ldp	x29, x30, [sp], #48
  4335f8:	ret
  4335fc:	str	x0, [sp, #40]
  433600:	bl	4329f0 <ferror@plt+0x2ea60>
  433604:	ldr	x20, [sp, #16]
  433608:	ldr	x0, [sp, #40]
  43360c:	ldp	x29, x30, [sp], #48
  433610:	ret
  433614:	nop
  433618:	stp	x29, x30, [sp, #-48]!
  43361c:	mov	x29, sp
  433620:	str	x19, [sp, #16]
  433624:	mov	x19, x1
  433628:	bl	433570 <ferror@plt+0x2f5e0>
  43362c:	cbz	x0, 433640 <ferror@plt+0x2f6b0>
  433630:	str	x19, [x0, #24]
  433634:	ldr	x19, [sp, #16]
  433638:	ldp	x29, x30, [sp], #48
  43363c:	ret
  433640:	str	x0, [sp, #40]
  433644:	bl	4329f0 <ferror@plt+0x2ea60>
  433648:	ldr	x19, [sp, #16]
  43364c:	ldr	x0, [sp, #40]
  433650:	ldp	x29, x30, [sp], #48
  433654:	ret
  433658:	cbz	x0, 433664 <ferror@plt+0x2f6d4>
  43365c:	str	x1, [x0, #24]
  433660:	ret
  433664:	b	4329f0 <ferror@plt+0x2ea60>
  433668:	stp	x29, x30, [sp, #-32]!
  43366c:	mov	x29, sp
  433670:	str	x19, [sp, #16]
  433674:	mov	x19, x0
  433678:	cbz	x0, 4336a4 <ferror@plt+0x2f714>
  43367c:	add	x0, x0, #0x10
  433680:	ldxr	w1, [x0]
  433684:	add	w1, w1, #0x1
  433688:	stlxr	w2, w1, [x0]
  43368c:	cbnz	w2, 433680 <ferror@plt+0x2f6f0>
  433690:	mov	x0, x19
  433694:	dmb	ish
  433698:	ldr	x19, [sp, #16]
  43369c:	ldp	x29, x30, [sp], #32
  4336a0:	ret
  4336a4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4336a8:	add	x1, x1, #0x4e0
  4336ac:	add	x1, x1, #0x188
  4336b0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4336b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4336b8:	add	x2, x2, #0x448
  4336bc:	add	x0, x0, #0x108
  4336c0:	bl	414da8 <ferror@plt+0x10e18>
  4336c4:	mov	x0, x19
  4336c8:	ldr	x19, [sp, #16]
  4336cc:	ldp	x29, x30, [sp], #32
  4336d0:	ret
  4336d4:	nop
  4336d8:	stp	x29, x30, [sp, #-48]!
  4336dc:	mov	x29, sp
  4336e0:	stp	x21, x22, [sp, #32]
  4336e4:	cbz	x0, 4337e0 <ferror@plt+0x2f850>
  4336e8:	ldr	w2, [x0, #8]
  4336ec:	stp	x19, x20, [sp, #16]
  4336f0:	mov	x20, x0
  4336f4:	mov	w19, w1
  4336f8:	cmp	w2, w1
  4336fc:	b.ls	433758 <ferror@plt+0x2f7c8>  // b.plast
  433700:	ldr	x0, [x0]
  433704:	ubfiz	x22, x19, #3, #32
  433708:	ldr	x1, [x20, #24]
  43370c:	ldr	x21, [x0, w19, uxtw #3]
  433710:	cbz	x1, 433720 <ferror@plt+0x2f790>
  433714:	mov	x0, x21
  433718:	blr	x1
  43371c:	ldr	w2, [x20, #8]
  433720:	sub	w0, w2, #0x1
  433724:	cmp	w0, w19
  433728:	b.ne	4337a4 <ferror@plt+0x2f814>  // b.any
  43372c:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433730:	str	w19, [x20, #8]
  433734:	ldr	w0, [x0, #52]
  433738:	cbz	w0, 433790 <ferror@plt+0x2f800>
  43373c:	ldr	x0, [x20]
  433740:	str	xzr, [x0, w19, uxtw #3]
  433744:	mov	x0, x21
  433748:	ldp	x19, x20, [sp, #16]
  43374c:	ldp	x21, x22, [sp, #32]
  433750:	ldp	x29, x30, [sp], #48
  433754:	ret
  433758:	adrp	x1, 479000 <ferror@plt+0x75070>
  43375c:	add	x1, x1, #0x4e0
  433760:	add	x1, x1, #0x198
  433764:	mov	x21, #0x0                   	// #0
  433768:	adrp	x2, 479000 <ferror@plt+0x75070>
  43376c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433770:	add	x2, x2, #0x470
  433774:	add	x0, x0, #0x108
  433778:	bl	414da8 <ferror@plt+0x10e18>
  43377c:	mov	x0, x21
  433780:	ldp	x19, x20, [sp, #16]
  433784:	ldp	x21, x22, [sp, #32]
  433788:	ldp	x29, x30, [sp], #48
  43378c:	ret
  433790:	mov	x0, x21
  433794:	ldp	x19, x20, [sp, #16]
  433798:	ldp	x21, x22, [sp, #32]
  43379c:	ldp	x29, x30, [sp], #48
  4337a0:	ret
  4337a4:	mvn	w19, w19
  4337a8:	add	x1, x22, #0x8
  4337ac:	ldr	x0, [x20]
  4337b0:	add	w2, w19, w2
  4337b4:	add	x1, x0, x1
  4337b8:	lsl	x2, x2, #3
  4337bc:	add	x0, x0, x22
  4337c0:	bl	403480 <memmove@plt>
  4337c4:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4337c8:	ldr	w19, [x20, #8]
  4337cc:	ldr	w0, [x0, #52]
  4337d0:	sub	w19, w19, #0x1
  4337d4:	str	w19, [x20, #8]
  4337d8:	cbz	w0, 433790 <ferror@plt+0x2f800>
  4337dc:	b	43373c <ferror@plt+0x2f7ac>
  4337e0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4337e4:	add	x1, x1, #0x4e0
  4337e8:	add	x1, x1, #0x198
  4337ec:	mov	x21, #0x0                   	// #0
  4337f0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4337f4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4337f8:	add	x2, x2, #0x448
  4337fc:	add	x0, x0, #0x108
  433800:	bl	414da8 <ferror@plt+0x10e18>
  433804:	mov	x0, x21
  433808:	ldp	x21, x22, [sp, #32]
  43380c:	ldp	x29, x30, [sp], #48
  433810:	ret
  433814:	nop
  433818:	stp	x29, x30, [sp, #-48]!
  43381c:	mov	x29, sp
  433820:	stp	x21, x22, [sp, #32]
  433824:	cbz	x0, 4338f0 <ferror@plt+0x2f960>
  433828:	stp	x19, x20, [sp, #16]
  43382c:	mov	x19, x0
  433830:	ldr	w0, [x0, #8]
  433834:	mov	w20, w1
  433838:	cmp	w0, w1
  43383c:	b.ls	4338a4 <ferror@plt+0x2f914>  // b.plast
  433840:	mov	w22, w1
  433844:	ldr	x2, [x19]
  433848:	ldr	x1, [x19, #24]
  43384c:	ldr	x21, [x2, x22, lsl #3]
  433850:	cbz	x1, 433860 <ferror@plt+0x2f8d0>
  433854:	mov	x0, x21
  433858:	blr	x1
  43385c:	ldr	w0, [x19, #8]
  433860:	sub	w0, w0, #0x1
  433864:	cmp	w0, w20
  433868:	b.eq	433878 <ferror@plt+0x2f8e8>  // b.none
  43386c:	ldr	x1, [x19]
  433870:	ldr	x2, [x1, w0, uxtw #3]
  433874:	str	x2, [x1, x22, lsl #3]
  433878:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43387c:	str	w0, [x19, #8]
  433880:	ldr	w1, [x1, #52]
  433884:	cbz	w1, 4338dc <ferror@plt+0x2f94c>
  433888:	ldr	x1, [x19]
  43388c:	ldp	x19, x20, [sp, #16]
  433890:	str	xzr, [x1, w0, uxtw #3]
  433894:	mov	x0, x21
  433898:	ldp	x21, x22, [sp, #32]
  43389c:	ldp	x29, x30, [sp], #48
  4338a0:	ret
  4338a4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4338a8:	add	x1, x1, #0x4e0
  4338ac:	add	x1, x1, #0x1b8
  4338b0:	mov	x21, #0x0                   	// #0
  4338b4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4338b8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4338bc:	add	x2, x2, #0x470
  4338c0:	add	x0, x0, #0x108
  4338c4:	bl	414da8 <ferror@plt+0x10e18>
  4338c8:	mov	x0, x21
  4338cc:	ldp	x19, x20, [sp, #16]
  4338d0:	ldp	x21, x22, [sp, #32]
  4338d4:	ldp	x29, x30, [sp], #48
  4338d8:	ret
  4338dc:	mov	x0, x21
  4338e0:	ldp	x19, x20, [sp, #16]
  4338e4:	ldp	x21, x22, [sp, #32]
  4338e8:	ldp	x29, x30, [sp], #48
  4338ec:	ret
  4338f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4338f4:	add	x1, x1, #0x4e0
  4338f8:	add	x1, x1, #0x1b8
  4338fc:	mov	x21, #0x0                   	// #0
  433900:	adrp	x2, 479000 <ferror@plt+0x75070>
  433904:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433908:	add	x2, x2, #0x448
  43390c:	add	x0, x0, #0x108
  433910:	bl	414da8 <ferror@plt+0x10e18>
  433914:	mov	x0, x21
  433918:	ldp	x21, x22, [sp, #32]
  43391c:	ldp	x29, x30, [sp], #48
  433920:	ret
  433924:	nop
  433928:	cbz	x0, 433a8c <ferror@plt+0x2fafc>
  43392c:	stp	x29, x30, [sp, #-64]!
  433930:	mov	x29, sp
  433934:	stp	x19, x20, [sp, #16]
  433938:	mov	x20, x0
  43393c:	stp	x21, x22, [sp, #32]
  433940:	mov	w22, w1
  433944:	stp	x23, x24, [sp, #48]
  433948:	mov	w23, w2
  43394c:	ldr	w2, [x0, #8]
  433950:	cmp	w2, w1
  433954:	b.hi	433988 <ferror@plt+0x2f9f8>  // b.pmore
  433958:	ldp	x19, x20, [sp, #16]
  43395c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433960:	ldp	x21, x22, [sp, #32]
  433964:	add	x1, x1, #0x4e0
  433968:	ldp	x23, x24, [sp, #48]
  43396c:	add	x1, x1, #0x1d8
  433970:	ldp	x29, x30, [sp], #64
  433974:	adrp	x2, 479000 <ferror@plt+0x75070>
  433978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43397c:	add	x2, x2, #0x470
  433980:	add	x0, x0, #0x108
  433984:	b	414da8 <ferror@plt+0x10e18>
  433988:	add	w24, w1, w23
  43398c:	cmp	w2, w24
  433990:	b.cc	433a28 <ferror@plt+0x2fa98>  // b.lo, b.ul, b.last
  433994:	ldr	x3, [x0, #24]
  433998:	cbz	x3, 4339e0 <ferror@plt+0x2fa50>
  43399c:	cmp	w24, w1
  4339a0:	b.ls	4339e0 <ferror@plt+0x2fa50>  // b.plast
  4339a4:	mov	w0, w1
  4339a8:	sub	w21, w23, #0x1
  4339ac:	add	x0, x0, #0x1
  4339b0:	ubfiz	x19, x22, #3, #32
  4339b4:	add	x21, x0, x21
  4339b8:	lsl	x21, x21, #3
  4339bc:	b	4339c4 <ferror@plt+0x2fa34>
  4339c0:	ldr	x3, [x20, #24]
  4339c4:	ldr	x0, [x20]
  4339c8:	ldr	x0, [x0, x19]
  4339cc:	add	x19, x19, #0x8
  4339d0:	blr	x3
  4339d4:	cmp	x21, x19
  4339d8:	b.ne	4339c0 <ferror@plt+0x2fa30>  // b.any
  4339dc:	ldr	w2, [x20, #8]
  4339e0:	cmp	w24, w2
  4339e4:	b.ne	433a58 <ferror@plt+0x2fac8>  // b.any
  4339e8:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  4339ec:	sub	w0, w2, w23
  4339f0:	str	w0, [x20, #8]
  4339f4:	ldr	w1, [x1, #52]
  4339f8:	cbz	w1, 433a14 <ferror@plt+0x2fa84>
  4339fc:	cbz	w23, 433a14 <ferror@plt+0x2fa84>
  433a00:	ldr	x1, [x20]
  433a04:	str	xzr, [x1, w0, uxtw #3]
  433a08:	add	w0, w0, #0x1
  433a0c:	cmp	w2, w0
  433a10:	b.ne	433a00 <ferror@plt+0x2fa70>  // b.any
  433a14:	ldp	x19, x20, [sp, #16]
  433a18:	ldp	x21, x22, [sp, #32]
  433a1c:	ldp	x23, x24, [sp, #48]
  433a20:	ldp	x29, x30, [sp], #64
  433a24:	ret
  433a28:	ldp	x19, x20, [sp, #16]
  433a2c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433a30:	ldp	x21, x22, [sp, #32]
  433a34:	add	x1, x1, #0x4e0
  433a38:	ldp	x23, x24, [sp, #48]
  433a3c:	add	x1, x1, #0x1d8
  433a40:	ldp	x29, x30, [sp], #64
  433a44:	adrp	x2, 479000 <ferror@plt+0x75070>
  433a48:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433a4c:	add	x2, x2, #0x488
  433a50:	add	x0, x0, #0x108
  433a54:	b	414da8 <ferror@plt+0x10e18>
  433a58:	ldr	x0, [x20]
  433a5c:	sub	w2, w2, w24
  433a60:	lsl	x2, x2, #3
  433a64:	add	x1, x0, w24, uxtw #3
  433a68:	add	x0, x0, w22, uxtw #3
  433a6c:	bl	403480 <memmove@plt>
  433a70:	adrp	x1, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  433a74:	ldr	w2, [x20, #8]
  433a78:	ldr	w1, [x1, #52]
  433a7c:	sub	w0, w2, w23
  433a80:	str	w0, [x20, #8]
  433a84:	cbz	w1, 433a14 <ferror@plt+0x2fa84>
  433a88:	b	4339fc <ferror@plt+0x2fa6c>
  433a8c:	adrp	x1, 479000 <ferror@plt+0x75070>
  433a90:	add	x1, x1, #0x4e0
  433a94:	adrp	x2, 479000 <ferror@plt+0x75070>
  433a98:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433a9c:	add	x1, x1, #0x1d8
  433aa0:	add	x2, x2, #0x448
  433aa4:	add	x0, x0, #0x108
  433aa8:	b	414da8 <ferror@plt+0x10e18>
  433aac:	nop
  433ab0:	cbz	x0, 433ae8 <ferror@plt+0x2fb58>
  433ab4:	stp	x29, x30, [sp, #-32]!
  433ab8:	mov	x29, sp
  433abc:	ldr	w2, [x0, #8]
  433ac0:	stp	x19, x20, [sp, #16]
  433ac4:	mov	x19, x0
  433ac8:	mov	w20, w1
  433acc:	cmp	w2, w1
  433ad0:	b.cc	433b08 <ferror@plt+0x2fb78>  // b.lo, b.ul, b.last
  433ad4:	b.hi	433b5c <ferror@plt+0x2fbcc>  // b.pmore
  433ad8:	str	w20, [x19, #8]
  433adc:	ldp	x19, x20, [sp, #16]
  433ae0:	ldp	x29, x30, [sp], #32
  433ae4:	ret
  433ae8:	adrp	x1, 479000 <ferror@plt+0x75070>
  433aec:	add	x1, x1, #0x4e0
  433af0:	adrp	x2, 479000 <ferror@plt+0x75070>
  433af4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433af8:	add	x1, x1, #0x1f8
  433afc:	add	x2, x2, #0x448
  433b00:	add	x0, x0, #0x108
  433b04:	b	414da8 <ferror@plt+0x10e18>
  433b08:	sub	w1, w1, w2
  433b0c:	bl	432858 <ferror@plt+0x2e8c8>
  433b10:	ldr	w2, [x19, #8]
  433b14:	cmp	w20, w2
  433b18:	b.le	433ad8 <ferror@plt+0x2fb48>
  433b1c:	sxtw	x0, w2
  433b20:	sub	w1, w20, #0x1
  433b24:	sub	w1, w1, w2
  433b28:	add	x0, x0, #0x1
  433b2c:	add	x1, x1, x0
  433b30:	sbfiz	x2, x2, #3, #32
  433b34:	lsl	x1, x1, #3
  433b38:	ldr	x0, [x19]
  433b3c:	str	xzr, [x0, x2]
  433b40:	add	x2, x2, #0x8
  433b44:	cmp	x2, x1
  433b48:	b.ne	433b38 <ferror@plt+0x2fba8>  // b.any
  433b4c:	str	w20, [x19, #8]
  433b50:	ldp	x19, x20, [sp, #16]
  433b54:	ldp	x29, x30, [sp], #32
  433b58:	ret
  433b5c:	sub	w2, w2, w1
  433b60:	bl	433928 <ferror@plt+0x2f998>
  433b64:	str	w20, [x19, #8]
  433b68:	ldp	x19, x20, [sp, #16]
  433b6c:	ldp	x29, x30, [sp], #32
  433b70:	ret
  433b74:	nop
  433b78:	stp	x29, x30, [sp, #-16]!
  433b7c:	mov	x29, sp
  433b80:	cbz	x0, 433bd0 <ferror@plt+0x2fc40>
  433b84:	ldr	w4, [x0, #8]
  433b88:	cbz	w4, 433bc4 <ferror@plt+0x2fc34>
  433b8c:	mov	x3, x1
  433b90:	mov	x1, #0x0                   	// #0
  433b94:	ldr	x5, [x0]
  433b98:	b	433ba8 <ferror@plt+0x2fc18>
  433b9c:	add	x1, x1, #0x1
  433ba0:	cmp	w4, w1
  433ba4:	b.ls	433bc4 <ferror@plt+0x2fc34>  // b.plast
  433ba8:	ldr	x2, [x5, x1, lsl #3]
  433bac:	cmp	x2, x3
  433bb0:	b.ne	433b9c <ferror@plt+0x2fc0c>  // b.any
  433bb4:	bl	4336d8 <ferror@plt+0x2f748>
  433bb8:	mov	w0, #0x1                   	// #1
  433bbc:	ldp	x29, x30, [sp], #16
  433bc0:	ret
  433bc4:	mov	w0, #0x0                   	// #0
  433bc8:	ldp	x29, x30, [sp], #16
  433bcc:	ret
  433bd0:	adrp	x1, 479000 <ferror@plt+0x75070>
  433bd4:	add	x1, x1, #0x4e0
  433bd8:	add	x1, x1, #0x210
  433bdc:	adrp	x2, 479000 <ferror@plt+0x75070>
  433be0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433be4:	add	x2, x2, #0x448
  433be8:	add	x0, x0, #0x108
  433bec:	bl	414da8 <ferror@plt+0x10e18>
  433bf0:	mov	w0, #0x0                   	// #0
  433bf4:	ldp	x29, x30, [sp], #16
  433bf8:	ret
  433bfc:	nop
  433c00:	stp	x29, x30, [sp, #-16]!
  433c04:	mov	x29, sp
  433c08:	cbz	x0, 433c58 <ferror@plt+0x2fcc8>
  433c0c:	ldr	w4, [x0, #8]
  433c10:	cbz	w4, 433c4c <ferror@plt+0x2fcbc>
  433c14:	mov	x3, x1
  433c18:	mov	x1, #0x0                   	// #0
  433c1c:	ldr	x5, [x0]
  433c20:	b	433c30 <ferror@plt+0x2fca0>
  433c24:	add	x1, x1, #0x1
  433c28:	cmp	w4, w1
  433c2c:	b.ls	433c4c <ferror@plt+0x2fcbc>  // b.plast
  433c30:	ldr	x2, [x5, x1, lsl #3]
  433c34:	cmp	x2, x3
  433c38:	b.ne	433c24 <ferror@plt+0x2fc94>  // b.any
  433c3c:	bl	433818 <ferror@plt+0x2f888>
  433c40:	mov	w0, #0x1                   	// #1
  433c44:	ldp	x29, x30, [sp], #16
  433c48:	ret
  433c4c:	mov	w0, #0x0                   	// #0
  433c50:	ldp	x29, x30, [sp], #16
  433c54:	ret
  433c58:	adrp	x1, 479000 <ferror@plt+0x75070>
  433c5c:	add	x1, x1, #0x4e0
  433c60:	add	x1, x1, #0x228
  433c64:	adrp	x2, 479000 <ferror@plt+0x75070>
  433c68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433c6c:	add	x2, x2, #0x448
  433c70:	add	x0, x0, #0x108
  433c74:	bl	414da8 <ferror@plt+0x10e18>
  433c78:	mov	w0, #0x0                   	// #0
  433c7c:	ldp	x29, x30, [sp], #16
  433c80:	ret
  433c84:	nop
  433c88:	cbz	x0, 433cc8 <ferror@plt+0x2fd38>
  433c8c:	stp	x29, x30, [sp, #-32]!
  433c90:	mov	x29, sp
  433c94:	stp	x19, x20, [sp, #16]
  433c98:	mov	x19, x0
  433c9c:	mov	x20, x1
  433ca0:	mov	w1, #0x1                   	// #1
  433ca4:	bl	432858 <ferror@plt+0x2e8c8>
  433ca8:	ldr	w0, [x19, #8]
  433cac:	ldr	x1, [x19]
  433cb0:	add	w2, w0, #0x1
  433cb4:	str	w2, [x19, #8]
  433cb8:	str	x20, [x1, w0, uxtw #3]
  433cbc:	ldp	x19, x20, [sp, #16]
  433cc0:	ldp	x29, x30, [sp], #32
  433cc4:	ret
  433cc8:	adrp	x1, 479000 <ferror@plt+0x75070>
  433ccc:	add	x1, x1, #0x4e0
  433cd0:	adrp	x2, 479000 <ferror@plt+0x75070>
  433cd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433cd8:	add	x1, x1, #0x240
  433cdc:	add	x2, x2, #0x448
  433ce0:	add	x0, x0, #0x108
  433ce4:	b	414da8 <ferror@plt+0x10e18>
  433ce8:	mov	x3, x1
  433cec:	cbz	x0, 433d04 <ferror@plt+0x2fd74>
  433cf0:	ldr	w1, [x0, #8]
  433cf4:	mov	x4, #0x0                   	// #0
  433cf8:	ldr	x0, [x0]
  433cfc:	mov	x2, #0x8                   	// #8
  433d00:	b	43add0 <ferror@plt+0x36e40>
  433d04:	adrp	x1, 479000 <ferror@plt+0x75070>
  433d08:	add	x1, x1, #0x4e0
  433d0c:	add	x1, x1, #0x250
  433d10:	adrp	x2, 479000 <ferror@plt+0x75070>
  433d14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433d18:	add	x2, x2, #0x460
  433d1c:	add	x0, x0, #0x108
  433d20:	b	414da8 <ferror@plt+0x10e18>
  433d24:	nop
  433d28:	mov	x3, x1
  433d2c:	mov	x4, x2
  433d30:	cbz	x0, 433d44 <ferror@plt+0x2fdb4>
  433d34:	ldr	w1, [x0, #8]
  433d38:	mov	x2, #0x8                   	// #8
  433d3c:	ldr	x0, [x0]
  433d40:	b	43add0 <ferror@plt+0x36e40>
  433d44:	adrp	x1, 479000 <ferror@plt+0x75070>
  433d48:	add	x1, x1, #0x4e0
  433d4c:	add	x1, x1, #0x268
  433d50:	adrp	x2, 479000 <ferror@plt+0x75070>
  433d54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433d58:	add	x2, x2, #0x460
  433d5c:	add	x0, x0, #0x108
  433d60:	b	414da8 <ferror@plt+0x10e18>
  433d64:	nop
  433d68:	cbz	x0, 433dc8 <ferror@plt+0x2fe38>
  433d6c:	stp	x29, x30, [sp, #-48]!
  433d70:	mov	x29, sp
  433d74:	stp	x19, x20, [sp, #16]
  433d78:	mov	x20, x0
  433d7c:	ldr	w0, [x0, #8]
  433d80:	stp	x21, x22, [sp, #32]
  433d84:	mov	w19, #0x0                   	// #0
  433d88:	mov	x21, x1
  433d8c:	mov	x22, x2
  433d90:	cbz	w0, 433db8 <ferror@plt+0x2fe28>
  433d94:	nop
  433d98:	ldr	x0, [x20]
  433d9c:	mov	x1, x22
  433da0:	ldr	x0, [x0, w19, uxtw #3]
  433da4:	add	w19, w19, #0x1
  433da8:	blr	x21
  433dac:	ldr	w0, [x20, #8]
  433db0:	cmp	w0, w19
  433db4:	b.hi	433d98 <ferror@plt+0x2fe08>  // b.pmore
  433db8:	ldp	x19, x20, [sp, #16]
  433dbc:	ldp	x21, x22, [sp, #32]
  433dc0:	ldp	x29, x30, [sp], #48
  433dc4:	ret
  433dc8:	adrp	x1, 479000 <ferror@plt+0x75070>
  433dcc:	add	x1, x1, #0x4e0
  433dd0:	adrp	x2, 479000 <ferror@plt+0x75070>
  433dd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433dd8:	add	x1, x1, #0x288
  433ddc:	add	x2, x2, #0x448
  433de0:	add	x0, x0, #0x108
  433de4:	b	414da8 <ferror@plt+0x10e18>
  433de8:	stp	x29, x30, [sp, #-48]!
  433dec:	mov	x29, sp
  433df0:	stp	x19, x20, [sp, #16]
  433df4:	mov	w20, w1
  433df8:	mov	x19, x0
  433dfc:	str	x21, [sp, #32]
  433e00:	tbnz	w20, #0, 433e44 <ferror@plt+0x2feb4>
  433e04:	ldr	x21, [x0]
  433e08:	tbz	w20, #1, 433e24 <ferror@plt+0x2fe94>
  433e0c:	stp	xzr, xzr, [x19]
  433e10:	mov	x0, x21
  433e14:	ldp	x19, x20, [sp, #16]
  433e18:	ldr	x21, [sp, #32]
  433e1c:	ldp	x29, x30, [sp], #48
  433e20:	ret
  433e24:	mov	x1, x19
  433e28:	mov	x0, #0x20                  	// #32
  433e2c:	bl	41e510 <ferror@plt+0x1a580>
  433e30:	mov	x0, x21
  433e34:	ldp	x19, x20, [sp, #16]
  433e38:	ldr	x21, [sp, #32]
  433e3c:	ldp	x29, x30, [sp], #48
  433e40:	ret
  433e44:	ldr	x1, [x0, #24]
  433e48:	cbz	x1, 433e54 <ferror@plt+0x2fec4>
  433e4c:	mov	x2, #0x0                   	// #0
  433e50:	bl	433d68 <ferror@plt+0x2fdd8>
  433e54:	ldr	x0, [x19]
  433e58:	mov	x21, #0x0                   	// #0
  433e5c:	bl	413678 <ferror@plt+0xf6e8>
  433e60:	b	433e08 <ferror@plt+0x2fe78>
  433e64:	nop
  433e68:	cbz	x0, 433e90 <ferror@plt+0x2ff00>
  433e6c:	add	x2, x0, #0x10
  433e70:	ldxr	w1, [x2]
  433e74:	sub	w3, w1, #0x1
  433e78:	stlxr	w4, w3, [x2]
  433e7c:	cbnz	w4, 433e70 <ferror@plt+0x2fee0>
  433e80:	dmb	ish
  433e84:	cmp	w1, #0x1
  433e88:	b.eq	433eb0 <ferror@plt+0x2ff20>  // b.none
  433e8c:	ret
  433e90:	adrp	x1, 479000 <ferror@plt+0x75070>
  433e94:	add	x1, x1, #0x4e0
  433e98:	add	x1, x1, #0x2a0
  433e9c:	adrp	x2, 479000 <ferror@plt+0x75070>
  433ea0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433ea4:	add	x2, x2, #0x448
  433ea8:	add	x0, x0, #0x108
  433eac:	b	414da8 <ferror@plt+0x10e18>
  433eb0:	b	433de8 <ferror@plt+0x2fe58>
  433eb4:	nop
  433eb8:	cbz	x0, 433eec <ferror@plt+0x2ff5c>
  433ebc:	cmp	w1, #0x0
  433ec0:	add	x2, x0, #0x10
  433ec4:	cset	w1, ne  // ne = any
  433ec8:	ldxr	w3, [x2]
  433ecc:	sub	w4, w3, #0x1
  433ed0:	stlxr	w5, w4, [x2]
  433ed4:	cbnz	w5, 433ec8 <ferror@plt+0x2ff38>
  433ed8:	cmp	w3, #0x1
  433edc:	orr	w2, w1, #0x2
  433ee0:	csel	w1, w2, w1, ne  // ne = any
  433ee4:	dmb	ish
  433ee8:	b	433de8 <ferror@plt+0x2fe58>
  433eec:	stp	x29, x30, [sp, #-16]!
  433ef0:	adrp	x1, 479000 <ferror@plt+0x75070>
  433ef4:	add	x1, x1, #0x4e0
  433ef8:	mov	x29, sp
  433efc:	add	x1, x1, #0x2b8
  433f00:	adrp	x2, 479000 <ferror@plt+0x75070>
  433f04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433f08:	add	x2, x2, #0x448
  433f0c:	add	x0, x0, #0x108
  433f10:	bl	414da8 <ferror@plt+0x10e18>
  433f14:	mov	x0, #0x0                   	// #0
  433f18:	ldp	x29, x30, [sp], #16
  433f1c:	ret
  433f20:	mov	w3, #0x0                   	// #0
  433f24:	mov	w2, #0x1                   	// #1
  433f28:	mov	w1, #0x0                   	// #0
  433f2c:	mov	w0, #0x0                   	// #0
  433f30:	b	432a10 <ferror@plt+0x2ea80>
  433f34:	nop
  433f38:	stp	x29, x30, [sp, #-32]!
  433f3c:	mov	w3, #0x0                   	// #0
  433f40:	mov	w2, #0x1                   	// #1
  433f44:	mov	x29, sp
  433f48:	stp	x19, x20, [sp, #16]
  433f4c:	mov	x19, x1
  433f50:	mov	w1, #0x0                   	// #0
  433f54:	mov	x20, x0
  433f58:	mov	w0, #0x0                   	// #0
  433f5c:	bl	432a10 <ferror@plt+0x2ea80>
  433f60:	ldr	x1, [x0]
  433f64:	cbz	x1, 433f94 <ferror@plt+0x30004>
  433f68:	adrp	x3, 479000 <ferror@plt+0x75070>
  433f6c:	add	x3, x3, #0x4e0
  433f70:	adrp	x4, 479000 <ferror@plt+0x75070>
  433f74:	adrp	x1, 479000 <ferror@plt+0x75070>
  433f78:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433f7c:	add	x3, x3, #0x2d0
  433f80:	add	x4, x4, #0x4a8
  433f84:	add	x1, x1, #0x4c0
  433f88:	add	x0, x0, #0x108
  433f8c:	mov	w2, #0x607                 	// #1543
  433f90:	bl	426b10 <ferror@plt+0x22b80>
  433f94:	ldr	w1, [x0, #8]
  433f98:	cbnz	w1, 433fb0 <ferror@plt+0x30020>
  433f9c:	str	x20, [x0]
  433fa0:	str	w19, [x0, #8]
  433fa4:	ldp	x19, x20, [sp, #16]
  433fa8:	ldp	x29, x30, [sp], #32
  433fac:	ret
  433fb0:	adrp	x3, 479000 <ferror@plt+0x75070>
  433fb4:	add	x3, x3, #0x4e0
  433fb8:	adrp	x4, 479000 <ferror@plt+0x75070>
  433fbc:	adrp	x1, 479000 <ferror@plt+0x75070>
  433fc0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  433fc4:	add	x3, x3, #0x2d0
  433fc8:	add	x4, x4, #0x4d0
  433fcc:	add	x1, x1, #0x4c0
  433fd0:	add	x0, x0, #0x108
  433fd4:	mov	w2, #0x608                 	// #1544
  433fd8:	bl	426b10 <ferror@plt+0x22b80>
  433fdc:	nop
  433fe0:	mov	w3, w0
  433fe4:	mov	w2, #0x1                   	// #1
  433fe8:	mov	w1, #0x0                   	// #0
  433fec:	mov	w0, #0x0                   	// #0
  433ff0:	b	432a10 <ferror@plt+0x2ea80>
  433ff4:	nop
  433ff8:	b	432c90 <ferror@plt+0x2ed00>
  433ffc:	nop
  434000:	stp	x29, x30, [sp, #-32]!
  434004:	mov	x29, sp
  434008:	cbz	x0, 43402c <ferror@plt+0x3009c>
  43400c:	str	x19, [sp, #16]
  434010:	mov	w1, #0x0                   	// #0
  434014:	ldr	w19, [x0, #8]
  434018:	bl	432c90 <ferror@plt+0x2ed00>
  43401c:	mov	x1, x19
  434020:	ldr	x19, [sp, #16]
  434024:	ldp	x29, x30, [sp], #32
  434028:	b	434298 <ferror@plt+0x30308>
  43402c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434030:	add	x1, x1, #0x4e0
  434034:	add	x1, x1, #0x2e8
  434038:	adrp	x2, 479000 <ferror@plt+0x75070>
  43403c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434040:	add	x2, x2, #0x460
  434044:	add	x0, x0, #0x108
  434048:	bl	414da8 <ferror@plt+0x10e18>
  43404c:	mov	x0, #0x0                   	// #0
  434050:	ldp	x29, x30, [sp], #32
  434054:	ret
  434058:	b	432b90 <ferror@plt+0x2ec00>
  43405c:	nop
  434060:	b	432c00 <ferror@plt+0x2ec70>
  434064:	nop
  434068:	stp	x29, x30, [sp, #-32]!
  43406c:	mov	x29, sp
  434070:	str	x19, [sp, #16]
  434074:	mov	x19, x0
  434078:	bl	432cf8 <ferror@plt+0x2ed68>
  43407c:	mov	x0, x19
  434080:	ldr	x19, [sp, #16]
  434084:	ldp	x29, x30, [sp], #32
  434088:	ret
  43408c:	nop
  434090:	stp	x29, x30, [sp, #-32]!
  434094:	mov	x29, sp
  434098:	str	x19, [sp, #16]
  43409c:	mov	x19, x0
  4340a0:	bl	432dc8 <ferror@plt+0x2ee38>
  4340a4:	mov	x0, x19
  4340a8:	ldr	x19, [sp, #16]
  4340ac:	ldp	x29, x30, [sp], #32
  4340b0:	ret
  4340b4:	nop
  4340b8:	stp	x29, x30, [sp, #-32]!
  4340bc:	mov	x29, sp
  4340c0:	str	x19, [sp, #16]
  4340c4:	mov	x19, x0
  4340c8:	bl	433408 <ferror@plt+0x2f478>
  4340cc:	mov	x0, x19
  4340d0:	ldr	x19, [sp, #16]
  4340d4:	ldp	x29, x30, [sp], #32
  4340d8:	ret
  4340dc:	nop
  4340e0:	stp	x29, x30, [sp, #-32]!
  4340e4:	mov	x29, sp
  4340e8:	str	x19, [sp, #16]
  4340ec:	mov	x19, x0
  4340f0:	bl	432fa8 <ferror@plt+0x2f018>
  4340f4:	mov	x0, x19
  4340f8:	ldr	x19, [sp, #16]
  4340fc:	ldp	x29, x30, [sp], #32
  434100:	ret
  434104:	nop
  434108:	stp	x29, x30, [sp, #-32]!
  43410c:	mov	x29, sp
  434110:	str	x19, [sp, #16]
  434114:	mov	x19, x0
  434118:	bl	4330f8 <ferror@plt+0x2f168>
  43411c:	mov	x0, x19
  434120:	ldr	x19, [sp, #16]
  434124:	ldp	x29, x30, [sp], #32
  434128:	ret
  43412c:	nop
  434130:	stp	x29, x30, [sp, #-16]!
  434134:	mov	x29, sp
  434138:	cbz	x0, 4341b4 <ferror@plt+0x30224>
  43413c:	ldr	w4, [x0, #8]
  434140:	cmp	w4, w1
  434144:	b.hi	434174 <ferror@plt+0x301e4>  // b.pmore
  434148:	adrp	x1, 479000 <ferror@plt+0x75070>
  43414c:	add	x1, x1, #0x4e0
  434150:	adrp	x2, 479000 <ferror@plt+0x75070>
  434154:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434158:	add	x1, x1, #0x308
  43415c:	add	x2, x2, #0x470
  434160:	add	x0, x0, #0x108
  434164:	bl	414da8 <ferror@plt+0x10e18>
  434168:	mov	x0, #0x0                   	// #0
  43416c:	ldp	x29, x30, [sp], #16
  434170:	ret
  434174:	add	w3, w1, w2
  434178:	cmp	w4, w3
  43417c:	b.cc	434188 <ferror@plt+0x301f8>  // b.lo, b.ul, b.last
  434180:	ldp	x29, x30, [sp], #16
  434184:	b	433240 <ferror@plt+0x2f2b0>
  434188:	adrp	x1, 479000 <ferror@plt+0x75070>
  43418c:	add	x1, x1, #0x4e0
  434190:	add	x1, x1, #0x308
  434194:	adrp	x2, 479000 <ferror@plt+0x75070>
  434198:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43419c:	add	x2, x2, #0x488
  4341a0:	add	x0, x0, #0x108
  4341a4:	bl	414da8 <ferror@plt+0x10e18>
  4341a8:	mov	x0, #0x0                   	// #0
  4341ac:	ldp	x29, x30, [sp], #16
  4341b0:	ret
  4341b4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4341b8:	add	x1, x1, #0x4e0
  4341bc:	add	x1, x1, #0x308
  4341c0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4341c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4341c8:	add	x2, x2, #0x448
  4341cc:	add	x0, x0, #0x108
  4341d0:	bl	414da8 <ferror@plt+0x10e18>
  4341d4:	b	434168 <ferror@plt+0x301d8>
  4341d8:	b	4334f0 <ferror@plt+0x2f560>
  4341dc:	nop
  4341e0:	b	433530 <ferror@plt+0x2f5a0>
  4341e4:	nop
  4341e8:	cbz	x0, 434228 <ferror@plt+0x30298>
  4341ec:	stp	x29, x30, [sp, #-32]!
  4341f0:	mov	x29, sp
  4341f4:	str	x19, [sp, #16]
  4341f8:	mov	x19, x0
  4341fc:	add	x0, x0, #0x10
  434200:	ldxr	w1, [x0]
  434204:	sub	w2, w1, #0x1
  434208:	stlxr	w3, w2, [x0]
  43420c:	cbnz	w3, 434200 <ferror@plt+0x30270>
  434210:	dmb	ish
  434214:	cmp	w1, #0x1
  434218:	b.eq	43422c <ferror@plt+0x3029c>  // b.none
  43421c:	ldr	x19, [sp, #16]
  434220:	ldp	x29, x30, [sp], #32
  434224:	ret
  434228:	ret
  43422c:	ldr	x1, [x19, #24]
  434230:	cbz	x1, 43423c <ferror@plt+0x302ac>
  434234:	ldr	x0, [x19, #32]
  434238:	blr	x1
  43423c:	mov	x1, x19
  434240:	mov	x0, #0x28                  	// #40
  434244:	ldr	x19, [sp, #16]
  434248:	ldp	x29, x30, [sp], #32
  43424c:	b	41e510 <ferror@plt+0x1a580>
  434250:	stp	x29, x30, [sp, #-32]!
  434254:	mov	x29, sp
  434258:	stp	x19, x20, [sp, #16]
  43425c:	mov	x20, x1
  434260:	bl	41f840 <ferror@plt+0x1b8b0>
  434264:	mov	x19, x0
  434268:	mov	x0, #0x28                  	// #40
  43426c:	bl	41df20 <ferror@plt+0x19f90>
  434270:	stp	x19, x20, [x0]
  434274:	mov	w3, #0x1                   	// #1
  434278:	adrp	x1, 413000 <ferror@plt+0xf070>
  43427c:	add	x1, x1, #0x678
  434280:	str	w3, [x0, #16]
  434284:	stp	x1, x19, [x0, #24]
  434288:	ldp	x19, x20, [sp, #16]
  43428c:	ldp	x29, x30, [sp], #32
  434290:	ret
  434294:	nop
  434298:	stp	x29, x30, [sp, #-32]!
  43429c:	mov	x29, sp
  4342a0:	stp	x19, x20, [sp, #16]
  4342a4:	mov	x19, x0
  4342a8:	mov	x20, x1
  4342ac:	mov	x0, #0x28                  	// #40
  4342b0:	bl	41df20 <ferror@plt+0x19f90>
  4342b4:	mov	w1, #0x1                   	// #1
  4342b8:	adrp	x3, 413000 <ferror@plt+0xf070>
  4342bc:	add	x3, x3, #0x678
  4342c0:	stp	x19, x20, [x0]
  4342c4:	str	w1, [x0, #16]
  4342c8:	stp	x3, x19, [x0, #24]
  4342cc:	ldp	x19, x20, [sp, #16]
  4342d0:	ldp	x29, x30, [sp], #32
  4342d4:	ret
  4342d8:	stp	x29, x30, [sp, #-32]!
  4342dc:	mov	x29, sp
  4342e0:	stp	x19, x20, [sp, #16]
  4342e4:	mov	x19, x1
  4342e8:	mov	x20, x0
  4342ec:	mov	x0, #0x28                  	// #40
  4342f0:	bl	41df20 <ferror@plt+0x19f90>
  4342f4:	mov	w1, #0x1                   	// #1
  4342f8:	stp	x20, x19, [x0]
  4342fc:	str	w1, [x0, #16]
  434300:	stp	xzr, xzr, [x0, #24]
  434304:	ldp	x19, x20, [sp, #16]
  434308:	ldp	x29, x30, [sp], #32
  43430c:	ret
  434310:	stp	x29, x30, [sp, #-48]!
  434314:	mov	x29, sp
  434318:	stp	x19, x20, [sp, #16]
  43431c:	mov	x20, x2
  434320:	mov	x19, x3
  434324:	stp	x21, x22, [sp, #32]
  434328:	mov	x21, x1
  43432c:	mov	x22, x0
  434330:	mov	x0, #0x28                  	// #40
  434334:	bl	41df20 <ferror@plt+0x19f90>
  434338:	mov	w1, #0x1                   	// #1
  43433c:	stp	x22, x21, [x0]
  434340:	str	w1, [x0, #16]
  434344:	stp	x20, x19, [x0, #24]
  434348:	ldp	x19, x20, [sp, #16]
  43434c:	ldp	x21, x22, [sp, #32]
  434350:	ldp	x29, x30, [sp], #48
  434354:	ret
  434358:	cbz	x0, 434370 <ferror@plt+0x303e0>
  43435c:	cbz	x1, 434368 <ferror@plt+0x303d8>
  434360:	ldr	x2, [x0, #8]
  434364:	str	x2, [x1]
  434368:	ldr	x0, [x0]
  43436c:	ret
  434370:	stp	x29, x30, [sp, #-16]!
  434374:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434378:	adrp	x1, 479000 <ferror@plt+0x75070>
  43437c:	mov	x29, sp
  434380:	add	x2, x2, #0x4e8
  434384:	add	x1, x1, #0x870
  434388:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43438c:	add	x0, x0, #0x108
  434390:	bl	414da8 <ferror@plt+0x10e18>
  434394:	mov	x0, #0x0                   	// #0
  434398:	ldp	x29, x30, [sp], #16
  43439c:	ret
  4343a0:	cbz	x0, 4343ac <ferror@plt+0x3041c>
  4343a4:	ldr	x0, [x0, #8]
  4343a8:	ret
  4343ac:	stp	x29, x30, [sp, #-16]!
  4343b0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4343b4:	add	x1, x1, #0x870
  4343b8:	mov	x29, sp
  4343bc:	add	x1, x1, #0x18
  4343c0:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4343c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4343c8:	add	x2, x2, #0x4e8
  4343cc:	add	x0, x0, #0x108
  4343d0:	bl	414da8 <ferror@plt+0x10e18>
  4343d4:	mov	x0, #0x0                   	// #0
  4343d8:	ldp	x29, x30, [sp], #16
  4343dc:	ret
  4343e0:	stp	x29, x30, [sp, #-32]!
  4343e4:	mov	x29, sp
  4343e8:	str	x19, [sp, #16]
  4343ec:	mov	x19, x0
  4343f0:	cbz	x0, 43441c <ferror@plt+0x3048c>
  4343f4:	add	x0, x0, #0x10
  4343f8:	ldxr	w1, [x0]
  4343fc:	add	w1, w1, #0x1
  434400:	stlxr	w2, w1, [x0]
  434404:	cbnz	w2, 4343f8 <ferror@plt+0x30468>
  434408:	mov	x0, x19
  43440c:	dmb	ish
  434410:	ldr	x19, [sp, #16]
  434414:	ldp	x29, x30, [sp], #32
  434418:	ret
  43441c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434420:	add	x1, x1, #0x870
  434424:	add	x1, x1, #0x30
  434428:	adrp	x2, 442000 <ferror@plt+0x3e070>
  43442c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434430:	add	x2, x2, #0x4e8
  434434:	add	x0, x0, #0x108
  434438:	bl	414da8 <ferror@plt+0x10e18>
  43443c:	mov	x0, x19
  434440:	ldr	x19, [sp, #16]
  434444:	ldp	x29, x30, [sp], #32
  434448:	ret
  43444c:	nop
  434450:	stp	x29, x30, [sp, #-48]!
  434454:	mov	x29, sp
  434458:	cbz	x0, 434520 <ferror@plt+0x30590>
  43445c:	stp	x19, x20, [sp, #16]
  434460:	mov	x19, x2
  434464:	ldr	x2, [x0, #8]
  434468:	cmp	x2, x1
  43446c:	b.cc	4344c0 <ferror@plt+0x30530>  // b.lo, b.ul, b.last
  434470:	add	x4, x1, x19
  434474:	cmp	x2, x4
  434478:	b.cc	4344f0 <ferror@plt+0x30560>  // b.lo, b.ul, b.last
  43447c:	str	x21, [sp, #32]
  434480:	ldr	x21, [x0]
  434484:	add	x21, x21, x1
  434488:	bl	4343e0 <ferror@plt+0x30450>
  43448c:	mov	x20, x0
  434490:	mov	x0, #0x28                  	// #40
  434494:	bl	41df20 <ferror@plt+0x19f90>
  434498:	stp	x21, x19, [x0]
  43449c:	mov	w1, #0x1                   	// #1
  4344a0:	adrp	x2, 434000 <ferror@plt+0x30070>
  4344a4:	add	x2, x2, #0x1e8
  4344a8:	str	w1, [x0, #16]
  4344ac:	stp	x2, x20, [x0, #24]
  4344b0:	ldp	x19, x20, [sp, #16]
  4344b4:	ldr	x21, [sp, #32]
  4344b8:	ldp	x29, x30, [sp], #48
  4344bc:	ret
  4344c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4344c4:	add	x1, x1, #0x870
  4344c8:	add	x1, x1, #0x40
  4344cc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4344d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4344d4:	add	x2, x2, #0x808
  4344d8:	add	x0, x0, #0x108
  4344dc:	bl	414da8 <ferror@plt+0x10e18>
  4344e0:	mov	x0, #0x0                   	// #0
  4344e4:	ldp	x19, x20, [sp, #16]
  4344e8:	ldp	x29, x30, [sp], #48
  4344ec:	ret
  4344f0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4344f4:	add	x1, x1, #0x870
  4344f8:	add	x1, x1, #0x40
  4344fc:	adrp	x2, 479000 <ferror@plt+0x75070>
  434500:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434504:	add	x2, x2, #0x820
  434508:	add	x0, x0, #0x108
  43450c:	bl	414da8 <ferror@plt+0x10e18>
  434510:	mov	x0, #0x0                   	// #0
  434514:	ldp	x19, x20, [sp, #16]
  434518:	ldp	x29, x30, [sp], #48
  43451c:	ret
  434520:	adrp	x1, 479000 <ferror@plt+0x75070>
  434524:	add	x1, x1, #0x870
  434528:	add	x1, x1, #0x40
  43452c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434530:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434534:	add	x2, x2, #0x4e8
  434538:	add	x0, x0, #0x108
  43453c:	bl	414da8 <ferror@plt+0x10e18>
  434540:	mov	x0, #0x0                   	// #0
  434544:	ldp	x29, x30, [sp], #48
  434548:	ret
  43454c:	nop
  434550:	stp	x29, x30, [sp, #-16]!
  434554:	mov	x29, sp
  434558:	cbz	x0, 434594 <ferror@plt+0x30604>
  43455c:	cbz	x1, 4345c0 <ferror@plt+0x30630>
  434560:	mov	x3, x0
  434564:	mov	w0, #0x0                   	// #0
  434568:	ldr	x4, [x1, #8]
  43456c:	ldr	x2, [x3, #8]
  434570:	cmp	x2, x4
  434574:	b.ne	43458c <ferror@plt+0x305fc>  // b.any
  434578:	ldr	x1, [x1]
  43457c:	ldr	x0, [x3]
  434580:	bl	403ab0 <memcmp@plt>
  434584:	cmp	w0, #0x0
  434588:	cset	w0, eq  // eq = none
  43458c:	ldp	x29, x30, [sp], #16
  434590:	ret
  434594:	adrp	x1, 479000 <ferror@plt+0x75070>
  434598:	add	x1, x1, #0x870
  43459c:	add	x1, x1, #0x58
  4345a0:	adrp	x2, 479000 <ferror@plt+0x75070>
  4345a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4345a8:	add	x2, x2, #0x840
  4345ac:	add	x0, x0, #0x108
  4345b0:	bl	414da8 <ferror@plt+0x10e18>
  4345b4:	mov	w0, #0x0                   	// #0
  4345b8:	ldp	x29, x30, [sp], #16
  4345bc:	ret
  4345c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4345c4:	add	x1, x1, #0x870
  4345c8:	add	x1, x1, #0x58
  4345cc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4345d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4345d4:	add	x2, x2, #0x850
  4345d8:	add	x0, x0, #0x108
  4345dc:	bl	414da8 <ferror@plt+0x10e18>
  4345e0:	mov	w0, #0x0                   	// #0
  4345e4:	ldp	x29, x30, [sp], #16
  4345e8:	ret
  4345ec:	nop
  4345f0:	cbz	x0, 434628 <ferror@plt+0x30698>
  4345f4:	mov	x1, x0
  4345f8:	mov	w0, #0x1505                	// #5381
  4345fc:	ldp	x2, x3, [x1]
  434600:	add	x3, x2, x3
  434604:	cmp	x2, x3
  434608:	b.eq	43465c <ferror@plt+0x306cc>  // b.none
  43460c:	nop
  434610:	ldrsb	w1, [x2], #1
  434614:	cmp	x3, x2
  434618:	add	w1, w1, w0, lsl #5
  43461c:	add	w0, w0, w1
  434620:	b.ne	434610 <ferror@plt+0x30680>  // b.any
  434624:	ret
  434628:	stp	x29, x30, [sp, #-16]!
  43462c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434630:	add	x1, x1, #0x870
  434634:	mov	x29, sp
  434638:	add	x1, x1, #0x68
  43463c:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434640:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434644:	add	x2, x2, #0x4e8
  434648:	add	x0, x0, #0x108
  43464c:	bl	414da8 <ferror@plt+0x10e18>
  434650:	mov	w0, #0x0                   	// #0
  434654:	ldp	x29, x30, [sp], #16
  434658:	ret
  43465c:	ret
  434660:	stp	x29, x30, [sp, #-32]!
  434664:	mov	x29, sp
  434668:	cbz	x0, 4346bc <ferror@plt+0x3072c>
  43466c:	cbz	x1, 4346e8 <ferror@plt+0x30758>
  434670:	stp	x19, x20, [sp, #16]
  434674:	ldr	x19, [x0, #8]
  434678:	ldr	x20, [x1, #8]
  43467c:	ldr	x0, [x0]
  434680:	cmp	x20, x19
  434684:	ldr	x1, [x1]
  434688:	csel	x2, x20, x19, ls  // ls = plast
  43468c:	bl	403ab0 <memcmp@plt>
  434690:	cbz	w0, 4346a0 <ferror@plt+0x30710>
  434694:	ldp	x19, x20, [sp, #16]
  434698:	ldp	x29, x30, [sp], #32
  43469c:	ret
  4346a0:	cmp	x20, x19
  4346a4:	mov	w1, #0x1                   	// #1
  4346a8:	cneg	w1, w1, hi  // hi = pmore
  4346ac:	csel	w0, w1, w0, ne  // ne = any
  4346b0:	ldp	x19, x20, [sp, #16]
  4346b4:	ldp	x29, x30, [sp], #32
  4346b8:	ret
  4346bc:	adrp	x1, 479000 <ferror@plt+0x75070>
  4346c0:	add	x1, x1, #0x870
  4346c4:	add	x1, x1, #0x78
  4346c8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4346cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4346d0:	add	x2, x2, #0x840
  4346d4:	add	x0, x0, #0x108
  4346d8:	bl	414da8 <ferror@plt+0x10e18>
  4346dc:	mov	w0, #0x0                   	// #0
  4346e0:	ldp	x29, x30, [sp], #32
  4346e4:	ret
  4346e8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4346ec:	add	x1, x1, #0x870
  4346f0:	add	x1, x1, #0x78
  4346f4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4346f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4346fc:	add	x2, x2, #0x850
  434700:	add	x0, x0, #0x108
  434704:	bl	414da8 <ferror@plt+0x10e18>
  434708:	mov	w0, #0x0                   	// #0
  43470c:	ldp	x29, x30, [sp], #32
  434710:	ret
  434714:	nop
  434718:	stp	x29, x30, [sp, #-48]!
  43471c:	mov	x29, sp
  434720:	str	x21, [sp, #32]
  434724:	cbz	x0, 434798 <ferror@plt+0x30808>
  434728:	stp	x19, x20, [sp, #16]
  43472c:	mov	x20, x1
  434730:	cbz	x1, 4347cc <ferror@plt+0x3083c>
  434734:	mov	x19, x0
  434738:	adrp	x0, 413000 <ferror@plt+0xf070>
  43473c:	add	x0, x0, #0x678
  434740:	ldr	x1, [x19, #24]
  434744:	cmp	x1, x0
  434748:	ldr	x0, [x19]
  43474c:	b.ne	434768 <ferror@plt+0x307d8>  // b.any
  434750:	cbz	x0, 434768 <ferror@plt+0x307d8>
  434754:	dmb	ish
  434758:	ldr	w0, [x19, #16]
  43475c:	cmp	w0, #0x1
  434760:	b.eq	434804 <ferror@plt+0x30874>  // b.none
  434764:	ldr	x0, [x19]
  434768:	ldr	w1, [x19, #8]
  43476c:	bl	41f840 <ferror@plt+0x1b8b0>
  434770:	mov	x21, x0
  434774:	ldr	x1, [x19, #8]
  434778:	str	x1, [x20]
  43477c:	mov	x0, x19
  434780:	bl	4341e8 <ferror@plt+0x30258>
  434784:	mov	x0, x21
  434788:	ldp	x19, x20, [sp, #16]
  43478c:	ldr	x21, [sp, #32]
  434790:	ldp	x29, x30, [sp], #48
  434794:	ret
  434798:	adrp	x1, 479000 <ferror@plt+0x75070>
  43479c:	add	x1, x1, #0x870
  4347a0:	add	x1, x1, #0x88
  4347a4:	mov	x21, #0x0                   	// #0
  4347a8:	adrp	x2, 442000 <ferror@plt+0x3e070>
  4347ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4347b0:	add	x2, x2, #0x4e8
  4347b4:	add	x0, x0, #0x108
  4347b8:	bl	414da8 <ferror@plt+0x10e18>
  4347bc:	mov	x0, x21
  4347c0:	ldr	x21, [sp, #32]
  4347c4:	ldp	x29, x30, [sp], #48
  4347c8:	ret
  4347cc:	adrp	x1, 479000 <ferror@plt+0x75070>
  4347d0:	add	x1, x1, #0x870
  4347d4:	add	x1, x1, #0x88
  4347d8:	mov	x21, #0x0                   	// #0
  4347dc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4347e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4347e4:	add	x2, x2, #0x860
  4347e8:	add	x0, x0, #0x108
  4347ec:	bl	414da8 <ferror@plt+0x10e18>
  4347f0:	mov	x0, x21
  4347f4:	ldp	x19, x20, [sp, #16]
  4347f8:	ldr	x21, [sp, #32]
  4347fc:	ldp	x29, x30, [sp], #48
  434800:	ret
  434804:	ldp	x21, x0, [x19]
  434808:	str	x0, [x20]
  43480c:	mov	x1, x19
  434810:	mov	x0, #0x28                  	// #40
  434814:	bl	41e510 <ferror@plt+0x1a580>
  434818:	cbz	x21, 434764 <ferror@plt+0x307d4>
  43481c:	mov	x0, x21
  434820:	ldp	x19, x20, [sp, #16]
  434824:	ldr	x21, [sp, #32]
  434828:	ldp	x29, x30, [sp], #48
  43482c:	ret
  434830:	stp	x29, x30, [sp, #-32]!
  434834:	mov	x29, sp
  434838:	cbz	x0, 434854 <ferror@plt+0x308c4>
  43483c:	add	x1, sp, #0x18
  434840:	bl	434718 <ferror@plt+0x30788>
  434844:	ldr	x1, [sp, #24]
  434848:	bl	433f38 <ferror@plt+0x2ffa8>
  43484c:	ldp	x29, x30, [sp], #32
  434850:	ret
  434854:	adrp	x1, 479000 <ferror@plt+0x75070>
  434858:	add	x1, x1, #0x870
  43485c:	add	x1, x1, #0xa0
  434860:	adrp	x2, 442000 <ferror@plt+0x3e070>
  434864:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434868:	add	x2, x2, #0x4e8
  43486c:	add	x0, x0, #0x108
  434870:	bl	414da8 <ferror@plt+0x10e18>
  434874:	mov	x0, #0x0                   	// #0
  434878:	ldp	x29, x30, [sp], #32
  43487c:	ret
  434880:	stp	x29, x30, [sp, #-32]!
  434884:	mov	x29, sp
  434888:	str	x19, [sp, #16]
  43488c:	mov	x19, x0
  434890:	ldr	x0, [x0, #8]
  434894:	bl	413678 <ferror@plt+0xf6e8>
  434898:	ldr	x0, [x19, #16]
  43489c:	bl	413678 <ferror@plt+0xf6e8>
  4348a0:	mov	x0, x19
  4348a4:	ldr	x19, [sp, #16]
  4348a8:	ldp	x29, x30, [sp], #32
  4348ac:	b	413678 <ferror@plt+0xf6e8>
  4348b0:	cbz	x1, 434a58 <ferror@plt+0x30ac8>
  4348b4:	stp	x29, x30, [sp, #-96]!
  4348b8:	mov	x29, sp
  4348bc:	stp	x19, x20, [sp, #16]
  4348c0:	mov	x19, x1
  4348c4:	mov	w1, #0x5f                  	// #95
  4348c8:	stp	x21, x22, [sp, #32]
  4348cc:	stp	x23, x24, [sp, #48]
  4348d0:	mov	x23, x0
  4348d4:	mov	x0, x19
  4348d8:	stp	x25, x26, [sp, #64]
  4348dc:	stp	x27, x28, [sp, #80]
  4348e0:	bl	403c40 <strchr@plt>
  4348e4:	cmp	x0, #0x0
  4348e8:	csel	x22, x0, x19, ne  // ne = any
  4348ec:	mov	w1, #0x2e                  	// #46
  4348f0:	mov	x20, x0
  4348f4:	mov	x0, x22
  4348f8:	bl	403c40 <strchr@plt>
  4348fc:	cmp	x0, #0x0
  434900:	mov	x21, x0
  434904:	mov	w1, #0x40                  	// #64
  434908:	csel	x0, x22, x0, eq  // eq = none
  43490c:	bl	403c40 <strchr@plt>
  434910:	mov	x25, x0
  434914:	cbz	x0, 4349f4 <ferror@plt+0x30a64>
  434918:	bl	41f7f8 <ferror@plt+0x1b868>
  43491c:	mov	x24, x0
  434920:	mov	w22, #0x4                   	// #4
  434924:	cbz	x21, 434940 <ferror@plt+0x309b0>
  434928:	sub	x1, x25, x21
  43492c:	mov	x0, x21
  434930:	mov	x25, x21
  434934:	bl	41f888 <ferror@plt+0x1b8f8>
  434938:	orr	w22, w22, #0x1
  43493c:	mov	x21, x0
  434940:	cbz	x20, 434a48 <ferror@plt+0x30ab8>
  434944:	sub	x1, x25, x20
  434948:	mov	x0, x20
  43494c:	orr	w22, w22, #0x2
  434950:	bl	41f888 <ferror@plt+0x1b8f8>
  434954:	mov	x25, x0
  434958:	mov	w26, #0x2                   	// #2
  43495c:	sub	x1, x20, x19
  434960:	mov	x0, x19
  434964:	adrp	x20, 43b000 <ferror@plt+0x37070>
  434968:	bl	41f888 <ferror@plt+0x1b8f8>
  43496c:	mvn	w27, w22
  434970:	mov	x28, x0
  434974:	add	x20, x20, #0xe10
  434978:	mov	w19, w22
  43497c:	nop
  434980:	tst	w19, w27
  434984:	mov	x4, #0x0                   	// #0
  434988:	b.ne	4349b8 <ferror@plt+0x30a28>  // b.any
  43498c:	tst	x19, #0x2
  434990:	mov	x0, x28
  434994:	csel	x1, x20, x25, eq  // eq = none
  434998:	tst	x19, #0x1
  43499c:	csel	x2, x20, x21, eq  // eq = none
  4349a0:	tst	x19, #0x4
  4349a4:	csel	x3, x20, x24, eq  // eq = none
  4349a8:	bl	41fa48 <ferror@plt+0x1bab8>
  4349ac:	mov	x1, x0
  4349b0:	mov	x0, x23
  4349b4:	bl	433c88 <ferror@plt+0x2fcf8>
  4349b8:	sub	w19, w19, #0x1
  4349bc:	cmn	w19, #0x1
  4349c0:	b.ne	434980 <ferror@plt+0x309f0>  // b.any
  4349c4:	mov	x0, x28
  4349c8:	bl	413678 <ferror@plt+0xf6e8>
  4349cc:	tbnz	w22, #0, 434a38 <ferror@plt+0x30aa8>
  4349d0:	cbnz	w26, 434a0c <ferror@plt+0x30a7c>
  4349d4:	tbnz	w22, #2, 434a18 <ferror@plt+0x30a88>
  4349d8:	ldp	x19, x20, [sp, #16]
  4349dc:	ldp	x21, x22, [sp, #32]
  4349e0:	ldp	x23, x24, [sp, #48]
  4349e4:	ldp	x25, x26, [sp, #64]
  4349e8:	ldp	x27, x28, [sp, #80]
  4349ec:	ldp	x29, x30, [sp], #96
  4349f0:	ret
  4349f4:	mov	x0, x19
  4349f8:	mov	x24, #0x0                   	// #0
  4349fc:	bl	4034d0 <strlen@plt>
  434a00:	mov	w22, #0x0                   	// #0
  434a04:	add	x25, x19, x0
  434a08:	b	434924 <ferror@plt+0x30994>
  434a0c:	mov	x0, x25
  434a10:	bl	413678 <ferror@plt+0xf6e8>
  434a14:	tbz	w22, #2, 4349d8 <ferror@plt+0x30a48>
  434a18:	mov	x0, x24
  434a1c:	ldp	x19, x20, [sp, #16]
  434a20:	ldp	x21, x22, [sp, #32]
  434a24:	ldp	x23, x24, [sp, #48]
  434a28:	ldp	x25, x26, [sp, #64]
  434a2c:	ldp	x27, x28, [sp, #80]
  434a30:	ldp	x29, x30, [sp], #96
  434a34:	b	413678 <ferror@plt+0xf6e8>
  434a38:	mov	x0, x21
  434a3c:	bl	413678 <ferror@plt+0xf6e8>
  434a40:	cbz	w26, 4349d4 <ferror@plt+0x30a44>
  434a44:	b	434a0c <ferror@plt+0x30a7c>
  434a48:	mov	x20, x25
  434a4c:	and	w26, w22, #0x2
  434a50:	mov	x25, #0x0                   	// #0
  434a54:	b	43495c <ferror@plt+0x309cc>
  434a58:	adrp	x2, 479000 <ferror@plt+0x75070>
  434a5c:	adrp	x1, 479000 <ferror@plt+0x75070>
  434a60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434a64:	add	x2, x2, #0x928
  434a68:	add	x1, x1, #0x9d8
  434a6c:	add	x0, x0, #0x108
  434a70:	b	414da8 <ferror@plt+0x10e18>
  434a74:	nop
  434a78:	stp	x29, x30, [sp, #-32]!
  434a7c:	mov	x29, sp
  434a80:	str	x19, [sp, #16]
  434a84:	mov	x19, x0
  434a88:	ldr	x0, [x0]
  434a8c:	bl	413678 <ferror@plt+0xf6e8>
  434a90:	ldr	x0, [x19, #8]
  434a94:	bl	4212a0 <ferror@plt+0x1d310>
  434a98:	mov	x0, x19
  434a9c:	ldr	x19, [sp, #16]
  434aa0:	ldp	x29, x30, [sp], #32
  434aa4:	b	413678 <ferror@plt+0xf6e8>
  434aa8:	stp	x29, x30, [sp, #-80]!
  434aac:	mov	x29, sp
  434ab0:	stp	x19, x20, [sp, #16]
  434ab4:	adrp	x20, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  434ab8:	add	x20, x20, #0x10
  434abc:	stp	x21, x22, [sp, #32]
  434ac0:	mov	x22, x0
  434ac4:	mov	x0, x20
  434ac8:	bl	42fb00 <ferror@plt+0x2bb70>
  434acc:	ldr	x0, [x20, #8]
  434ad0:	cbz	x0, 434af4 <ferror@plt+0x30b64>
  434ad4:	mov	x0, x20
  434ad8:	bl	42fb28 <ferror@plt+0x2bb98>
  434adc:	mov	x1, x22
  434ae0:	ldr	x0, [x20, #8]
  434ae4:	ldp	x19, x20, [sp, #16]
  434ae8:	ldp	x21, x22, [sp, #32]
  434aec:	ldp	x29, x30, [sp], #80
  434af0:	b	40c780 <ferror@plt+0x87f0>
  434af4:	adrp	x1, 40d000 <ferror@plt+0x9070>
  434af8:	add	x1, x1, #0x2b0
  434afc:	adrp	x0, 40d000 <ferror@plt+0x9070>
  434b00:	add	x0, x0, #0x2d0
  434b04:	bl	40c368 <ferror@plt+0x83d8>
  434b08:	str	x0, [x20, #8]
  434b0c:	bl	43b090 <ferror@plt+0x37100>
  434b10:	mov	x21, x0
  434b14:	ldrb	w0, [x0]
  434b18:	cbz	w0, 434ad4 <ferror@plt+0x30b44>
  434b1c:	stp	x23, x24, [sp, #48]
  434b20:	stp	x25, x26, [sp, #64]
  434b24:	b	434b5c <ferror@plt+0x30bcc>
  434b28:	mov	x25, #0x8                   	// #8
  434b2c:	mov	x26, #0x0                   	// #0
  434b30:	mov	x1, #0x2                   	// #2
  434b34:	mov	x2, #0x8                   	// #8
  434b38:	bl	4137f8 <ferror@plt+0xf868>
  434b3c:	str	x23, [x0, x26]
  434b40:	mov	x2, x0
  434b44:	str	xzr, [x0, x25]
  434b48:	mov	x1, x19
  434b4c:	ldr	x0, [x20, #8]
  434b50:	bl	40caa0 <ferror@plt+0x8b10>
  434b54:	ldrb	w0, [x19, x24]
  434b58:	cbz	w0, 434bc4 <ferror@plt+0x30c34>
  434b5c:	mov	x0, x21
  434b60:	bl	4034d0 <strlen@plt>
  434b64:	add	x19, x0, #0x1
  434b68:	mov	x23, x21
  434b6c:	add	x19, x21, x19
  434b70:	mov	x0, x19
  434b74:	bl	4034d0 <strlen@plt>
  434b78:	add	x24, x0, #0x1
  434b7c:	mov	x1, x19
  434b80:	ldr	x0, [x20, #8]
  434b84:	add	x21, x19, x24
  434b88:	bl	40c780 <ferror@plt+0x87f0>
  434b8c:	cbz	x0, 434b28 <ferror@plt+0x30b98>
  434b90:	ldr	x1, [x0]
  434b94:	cbz	x1, 434b28 <ferror@plt+0x30b98>
  434b98:	sub	x4, x0, #0x8
  434b9c:	mov	x2, #0x1                   	// #1
  434ba0:	mov	w1, w2
  434ba4:	lsl	x26, x2, #3
  434ba8:	add	x2, x2, #0x1
  434bac:	ldr	x3, [x4, x2, lsl #3]
  434bb0:	cbnz	x3, 434ba0 <ferror@plt+0x30c10>
  434bb4:	add	w1, w1, #0x2
  434bb8:	lsl	x25, x2, #3
  434bbc:	sxtw	x1, w1
  434bc0:	b	434b34 <ferror@plt+0x30ba4>
  434bc4:	mov	x0, x20
  434bc8:	ldp	x23, x24, [sp, #48]
  434bcc:	ldp	x25, x26, [sp, #64]
  434bd0:	bl	42fb28 <ferror@plt+0x2bb98>
  434bd4:	mov	x1, x22
  434bd8:	ldr	x0, [x20, #8]
  434bdc:	ldp	x19, x20, [sp, #16]
  434be0:	ldp	x21, x22, [sp, #32]
  434be4:	ldp	x29, x30, [sp], #80
  434be8:	b	40c780 <ferror@plt+0x87f0>
  434bec:	nop
  434bf0:	stp	x29, x30, [sp, #-64]!
  434bf4:	mov	x29, sp
  434bf8:	stp	x19, x20, [sp, #16]
  434bfc:	adrp	x20, 49b000 <ferror@plt+0x97070>
  434c00:	add	x20, x20, #0x8c8
  434c04:	stp	x21, x22, [sp, #32]
  434c08:	str	x23, [sp, #48]
  434c0c:	mov	x23, x0
  434c10:	mov	x0, x20
  434c14:	bl	42fed8 <ferror@plt+0x2bf48>
  434c18:	mov	x19, x0
  434c1c:	cbz	x0, 434d30 <ferror@plt+0x30da0>
  434c20:	adrp	x21, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  434c24:	add	x21, x21, #0x10
  434c28:	mov	x0, x21
  434c2c:	bl	42fb00 <ferror@plt+0x2bb70>
  434c30:	bl	43b0a8 <ferror@plt+0x37118>
  434c34:	mov	x22, x0
  434c38:	mov	x0, x21
  434c3c:	bl	42fb28 <ferror@plt+0x2bb98>
  434c40:	ldr	x20, [x19, #8]
  434c44:	cbz	x20, 434c7c <ferror@plt+0x30cec>
  434c48:	mov	x1, x22
  434c4c:	mov	x0, x20
  434c50:	bl	403ad0 <strcmp@plt>
  434c54:	cbnz	w0, 434c7c <ferror@plt+0x30cec>
  434c58:	cbz	x23, 434c64 <ferror@plt+0x30cd4>
  434c5c:	ldr	x0, [x19, #16]
  434c60:	str	x0, [x23]
  434c64:	ldr	w0, [x19]
  434c68:	ldp	x19, x20, [sp, #16]
  434c6c:	ldp	x21, x22, [sp, #32]
  434c70:	ldr	x23, [sp, #48]
  434c74:	ldp	x29, x30, [sp], #64
  434c78:	ret
  434c7c:	mov	x0, x20
  434c80:	bl	413678 <ferror@plt+0xf6e8>
  434c84:	ldr	x0, [x19, #16]
  434c88:	bl	413678 <ferror@plt+0xf6e8>
  434c8c:	mov	x0, x22
  434c90:	bl	41f7f8 <ferror@plt+0x1b868>
  434c94:	str	x0, [x19, #8]
  434c98:	adrp	x0, 479000 <ferror@plt+0x75070>
  434c9c:	add	x0, x0, #0x948
  434ca0:	bl	409040 <ferror@plt+0x50b0>
  434ca4:	mov	x20, x0
  434ca8:	cbz	x0, 434cdc <ferror@plt+0x30d4c>
  434cac:	ldrb	w1, [x0]
  434cb0:	cbz	w1, 434cdc <ferror@plt+0x30d4c>
  434cb4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  434cb8:	add	x1, x1, #0x270
  434cbc:	bl	403dd0 <strstr@plt>
  434cc0:	cmp	x0, #0x0
  434cc4:	cset	w0, ne  // ne = any
  434cc8:	str	w0, [x19]
  434ccc:	mov	x0, x20
  434cd0:	bl	41f7f8 <ferror@plt+0x1b868>
  434cd4:	str	x0, [x19, #16]
  434cd8:	b	434c58 <ferror@plt+0x30cc8>
  434cdc:	mov	x0, x21
  434ce0:	bl	42fb00 <ferror@plt+0x2bb70>
  434ce4:	mov	x0, x22
  434ce8:	bl	43b0b0 <ferror@plt+0x37120>
  434cec:	mov	x20, x0
  434cf0:	mov	x0, x21
  434cf4:	bl	42fb28 <ferror@plt+0x2bb98>
  434cf8:	cbz	x20, 434d4c <ferror@plt+0x30dbc>
  434cfc:	ldrb	w0, [x20]
  434d00:	cbz	w0, 434d20 <ferror@plt+0x30d90>
  434d04:	mov	x0, x20
  434d08:	adrp	x1, 440000 <ferror@plt+0x3c070>
  434d0c:	add	x1, x1, #0x270
  434d10:	bl	403dd0 <strstr@plt>
  434d14:	cmp	x0, #0x0
  434d18:	cset	w0, ne  // ne = any
  434d1c:	b	434cc8 <ferror@plt+0x30d38>
  434d20:	adrp	x20, 479000 <ferror@plt+0x75070>
  434d24:	mov	w0, #0x0                   	// #0
  434d28:	add	x20, x20, #0x938
  434d2c:	b	434cc8 <ferror@plt+0x30d38>
  434d30:	mov	x0, #0x18                  	// #24
  434d34:	bl	413598 <ferror@plt+0xf608>
  434d38:	mov	x19, x0
  434d3c:	mov	x0, x20
  434d40:	mov	x1, x19
  434d44:	bl	42fef0 <ferror@plt+0x2bf60>
  434d48:	b	434c20 <ferror@plt+0x30c90>
  434d4c:	adrp	x20, 479000 <ferror@plt+0x75070>
  434d50:	mov	w0, #0x0                   	// #0
  434d54:	add	x20, x20, #0x938
  434d58:	b	434cc8 <ferror@plt+0x30d38>
  434d5c:	nop
  434d60:	stp	x29, x30, [sp, #-32]!
  434d64:	mov	x29, sp
  434d68:	add	x0, sp, #0x18
  434d6c:	bl	434bf0 <ferror@plt+0x30c60>
  434d70:	ldr	x0, [sp, #24]
  434d74:	bl	41f7f8 <ferror@plt+0x1b868>
  434d78:	ldp	x29, x30, [sp], #32
  434d7c:	ret
  434d80:	stp	x29, x30, [sp, #-32]!
  434d84:	mov	x29, sp
  434d88:	cbz	x0, 434dc8 <ferror@plt+0x30e38>
  434d8c:	str	x19, [sp, #16]
  434d90:	mov	x19, x0
  434d94:	mov	w0, #0x8                   	// #8
  434d98:	bl	433570 <ferror@plt+0x2f5e0>
  434d9c:	mov	x1, x19
  434da0:	mov	x19, x0
  434da4:	bl	4348b0 <ferror@plt+0x30920>
  434da8:	mov	x0, x19
  434dac:	mov	x1, #0x0                   	// #0
  434db0:	bl	433c88 <ferror@plt+0x2fcf8>
  434db4:	mov	x0, x19
  434db8:	mov	w1, #0x0                   	// #0
  434dbc:	ldr	x19, [sp, #16]
  434dc0:	ldp	x29, x30, [sp], #32
  434dc4:	b	433eb8 <ferror@plt+0x2ff28>
  434dc8:	adrp	x1, 479000 <ferror@plt+0x75070>
  434dcc:	add	x1, x1, #0x9d8
  434dd0:	add	x1, x1, #0x18
  434dd4:	adrp	x2, 479000 <ferror@plt+0x75070>
  434dd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  434ddc:	add	x2, x2, #0x928
  434de0:	add	x0, x0, #0x108
  434de4:	bl	414da8 <ferror@plt+0x10e18>
  434de8:	mov	x0, #0x0                   	// #0
  434dec:	ldp	x29, x30, [sp], #32
  434df0:	ret
  434df4:	nop
  434df8:	stp	x29, x30, [sp, #-368]!
  434dfc:	mov	x29, sp
  434e00:	stp	x19, x20, [sp, #16]
  434e04:	adrp	x19, 49b000 <ferror@plt+0x97070>
  434e08:	add	x19, x19, #0x8c8
  434e0c:	add	x19, x19, #0x20
  434e10:	stp	x23, x24, [sp, #48]
  434e14:	mov	x0, x19
  434e18:	bl	42fed8 <ferror@plt+0x2bf48>
  434e1c:	mov	x24, x0
  434e20:	cbz	x0, 435164 <ferror@plt+0x311d4>
  434e24:	adrp	x0, 479000 <ferror@plt+0x75070>
  434e28:	add	x0, x0, #0x950
  434e2c:	bl	409040 <ferror@plt+0x50b0>
  434e30:	mov	x19, x0
  434e34:	cbz	x0, 434e40 <ferror@plt+0x30eb0>
  434e38:	ldrb	w0, [x0]
  434e3c:	cbnz	w0, 434ea0 <ferror@plt+0x30f10>
  434e40:	adrp	x0, 479000 <ferror@plt+0x75070>
  434e44:	add	x0, x0, #0x960
  434e48:	bl	409040 <ferror@plt+0x50b0>
  434e4c:	mov	x19, x0
  434e50:	cbz	x0, 434e5c <ferror@plt+0x30ecc>
  434e54:	ldrb	w0, [x0]
  434e58:	cbnz	w0, 434ea0 <ferror@plt+0x30f10>
  434e5c:	adrp	x0, 479000 <ferror@plt+0x75070>
  434e60:	add	x0, x0, #0x968
  434e64:	bl	409040 <ferror@plt+0x50b0>
  434e68:	mov	x19, x0
  434e6c:	cbz	x0, 434e78 <ferror@plt+0x30ee8>
  434e70:	ldrb	w0, [x0]
  434e74:	cbnz	w0, 434ea0 <ferror@plt+0x30f10>
  434e78:	adrp	x0, 479000 <ferror@plt+0x75070>
  434e7c:	add	x0, x0, #0x978
  434e80:	bl	409040 <ferror@plt+0x50b0>
  434e84:	mov	x19, x0
  434e88:	cbz	x0, 435180 <ferror@plt+0x311f0>
  434e8c:	ldrb	w1, [x0]
  434e90:	adrp	x0, 441000 <ferror@plt+0x3d070>
  434e94:	add	x0, x0, #0x9c8
  434e98:	cmp	w1, #0x0
  434e9c:	csel	x19, x0, x19, eq  // eq = none
  434ea0:	ldr	x20, [x24]
  434ea4:	cbz	x20, 434eb8 <ferror@plt+0x30f28>
  434ea8:	mov	x1, x19
  434eac:	mov	x0, x20
  434eb0:	bl	403ad0 <strcmp@plt>
  434eb4:	cbz	w0, 435134 <ferror@plt+0x311a4>
  434eb8:	mov	x0, x20
  434ebc:	stp	x21, x22, [sp, #32]
  434ec0:	adrp	x20, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  434ec4:	stp	x25, x26, [sp, #64]
  434ec8:	bl	413678 <ferror@plt+0xf6e8>
  434ecc:	add	x20, x20, #0x10
  434ed0:	ldr	x0, [x24, #8]
  434ed4:	bl	4212a0 <ferror@plt+0x1d310>
  434ed8:	mov	x0, x19
  434edc:	bl	41f7f8 <ferror@plt+0x1b868>
  434ee0:	str	x0, [x24]
  434ee4:	mov	w0, #0x8                   	// #8
  434ee8:	bl	433570 <ferror@plt+0x2f5e0>
  434eec:	mov	x23, x0
  434ef0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  434ef4:	mov	x0, x19
  434ef8:	add	x1, x1, #0x228
  434efc:	mov	w2, #0x0                   	// #0
  434f00:	bl	420e88 <ferror@plt+0x1cef8>
  434f04:	mov	x25, x0
  434f08:	ldr	x19, [x0]
  434f0c:	mov	x21, x0
  434f10:	cbz	x19, 434f7c <ferror@plt+0x30fec>
  434f14:	adrp	x26, 40d000 <ferror@plt+0x9070>
  434f18:	add	x26, x26, #0x2d0
  434f1c:	stp	x27, x28, [sp, #80]
  434f20:	adrp	x27, 40d000 <ferror@plt+0x9070>
  434f24:	add	x27, x27, #0x2b0
  434f28:	ldr	x0, [x20, #16]
  434f2c:	cbz	x0, 434fd0 <ferror@plt+0x31040>
  434f30:	mov	w28, #0x1f                  	// #31
  434f34:	b	434f54 <ferror@plt+0x30fc4>
  434f38:	mov	x1, x19
  434f3c:	bl	403ad0 <strcmp@plt>
  434f40:	cbz	w0, 434f64 <ferror@plt+0x30fd4>
  434f44:	subs	w28, w28, #0x1
  434f48:	b.eq	435108 <ferror@plt+0x31178>  // b.none
  434f4c:	ldr	x0, [x20, #16]
  434f50:	mov	x19, x22
  434f54:	mov	x1, x19
  434f58:	bl	40c780 <ferror@plt+0x87f0>
  434f5c:	mov	x22, x0
  434f60:	cbnz	x0, 434f38 <ferror@plt+0x30fa8>
  434f64:	mov	x1, x19
  434f68:	mov	x0, x23
  434f6c:	bl	4348b0 <ferror@plt+0x30920>
  434f70:	ldr	x19, [x21, #8]!
  434f74:	cbnz	x19, 434f28 <ferror@plt+0x30f98>
  434f78:	ldp	x27, x28, [sp, #80]
  434f7c:	mov	x0, x25
  434f80:	bl	4212a0 <ferror@plt+0x1d310>
  434f84:	adrp	x0, 441000 <ferror@plt+0x3d070>
  434f88:	add	x0, x0, #0x9c8
  434f8c:	bl	41f7f8 <ferror@plt+0x1b868>
  434f90:	mov	x1, x0
  434f94:	mov	x0, x23
  434f98:	bl	433c88 <ferror@plt+0x2fcf8>
  434f9c:	mov	x0, x23
  434fa0:	mov	x1, #0x0                   	// #0
  434fa4:	bl	433c88 <ferror@plt+0x2fcf8>
  434fa8:	mov	x0, x23
  434fac:	mov	w1, #0x0                   	// #0
  434fb0:	bl	433eb8 <ferror@plt+0x2ff28>
  434fb4:	ldp	x21, x22, [sp, #32]
  434fb8:	ldp	x25, x26, [sp, #64]
  434fbc:	str	x0, [x24, #8]
  434fc0:	ldp	x19, x20, [sp, #16]
  434fc4:	ldp	x23, x24, [sp, #48]
  434fc8:	ldp	x29, x30, [sp], #368
  434fcc:	ret
  434fd0:	mov	x1, x27
  434fd4:	mov	x0, x26
  434fd8:	bl	40c368 <ferror@plt+0x83d8>
  434fdc:	mov	x2, x0
  434fe0:	adrp	x1, 441000 <ferror@plt+0x3d070>
  434fe4:	adrp	x0, 479000 <ferror@plt+0x75070>
  434fe8:	add	x1, x1, #0x868
  434fec:	add	x0, x0, #0x980
  434ff0:	str	x2, [x20, #16]
  434ff4:	bl	403780 <fopen@plt>
  434ff8:	mov	x22, x0
  434ffc:	cbz	x0, 435100 <ferror@plt+0x31170>
  435000:	mov	x2, x22
  435004:	add	x0, sp, #0x70
  435008:	mov	w1, #0x100                 	// #256
  43500c:	bl	403f50 <fgets@plt>
  435010:	cbz	x0, 4350f8 <ferror@plt+0x31168>
  435014:	add	x0, sp, #0x70
  435018:	bl	420d58 <ferror@plt+0x1cdc8>
  43501c:	bl	420df8 <ferror@plt+0x1ce68>
  435020:	ldrb	w1, [sp, #112]
  435024:	cmp	w1, #0x23
  435028:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43502c:	b.eq	435000 <ferror@plt+0x31070>  // b.none
  435030:	add	x28, sp, #0x70
  435034:	b	43503c <ferror@plt+0x310ac>
  435038:	cbz	w1, 435000 <ferror@plt+0x31070>
  43503c:	cmp	w1, #0x20
  435040:	mov	x2, x28
  435044:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  435048:	add	x28, x28, #0x1
  43504c:	cset	w0, eq  // eq = none
  435050:	cmp	w1, #0x3a
  435054:	csinc	w0, w0, wzr, ne  // ne = any
  435058:	ldrb	w1, [x28]
  43505c:	cbz	w0, 435038 <ferror@plt+0x310a8>
  435060:	strb	wzr, [x2]
  435064:	cmp	w1, #0x20
  435068:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  43506c:	b.ne	435080 <ferror@plt+0x310f0>  // b.any
  435070:	ldrb	w1, [x28, #1]!
  435074:	cmp	w1, #0x20
  435078:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  43507c:	b.eq	435070 <ferror@plt+0x310e0>  // b.none
  435080:	mov	x0, x28
  435084:	cbz	w1, 435000 <ferror@plt+0x31070>
  435088:	b	435094 <ferror@plt+0x31104>
  43508c:	ldrb	w1, [x0, #1]!
  435090:	cbz	w1, 4350a4 <ferror@plt+0x31114>
  435094:	cmp	w1, #0x20
  435098:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  43509c:	b.ne	43508c <ferror@plt+0x310fc>  // b.any
  4350a0:	strb	wzr, [x0]
  4350a4:	ldr	x0, [x20, #16]
  4350a8:	add	x1, sp, #0x70
  4350ac:	bl	40c780 <ferror@plt+0x87f0>
  4350b0:	cbnz	x0, 435000 <ferror@plt+0x31070>
  4350b4:	ldr	x3, [x20, #16]
  4350b8:	add	x0, sp, #0x70
  4350bc:	str	x3, [sp, #104]
  4350c0:	bl	41f7f8 <ferror@plt+0x1b868>
  4350c4:	mov	x1, x0
  4350c8:	mov	x0, x28
  4350cc:	str	x1, [sp, #96]
  4350d0:	bl	41f7f8 <ferror@plt+0x1b868>
  4350d4:	mov	x2, x0
  4350d8:	ldp	x1, x3, [sp, #96]
  4350dc:	mov	x0, x3
  4350e0:	bl	40caa0 <ferror@plt+0x8b10>
  4350e4:	mov	x2, x22
  4350e8:	add	x0, sp, #0x70
  4350ec:	mov	w1, #0x100                 	// #256
  4350f0:	bl	403f50 <fgets@plt>
  4350f4:	cbnz	x0, 435014 <ferror@plt+0x31084>
  4350f8:	mov	x0, x22
  4350fc:	bl	403740 <fclose@plt>
  435100:	ldr	x0, [x20, #16]
  435104:	b	434f30 <ferror@plt+0x30fa0>
  435108:	ldr	w0, [x20, #24]
  43510c:	cbz	w0, 435148 <ferror@plt+0x311b8>
  435110:	mov	x19, x22
  435114:	mov	w0, #0x1                   	// #1
  435118:	mov	x1, x19
  43511c:	str	w0, [x20, #24]
  435120:	mov	x0, x23
  435124:	bl	4348b0 <ferror@plt+0x30920>
  435128:	ldr	x19, [x21, #8]!
  43512c:	cbnz	x19, 434f28 <ferror@plt+0x30f98>
  435130:	b	434f78 <ferror@plt+0x30fe8>
  435134:	ldr	x0, [x24, #8]
  435138:	ldp	x19, x20, [sp, #16]
  43513c:	ldp	x23, x24, [sp, #48]
  435140:	ldp	x29, x30, [sp], #368
  435144:	ret
  435148:	adrp	x2, 479000 <ferror@plt+0x75070>
  43514c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435150:	add	x2, x2, #0x9a0
  435154:	add	x0, x0, #0x108
  435158:	mov	w1, #0x10                  	// #16
  43515c:	bl	414ae8 <ferror@plt+0x10b58>
  435160:	b	435110 <ferror@plt+0x31180>
  435164:	mov	x0, #0x10                  	// #16
  435168:	bl	413598 <ferror@plt+0xf608>
  43516c:	mov	x24, x0
  435170:	mov	x0, x19
  435174:	mov	x1, x24
  435178:	bl	42fef0 <ferror@plt+0x2bf60>
  43517c:	b	434e24 <ferror@plt+0x30e94>
  435180:	adrp	x19, 441000 <ferror@plt+0x3d070>
  435184:	add	x19, x19, #0x9c8
  435188:	b	434ea0 <ferror@plt+0x30f10>
  43518c:	nop
  435190:	stp	x29, x30, [sp, #-32]!
  435194:	mov	x29, sp
  435198:	str	x19, [sp, #16]
  43519c:	mov	x19, x2
  4351a0:	bl	403d20 <iconv_open@plt>
  4351a4:	cmn	x0, #0x1
  4351a8:	str	x0, [x19]
  4351ac:	b.eq	4351c0 <ferror@plt+0x31230>  // b.none
  4351b0:	mov	w0, #0x1                   	// #1
  4351b4:	ldr	x19, [sp, #16]
  4351b8:	ldp	x29, x30, [sp], #32
  4351bc:	ret
  4351c0:	bl	403e80 <__errno_location@plt>
  4351c4:	ldr	w0, [x0]
  4351c8:	ldr	x19, [sp, #16]
  4351cc:	cmp	w0, #0x16
  4351d0:	cset	w0, ne  // ne = any
  4351d4:	ldp	x29, x30, [sp], #32
  4351d8:	ret
  4351dc:	nop
  4351e0:	stp	x29, x30, [sp, #-32]!
  4351e4:	mov	x29, sp
  4351e8:	str	x19, [sp, #16]
  4351ec:	mov	x19, x0
  4351f0:	ldr	x0, [x0, #8]
  4351f4:	bl	413678 <ferror@plt+0xf6e8>
  4351f8:	ldr	x0, [x19, #16]
  4351fc:	bl	4212a0 <ferror@plt+0x1d310>
  435200:	mov	x0, x19
  435204:	ldr	x19, [sp, #16]
  435208:	ldp	x29, x30, [sp], #32
  43520c:	b	413678 <ferror@plt+0xf6e8>
  435210:	stp	x29, x30, [sp, #-64]!
  435214:	mov	x29, sp
  435218:	str	x23, [sp, #48]
  43521c:	mov	x23, x0
  435220:	ldrb	w0, [x1]
  435224:	cbz	w0, 435298 <ferror@plt+0x31308>
  435228:	stp	x19, x20, [sp, #16]
  43522c:	mov	x19, #0x0                   	// #0
  435230:	stp	x21, x22, [sp, #32]
  435234:	mov	x22, x1
  435238:	b	43525c <ferror@plt+0x312cc>
  43523c:	bl	420430 <ferror@plt+0x1c4a0>
  435240:	and	w20, w0, #0xff
  435244:	mov	w0, w21
  435248:	bl	420430 <ferror@plt+0x1c4a0>
  43524c:	cmp	w20, w0, uxtb
  435250:	b.ne	435268 <ferror@plt+0x312d8>  // b.any
  435254:	ldrb	w0, [x22, x19]
  435258:	cbz	w0, 435280 <ferror@plt+0x312f0>
  43525c:	ldrb	w21, [x23, x19]
  435260:	add	x19, x19, #0x1
  435264:	cbnz	w21, 43523c <ferror@plt+0x312ac>
  435268:	ldp	x19, x20, [sp, #16]
  43526c:	mov	w0, #0x0                   	// #0
  435270:	ldp	x21, x22, [sp, #32]
  435274:	ldr	x23, [sp, #48]
  435278:	ldp	x29, x30, [sp], #64
  43527c:	ret
  435280:	mov	w0, #0x1                   	// #1
  435284:	ldp	x19, x20, [sp, #16]
  435288:	ldp	x21, x22, [sp, #32]
  43528c:	ldr	x23, [sp, #48]
  435290:	ldp	x29, x30, [sp], #64
  435294:	ret
  435298:	mov	w0, #0x1                   	// #1
  43529c:	b	435274 <ferror@plt+0x312e4>
  4352a0:	stp	x29, x30, [sp, #-96]!
  4352a4:	mov	x29, sp
  4352a8:	stp	x26, x27, [sp, #64]
  4352ac:	cbz	x0, 435414 <ferror@plt+0x31484>
  4352b0:	stp	x20, x21, [sp, #16]
  4352b4:	mov	x27, x0
  4352b8:	stp	x22, x23, [sp, #32]
  4352bc:	mov	w23, w3
  4352c0:	stp	x24, x25, [sp, #48]
  4352c4:	mov	x25, x2
  4352c8:	str	x28, [sp, #80]
  4352cc:	tbz	w1, #31, 4352d8 <ferror@plt+0x31348>
  4352d0:	bl	4034d0 <strlen@plt>
  4352d4:	mov	w1, w0
  4352d8:	add	w0, w1, #0x1
  4352dc:	sxtw	x24, w1
  4352e0:	add	x21, x27, x24
  4352e4:	sxtw	x0, w0
  4352e8:	bl	413538 <ferror@plt+0xf5a8>
  4352ec:	cmp	x27, x21
  4352f0:	mov	x26, x0
  4352f4:	b.cs	43541c <ferror@plt+0x3148c>  // b.hs, b.nlast
  4352f8:	and	w23, w23, #0x1
  4352fc:	mov	x28, x0
  435300:	b	435314 <ferror@plt+0x31384>
  435304:	strb	w1, [x28], #1
  435308:	add	x27, x27, #0x1
  43530c:	cmp	x21, x27
  435310:	b.ls	435388 <ferror@plt+0x313f8>  // b.plast
  435314:	ldrb	w1, [x27]
  435318:	cmp	w1, #0x25
  43531c:	b.ne	435304 <ferror@plt+0x31374>  // b.any
  435320:	add	x22, x27, #0x3
  435324:	cmp	x22, x21
  435328:	b.hi	435388 <ferror@plt+0x313f8>  // b.pmore
  43532c:	ldrb	w0, [x27, #1]
  435330:	bl	4204b8 <ferror@plt+0x1c528>
  435334:	mov	w20, w0
  435338:	tbnz	w0, #31, 435388 <ferror@plt+0x313f8>
  43533c:	ldrb	w0, [x27, #2]
  435340:	bl	4204b8 <ferror@plt+0x1c528>
  435344:	tbnz	w0, #31, 435388 <ferror@plt+0x313f8>
  435348:	orr	w20, w0, w20, lsl #4
  43534c:	cmp	w20, #0x0
  435350:	b.le	435388 <ferror@plt+0x313f8>
  435354:	cmp	w20, #0x7f
  435358:	cset	w0, le
  43535c:	tst	w0, w23
  435360:	b.ne	435388 <ferror@plt+0x313f8>  // b.any
  435364:	mov	w1, w20
  435368:	mov	x0, x25
  43536c:	bl	403c40 <strchr@plt>
  435370:	cbnz	x0, 435388 <ferror@plt+0x313f8>
  435374:	and	w1, w20, #0xff
  435378:	strb	w1, [x28], #1
  43537c:	mov	x27, x22
  435380:	cmp	x21, x27
  435384:	b.hi	435314 <ferror@plt+0x31384>  // b.pmore
  435388:	sub	x0, x28, x26
  43538c:	cmp	x24, x0
  435390:	b.lt	4353c0 <ferror@plt+0x31430>  // b.tstop
  435394:	strb	wzr, [x28]
  435398:	cmp	x27, x21
  43539c:	b.ne	4353e8 <ferror@plt+0x31458>  // b.any
  4353a0:	ldp	x20, x21, [sp, #16]
  4353a4:	ldp	x22, x23, [sp, #32]
  4353a8:	ldp	x24, x25, [sp, #48]
  4353ac:	ldr	x28, [sp, #80]
  4353b0:	mov	x0, x26
  4353b4:	ldp	x26, x27, [sp, #64]
  4353b8:	ldp	x29, x30, [sp], #96
  4353bc:	ret
  4353c0:	adrp	x4, 479000 <ferror@plt+0x75070>
  4353c4:	adrp	x3, 479000 <ferror@plt+0x75070>
  4353c8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4353cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4353d0:	add	x4, x4, #0xa08
  4353d4:	add	x3, x3, #0xcf8
  4353d8:	add	x1, x1, #0xa20
  4353dc:	add	x0, x0, #0x108
  4353e0:	mov	w2, #0x5c6                 	// #1478
  4353e4:	bl	426b10 <ferror@plt+0x22b80>
  4353e8:	mov	x0, x26
  4353ec:	mov	x26, #0x0                   	// #0
  4353f0:	bl	413678 <ferror@plt+0xf6e8>
  4353f4:	mov	x0, x26
  4353f8:	ldp	x20, x21, [sp, #16]
  4353fc:	ldp	x22, x23, [sp, #32]
  435400:	ldp	x24, x25, [sp, #48]
  435404:	ldp	x26, x27, [sp, #64]
  435408:	ldr	x28, [sp, #80]
  43540c:	ldp	x29, x30, [sp], #96
  435410:	ret
  435414:	mov	x26, #0x0                   	// #0
  435418:	b	4353b0 <ferror@plt+0x31420>
  43541c:	mov	x28, x0
  435420:	mov	x0, #0x0                   	// #0
  435424:	b	43538c <ferror@plt+0x313fc>
  435428:	stp	x29, x30, [sp, #-32]!
  43542c:	mov	x29, sp
  435430:	stp	x19, x20, [sp, #16]
  435434:	mov	x19, x0
  435438:	mov	w20, w1
  43543c:	ldrb	w2, [x0]
  435440:	cbz	w2, 43551c <ferror@plt+0x3158c>
  435444:	adrp	x1, 479000 <ferror@plt+0x75070>
  435448:	add	x1, x1, #0xcf8
  43544c:	add	x1, x1, #0x18
  435450:	mov	w3, #0x0                   	// #0
  435454:	nop
  435458:	sub	w2, w2, #0x20
  43545c:	cmp	w2, #0x5f
  435460:	b.hi	435470 <ferror@plt+0x314e0>  // b.pmore
  435464:	ldrb	w2, [x1, w2, sxtw]
  435468:	tst	w2, w20
  43546c:	b.ne	435474 <ferror@plt+0x314e4>  // b.any
  435470:	add	w3, w3, #0x1
  435474:	ldrb	w2, [x0, #1]!
  435478:	cbnz	w2, 435458 <ferror@plt+0x314c8>
  43547c:	lsl	w3, w3, #1
  435480:	sub	x0, x0, x19
  435484:	add	x0, x0, w3, sxtw
  435488:	add	x0, x0, #0x1
  43548c:	bl	413538 <ferror@plt+0xf5a8>
  435490:	ldrb	w4, [x19]
  435494:	cbz	w4, 43552c <ferror@plt+0x3159c>
  435498:	adrp	x7, 479000 <ferror@plt+0x75070>
  43549c:	add	x7, x7, #0xcf8
  4354a0:	add	x9, x7, #0x18
  4354a4:	mov	x5, x0
  4354a8:	mov	w8, #0x25                  	// #37
  4354ac:	b	4354d0 <ferror@plt+0x31540>
  4354b0:	ldrb	w6, [x9, w6, sxtw]
  4354b4:	mov	x1, x5
  4354b8:	tst	w6, w20
  4354bc:	b.eq	4354ec <ferror@plt+0x3155c>  // b.none
  4354c0:	strb	w4, [x1], #1
  4354c4:	ldrb	w4, [x19, #1]!
  4354c8:	mov	x5, x1
  4354cc:	cbz	w4, 43550c <ferror@plt+0x3157c>
  4354d0:	ubfx	x3, x4, #4, #4
  4354d4:	and	x2, x4, #0xf
  4354d8:	sub	w6, w4, #0x20
  4354dc:	add	x3, x7, x3
  4354e0:	add	x2, x7, x2
  4354e4:	cmp	w6, #0x5f
  4354e8:	b.ls	4354b0 <ferror@plt+0x31520>  // b.plast
  4354ec:	ldrb	w4, [x19, #1]!
  4354f0:	add	x5, x5, #0x3
  4354f4:	ldrb	w3, [x3, #120]
  4354f8:	ldrb	w2, [x2, #120]
  4354fc:	sturb	w8, [x5, #-3]
  435500:	sturb	w3, [x5, #-2]
  435504:	sturb	w2, [x5, #-1]
  435508:	cbnz	w4, 4354d0 <ferror@plt+0x31540>
  43550c:	strb	wzr, [x5]
  435510:	ldp	x19, x20, [sp, #16]
  435514:	ldp	x29, x30, [sp], #32
  435518:	ret
  43551c:	mov	x0, #0x1                   	// #1
  435520:	bl	413538 <ferror@plt+0xf5a8>
  435524:	ldrb	w4, [x19]
  435528:	cbnz	w4, 435498 <ferror@plt+0x31508>
  43552c:	mov	x5, x0
  435530:	strb	wzr, [x5]
  435534:	ldp	x19, x20, [sp, #16]
  435538:	ldp	x29, x30, [sp], #32
  43553c:	ret
  435540:	stp	x29, x30, [sp, #-64]!
  435544:	adrp	x2, 45a000 <ferror@plt+0x56070>
  435548:	adrp	x1, 441000 <ferror@plt+0x3d070>
  43554c:	mov	x29, sp
  435550:	stp	x21, x22, [sp, #32]
  435554:	ldr	x22, [x2, #1184]
  435558:	str	x23, [sp, #48]
  43555c:	ldr	x23, [x1, #3848]
  435560:	stp	x19, x20, [sp, #16]
  435564:	mov	x19, x0
  435568:	mov	x0, x19
  43556c:	bl	42aa70 <ferror@plt+0x26ae0>
  435570:	mov	w20, w0
  435574:	cmp	w0, #0x7f
  435578:	b.hi	4355e0 <ferror@plt+0x31650>  // b.pmore
  43557c:	ldrh	w21, [x23, w20, uxtw #1]
  435580:	tbz	w21, #0, 4355e0 <ferror@plt+0x31650>
  435584:	ldrb	w0, [x19]
  435588:	ldrb	w0, [x22, x0]
  43558c:	add	x19, x19, x0
  435590:	mov	x0, x19
  435594:	bl	42aa70 <ferror@plt+0x26ae0>
  435598:	cmp	w0, #0x7f
  43559c:	ldrb	w1, [x19]
  4355a0:	ldrb	w1, [x22, x1]
  4355a4:	add	x19, x19, x1
  4355a8:	b.hi	4355e0 <ferror@plt+0x31650>  // b.pmore
  4355ac:	nop
  4355b0:	ldrh	w1, [x23, w0, uxtw #1]
  4355b4:	tbnz	w1, #0, 4355c0 <ferror@plt+0x31630>
  4355b8:	cmp	w0, #0x2d
  4355bc:	b.ne	4355f8 <ferror@plt+0x31668>  // b.any
  4355c0:	mov	w20, w0
  4355c4:	mov	x0, x19
  4355c8:	bl	42aa70 <ferror@plt+0x26ae0>
  4355cc:	cmp	w0, #0x7f
  4355d0:	ldrb	w1, [x19]
  4355d4:	ldrb	w1, [x22, x1]
  4355d8:	add	x19, x19, x1
  4355dc:	b.ls	4355b0 <ferror@plt+0x31620>  // b.plast
  4355e0:	mov	w0, #0x0                   	// #0
  4355e4:	ldp	x19, x20, [sp, #16]
  4355e8:	ldp	x21, x22, [sp, #32]
  4355ec:	ldr	x23, [sp, #48]
  4355f0:	ldp	x29, x30, [sp], #64
  4355f4:	ret
  4355f8:	cmp	w20, #0x2d
  4355fc:	b.eq	4355e0 <ferror@plt+0x31650>  // b.none
  435600:	cbz	w0, 435614 <ferror@plt+0x31684>
  435604:	cmp	w0, #0x2e
  435608:	b.ne	4355e0 <ferror@plt+0x31650>  // b.any
  43560c:	ldrb	w0, [x19]
  435610:	cbnz	w0, 435568 <ferror@plt+0x315d8>
  435614:	ubfx	x0, x21, #1, #1
  435618:	b	4355e4 <ferror@plt+0x31654>
  43561c:	nop
  435620:	stp	x29, x30, [sp, #-32]!
  435624:	mov	x29, sp
  435628:	str	x19, [sp, #16]
  43562c:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  435630:	ldr	w0, [x19, #44]
  435634:	cbnz	w0, 435648 <ferror@plt+0x316b8>
  435638:	adrp	x0, 479000 <ferror@plt+0x75070>
  43563c:	add	x0, x0, #0xa30
  435640:	bl	41a418 <ferror@plt+0x16488>
  435644:	str	w0, [x19, #44]
  435648:	ldr	x19, [sp, #16]
  43564c:	ldp	x29, x30, [sp], #32
  435650:	ret
  435654:	nop
  435658:	stp	x29, x30, [sp, #-64]!
  43565c:	mov	x29, sp
  435660:	stp	x19, x20, [sp, #16]
  435664:	mov	x19, x0
  435668:	mov	x20, x1
  43566c:	stp	x21, x22, [sp, #32]
  435670:	mov	x21, x2
  435674:	mov	x22, x3
  435678:	mov	x2, #0x0                   	// #0
  43567c:	str	x23, [sp, #48]
  435680:	mov	x23, x4
  435684:	bl	42bf78 <ferror@plt+0x27fe8>
  435688:	cbz	w0, 4356ec <ferror@plt+0x3175c>
  43568c:	cmp	x20, #0x0
  435690:	b.lt	4356dc <ferror@plt+0x3174c>  // b.tstop
  435694:	mov	x1, #0x0                   	// #0
  435698:	b.ne	4356ac <ferror@plt+0x3171c>  // b.any
  43569c:	b	4356b4 <ferror@plt+0x31724>
  4356a0:	add	x1, x1, #0x1
  4356a4:	cmp	x1, x20
  4356a8:	b.eq	4356b4 <ferror@plt+0x31724>  // b.none
  4356ac:	ldrb	w4, [x19, x1]
  4356b0:	cbnz	w4, 4356a0 <ferror@plt+0x31710>
  4356b4:	cbz	x22, 4356bc <ferror@plt+0x3172c>
  4356b8:	str	x1, [x22]
  4356bc:	cbz	x21, 4356c4 <ferror@plt+0x31734>
  4356c0:	str	x1, [x21]
  4356c4:	mov	x0, x19
  4356c8:	ldp	x19, x20, [sp, #16]
  4356cc:	ldp	x21, x22, [sp, #32]
  4356d0:	ldr	x23, [sp, #48]
  4356d4:	ldp	x29, x30, [sp], #64
  4356d8:	b	41f888 <ferror@plt+0x1b8f8>
  4356dc:	mov	x0, x19
  4356e0:	bl	4034d0 <strlen@plt>
  4356e4:	mov	x1, x0
  4356e8:	b	4356b4 <ferror@plt+0x31724>
  4356ec:	cbz	x22, 4356f4 <ferror@plt+0x31764>
  4356f0:	str	xzr, [x22]
  4356f4:	cbz	x21, 4356fc <ferror@plt+0x3176c>
  4356f8:	str	xzr, [x21]
  4356fc:	bl	435620 <ferror@plt+0x31690>
  435700:	mov	w1, w0
  435704:	mov	w2, #0x1                   	// #1
  435708:	mov	x0, x23
  43570c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  435710:	add	x3, x3, #0x228
  435714:	bl	4097a8 <ferror@plt+0x5818>
  435718:	mov	x0, #0x0                   	// #0
  43571c:	ldp	x19, x20, [sp, #16]
  435720:	ldp	x21, x22, [sp, #32]
  435724:	ldr	x23, [sp, #48]
  435728:	ldp	x29, x30, [sp], #64
  43572c:	ret
  435730:	stp	x29, x30, [sp, #-80]!
  435734:	mov	x29, sp
  435738:	add	x2, sp, #0x48
  43573c:	stp	x21, x22, [sp, #32]
  435740:	mov	x22, x0
  435744:	stp	x23, x24, [sp, #48]
  435748:	mov	x23, x1
  43574c:	bl	435190 <ferror@plt+0x31200>
  435750:	cbz	w0, 435768 <ferror@plt+0x317d8>
  435754:	ldp	x21, x22, [sp, #32]
  435758:	ldp	x23, x24, [sp, #48]
  43575c:	ldr	x0, [sp, #72]
  435760:	ldp	x29, x30, [sp], #80
  435764:	ret
  435768:	mov	x0, x22
  43576c:	stp	x19, x20, [sp, #16]
  435770:	bl	434aa8 <ferror@plt+0x30b18>
  435774:	mov	x19, x0
  435778:	mov	x0, x23
  43577c:	bl	434aa8 <ferror@plt+0x30b18>
  435780:	mov	x20, x0
  435784:	cbz	x0, 4357f0 <ferror@plt+0x31860>
  435788:	ldr	x1, [x0]
  43578c:	cbz	x1, 4357f0 <ferror@plt+0x31860>
  435790:	add	x2, sp, #0x48
  435794:	mov	x0, x22
  435798:	bl	435190 <ferror@plt+0x31200>
  43579c:	cbnz	w0, 4357d0 <ferror@plt+0x31840>
  4357a0:	cbz	x19, 4357e8 <ferror@plt+0x31858>
  4357a4:	ldr	x0, [x19]
  4357a8:	cbz	x0, 4357e8 <ferror@plt+0x31858>
  4357ac:	mov	x21, x19
  4357b0:	ldr	x24, [x20]
  4357b4:	b	4357c0 <ferror@plt+0x31830>
  4357b8:	ldr	x0, [x21, #8]!
  4357bc:	cbz	x0, 4357e8 <ferror@plt+0x31858>
  4357c0:	add	x2, sp, #0x48
  4357c4:	mov	x1, x24
  4357c8:	bl	435190 <ferror@plt+0x31200>
  4357cc:	cbz	w0, 4357b8 <ferror@plt+0x31828>
  4357d0:	ldp	x19, x20, [sp, #16]
  4357d4:	ldp	x21, x22, [sp, #32]
  4357d8:	ldp	x23, x24, [sp, #48]
  4357dc:	ldr	x0, [sp, #72]
  4357e0:	ldp	x29, x30, [sp], #80
  4357e4:	ret
  4357e8:	ldr	x1, [x20, #8]!
  4357ec:	cbnz	x1, 435790 <ferror@plt+0x31800>
  4357f0:	cbz	x19, 4357d0 <ferror@plt+0x31840>
  4357f4:	ldr	x0, [x19]
  4357f8:	cbnz	x0, 435808 <ferror@plt+0x31878>
  4357fc:	b	4357d0 <ferror@plt+0x31840>
  435800:	ldr	x0, [x19, #8]!
  435804:	cbz	x0, 4357d0 <ferror@plt+0x31840>
  435808:	add	x2, sp, #0x48
  43580c:	mov	x1, x23
  435810:	bl	435190 <ferror@plt+0x31200>
  435814:	cbz	w0, 435800 <ferror@plt+0x31870>
  435818:	ldp	x19, x20, [sp, #16]
  43581c:	b	4357d4 <ferror@plt+0x31844>
  435820:	stp	x29, x30, [sp, #-48]!
  435824:	mov	x29, sp
  435828:	stp	x19, x20, [sp, #16]
  43582c:	mov	x20, x2
  435830:	stp	x21, x22, [sp, #32]
  435834:	mov	x22, x0
  435838:	mov	x21, x1
  43583c:	bl	435730 <ferror@plt+0x317a0>
  435840:	mov	x19, x0
  435844:	cmp	x20, #0x0
  435848:	ccmn	x0, #0x1, #0x0, ne  // ne = any
  43584c:	b.eq	435864 <ferror@plt+0x318d4>  // b.none
  435850:	mov	x0, x19
  435854:	ldp	x19, x20, [sp, #16]
  435858:	ldp	x21, x22, [sp, #32]
  43585c:	ldp	x29, x30, [sp], #48
  435860:	ret
  435864:	bl	403e80 <__errno_location@plt>
  435868:	ldr	w0, [x0]
  43586c:	cmp	w0, #0x16
  435870:	b.eq	4358ac <ferror@plt+0x3191c>  // b.none
  435874:	bl	435620 <ferror@plt+0x31690>
  435878:	mov	w1, w0
  43587c:	mov	x5, x22
  435880:	mov	x4, x21
  435884:	mov	x0, x20
  435888:	mov	w2, #0x2                   	// #2
  43588c:	adrp	x3, 479000 <ferror@plt+0x75070>
  435890:	add	x3, x3, #0xa80
  435894:	bl	4096e8 <ferror@plt+0x5758>
  435898:	mov	x0, x19
  43589c:	ldp	x19, x20, [sp, #16]
  4358a0:	ldp	x21, x22, [sp, #32]
  4358a4:	ldp	x29, x30, [sp], #48
  4358a8:	ret
  4358ac:	bl	435620 <ferror@plt+0x31690>
  4358b0:	mov	w1, w0
  4358b4:	mov	x5, x22
  4358b8:	mov	x4, x21
  4358bc:	mov	x0, x20
  4358c0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4358c4:	mov	w2, #0x0                   	// #0
  4358c8:	add	x3, x3, #0xa40
  4358cc:	bl	4096e8 <ferror@plt+0x5758>
  4358d0:	b	435850 <ferror@plt+0x318c0>
  4358d4:	nop
  4358d8:	b	403af0 <iconv@plt>
  4358dc:	nop
  4358e0:	b	403560 <iconv_close@plt>
  4358e4:	nop
  4358e8:	stp	x29, x30, [sp, #-128]!
  4358ec:	cmn	x2, #0x1
  4358f0:	mov	x29, sp
  4358f4:	stp	x19, x20, [sp, #16]
  4358f8:	b.eq	435af8 <ferror@plt+0x31b68>  // b.none
  4358fc:	stp	x21, x22, [sp, #32]
  435900:	mov	x22, x2
  435904:	stp	x23, x24, [sp, #48]
  435908:	mov	x24, x1
  43590c:	stp	x25, x26, [sp, #64]
  435910:	mov	x26, x3
  435914:	mov	x25, x0
  435918:	stp	x27, x28, [sp, #80]
  43591c:	mov	x27, x4
  435920:	mov	x28, x5
  435924:	tbz	x1, #63, 435934 <ferror@plt+0x319a4>
  435928:	bl	4034d0 <strlen@plt>
  43592c:	mov	x1, x0
  435930:	mov	x24, x0
  435934:	add	x21, x24, #0x4
  435938:	stp	x25, x1, [sp, #104]
  43593c:	mov	x0, x21
  435940:	str	x1, [sp, #120]
  435944:	bl	413538 <ferror@plt+0xf5a8>
  435948:	mov	x19, x0
  43594c:	mov	w23, #0x0                   	// #0
  435950:	str	x0, [sp, #96]
  435954:	nop
  435958:	cbnz	w23, 435980 <ferror@plt+0x319f0>
  43595c:	add	x4, sp, #0x78
  435960:	add	x3, sp, #0x60
  435964:	add	x2, sp, #0x70
  435968:	add	x1, sp, #0x68
  43596c:	mov	x0, x22
  435970:	bl	403af0 <iconv@plt>
  435974:	cmn	x0, #0x1
  435978:	b.eq	4359f4 <ferror@plt+0x31a64>  // b.none
  43597c:	str	xzr, [sp, #112]
  435980:	add	x4, sp, #0x78
  435984:	add	x3, sp, #0x60
  435988:	add	x2, sp, #0x70
  43598c:	mov	x0, x22
  435990:	mov	x1, #0x0                   	// #0
  435994:	bl	403af0 <iconv@plt>
  435998:	cmn	x0, #0x1
  43599c:	b.eq	4359f0 <ferror@plt+0x31a60>  // b.none
  4359a0:	mov	w0, #0x0                   	// #0
  4359a4:	ldr	x1, [sp, #96]
  4359a8:	str	wzr, [x1]
  4359ac:	ldr	x1, [sp, #104]
  4359b0:	sub	x25, x1, x25
  4359b4:	cbz	x26, 435a58 <ferror@plt+0x31ac8>
  4359b8:	str	x25, [x26]
  4359bc:	cbz	x27, 4359cc <ferror@plt+0x31a3c>
  4359c0:	ldr	x1, [sp, #96]
  4359c4:	sub	x1, x1, x19
  4359c8:	str	x1, [x27]
  4359cc:	cbnz	w0, 435a74 <ferror@plt+0x31ae4>
  4359d0:	mov	x0, x19
  4359d4:	ldp	x19, x20, [sp, #16]
  4359d8:	ldp	x21, x22, [sp, #32]
  4359dc:	ldp	x23, x24, [sp, #48]
  4359e0:	ldp	x25, x26, [sp, #64]
  4359e4:	ldp	x27, x28, [sp, #80]
  4359e8:	ldp	x29, x30, [sp], #128
  4359ec:	ret
  4359f0:	mov	w23, #0x1                   	// #1
  4359f4:	bl	403e80 <__errno_location@plt>
  4359f8:	ldr	w20, [x0]
  4359fc:	cmp	w20, #0x16
  435a00:	b.eq	4359a0 <ferror@plt+0x31a10>  // b.none
  435a04:	cmp	w20, #0x54
  435a08:	b.eq	435ad4 <ferror@plt+0x31b44>  // b.none
  435a0c:	cmp	w20, #0x7
  435a10:	b.eq	435aa0 <ferror@plt+0x31b10>  // b.none
  435a14:	bl	435620 <ferror@plt+0x31690>
  435a18:	mov	w21, w0
  435a1c:	mov	w0, w20
  435a20:	bl	41fdf0 <ferror@plt+0x1be60>
  435a24:	mov	w1, w21
  435a28:	mov	x4, x0
  435a2c:	adrp	x3, 479000 <ferror@plt+0x75070>
  435a30:	mov	x0, x28
  435a34:	add	x3, x3, #0xad0
  435a38:	mov	w2, #0x2                   	// #2
  435a3c:	bl	4096e8 <ferror@plt+0x5758>
  435a40:	ldr	x1, [sp, #96]
  435a44:	mov	w0, #0x1                   	// #1
  435a48:	str	wzr, [x1]
  435a4c:	ldr	x1, [sp, #104]
  435a50:	sub	x25, x1, x25
  435a54:	cbnz	x26, 4359b8 <ferror@plt+0x31a28>
  435a58:	cmp	x25, x24
  435a5c:	b.eq	4359bc <ferror@plt+0x31a2c>  // b.none
  435a60:	cbz	w0, 435b2c <ferror@plt+0x31b9c>
  435a64:	cbz	x27, 435a74 <ferror@plt+0x31ae4>
  435a68:	ldr	x0, [sp, #96]
  435a6c:	sub	x0, x0, x19
  435a70:	str	x0, [x27]
  435a74:	mov	x0, x19
  435a78:	mov	x19, #0x0                   	// #0
  435a7c:	bl	413678 <ferror@plt+0xf6e8>
  435a80:	mov	x0, x19
  435a84:	ldp	x19, x20, [sp, #16]
  435a88:	ldp	x21, x22, [sp, #32]
  435a8c:	ldp	x23, x24, [sp, #48]
  435a90:	ldp	x25, x26, [sp, #64]
  435a94:	ldp	x27, x28, [sp, #80]
  435a98:	ldp	x29, x30, [sp], #128
  435a9c:	ret
  435aa0:	ldr	x20, [sp, #96]
  435aa4:	lsl	x21, x21, #1
  435aa8:	mov	x1, x21
  435aac:	mov	x0, x19
  435ab0:	bl	413600 <ferror@plt+0xf670>
  435ab4:	sub	x20, x20, x19
  435ab8:	sub	x1, x21, #0x4
  435abc:	mov	x19, x0
  435ac0:	sub	x1, x1, x20
  435ac4:	add	x20, x0, x20
  435ac8:	str	x20, [sp, #96]
  435acc:	str	x1, [sp, #120]
  435ad0:	b	435958 <ferror@plt+0x319c8>
  435ad4:	bl	435620 <ferror@plt+0x31690>
  435ad8:	mov	w1, w0
  435adc:	adrp	x3, 45a000 <ferror@plt+0x56070>
  435ae0:	mov	x0, x28
  435ae4:	add	x3, x3, #0x228
  435ae8:	mov	w2, #0x1                   	// #1
  435aec:	bl	4097a8 <ferror@plt+0x5818>
  435af0:	mov	w0, #0x1                   	// #1
  435af4:	b	4359a4 <ferror@plt+0x31a14>
  435af8:	adrp	x1, 479000 <ferror@plt+0x75070>
  435afc:	add	x1, x1, #0xcf8
  435b00:	add	x1, x1, #0x88
  435b04:	mov	x19, #0x0                   	// #0
  435b08:	adrp	x2, 479000 <ferror@plt+0x75070>
  435b0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435b10:	add	x2, x2, #0xab0
  435b14:	add	x0, x0, #0x108
  435b18:	bl	414da8 <ferror@plt+0x10e18>
  435b1c:	mov	x0, x19
  435b20:	ldp	x19, x20, [sp, #16]
  435b24:	ldp	x29, x30, [sp], #128
  435b28:	ret
  435b2c:	bl	435620 <ferror@plt+0x31690>
  435b30:	mov	w1, w0
  435b34:	adrp	x3, 45a000 <ferror@plt+0x56070>
  435b38:	mov	x0, x28
  435b3c:	add	x3, x3, #0x1f8
  435b40:	mov	w2, #0x3                   	// #3
  435b44:	bl	4097a8 <ferror@plt+0x5818>
  435b48:	b	435a64 <ferror@plt+0x31ad4>
  435b4c:	nop
  435b50:	stp	x29, x30, [sp, #-64]!
  435b54:	mov	x29, sp
  435b58:	stp	x19, x20, [sp, #16]
  435b5c:	mov	x19, x0
  435b60:	cbz	x0, 435be0 <ferror@plt+0x31c50>
  435b64:	mov	x0, x2
  435b68:	cbz	x2, 435c14 <ferror@plt+0x31c84>
  435b6c:	stp	x23, x24, [sp, #48]
  435b70:	mov	x24, x1
  435b74:	mov	x1, x3
  435b78:	cbz	x3, 435c48 <ferror@plt+0x31cb8>
  435b7c:	mov	x23, x5
  435b80:	mov	x20, x6
  435b84:	mov	x2, x6
  435b88:	stp	x21, x22, [sp, #32]
  435b8c:	mov	x22, x4
  435b90:	bl	435820 <ferror@plt+0x31890>
  435b94:	mov	x21, x0
  435b98:	cmn	x0, #0x1
  435b9c:	b.eq	435c80 <ferror@plt+0x31cf0>  // b.none
  435ba0:	mov	x4, x23
  435ba4:	mov	x3, x22
  435ba8:	mov	x1, x24
  435bac:	mov	x2, x0
  435bb0:	mov	x5, x20
  435bb4:	mov	x0, x19
  435bb8:	bl	4358e8 <ferror@plt+0x31958>
  435bbc:	mov	x19, x0
  435bc0:	mov	x0, x21
  435bc4:	bl	403560 <iconv_close@plt>
  435bc8:	ldp	x21, x22, [sp, #32]
  435bcc:	ldp	x23, x24, [sp, #48]
  435bd0:	mov	x0, x19
  435bd4:	ldp	x19, x20, [sp, #16]
  435bd8:	ldp	x29, x30, [sp], #64
  435bdc:	ret
  435be0:	adrp	x1, 479000 <ferror@plt+0x75070>
  435be4:	add	x1, x1, #0xcf8
  435be8:	add	x1, x1, #0xa0
  435bec:	mov	x19, #0x0                   	// #0
  435bf0:	adrp	x2, 43c000 <ferror@plt+0x38070>
  435bf4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435bf8:	add	x2, x2, #0x558
  435bfc:	add	x0, x0, #0x108
  435c00:	bl	414da8 <ferror@plt+0x10e18>
  435c04:	mov	x0, x19
  435c08:	ldp	x19, x20, [sp, #16]
  435c0c:	ldp	x29, x30, [sp], #64
  435c10:	ret
  435c14:	adrp	x1, 479000 <ferror@plt+0x75070>
  435c18:	add	x1, x1, #0xcf8
  435c1c:	add	x1, x1, #0xa0
  435c20:	mov	x19, #0x0                   	// #0
  435c24:	adrp	x2, 479000 <ferror@plt+0x75070>
  435c28:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435c2c:	add	x2, x2, #0xaf0
  435c30:	add	x0, x0, #0x108
  435c34:	bl	414da8 <ferror@plt+0x10e18>
  435c38:	mov	x0, x19
  435c3c:	ldp	x19, x20, [sp, #16]
  435c40:	ldp	x29, x30, [sp], #64
  435c44:	ret
  435c48:	adrp	x1, 479000 <ferror@plt+0x75070>
  435c4c:	add	x1, x1, #0xcf8
  435c50:	add	x1, x1, #0xa0
  435c54:	mov	x19, #0x0                   	// #0
  435c58:	adrp	x2, 479000 <ferror@plt+0x75070>
  435c5c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435c60:	add	x2, x2, #0xb08
  435c64:	add	x0, x0, #0x108
  435c68:	bl	414da8 <ferror@plt+0x10e18>
  435c6c:	mov	x0, x19
  435c70:	ldp	x19, x20, [sp, #16]
  435c74:	ldp	x23, x24, [sp, #48]
  435c78:	ldp	x29, x30, [sp], #64
  435c7c:	ret
  435c80:	cbz	x22, 435c88 <ferror@plt+0x31cf8>
  435c84:	str	xzr, [x22]
  435c88:	mov	x19, #0x0                   	// #0
  435c8c:	cbz	x23, 435ca0 <ferror@plt+0x31d10>
  435c90:	ldp	x21, x22, [sp, #32]
  435c94:	str	xzr, [x23]
  435c98:	ldp	x23, x24, [sp, #48]
  435c9c:	b	435bd0 <ferror@plt+0x31c40>
  435ca0:	ldp	x21, x22, [sp, #32]
  435ca4:	ldp	x23, x24, [sp, #48]
  435ca8:	b	435bd0 <ferror@plt+0x31c40>
  435cac:	nop
  435cb0:	stp	x29, x30, [sp, #-176]!
  435cb4:	mov	x29, sp
  435cb8:	stp	x19, x20, [sp, #16]
  435cbc:	str	xzr, [sp, #160]
  435cc0:	cbz	x0, 435fd8 <ferror@plt+0x32048>
  435cc4:	stp	x23, x24, [sp, #48]
  435cc8:	mov	x24, x2
  435ccc:	cbz	x2, 43600c <ferror@plt+0x3207c>
  435cd0:	stp	x27, x28, [sp, #80]
  435cd4:	mov	x27, x3
  435cd8:	cbz	x3, 436044 <ferror@plt+0x320b4>
  435cdc:	stp	x21, x22, [sp, #32]
  435ce0:	mov	x19, x1
  435ce4:	mov	x23, x4
  435ce8:	stp	x25, x26, [sp, #64]
  435cec:	mov	x28, x5
  435cf0:	mov	x26, x6
  435cf4:	mov	x25, x7
  435cf8:	mov	x22, x0
  435cfc:	tbnz	x1, #63, 435e24 <ferror@plt+0x31e94>
  435d00:	add	x6, sp, #0xa0
  435d04:	mov	x5, x26
  435d08:	mov	x4, x28
  435d0c:	mov	x3, x27
  435d10:	mov	x2, x24
  435d14:	mov	x1, x19
  435d18:	mov	x0, x22
  435d1c:	bl	435b50 <ferror@plt+0x31bc0>
  435d20:	ldr	x21, [sp, #160]
  435d24:	mov	x20, x0
  435d28:	cbz	x21, 436080 <ferror@plt+0x320f0>
  435d2c:	bl	435620 <ferror@plt+0x31690>
  435d30:	mov	w1, w0
  435d34:	mov	w2, #0x1                   	// #1
  435d38:	mov	x0, x21
  435d3c:	bl	4096b8 <ferror@plt+0x5728>
  435d40:	cbz	w0, 4360a0 <ferror@plt+0x32110>
  435d44:	ldr	x0, [sp, #160]
  435d48:	adrp	x20, 440000 <ferror@plt+0x3c070>
  435d4c:	add	x20, x20, #0x270
  435d50:	bl	409578 <ferror@plt+0x55e8>
  435d54:	str	xzr, [sp, #160]
  435d58:	mov	x2, x25
  435d5c:	mov	x1, x20
  435d60:	mov	x0, x24
  435d64:	bl	435820 <ferror@plt+0x31890>
  435d68:	mov	x21, x0
  435d6c:	cmn	x0, #0x1
  435d70:	b.eq	436100 <ferror@plt+0x32170>  // b.none
  435d74:	mov	x4, x28
  435d78:	mov	x3, x27
  435d7c:	mov	x2, x20
  435d80:	mov	x0, x22
  435d84:	mov	x6, x25
  435d88:	add	x5, sp, #0x90
  435d8c:	mov	x1, x19
  435d90:	bl	435b50 <ferror@plt+0x31bc0>
  435d94:	str	x0, [sp, #112]
  435d98:	cbz	x0, 436174 <ferror@plt+0x321e4>
  435d9c:	add	x27, x19, #0x4
  435da0:	str	x19, [sp, #152]
  435da4:	ldr	x0, [sp, #112]
  435da8:	str	x0, [sp, #136]
  435dac:	mov	x0, x27
  435db0:	bl	413538 <ferror@plt+0xf5a8>
  435db4:	ldr	x5, [sp, #144]
  435db8:	mov	x20, x0
  435dbc:	adrp	x2, 479000 <ferror@plt+0x75070>
  435dc0:	adrp	x1, 440000 <ferror@plt+0x3c070>
  435dc4:	add	x2, x2, #0xb20
  435dc8:	add	x1, x1, #0x2e8
  435dcc:	mov	x22, #0x0                   	// #0
  435dd0:	mov	x19, #0x0                   	// #0
  435dd4:	stp	xzr, x2, [sp, #96]
  435dd8:	stp	x1, x0, [sp, #120]
  435ddc:	nop
  435de0:	add	x4, sp, #0x98
  435de4:	add	x3, sp, #0x80
  435de8:	add	x2, sp, #0xa8
  435dec:	add	x1, sp, #0x88
  435df0:	mov	x0, x21
  435df4:	str	x5, [sp, #168]
  435df8:	bl	403af0 <iconv@plt>
  435dfc:	ldr	x28, [sp, #168]
  435e00:	str	x28, [sp, #144]
  435e04:	cmn	x0, #0x1
  435e08:	b.eq	435e30 <ferror@plt+0x31ea0>  // b.none
  435e0c:	cbz	x19, 435ec8 <ferror@plt+0x31f38>
  435e10:	cbz	x23, 435f40 <ferror@plt+0x31fb0>
  435e14:	mov	x5, x22
  435e18:	stp	x19, x22, [sp, #136]
  435e1c:	mov	x19, #0x0                   	// #0
  435e20:	b	435de0 <ferror@plt+0x31e50>
  435e24:	bl	4034d0 <strlen@plt>
  435e28:	mov	x19, x0
  435e2c:	b	435d00 <ferror@plt+0x31d70>
  435e30:	bl	403e80 <__errno_location@plt>
  435e34:	ldr	w2, [x0]
  435e38:	cmp	w2, #0x16
  435e3c:	b.eq	43614c <ferror@plt+0x321bc>  // b.none
  435e40:	cmp	w2, #0x54
  435e44:	b.eq	435f14 <ferror@plt+0x31f84>  // b.none
  435e48:	cmp	w2, #0x7
  435e4c:	b.eq	435edc <ferror@plt+0x31f4c>  // b.none
  435e50:	str	w2, [sp, #104]
  435e54:	bl	435620 <ferror@plt+0x31690>
  435e58:	ldr	w2, [sp, #104]
  435e5c:	mov	w22, w0
  435e60:	mov	w0, w2
  435e64:	bl	41fdf0 <ferror@plt+0x1be60>
  435e68:	mov	x4, x0
  435e6c:	adrp	x3, 479000 <ferror@plt+0x75070>
  435e70:	mov	w1, w22
  435e74:	mov	x0, x25
  435e78:	add	x3, x3, #0xad0
  435e7c:	mov	w2, #0x2                   	// #2
  435e80:	bl	4096e8 <ferror@plt+0x5758>
  435e84:	ldr	x1, [sp, #128]
  435e88:	mov	x0, x21
  435e8c:	str	wzr, [x1]
  435e90:	bl	403560 <iconv_close@plt>
  435e94:	cbz	x26, 4360f4 <ferror@plt+0x32164>
  435e98:	ldr	x1, [sp, #128]
  435e9c:	ldr	x0, [sp, #112]
  435ea0:	sub	x1, x1, x20
  435ea4:	str	x1, [x26]
  435ea8:	bl	413678 <ferror@plt+0xf6e8>
  435eac:	nop
  435eb0:	cmp	x19, #0x0
  435eb4:	ccmp	x23, #0x0, #0x0, ne  // ne = any
  435eb8:	b.eq	436128 <ferror@plt+0x32198>  // b.none
  435ebc:	mov	x0, x20
  435ec0:	mov	x20, #0x0                   	// #0
  435ec4:	b	435f74 <ferror@plt+0x31fe4>
  435ec8:	ldr	x0, [sp, #136]
  435ecc:	cbz	x0, 435f4c <ferror@plt+0x31fbc>
  435ed0:	mov	x5, #0x0                   	// #0
  435ed4:	stp	xzr, xzr, [sp, #136]
  435ed8:	b	435de0 <ferror@plt+0x31e50>
  435edc:	ldr	x2, [sp, #128]
  435ee0:	lsl	x27, x27, #1
  435ee4:	mov	x1, x27
  435ee8:	mov	x0, x20
  435eec:	sub	x28, x2, x20
  435ef0:	bl	413600 <ferror@plt+0xf670>
  435ef4:	add	x2, x0, x28
  435ef8:	sub	x1, x27, #0x4
  435efc:	mov	x20, x0
  435f00:	sub	x1, x1, x28
  435f04:	str	x2, [sp, #128]
  435f08:	str	x1, [sp, #152]
  435f0c:	ldr	x5, [sp, #144]
  435f10:	b	435de0 <ferror@plt+0x31e50>
  435f14:	cbz	x19, 435f98 <ferror@plt+0x32008>
  435f18:	bl	435620 <ferror@plt+0x31690>
  435f1c:	mov	w1, w0
  435f20:	ldr	x4, [sp, #96]
  435f24:	mov	x5, x24
  435f28:	mov	x0, x25
  435f2c:	adrp	x3, 479000 <ferror@plt+0x75070>
  435f30:	mov	w2, #0x1                   	// #1
  435f34:	add	x3, x3, #0xb28
  435f38:	bl	4096e8 <ferror@plt+0x5758>
  435f3c:	b	435e84 <ferror@plt+0x31ef4>
  435f40:	ldr	x0, [sp, #96]
  435f44:	bl	413678 <ferror@plt+0xf6e8>
  435f48:	b	435e14 <ferror@plt+0x31e84>
  435f4c:	ldr	x1, [sp, #128]
  435f50:	mov	x0, x21
  435f54:	str	wzr, [x1]
  435f58:	bl	403560 <iconv_close@plt>
  435f5c:	ldr	x0, [sp, #112]
  435f60:	cbz	x26, 435f74 <ferror@plt+0x31fe4>
  435f64:	ldr	x1, [sp, #128]
  435f68:	ldr	x0, [sp, #112]
  435f6c:	sub	x1, x1, x20
  435f70:	str	x1, [x26]
  435f74:	bl	413678 <ferror@plt+0xf6e8>
  435f78:	ldp	x21, x22, [sp, #32]
  435f7c:	ldp	x23, x24, [sp, #48]
  435f80:	ldp	x25, x26, [sp, #64]
  435f84:	ldp	x27, x28, [sp, #80]
  435f88:	mov	x0, x20
  435f8c:	ldp	x19, x20, [sp, #16]
  435f90:	ldp	x29, x30, [sp], #176
  435f94:	ret
  435f98:	ldr	x19, [sp, #136]
  435f9c:	cbz	x19, 435e50 <ferror@plt+0x31ec0>
  435fa0:	str	x23, [sp, #96]
  435fa4:	cbz	x23, 4360c4 <ferror@plt+0x32134>
  435fa8:	adrp	x3, 45a000 <ferror@plt+0x56070>
  435fac:	ldrb	w2, [x19]
  435fb0:	ldr	x0, [sp, #96]
  435fb4:	ldr	x3, [x3, #1184]
  435fb8:	ldrb	w22, [x3, x2]
  435fbc:	str	x0, [sp, #136]
  435fc0:	bl	4034d0 <strlen@plt>
  435fc4:	add	x19, x19, x22
  435fc8:	mov	x5, x0
  435fcc:	sub	x22, x28, x22
  435fd0:	str	x0, [sp, #144]
  435fd4:	b	435de0 <ferror@plt+0x31e50>
  435fd8:	adrp	x1, 479000 <ferror@plt+0x75070>
  435fdc:	add	x1, x1, #0xcf8
  435fe0:	add	x1, x1, #0xb0
  435fe4:	mov	x20, #0x0                   	// #0
  435fe8:	adrp	x2, 43c000 <ferror@plt+0x38070>
  435fec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  435ff0:	add	x2, x2, #0x558
  435ff4:	add	x0, x0, #0x108
  435ff8:	bl	414da8 <ferror@plt+0x10e18>
  435ffc:	mov	x0, x20
  436000:	ldp	x19, x20, [sp, #16]
  436004:	ldp	x29, x30, [sp], #176
  436008:	ret
  43600c:	adrp	x1, 479000 <ferror@plt+0x75070>
  436010:	add	x1, x1, #0xcf8
  436014:	add	x1, x1, #0xb0
  436018:	mov	x20, #0x0                   	// #0
  43601c:	adrp	x2, 479000 <ferror@plt+0x75070>
  436020:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436024:	add	x2, x2, #0xaf0
  436028:	add	x0, x0, #0x108
  43602c:	bl	414da8 <ferror@plt+0x10e18>
  436030:	mov	x0, x20
  436034:	ldp	x19, x20, [sp, #16]
  436038:	ldp	x23, x24, [sp, #48]
  43603c:	ldp	x29, x30, [sp], #176
  436040:	ret
  436044:	adrp	x1, 479000 <ferror@plt+0x75070>
  436048:	add	x1, x1, #0xcf8
  43604c:	add	x1, x1, #0xb0
  436050:	mov	x20, #0x0                   	// #0
  436054:	adrp	x2, 479000 <ferror@plt+0x75070>
  436058:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43605c:	add	x2, x2, #0xb08
  436060:	add	x0, x0, #0x108
  436064:	bl	414da8 <ferror@plt+0x10e18>
  436068:	mov	x0, x20
  43606c:	ldp	x19, x20, [sp, #16]
  436070:	ldp	x23, x24, [sp, #48]
  436074:	ldp	x27, x28, [sp, #80]
  436078:	ldp	x29, x30, [sp], #176
  43607c:	ret
  436080:	mov	x0, x20
  436084:	ldp	x19, x20, [sp, #16]
  436088:	ldp	x21, x22, [sp, #32]
  43608c:	ldp	x23, x24, [sp, #48]
  436090:	ldp	x25, x26, [sp, #64]
  436094:	ldp	x27, x28, [sp, #80]
  436098:	ldp	x29, x30, [sp], #176
  43609c:	ret
  4360a0:	ldr	x1, [sp, #160]
  4360a4:	mov	x0, x25
  4360a8:	mov	x20, #0x0                   	// #0
  4360ac:	bl	409808 <ferror@plt+0x5878>
  4360b0:	ldp	x21, x22, [sp, #32]
  4360b4:	ldp	x23, x24, [sp, #48]
  4360b8:	ldp	x25, x26, [sp, #64]
  4360bc:	ldp	x27, x28, [sp, #80]
  4360c0:	b	435f88 <ferror@plt+0x31ff8>
  4360c4:	mov	x0, x19
  4360c8:	bl	42aa70 <ferror@plt+0x26ae0>
  4360cc:	mov	w2, #0xffff                	// #65535
  4360d0:	cmp	w0, w2
  4360d4:	ldr	x2, [sp, #104]
  4360d8:	mov	w1, w0
  4360dc:	ldr	x0, [sp, #120]
  4360e0:	csel	x0, x0, x2, ls  // ls = plast
  4360e4:	bl	41f9b8 <ferror@plt+0x1ba28>
  4360e8:	str	x0, [sp, #96]
  4360ec:	ldp	x19, x28, [sp, #136]
  4360f0:	b	435fa8 <ferror@plt+0x32018>
  4360f4:	ldr	x0, [sp, #112]
  4360f8:	bl	413678 <ferror@plt+0xf6e8>
  4360fc:	b	435eb0 <ferror@plt+0x31f20>
  436100:	cbz	x28, 436108 <ferror@plt+0x32178>
  436104:	str	xzr, [x28]
  436108:	cbz	x26, 436134 <ferror@plt+0x321a4>
  43610c:	mov	x20, #0x0                   	// #0
  436110:	ldp	x21, x22, [sp, #32]
  436114:	ldp	x23, x24, [sp, #48]
  436118:	ldp	x27, x28, [sp, #80]
  43611c:	str	xzr, [x26]
  436120:	ldp	x25, x26, [sp, #64]
  436124:	b	435f88 <ferror@plt+0x31ff8>
  436128:	ldr	x0, [sp, #96]
  43612c:	bl	413678 <ferror@plt+0xf6e8>
  436130:	b	435ebc <ferror@plt+0x31f2c>
  436134:	mov	x20, #0x0                   	// #0
  436138:	ldp	x21, x22, [sp, #32]
  43613c:	ldp	x23, x24, [sp, #48]
  436140:	ldp	x25, x26, [sp, #64]
  436144:	ldp	x27, x28, [sp, #80]
  436148:	b	435f88 <ferror@plt+0x31ff8>
  43614c:	adrp	x3, 479000 <ferror@plt+0x75070>
  436150:	add	x3, x3, #0xcf8
  436154:	adrp	x1, 479000 <ferror@plt+0x75070>
  436158:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43615c:	add	x3, x3, #0xc8
  436160:	add	x1, x1, #0xa20
  436164:	add	x0, x0, #0x108
  436168:	mov	x4, #0x0                   	// #0
  43616c:	mov	w2, #0x2e0                 	// #736
  436170:	bl	426b10 <ferror@plt+0x22b80>
  436174:	mov	x0, x21
  436178:	bl	403560 <iconv_close@plt>
  43617c:	cbnz	x26, 43610c <ferror@plt+0x3217c>
  436180:	b	436134 <ferror@plt+0x321a4>
  436184:	nop
  436188:	stp	x29, x30, [sp, #-80]!
  43618c:	mov	x29, sp
  436190:	stp	x19, x20, [sp, #16]
  436194:	mov	x19, x0
  436198:	mov	x20, x1
  43619c:	add	x0, sp, #0x48
  4361a0:	stp	x21, x22, [sp, #32]
  4361a4:	mov	x21, x2
  4361a8:	mov	x22, x3
  4361ac:	str	x23, [sp, #48]
  4361b0:	mov	x23, x4
  4361b4:	bl	434bf0 <ferror@plt+0x30c60>
  4361b8:	cbz	w0, 4361e8 <ferror@plt+0x32258>
  4361bc:	mov	x4, x23
  4361c0:	mov	x3, x22
  4361c4:	mov	x2, x21
  4361c8:	mov	x1, x20
  4361cc:	mov	x0, x19
  4361d0:	bl	435658 <ferror@plt+0x316c8>
  4361d4:	ldp	x19, x20, [sp, #16]
  4361d8:	ldp	x21, x22, [sp, #32]
  4361dc:	ldr	x23, [sp, #48]
  4361e0:	ldp	x29, x30, [sp], #80
  4361e4:	ret
  4361e8:	ldr	x3, [sp, #72]
  4361ec:	mov	x6, x23
  4361f0:	mov	x5, x22
  4361f4:	mov	x4, x21
  4361f8:	mov	x1, x20
  4361fc:	mov	x0, x19
  436200:	adrp	x2, 440000 <ferror@plt+0x3c070>
  436204:	add	x2, x2, #0x270
  436208:	bl	435b50 <ferror@plt+0x31bc0>
  43620c:	ldp	x19, x20, [sp, #16]
  436210:	ldp	x21, x22, [sp, #32]
  436214:	ldr	x23, [sp, #48]
  436218:	ldp	x29, x30, [sp], #80
  43621c:	ret
  436220:	stp	x29, x30, [sp, #-80]!
  436224:	mov	x29, sp
  436228:	stp	x19, x20, [sp, #16]
  43622c:	mov	x19, x0
  436230:	mov	x20, x1
  436234:	add	x0, sp, #0x48
  436238:	stp	x21, x22, [sp, #32]
  43623c:	mov	x21, x2
  436240:	mov	x22, x3
  436244:	str	x23, [sp, #48]
  436248:	mov	x23, x4
  43624c:	bl	434bf0 <ferror@plt+0x30c60>
  436250:	cbz	w0, 436280 <ferror@plt+0x322f0>
  436254:	mov	x4, x23
  436258:	mov	x3, x22
  43625c:	mov	x2, x21
  436260:	mov	x1, x20
  436264:	mov	x0, x19
  436268:	bl	435658 <ferror@plt+0x316c8>
  43626c:	ldp	x19, x20, [sp, #16]
  436270:	ldp	x21, x22, [sp, #32]
  436274:	ldr	x23, [sp, #48]
  436278:	ldp	x29, x30, [sp], #80
  43627c:	ret
  436280:	ldr	x2, [sp, #72]
  436284:	mov	x6, x23
  436288:	mov	x5, x22
  43628c:	mov	x4, x21
  436290:	mov	x1, x20
  436294:	mov	x0, x19
  436298:	adrp	x3, 440000 <ferror@plt+0x3c070>
  43629c:	add	x3, x3, #0x270
  4362a0:	bl	435b50 <ferror@plt+0x31bc0>
  4362a4:	ldp	x19, x20, [sp, #16]
  4362a8:	ldp	x21, x22, [sp, #32]
  4362ac:	ldr	x23, [sp, #48]
  4362b0:	ldp	x29, x30, [sp], #80
  4362b4:	ret
  4362b8:	stp	x29, x30, [sp, #-80]!
  4362bc:	mov	x29, sp
  4362c0:	stp	x19, x20, [sp, #16]
  4362c4:	adrp	x20, 49b000 <ferror@plt+0x97070>
  4362c8:	add	x20, x20, #0x908
  4362cc:	stp	x21, x22, [sp, #32]
  4362d0:	mov	x21, x0
  4362d4:	mov	x0, x20
  4362d8:	bl	42fed8 <ferror@plt+0x2bf48>
  4362dc:	mov	x19, x0
  4362e0:	cbz	x0, 436398 <ferror@plt+0x32408>
  4362e4:	add	x0, sp, #0x40
  4362e8:	bl	434bf0 <ferror@plt+0x30c60>
  4362ec:	ldr	x20, [x19, #8]
  4362f0:	cbz	x20, 436324 <ferror@plt+0x32394>
  4362f4:	ldr	x1, [sp, #64]
  4362f8:	mov	x0, x20
  4362fc:	bl	403ad0 <strcmp@plt>
  436300:	cbnz	w0, 436324 <ferror@plt+0x32394>
  436304:	cbz	x21, 436310 <ferror@plt+0x32380>
  436308:	ldr	x0, [x19, #16]
  43630c:	str	x0, [x21]
  436310:	ldr	w0, [x19]
  436314:	ldp	x19, x20, [sp, #16]
  436318:	ldp	x21, x22, [sp, #32]
  43631c:	ldp	x29, x30, [sp], #80
  436320:	ret
  436324:	mov	x0, x20
  436328:	bl	413678 <ferror@plt+0xf6e8>
  43632c:	ldr	x0, [x19, #16]
  436330:	bl	4212a0 <ferror@plt+0x1d310>
  436334:	ldr	x0, [sp, #64]
  436338:	bl	41f7f8 <ferror@plt+0x1b868>
  43633c:	str	x0, [x19, #8]
  436340:	adrp	x0, 479000 <ferror@plt+0x75070>
  436344:	add	x0, x0, #0xb58
  436348:	bl	403e90 <getenv@plt>
  43634c:	cbz	x0, 436358 <ferror@plt+0x323c8>
  436350:	ldrb	w1, [x0]
  436354:	cbnz	w1, 4363b4 <ferror@plt+0x32424>
  436358:	adrp	x0, 479000 <ferror@plt+0x75070>
  43635c:	add	x0, x0, #0xb78
  436360:	bl	403e90 <getenv@plt>
  436364:	cbz	x0, 436458 <ferror@plt+0x324c8>
  436368:	mov	x0, #0x10                  	// #16
  43636c:	bl	413598 <ferror@plt+0xf608>
  436370:	str	x0, [x19, #16]
  436374:	add	x0, sp, #0x48
  436378:	bl	434bf0 <ferror@plt+0x30c60>
  43637c:	mov	w1, w0
  436380:	ldr	x20, [x19, #16]
  436384:	ldr	x0, [sp, #72]
  436388:	str	w1, [x19]
  43638c:	bl	41f7f8 <ferror@plt+0x1b868>
  436390:	str	x0, [x20]
  436394:	b	436304 <ferror@plt+0x32374>
  436398:	mov	x0, #0x18                  	// #24
  43639c:	bl	413598 <ferror@plt+0xf608>
  4363a0:	mov	x19, x0
  4363a4:	mov	x0, x20
  4363a8:	mov	x1, x19
  4363ac:	bl	42fef0 <ferror@plt+0x2bf60>
  4363b0:	b	4362e4 <ferror@plt+0x32354>
  4363b4:	mov	w2, #0x0                   	// #0
  4363b8:	adrp	x1, 478000 <ferror@plt+0x74070>
  4363bc:	add	x1, x1, #0x390
  4363c0:	str	x23, [sp, #48]
  4363c4:	bl	420e88 <ferror@plt+0x1cef8>
  4363c8:	adrp	x23, 479000 <ferror@plt+0x75070>
  4363cc:	ldr	x22, [x0]
  4363d0:	str	x0, [x19, #16]
  4363d4:	adrp	x1, 440000 <ferror@plt+0x3c070>
  4363d8:	add	x1, x1, #0x270
  4363dc:	mov	x0, x22
  4363e0:	bl	403ad0 <strcmp@plt>
  4363e4:	cmp	w0, #0x0
  4363e8:	add	x23, x23, #0xb70
  4363ec:	cset	w0, eq  // eq = none
  4363f0:	mov	x20, #0x0                   	// #0
  4363f4:	str	w0, [x19]
  4363f8:	b	43640c <ferror@plt+0x3247c>
  4363fc:	ldr	x0, [x19, #16]
  436400:	add	x20, x20, #0x8
  436404:	ldr	x22, [x0, x20]
  436408:	cbz	x22, 436450 <ferror@plt+0x324c0>
  43640c:	mov	x1, x22
  436410:	mov	x0, x23
  436414:	bl	403ad0 <strcmp@plt>
  436418:	cbnz	w0, 4363fc <ferror@plt+0x3246c>
  43641c:	add	x0, sp, #0x48
  436420:	bl	434bf0 <ferror@plt+0x30c60>
  436424:	ldr	x0, [x19, #16]
  436428:	ldr	x0, [x0, x20]
  43642c:	bl	413678 <ferror@plt+0xf6e8>
  436430:	ldr	x0, [sp, #72]
  436434:	ldr	x22, [x19, #16]
  436438:	bl	41f7f8 <ferror@plt+0x1b868>
  43643c:	str	x0, [x22, x20]
  436440:	add	x20, x20, #0x8
  436444:	ldr	x0, [x19, #16]
  436448:	ldr	x22, [x0, x20]
  43644c:	cbnz	x22, 43640c <ferror@plt+0x3247c>
  436450:	ldr	x23, [sp, #48]
  436454:	b	436304 <ferror@plt+0x32374>
  436458:	mov	x0, #0x18                  	// #24
  43645c:	bl	413598 <ferror@plt+0xf608>
  436460:	mov	w1, #0x1                   	// #1
  436464:	mov	x20, x0
  436468:	str	w1, [x19]
  43646c:	adrp	x0, 440000 <ferror@plt+0x3c070>
  436470:	str	x20, [x19, #16]
  436474:	add	x0, x0, #0x270
  436478:	bl	41f7f8 <ferror@plt+0x1b868>
  43647c:	mov	x1, x0
  436480:	str	x1, [x20]
  436484:	add	x0, sp, #0x48
  436488:	bl	434bf0 <ferror@plt+0x30c60>
  43648c:	cbnz	w0, 436304 <ferror@plt+0x32374>
  436490:	ldr	x20, [x19, #16]
  436494:	ldr	x0, [sp, #72]
  436498:	bl	41f7f8 <ferror@plt+0x1b868>
  43649c:	str	x0, [x20, #8]
  4364a0:	b	436304 <ferror@plt+0x32374>
  4364a4:	nop
  4364a8:	stp	x29, x30, [sp, #-80]!
  4364ac:	mov	x29, sp
  4364b0:	cbz	x0, 436548 <ferror@plt+0x325b8>
  4364b4:	stp	x19, x20, [sp, #16]
  4364b8:	mov	x20, x1
  4364bc:	mov	x19, x0
  4364c0:	add	x0, sp, #0x48
  4364c4:	stp	x21, x22, [sp, #32]
  4364c8:	mov	x22, x3
  4364cc:	mov	x21, x2
  4364d0:	str	x23, [sp, #48]
  4364d4:	mov	x23, x4
  4364d8:	bl	4362b8 <ferror@plt+0x32328>
  4364dc:	ldr	x1, [sp, #72]
  4364e0:	ldr	x3, [x1]
  4364e4:	cbnz	w0, 43651c <ferror@plt+0x3258c>
  4364e8:	mov	x6, x23
  4364ec:	mov	x5, x22
  4364f0:	mov	x4, x21
  4364f4:	mov	x1, x20
  4364f8:	mov	x0, x19
  4364fc:	adrp	x2, 440000 <ferror@plt+0x3c070>
  436500:	add	x2, x2, #0x270
  436504:	bl	435b50 <ferror@plt+0x31bc0>
  436508:	ldp	x19, x20, [sp, #16]
  43650c:	ldp	x21, x22, [sp, #32]
  436510:	ldr	x23, [sp, #48]
  436514:	ldp	x29, x30, [sp], #80
  436518:	ret
  43651c:	mov	x4, x23
  436520:	mov	x3, x22
  436524:	mov	x2, x21
  436528:	mov	x1, x20
  43652c:	mov	x0, x19
  436530:	bl	435658 <ferror@plt+0x316c8>
  436534:	ldp	x19, x20, [sp, #16]
  436538:	ldp	x21, x22, [sp, #32]
  43653c:	ldr	x23, [sp, #48]
  436540:	ldp	x29, x30, [sp], #80
  436544:	ret
  436548:	adrp	x1, 479000 <ferror@plt+0x75070>
  43654c:	add	x1, x1, #0xcf8
  436550:	add	x1, x1, #0xe0
  436554:	adrp	x2, 479000 <ferror@plt+0x75070>
  436558:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43655c:	add	x2, x2, #0xb90
  436560:	add	x0, x0, #0x108
  436564:	bl	414da8 <ferror@plt+0x10e18>
  436568:	mov	x0, #0x0                   	// #0
  43656c:	ldp	x29, x30, [sp], #80
  436570:	ret
  436574:	nop
  436578:	stp	x29, x30, [sp, #-80]!
  43657c:	mov	x29, sp
  436580:	stp	x19, x20, [sp, #16]
  436584:	mov	x20, x1
  436588:	mov	x19, x0
  43658c:	add	x0, sp, #0x48
  436590:	stp	x21, x22, [sp, #32]
  436594:	mov	x21, x2
  436598:	mov	x22, x3
  43659c:	str	x23, [sp, #48]
  4365a0:	mov	x23, x4
  4365a4:	bl	4362b8 <ferror@plt+0x32328>
  4365a8:	ldr	x1, [sp, #72]
  4365ac:	ldr	x2, [x1]
  4365b0:	cbz	w0, 4365e0 <ferror@plt+0x32650>
  4365b4:	mov	x4, x23
  4365b8:	mov	x3, x22
  4365bc:	mov	x2, x21
  4365c0:	mov	x1, x20
  4365c4:	mov	x0, x19
  4365c8:	bl	435658 <ferror@plt+0x316c8>
  4365cc:	ldp	x19, x20, [sp, #16]
  4365d0:	ldp	x21, x22, [sp, #32]
  4365d4:	ldr	x23, [sp, #48]
  4365d8:	ldp	x29, x30, [sp], #80
  4365dc:	ret
  4365e0:	mov	x6, x23
  4365e4:	mov	x5, x22
  4365e8:	mov	x4, x21
  4365ec:	mov	x1, x20
  4365f0:	mov	x0, x19
  4365f4:	adrp	x3, 440000 <ferror@plt+0x3c070>
  4365f8:	add	x3, x3, #0x270
  4365fc:	bl	435b50 <ferror@plt+0x31bc0>
  436600:	ldp	x19, x20, [sp, #16]
  436604:	ldp	x21, x22, [sp, #32]
  436608:	ldr	x23, [sp, #48]
  43660c:	ldp	x29, x30, [sp], #80
  436610:	ret
  436614:	nop
  436618:	stp	x29, x30, [sp, #-64]!
  43661c:	mov	x29, sp
  436620:	stp	x19, x20, [sp, #16]
  436624:	mov	x20, x0
  436628:	stp	x21, x22, [sp, #32]
  43662c:	mov	x21, x1
  436630:	stp	x23, x24, [sp, #48]
  436634:	mov	x23, x2
  436638:	cbz	x1, 436640 <ferror@plt+0x326b0>
  43663c:	str	xzr, [x1]
  436640:	adrp	x1, 479000 <ferror@plt+0x75070>
  436644:	mov	x0, x20
  436648:	add	x1, x1, #0xba8
  43664c:	bl	435210 <ferror@plt+0x31280>
  436650:	cbz	w0, 436770 <ferror@plt+0x327e0>
  436654:	add	x22, x20, #0x5
  436658:	mov	w1, #0x23                  	// #35
  43665c:	mov	x0, x22
  436660:	bl	403c40 <strchr@plt>
  436664:	mov	x19, x0
  436668:	cbnz	x0, 436734 <ferror@plt+0x327a4>
  43666c:	adrp	x1, 479000 <ferror@plt+0x75070>
  436670:	mov	x0, x22
  436674:	add	x1, x1, #0xc20
  436678:	bl	435210 <ferror@plt+0x31280>
  43667c:	cbz	w0, 4366cc <ferror@plt+0x3273c>
  436680:	add	x22, x20, #0x7
  436684:	mov	x0, x22
  436688:	adrp	x2, 43c000 <ferror@plt+0x38070>
  43668c:	mov	w3, #0x0                   	// #0
  436690:	add	x2, x2, #0xe98
  436694:	mov	w1, #0xffffffff            	// #-1
  436698:	bl	4352a0 <ferror@plt+0x31310>
  43669c:	mov	x21, x0
  4366a0:	cbz	x0, 4367c4 <ferror@plt+0x32834>
  4366a4:	bl	41f7f8 <ferror@plt+0x1b868>
  4366a8:	mov	x19, x0
  4366ac:	mov	x0, x21
  4366b0:	bl	413678 <ferror@plt+0xf6e8>
  4366b4:	mov	x0, x19
  4366b8:	ldp	x19, x20, [sp, #16]
  4366bc:	ldp	x21, x22, [sp, #32]
  4366c0:	ldp	x23, x24, [sp, #48]
  4366c4:	ldp	x29, x30, [sp], #64
  4366c8:	ret
  4366cc:	adrp	x1, 479000 <ferror@plt+0x75070>
  4366d0:	mov	x0, x22
  4366d4:	add	x1, x1, #0xc28
  4366d8:	bl	435210 <ferror@plt+0x31280>
  4366dc:	cbz	w0, 436684 <ferror@plt+0x326f4>
  4366e0:	add	x24, x20, #0x7
  4366e4:	mov	w1, #0x2f                  	// #47
  4366e8:	mov	x0, x24
  4366ec:	bl	403c40 <strchr@plt>
  4366f0:	mov	x22, x0
  4366f4:	cbz	x0, 4367f8 <ferror@plt+0x32868>
  4366f8:	sub	w1, w0, w24
  4366fc:	adrp	x2, 43b000 <ferror@plt+0x37070>
  436700:	mov	x0, x24
  436704:	add	x2, x2, #0xe10
  436708:	mov	w3, #0x1                   	// #1
  43670c:	bl	4352a0 <ferror@plt+0x31310>
  436710:	mov	x24, x0
  436714:	cbz	x0, 436798 <ferror@plt+0x32808>
  436718:	ldrb	w1, [x0]
  43671c:	cbz	w1, 436728 <ferror@plt+0x32798>
  436720:	bl	435540 <ferror@plt+0x315b0>
  436724:	cbz	w0, 436798 <ferror@plt+0x32808>
  436728:	cbz	x21, 4367ec <ferror@plt+0x3285c>
  43672c:	str	x24, [x21]
  436730:	b	436684 <ferror@plt+0x326f4>
  436734:	bl	435620 <ferror@plt+0x31690>
  436738:	mov	x19, #0x0                   	// #0
  43673c:	mov	w1, w0
  436740:	mov	x4, x20
  436744:	mov	x0, x23
  436748:	mov	w2, #0x4                   	// #4
  43674c:	adrp	x3, 479000 <ferror@plt+0x75070>
  436750:	add	x3, x3, #0xbf0
  436754:	bl	4096e8 <ferror@plt+0x5758>
  436758:	mov	x0, x19
  43675c:	ldp	x19, x20, [sp, #16]
  436760:	ldp	x21, x22, [sp, #32]
  436764:	ldp	x23, x24, [sp, #48]
  436768:	ldp	x29, x30, [sp], #64
  43676c:	ret
  436770:	bl	435620 <ferror@plt+0x31690>
  436774:	mov	x19, #0x0                   	// #0
  436778:	mov	w1, w0
  43677c:	mov	x4, x20
  436780:	mov	x0, x23
  436784:	adrp	x3, 479000 <ferror@plt+0x75070>
  436788:	mov	w2, #0x4                   	// #4
  43678c:	add	x3, x3, #0xbb0
  436790:	bl	4096e8 <ferror@plt+0x5758>
  436794:	b	4366b4 <ferror@plt+0x32724>
  436798:	mov	x0, x24
  43679c:	bl	413678 <ferror@plt+0xf6e8>
  4367a0:	bl	435620 <ferror@plt+0x31690>
  4367a4:	mov	w1, w0
  4367a8:	mov	x4, x20
  4367ac:	mov	x0, x23
  4367b0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4367b4:	mov	w2, #0x4                   	// #4
  4367b8:	add	x3, x3, #0xc48
  4367bc:	bl	4096e8 <ferror@plt+0x5758>
  4367c0:	b	4366b4 <ferror@plt+0x32724>
  4367c4:	bl	435620 <ferror@plt+0x31690>
  4367c8:	mov	x19, #0x0                   	// #0
  4367cc:	mov	w1, w0
  4367d0:	mov	x4, x20
  4367d4:	mov	x0, x23
  4367d8:	adrp	x3, 479000 <ferror@plt+0x75070>
  4367dc:	mov	w2, #0x4                   	// #4
  4367e0:	add	x3, x3, #0xc70
  4367e4:	bl	4096e8 <ferror@plt+0x5758>
  4367e8:	b	4366b4 <ferror@plt+0x32724>
  4367ec:	mov	x0, x24
  4367f0:	bl	413678 <ferror@plt+0xf6e8>
  4367f4:	b	436684 <ferror@plt+0x326f4>
  4367f8:	bl	435620 <ferror@plt+0x31690>
  4367fc:	mov	w1, w0
  436800:	mov	x4, x20
  436804:	mov	x0, x23
  436808:	adrp	x3, 479000 <ferror@plt+0x75070>
  43680c:	mov	w2, #0x4                   	// #4
  436810:	add	x3, x3, #0xc30
  436814:	bl	4096e8 <ferror@plt+0x5758>
  436818:	b	4366b4 <ferror@plt+0x32724>
  43681c:	nop
  436820:	stp	x29, x30, [sp, #-48]!
  436824:	mov	x29, sp
  436828:	str	x21, [sp, #32]
  43682c:	cbz	x0, 43691c <ferror@plt+0x3298c>
  436830:	mov	x21, x2
  436834:	stp	x19, x20, [sp, #16]
  436838:	mov	x19, x1
  43683c:	mov	x20, x0
  436840:	bl	40b028 <ferror@plt+0x7098>
  436844:	cbz	w0, 4369a0 <ferror@plt+0x32a10>
  436848:	cbz	x19, 436950 <ferror@plt+0x329c0>
  43684c:	mov	x0, x19
  436850:	mov	x2, #0x0                   	// #0
  436854:	mov	x1, #0xffffffffffffffff    	// #-1
  436858:	bl	42bf78 <ferror@plt+0x27fe8>
  43685c:	cbz	w0, 43696c <ferror@plt+0x329dc>
  436860:	ldrb	w0, [x19]
  436864:	cbz	w0, 4368a8 <ferror@plt+0x32918>
  436868:	mov	x0, x19
  43686c:	bl	435540 <ferror@plt+0x315b0>
  436870:	cbz	w0, 43696c <ferror@plt+0x329dc>
  436874:	mov	x0, x19
  436878:	mov	w1, #0x10                  	// #16
  43687c:	bl	435428 <ferror@plt+0x31498>
  436880:	mov	x19, x0
  436884:	mov	w1, #0x8                   	// #8
  436888:	mov	x0, x20
  43688c:	bl	435428 <ferror@plt+0x31498>
  436890:	mov	x20, x0
  436894:	cmp	x19, #0x0
  436898:	adrp	x1, 43b000 <ferror@plt+0x37070>
  43689c:	add	x1, x1, #0xe10
  4368a0:	csel	x1, x1, x19, eq  // eq = none
  4368a4:	b	4368c4 <ferror@plt+0x32934>
  4368a8:	mov	x0, x20
  4368ac:	mov	w1, #0x8                   	// #8
  4368b0:	bl	435428 <ferror@plt+0x31498>
  4368b4:	mov	x20, x0
  4368b8:	adrp	x1, 43b000 <ferror@plt+0x37070>
  4368bc:	add	x1, x1, #0xe10
  4368c0:	mov	x19, #0x0                   	// #0
  4368c4:	ldrb	w3, [x20]
  4368c8:	adrp	x0, 43b000 <ferror@plt+0x37070>
  4368cc:	adrp	x2, 43c000 <ferror@plt+0x38070>
  4368d0:	add	x0, x0, #0xe10
  4368d4:	cmp	w3, #0x2f
  4368d8:	add	x2, x2, #0xe98
  4368dc:	csel	x2, x2, x0, ne  // ne = any
  4368e0:	mov	x3, x20
  4368e4:	mov	x4, #0x0                   	// #0
  4368e8:	adrp	x0, 479000 <ferror@plt+0x75070>
  4368ec:	add	x0, x0, #0xcf0
  4368f0:	bl	41fa48 <ferror@plt+0x1bab8>
  4368f4:	mov	x21, x0
  4368f8:	mov	x0, x19
  4368fc:	bl	413678 <ferror@plt+0xf6e8>
  436900:	mov	x0, x20
  436904:	bl	413678 <ferror@plt+0xf6e8>
  436908:	ldp	x19, x20, [sp, #16]
  43690c:	mov	x0, x21
  436910:	ldr	x21, [sp, #32]
  436914:	ldp	x29, x30, [sp], #48
  436918:	ret
  43691c:	adrp	x1, 479000 <ferror@plt+0x75070>
  436920:	add	x1, x1, #0xcf8
  436924:	add	x1, x1, #0xf8
  436928:	mov	x21, #0x0                   	// #0
  43692c:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  436930:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436934:	add	x2, x2, #0x5c0
  436938:	add	x0, x0, #0x108
  43693c:	bl	414da8 <ferror@plt+0x10e18>
  436940:	mov	x0, x21
  436944:	ldr	x21, [sp, #32]
  436948:	ldp	x29, x30, [sp], #48
  43694c:	ret
  436950:	mov	x0, x20
  436954:	mov	w1, #0x8                   	// #8
  436958:	bl	435428 <ferror@plt+0x31498>
  43695c:	mov	x20, x0
  436960:	adrp	x1, 43b000 <ferror@plt+0x37070>
  436964:	add	x1, x1, #0xe10
  436968:	b	4368c4 <ferror@plt+0x32934>
  43696c:	bl	435620 <ferror@plt+0x31690>
  436970:	mov	w1, w0
  436974:	mov	w2, #0x1                   	// #1
  436978:	mov	x0, x21
  43697c:	adrp	x3, 479000 <ferror@plt+0x75070>
  436980:	mov	x21, #0x0                   	// #0
  436984:	add	x3, x3, #0xcd8
  436988:	bl	4097a8 <ferror@plt+0x5818>
  43698c:	mov	x0, x21
  436990:	ldp	x19, x20, [sp, #16]
  436994:	ldr	x21, [sp, #32]
  436998:	ldp	x29, x30, [sp], #48
  43699c:	ret
  4369a0:	bl	435620 <ferror@plt+0x31690>
  4369a4:	mov	w1, w0
  4369a8:	mov	x4, x20
  4369ac:	mov	x0, x21
  4369b0:	adrp	x3, 479000 <ferror@plt+0x75070>
  4369b4:	mov	w2, #0x5                   	// #5
  4369b8:	add	x3, x3, #0xca8
  4369bc:	mov	x21, #0x0                   	// #0
  4369c0:	bl	4096e8 <ferror@plt+0x5758>
  4369c4:	ldp	x19, x20, [sp, #16]
  4369c8:	b	43690c <ferror@plt+0x3297c>
  4369cc:	nop
  4369d0:	stp	x29, x30, [sp, #-64]!
  4369d4:	mov	x29, sp
  4369d8:	stp	x19, x20, [sp, #16]
  4369dc:	stp	x21, x22, [sp, #32]
  4369e0:	cbz	x0, 436b4c <ferror@plt+0x32bbc>
  4369e4:	mov	x19, x0
  4369e8:	str	x23, [sp, #48]
  4369ec:	mov	w20, #0x0                   	// #0
  4369f0:	mov	x22, #0x0                   	// #0
  4369f4:	add	w21, w20, #0x1
  4369f8:	adrp	x23, 441000 <ferror@plt+0x3d070>
  4369fc:	ldrb	w0, [x19]
  436a00:	cmp	w0, #0x23
  436a04:	b.ne	436a2c <ferror@plt+0x32a9c>  // b.any
  436a08:	mov	x0, x19
  436a0c:	mov	w1, #0xa                   	// #10
  436a10:	bl	403c40 <strchr@plt>
  436a14:	cbz	x0, 436af8 <ferror@plt+0x32b68>
  436a18:	add	x19, x0, #0x1
  436a1c:	add	w21, w20, #0x1
  436a20:	ldrb	w0, [x19]
  436a24:	cmp	w0, #0x23
  436a28:	b.eq	436a08 <ferror@plt+0x32a78>  // b.none
  436a2c:	ldr	x3, [x23, #3848]
  436a30:	ubfiz	x1, x0, #1, #8
  436a34:	ldrh	w1, [x3, x1]
  436a38:	tbz	w1, #8, 436a50 <ferror@plt+0x32ac0>
  436a3c:	nop
  436a40:	ldrb	w0, [x19, #1]!
  436a44:	ubfiz	x1, x0, #1, #8
  436a48:	ldrh	w1, [x3, x1]
  436a4c:	tbnz	w1, #8, 436a40 <ferror@plt+0x32ab0>
  436a50:	cmp	w0, #0x0
  436a54:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  436a58:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  436a5c:	b.eq	436a08 <ferror@plt+0x32a78>  // b.none
  436a60:	mov	x0, x19
  436a64:	nop
  436a68:	mov	x1, x0
  436a6c:	add	x0, x0, #0x1
  436a70:	ldrb	w2, [x1, #1]
  436a74:	cmp	w2, #0x0
  436a78:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  436a7c:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  436a80:	b.ne	436a68 <ferror@plt+0x32ad8>  // b.any
  436a84:	cmp	x0, x19
  436a88:	b.ls	436a08 <ferror@plt+0x32a78>  // b.plast
  436a8c:	cmp	x19, x1
  436a90:	b.cc	436aa4 <ferror@plt+0x32b14>  // b.lo, b.ul, b.last
  436a94:	b	436a08 <ferror@plt+0x32a78>
  436a98:	sub	x1, x1, #0x1
  436a9c:	cmp	x1, x19
  436aa0:	b.eq	436a08 <ferror@plt+0x32a78>  // b.none
  436aa4:	ldrb	w0, [x1]
  436aa8:	ldrh	w0, [x3, x0, lsl #1]
  436aac:	tbnz	w0, #8, 436a98 <ferror@plt+0x32b08>
  436ab0:	cmp	x19, x1
  436ab4:	b.cs	436a08 <ferror@plt+0x32a78>  // b.hs, b.nlast
  436ab8:	sub	x1, x1, x19
  436abc:	mov	x0, x19
  436ac0:	add	x1, x1, #0x1
  436ac4:	bl	41f888 <ferror@plt+0x1b8f8>
  436ac8:	mov	x1, x0
  436acc:	mov	x0, x22
  436ad0:	bl	41eec0 <ferror@plt+0x1af30>
  436ad4:	mov	x22, x0
  436ad8:	add	w1, w20, #0x2
  436adc:	mov	x0, x19
  436ae0:	mov	w20, w21
  436ae4:	mov	w21, w1
  436ae8:	mov	w1, #0xa                   	// #10
  436aec:	bl	403c40 <strchr@plt>
  436af0:	cbnz	x0, 436a18 <ferror@plt+0x32a88>
  436af4:	nop
  436af8:	sxtw	x0, w21
  436afc:	mov	x1, #0x8                   	// #8
  436b00:	bl	413768 <ferror@plt+0xf7d8>
  436b04:	str	xzr, [x0, w20, sxtw #3]
  436b08:	mov	x19, x0
  436b0c:	sub	w2, w20, #0x1
  436b10:	cbz	x22, 436b2c <ferror@plt+0x32b9c>
  436b14:	add	x2, x0, w2, sxtw #3
  436b18:	mov	x1, x22
  436b1c:	nop
  436b20:	ldp	x3, x1, [x1]
  436b24:	str	x3, [x2], #-8
  436b28:	cbnz	x1, 436b20 <ferror@plt+0x32b90>
  436b2c:	mov	x0, x22
  436b30:	ldr	x23, [sp, #48]
  436b34:	bl	41ee08 <ferror@plt+0x1ae78>
  436b38:	mov	x0, x19
  436b3c:	ldp	x19, x20, [sp, #16]
  436b40:	ldp	x21, x22, [sp, #32]
  436b44:	ldp	x29, x30, [sp], #64
  436b48:	ret
  436b4c:	mov	x1, #0x8                   	// #8
  436b50:	mov	x0, #0x1                   	// #1
  436b54:	bl	413768 <ferror@plt+0xf7d8>
  436b58:	str	xzr, [x0]
  436b5c:	mov	x19, x0
  436b60:	mov	x22, #0x0                   	// #0
  436b64:	mov	x0, x22
  436b68:	bl	41ee08 <ferror@plt+0x1ae78>
  436b6c:	mov	x0, x19
  436b70:	ldp	x19, x20, [sp, #16]
  436b74:	ldp	x21, x22, [sp, #32]
  436b78:	ldp	x29, x30, [sp], #64
  436b7c:	ret
  436b80:	stp	x29, x30, [sp, #-64]!
  436b84:	mov	x29, sp
  436b88:	stp	x19, x20, [sp, #16]
  436b8c:	mov	x20, x0
  436b90:	add	x0, sp, #0x38
  436b94:	bl	4362b8 <ferror@plt+0x32328>
  436b98:	mov	w19, w0
  436b9c:	cbnz	w0, 436bf4 <ferror@plt+0x32c64>
  436ba0:	cmp	w19, #0x0
  436ba4:	adrp	x2, 440000 <ferror@plt+0x3c070>
  436ba8:	ldr	x1, [sp, #56]
  436bac:	cset	x0, ne  // ne = any
  436bb0:	add	x19, x2, #0x270
  436bb4:	ldr	x3, [x1, x0, lsl #3]
  436bb8:	str	x21, [sp, #32]
  436bbc:	lsl	x21, x0, #3
  436bc0:	cbz	x3, 436c30 <ferror@plt+0x32ca0>
  436bc4:	mov	x2, x19
  436bc8:	mov	x0, x20
  436bcc:	mov	x6, #0x0                   	// #0
  436bd0:	mov	x5, #0x0                   	// #0
  436bd4:	mov	x4, #0x0                   	// #0
  436bd8:	mov	x1, #0xffffffffffffffff    	// #-1
  436bdc:	bl	435b50 <ferror@plt+0x31bc0>
  436be0:	cbz	x0, 436c20 <ferror@plt+0x32c90>
  436be4:	ldp	x19, x20, [sp, #16]
  436be8:	ldr	x21, [sp, #32]
  436bec:	ldp	x29, x30, [sp], #64
  436bf0:	ret
  436bf4:	mov	x0, x20
  436bf8:	mov	x2, #0x0                   	// #0
  436bfc:	mov	x1, #0xffffffffffffffff    	// #-1
  436c00:	bl	42bf78 <ferror@plt+0x27fe8>
  436c04:	cbz	w0, 436ba0 <ferror@plt+0x32c10>
  436c08:	mov	x0, x20
  436c0c:	bl	41f7f8 <ferror@plt+0x1b868>
  436c10:	cbz	x0, 436ba0 <ferror@plt+0x32c10>
  436c14:	ldp	x19, x20, [sp, #16]
  436c18:	ldp	x29, x30, [sp], #64
  436c1c:	ret
  436c20:	ldr	x0, [sp, #56]
  436c24:	add	x21, x21, #0x8
  436c28:	ldr	x3, [x0, x21]
  436c2c:	cbnz	x3, 436bc4 <ferror@plt+0x32c34>
  436c30:	mov	x0, x20
  436c34:	bl	42c1b8 <ferror@plt+0x28228>
  436c38:	ldp	x19, x20, [sp, #16]
  436c3c:	ldr	x21, [sp, #32]
  436c40:	ldp	x29, x30, [sp], #64
  436c44:	ret
  436c48:	stp	x29, x30, [sp, #-32]!
  436c4c:	mov	x29, sp
  436c50:	stp	x19, x20, [sp, #16]
  436c54:	cbz	x0, 436c80 <ferror@plt+0x32cf0>
  436c58:	bl	40b2f0 <ferror@plt+0x7360>
  436c5c:	mov	x20, x0
  436c60:	bl	436b80 <ferror@plt+0x32bf0>
  436c64:	mov	x19, x0
  436c68:	mov	x0, x20
  436c6c:	bl	413678 <ferror@plt+0xf6e8>
  436c70:	mov	x0, x19
  436c74:	ldp	x19, x20, [sp, #16]
  436c78:	ldp	x29, x30, [sp], #32
  436c7c:	ret
  436c80:	adrp	x1, 479000 <ferror@plt+0x75070>
  436c84:	add	x1, x1, #0xcf8
  436c88:	add	x1, x1, #0x110
  436c8c:	mov	x19, #0x0                   	// #0
  436c90:	adrp	x2, 43e000 <ferror@plt+0x3a070>
  436c94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436c98:	add	x2, x2, #0x5c0
  436c9c:	add	x0, x0, #0x108
  436ca0:	bl	414da8 <ferror@plt+0x10e18>
  436ca4:	mov	x0, x19
  436ca8:	ldp	x19, x20, [sp, #16]
  436cac:	ldp	x29, x30, [sp], #32
  436cb0:	ret
  436cb4:	nop
  436cb8:	stp	x29, x30, [sp, #-32]!
  436cbc:	mov	w1, #0x1                   	// #1
  436cc0:	mov	x29, sp
  436cc4:	str	x19, [sp, #16]
  436cc8:	mov	x19, x0
  436ccc:	adrp	x0, 440000 <ferror@plt+0x3c070>
  436cd0:	add	x0, x0, #0x270
  436cd4:	str	w1, [x19]
  436cd8:	bl	41f7f8 <ferror@plt+0x1b868>
  436cdc:	str	wzr, [x19, #48]
  436ce0:	ldrb	w1, [x19, #94]
  436ce4:	mov	x2, #0xffffffffffffffff    	// #-1
  436ce8:	mov	x3, #0x400                 	// #1024
  436cec:	stp	x0, x2, [x19, #16]
  436cf0:	and	w1, w1, #0xfffffff8
  436cf4:	orr	w1, w1, #0x1
  436cf8:	stp	x2, xzr, [x19, #32]
  436cfc:	stp	x3, xzr, [x19, #56]
  436d00:	stp	xzr, xzr, [x19, #72]
  436d04:	strb	wzr, [x19, #88]
  436d08:	strb	w1, [x19, #94]
  436d0c:	ldr	x19, [sp, #16]
  436d10:	ldp	x29, x30, [sp], #32
  436d14:	ret
  436d18:	stp	x29, x30, [sp, #-32]!
  436d1c:	mov	x29, sp
  436d20:	str	x19, [sp, #16]
  436d24:	mov	x19, x0
  436d28:	cbz	x0, 436d50 <ferror@plt+0x32dc0>
  436d2c:	ldxr	w0, [x19]
  436d30:	add	w0, w0, #0x1
  436d34:	stlxr	w1, w0, [x19]
  436d38:	cbnz	w1, 436d2c <ferror@plt+0x32d9c>
  436d3c:	mov	x0, x19
  436d40:	dmb	ish
  436d44:	ldr	x19, [sp, #16]
  436d48:	ldp	x29, x30, [sp], #32
  436d4c:	ret
  436d50:	adrp	x2, 479000 <ferror@plt+0x75070>
  436d54:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436d58:	add	x2, x2, #0xe28
  436d5c:	add	x1, x1, #0x868
  436d60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436d64:	add	x0, x0, #0x108
  436d68:	bl	414da8 <ferror@plt+0x10e18>
  436d6c:	mov	x0, x19
  436d70:	ldr	x19, [sp, #16]
  436d74:	ldp	x29, x30, [sp], #32
  436d78:	ret
  436d7c:	nop
  436d80:	cbz	x0, 436d94 <ferror@plt+0x32e04>
  436d84:	ldr	x2, [x0, #8]
  436d88:	ldr	x2, [x2, #32]
  436d8c:	mov	x16, x2
  436d90:	br	x16
  436d94:	stp	x29, x30, [sp, #-16]!
  436d98:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436d9c:	add	x1, x1, #0x868
  436da0:	mov	x29, sp
  436da4:	add	x1, x1, #0x18
  436da8:	adrp	x2, 479000 <ferror@plt+0x75070>
  436dac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436db0:	add	x2, x2, #0xe28
  436db4:	add	x0, x0, #0x108
  436db8:	bl	414da8 <ferror@plt+0x10e18>
  436dbc:	mov	x0, #0x0                   	// #0
  436dc0:	ldp	x29, x30, [sp], #16
  436dc4:	ret
  436dc8:	stp	x29, x30, [sp, #-64]!
  436dcc:	mov	x29, sp
  436dd0:	stp	x19, x20, [sp, #16]
  436dd4:	cbz	x0, 436e44 <ferror@plt+0x32eb4>
  436dd8:	mov	w20, w1
  436ddc:	mov	w1, w2
  436de0:	stp	x21, x22, [sp, #32]
  436de4:	mov	x21, x3
  436de8:	mov	x22, x4
  436dec:	str	x23, [sp, #48]
  436df0:	mov	x23, x5
  436df4:	bl	436d80 <ferror@plt+0x32df0>
  436df8:	mov	x19, x0
  436dfc:	cbnz	w20, 436e78 <ferror@plt+0x32ee8>
  436e00:	mov	x3, x23
  436e04:	mov	x2, x22
  436e08:	mov	x1, x21
  436e0c:	mov	x0, x19
  436e10:	bl	40fb78 <ferror@plt+0xbbe8>
  436e14:	mov	x1, #0x0                   	// #0
  436e18:	mov	x0, x19
  436e1c:	bl	40f508 <ferror@plt+0xb578>
  436e20:	mov	w20, w0
  436e24:	mov	x0, x19
  436e28:	bl	4103f8 <ferror@plt+0xc468>
  436e2c:	mov	w0, w20
  436e30:	ldp	x19, x20, [sp, #16]
  436e34:	ldp	x21, x22, [sp, #32]
  436e38:	ldr	x23, [sp, #48]
  436e3c:	ldp	x29, x30, [sp], #64
  436e40:	ret
  436e44:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436e48:	add	x1, x1, #0x868
  436e4c:	add	x1, x1, #0x30
  436e50:	mov	w20, #0x0                   	// #0
  436e54:	adrp	x2, 479000 <ferror@plt+0x75070>
  436e58:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436e5c:	add	x2, x2, #0xe28
  436e60:	add	x0, x0, #0x108
  436e64:	bl	414da8 <ferror@plt+0x10e18>
  436e68:	mov	w0, w20
  436e6c:	ldp	x19, x20, [sp, #16]
  436e70:	ldp	x29, x30, [sp], #64
  436e74:	ret
  436e78:	mov	w1, w20
  436e7c:	bl	40fc98 <ferror@plt+0xbd08>
  436e80:	b	436e00 <ferror@plt+0x32e70>
  436e84:	nop
  436e88:	mov	x5, x2
  436e8c:	mov	x4, x3
  436e90:	mov	w2, w1
  436e94:	mov	x3, x5
  436e98:	mov	w1, #0x0                   	// #0
  436e9c:	mov	x5, #0x0                   	// #0
  436ea0:	b	436dc8 <ferror@plt+0x32e38>
  436ea4:	nop
  436ea8:	mov	x1, x0
  436eac:	ldr	x0, [x0, #16]
  436eb0:	cbz	x0, 436eec <ferror@plt+0x32f5c>
  436eb4:	ldr	x2, [x1, #72]
  436eb8:	mov	w0, #0x0                   	// #0
  436ebc:	cbz	x2, 436ecc <ferror@plt+0x32f3c>
  436ec0:	ldr	x0, [x2, #8]
  436ec4:	cmp	x0, #0x0
  436ec8:	cset	w0, ne  // ne = any
  436ecc:	ldr	x2, [x1, #80]
  436ed0:	cbz	x2, 436ee8 <ferror@plt+0x32f58>
  436ed4:	ldr	x3, [x2, #8]
  436ed8:	orr	w2, w0, #0x4
  436edc:	ldr	x1, [x1, #56]
  436ee0:	cmp	x3, x1
  436ee4:	csel	w0, w2, w0, cc  // cc = lo, ul, last
  436ee8:	ret
  436eec:	ldr	x2, [x1, #64]
  436ef0:	mov	w0, #0x0                   	// #0
  436ef4:	cbnz	x2, 436ec0 <ferror@plt+0x32f30>
  436ef8:	b	436ecc <ferror@plt+0x32f3c>
  436efc:	nop
  436f00:	stp	x29, x30, [sp, #-16]!
  436f04:	cmp	w0, #0xb
  436f08:	mov	x29, sp
  436f0c:	b.eq	436fb4 <ferror@plt+0x33024>  // b.none
  436f10:	mov	w1, w0
  436f14:	cmp	w0, #0x16
  436f18:	b.eq	436fe4 <ferror@plt+0x33054>  // b.none
  436f1c:	b.gt	436f4c <ferror@plt+0x32fbc>
  436f20:	cmp	w0, #0x9
  436f24:	b.eq	436fec <ferror@plt+0x3305c>  // b.none
  436f28:	b.le	436f70 <ferror@plt+0x32fe0>
  436f2c:	cmp	w0, #0xe
  436f30:	b.eq	43700c <ferror@plt+0x3307c>  // b.none
  436f34:	cmp	w0, #0x15
  436f38:	mov	w1, #0x3                   	// #3
  436f3c:	mov	w0, #0x8                   	// #8
  436f40:	csel	w0, w0, w1, ne  // ne = any
  436f44:	ldp	x29, x30, [sp], #16
  436f48:	ret
  436f4c:	cmp	w0, #0x20
  436f50:	b.eq	436fdc <ferror@plt+0x3304c>  // b.none
  436f54:	b.le	436f94 <ferror@plt+0x33004>
  436f58:	cmp	w0, #0x4b
  436f5c:	mov	w1, #0x6                   	// #6
  436f60:	ldp	x29, x30, [sp], #16
  436f64:	mov	w0, #0x8                   	// #8
  436f68:	csel	w0, w0, w1, ne  // ne = any
  436f6c:	ret
  436f70:	cmp	w0, #0x5
  436f74:	mov	w0, #0x2                   	// #2
  436f78:	b.eq	436f44 <ferror@plt+0x32fb4>  // b.none
  436f7c:	cmp	w1, #0x6
  436f80:	mov	w0, #0x8                   	// #8
  436f84:	mov	w1, #0x5                   	// #5
  436f88:	csel	w0, w0, w1, ne  // ne = any
  436f8c:	ldp	x29, x30, [sp], #16
  436f90:	ret
  436f94:	cmp	w0, #0x1b
  436f98:	mov	w0, #0x0                   	// #0
  436f9c:	b.eq	436f44 <ferror@plt+0x32fb4>  // b.none
  436fa0:	cmp	w1, #0x1c
  436fa4:	mov	w0, #0x8                   	// #8
  436fa8:	mov	w1, #0x4                   	// #4
  436fac:	csel	w0, w0, w1, ne  // ne = any
  436fb0:	b	436f44 <ferror@plt+0x32fb4>
  436fb4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  436fb8:	add	x1, x1, #0x868
  436fbc:	add	x1, x1, #0x48
  436fc0:	adrp	x2, 479000 <ferror@plt+0x75070>
  436fc4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436fc8:	add	x2, x2, #0xe38
  436fcc:	add	x0, x0, #0x108
  436fd0:	bl	414da8 <ferror@plt+0x10e18>
  436fd4:	mov	w0, #0x8                   	// #8
  436fd8:	b	436f44 <ferror@plt+0x32fb4>
  436fdc:	mov	w0, #0x7                   	// #7
  436fe0:	b	436f44 <ferror@plt+0x32fb4>
  436fe4:	mov	w0, #0x1                   	// #1
  436fe8:	b	436f44 <ferror@plt+0x32fb4>
  436fec:	adrp	x2, 479000 <ferror@plt+0x75070>
  436ff0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  436ff4:	add	x2, x2, #0xe48
  436ff8:	add	x0, x0, #0x108
  436ffc:	mov	w1, #0x10                  	// #16
  437000:	bl	414ae8 <ferror@plt+0x10b58>
  437004:	mov	w0, #0x8                   	// #8
  437008:	b	436f44 <ferror@plt+0x32fb4>
  43700c:	adrp	x2, 479000 <ferror@plt+0x75070>
  437010:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437014:	add	x2, x2, #0xe68
  437018:	add	x0, x0, #0x108
  43701c:	mov	w1, #0x10                  	// #16
  437020:	bl	414ae8 <ferror@plt+0x10b58>
  437024:	mov	w0, #0x8                   	// #8
  437028:	b	436f44 <ferror@plt+0x32fb4>
  43702c:	nop
  437030:	cbz	x0, 437058 <ferror@plt+0x330c8>
  437034:	mov	x2, #0x400                 	// #1024
  437038:	cbnz	x1, 437044 <ferror@plt+0x330b4>
  43703c:	str	x2, [x0, #56]
  437040:	ret
  437044:	cmp	x1, #0xa
  437048:	mov	x2, #0xa                   	// #10
  43704c:	csel	x2, x1, x2, cs  // cs = hs, nlast
  437050:	str	x2, [x0, #56]
  437054:	ret
  437058:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43705c:	add	x1, x1, #0x868
  437060:	add	x1, x1, #0x68
  437064:	adrp	x2, 479000 <ferror@plt+0x75070>
  437068:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43706c:	add	x2, x2, #0xe28
  437070:	add	x0, x0, #0x108
  437074:	b	414da8 <ferror@plt+0x10e18>
  437078:	cbz	x0, 437084 <ferror@plt+0x330f4>
  43707c:	ldr	x0, [x0, #56]
  437080:	ret
  437084:	stp	x29, x30, [sp, #-16]!
  437088:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43708c:	add	x1, x1, #0x868
  437090:	mov	x29, sp
  437094:	add	x1, x1, #0x88
  437098:	adrp	x2, 479000 <ferror@plt+0x75070>
  43709c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4370a0:	add	x2, x2, #0xe28
  4370a4:	add	x0, x0, #0x108
  4370a8:	bl	414da8 <ferror@plt+0x10e18>
  4370ac:	mov	x0, #0x0                   	// #0
  4370b0:	ldp	x29, x30, [sp], #16
  4370b4:	ret
  4370b8:	cbz	x0, 437158 <ferror@plt+0x331c8>
  4370bc:	stp	x29, x30, [sp, #-48]!
  4370c0:	cmp	x1, #0x0
  4370c4:	ccmp	w2, #0x0, #0x0, ne  // ne = any
  4370c8:	mov	x29, sp
  4370cc:	stp	x19, x20, [sp, #16]
  4370d0:	mov	x20, x1
  4370d4:	b.eq	437120 <ferror@plt+0x33190>  // b.none
  4370d8:	str	x21, [sp, #32]
  4370dc:	mov	x21, x0
  4370e0:	ldr	x19, [x0, #40]
  4370e4:	cbz	x1, 437178 <ferror@plt+0x331e8>
  4370e8:	tbnz	w2, #31, 437148 <ferror@plt+0x331b8>
  4370ec:	mov	x0, x19
  4370f0:	mov	w19, w2
  4370f4:	bl	413678 <ferror@plt+0xf6e8>
  4370f8:	mov	w1, w19
  4370fc:	mov	x0, x20
  437100:	bl	41f840 <ferror@plt+0x1b8b0>
  437104:	mov	x20, x0
  437108:	str	x20, [x21, #40]
  43710c:	str	w19, [x21, #48]
  437110:	ldp	x19, x20, [sp, #16]
  437114:	ldr	x21, [sp, #32]
  437118:	ldp	x29, x30, [sp], #48
  43711c:	ret
  437120:	ldp	x19, x20, [sp, #16]
  437124:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437128:	ldp	x29, x30, [sp], #48
  43712c:	add	x1, x1, #0x868
  437130:	add	x1, x1, #0xa8
  437134:	adrp	x2, 479000 <ferror@plt+0x75070>
  437138:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43713c:	add	x2, x2, #0xe90
  437140:	add	x0, x0, #0x108
  437144:	b	414da8 <ferror@plt+0x10e18>
  437148:	mov	x0, x1
  43714c:	bl	4034d0 <strlen@plt>
  437150:	mov	w2, w0
  437154:	b	4370ec <ferror@plt+0x3315c>
  437158:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43715c:	add	x1, x1, #0x868
  437160:	adrp	x2, 479000 <ferror@plt+0x75070>
  437164:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437168:	add	x1, x1, #0xa8
  43716c:	add	x2, x2, #0xe28
  437170:	add	x0, x0, #0x108
  437174:	b	414da8 <ferror@plt+0x10e18>
  437178:	mov	x0, x19
  43717c:	mov	w19, #0x0                   	// #0
  437180:	bl	413678 <ferror@plt+0xf6e8>
  437184:	str	x20, [x21, #40]
  437188:	str	w19, [x21, #48]
  43718c:	ldp	x19, x20, [sp, #16]
  437190:	ldr	x21, [sp, #32]
  437194:	ldp	x29, x30, [sp], #48
  437198:	ret
  43719c:	nop
  4371a0:	cbz	x0, 4371b8 <ferror@plt+0x33228>
  4371a4:	cbz	x1, 4371b0 <ferror@plt+0x33220>
  4371a8:	ldr	w2, [x0, #48]
  4371ac:	str	w2, [x1]
  4371b0:	ldr	x0, [x0, #40]
  4371b4:	ret
  4371b8:	stp	x29, x30, [sp, #-16]!
  4371bc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4371c0:	add	x1, x1, #0x868
  4371c4:	mov	x29, sp
  4371c8:	add	x1, x1, #0xc8
  4371cc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4371d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4371d4:	add	x2, x2, #0xe28
  4371d8:	add	x0, x0, #0x108
  4371dc:	bl	414da8 <ferror@plt+0x10e18>
  4371e0:	mov	x0, #0x0                   	// #0
  4371e4:	ldp	x29, x30, [sp], #16
  4371e8:	ret
  4371ec:	nop
  4371f0:	stp	x29, x30, [sp, #-16]!
  4371f4:	mov	x29, sp
  4371f8:	cbz	x0, 43724c <ferror@plt+0x332bc>
  4371fc:	cbz	x2, 437234 <ferror@plt+0x332a4>
  437200:	ldr	x3, [x2]
  437204:	cbz	x3, 437234 <ferror@plt+0x332a4>
  437208:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43720c:	add	x1, x1, #0x868
  437210:	add	x1, x1, #0xe8
  437214:	adrp	x2, 478000 <ferror@plt+0x74070>
  437218:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43721c:	add	x2, x2, #0xce0
  437220:	add	x0, x0, #0x108
  437224:	bl	414da8 <ferror@plt+0x10e18>
  437228:	mov	w0, #0x0                   	// #0
  43722c:	ldp	x29, x30, [sp], #16
  437230:	ret
  437234:	ldr	x3, [x0, #8]
  437238:	and	w1, w1, #0x3
  43723c:	ldp	x29, x30, [sp], #16
  437240:	ldr	x3, [x3, #48]
  437244:	mov	x16, x3
  437248:	br	x16
  43724c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437250:	add	x1, x1, #0x868
  437254:	add	x1, x1, #0xe8
  437258:	adrp	x2, 479000 <ferror@plt+0x75070>
  43725c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437260:	add	x2, x2, #0xe28
  437264:	add	x0, x0, #0x108
  437268:	bl	414da8 <ferror@plt+0x10e18>
  43726c:	mov	w0, #0x0                   	// #0
  437270:	ldp	x29, x30, [sp], #16
  437274:	ret
  437278:	stp	x29, x30, [sp, #-32]!
  43727c:	mov	x29, sp
  437280:	cbz	x0, 4372cc <ferror@plt+0x3333c>
  437284:	ldr	x1, [x0, #8]
  437288:	str	x19, [sp, #16]
  43728c:	mov	x19, x0
  437290:	ldr	x1, [x1, #56]
  437294:	blr	x1
  437298:	orr	w2, w0, #0x10
  43729c:	ldrb	w1, [x19, #94]
  4372a0:	ldr	x19, [sp, #16]
  4372a4:	tst	x1, #0x20
  4372a8:	csel	w0, w2, w0, ne  // ne = any
  4372ac:	tst	x1, #0x8
  4372b0:	orr	w2, w0, #0x4
  4372b4:	csel	w0, w2, w0, ne  // ne = any
  4372b8:	tst	x1, #0x10
  4372bc:	orr	w1, w0, #0x8
  4372c0:	csel	w0, w1, w0, ne  // ne = any
  4372c4:	ldp	x29, x30, [sp], #32
  4372c8:	ret
  4372cc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4372d0:	add	x1, x1, #0x868
  4372d4:	add	x1, x1, #0x100
  4372d8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4372dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4372e0:	add	x2, x2, #0xe28
  4372e4:	add	x0, x0, #0x108
  4372e8:	bl	414da8 <ferror@plt+0x10e18>
  4372ec:	mov	w0, #0x0                   	// #0
  4372f0:	ldp	x29, x30, [sp], #32
  4372f4:	ret
  4372f8:	cbz	x0, 43730c <ferror@plt+0x3337c>
  4372fc:	ldrb	w2, [x0, #94]
  437300:	bfi	w2, w1, #2, #1
  437304:	strb	w2, [x0, #94]
  437308:	ret
  43730c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437310:	add	x1, x1, #0x868
  437314:	add	x1, x1, #0x118
  437318:	adrp	x2, 479000 <ferror@plt+0x75070>
  43731c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437320:	add	x2, x2, #0xe28
  437324:	add	x0, x0, #0x108
  437328:	b	414da8 <ferror@plt+0x10e18>
  43732c:	nop
  437330:	cbz	x0, 437340 <ferror@plt+0x333b0>
  437334:	ldrb	w0, [x0, #94]
  437338:	ubfx	x0, x0, #2, #1
  43733c:	ret
  437340:	stp	x29, x30, [sp, #-16]!
  437344:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437348:	add	x1, x1, #0x868
  43734c:	mov	x29, sp
  437350:	add	x1, x1, #0x138
  437354:	adrp	x2, 479000 <ferror@plt+0x75070>
  437358:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43735c:	add	x2, x2, #0xe28
  437360:	add	x0, x0, #0x108
  437364:	bl	414da8 <ferror@plt+0x10e18>
  437368:	mov	w0, #0x0                   	// #0
  43736c:	ldp	x29, x30, [sp], #16
  437370:	ret
  437374:	nop
  437378:	stp	x29, x30, [sp, #-64]!
  43737c:	mov	x2, #0x1                   	// #1
  437380:	mov	x29, sp
  437384:	stp	x21, x22, [sp, #32]
  437388:	str	x2, [sp, #56]
  43738c:	cbz	x0, 437480 <ferror@plt+0x334f0>
  437390:	stp	x19, x20, [sp, #16]
  437394:	mov	x22, x1
  437398:	mov	x20, x0
  43739c:	cbz	x1, 4373e0 <ferror@plt+0x33450>
  4373a0:	ldr	x0, [x1]
  4373a4:	cbz	x0, 4373e0 <ferror@plt+0x33450>
  4373a8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4373ac:	add	x1, x1, #0x868
  4373b0:	add	x1, x1, #0x158
  4373b4:	mov	w21, #0x0                   	// #0
  4373b8:	adrp	x2, 478000 <ferror@plt+0x74070>
  4373bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4373c0:	add	x2, x2, #0xce0
  4373c4:	add	x0, x0, #0x108
  4373c8:	bl	414da8 <ferror@plt+0x10e18>
  4373cc:	mov	w0, w21
  4373d0:	ldp	x19, x20, [sp, #16]
  4373d4:	ldp	x21, x22, [sp, #32]
  4373d8:	ldp	x29, x30, [sp], #64
  4373dc:	ret
  4373e0:	ldr	x3, [x20, #80]
  4373e4:	cbz	x3, 437468 <ferror@plt+0x334d8>
  4373e8:	ldr	x2, [x3, #8]
  4373ec:	mov	x19, #0x0                   	// #0
  4373f0:	cbz	x2, 437468 <ferror@plt+0x334d8>
  4373f4:	ldr	x0, [x20, #8]
  4373f8:	sub	x2, x2, x19
  4373fc:	ldr	x1, [x3]
  437400:	mov	x4, x22
  437404:	ldr	x5, [x0, #8]
  437408:	add	x1, x1, x19
  43740c:	add	x3, sp, #0x38
  437410:	mov	x0, x20
  437414:	blr	x5
  437418:	mov	w21, w0
  43741c:	ldr	x3, [x20, #80]
  437420:	ldr	x0, [sp, #56]
  437424:	ldr	x2, [x3, #8]
  437428:	add	x19, x19, x0
  43742c:	cmp	x2, x19
  437430:	ccmp	w21, #0x1, #0x0, hi  // hi = pmore
  437434:	b.ne	4374b4 <ferror@plt+0x33524>  // b.any
  437438:	cbnz	x0, 4373f4 <ferror@plt+0x33464>
  43743c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437440:	add	x3, x3, #0x868
  437444:	adrp	x4, 479000 <ferror@plt+0x75070>
  437448:	adrp	x1, 479000 <ferror@plt+0x75070>
  43744c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437450:	add	x3, x3, #0x170
  437454:	add	x4, x4, #0xeb8
  437458:	add	x1, x1, #0xec8
  43745c:	add	x0, x0, #0x108
  437460:	mov	w2, #0x4b9                 	// #1209
  437464:	bl	426b10 <ferror@plt+0x22b80>
  437468:	mov	w21, #0x1                   	// #1
  43746c:	mov	w0, w21
  437470:	ldp	x19, x20, [sp, #16]
  437474:	ldp	x21, x22, [sp, #32]
  437478:	ldp	x29, x30, [sp], #64
  43747c:	ret
  437480:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437484:	add	x1, x1, #0x868
  437488:	add	x1, x1, #0x158
  43748c:	mov	w21, #0x0                   	// #0
  437490:	adrp	x2, 479000 <ferror@plt+0x75070>
  437494:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437498:	add	x2, x2, #0xe28
  43749c:	add	x0, x0, #0x108
  4374a0:	bl	414da8 <ferror@plt+0x10e18>
  4374a4:	mov	w0, w21
  4374a8:	ldp	x21, x22, [sp, #32]
  4374ac:	ldp	x29, x30, [sp], #64
  4374b0:	ret
  4374b4:	mov	x2, x19
  4374b8:	mov	x0, x3
  4374bc:	mov	x1, #0x0                   	// #0
  4374c0:	bl	422dd8 <ferror@plt+0x1ee48>
  4374c4:	mov	w0, w21
  4374c8:	ldp	x19, x20, [sp, #16]
  4374cc:	ldp	x21, x22, [sp, #32]
  4374d0:	ldp	x29, x30, [sp], #64
  4374d4:	ret
  4374d8:	stp	x29, x30, [sp, #-48]!
  4374dc:	mov	x29, sp
  4374e0:	str	xzr, [sp, #40]
  4374e4:	cbz	x0, 4375d0 <ferror@plt+0x33640>
  4374e8:	ldr	x1, [x0, #80]
  4374ec:	str	x19, [sp, #16]
  4374f0:	mov	x19, x0
  4374f4:	cbz	x1, 4375f8 <ferror@plt+0x33668>
  4374f8:	ldr	x2, [x1, #8]
  4374fc:	cbnz	x2, 437578 <ferror@plt+0x335e8>
  437500:	ldr	x0, [x0, #64]
  437504:	cbz	x0, 437518 <ferror@plt+0x33588>
  437508:	mov	x1, #0x0                   	// #0
  43750c:	bl	421df0 <ferror@plt+0x1de60>
  437510:	ldr	x1, [x19, #80]
  437514:	cbz	x1, 437524 <ferror@plt+0x33594>
  437518:	mov	x0, x1
  43751c:	mov	x1, #0x0                   	// #0
  437520:	bl	421df0 <ferror@plt+0x1de60>
  437524:	ldr	x0, [x19, #16]
  437528:	cbz	x0, 437544 <ferror@plt+0x335b4>
  43752c:	ldr	x0, [x19, #72]
  437530:	cbz	x0, 43753c <ferror@plt+0x335ac>
  437534:	mov	x1, #0x0                   	// #0
  437538:	bl	421df0 <ferror@plt+0x1de60>
  43753c:	ldrb	w0, [x19, #88]
  437540:	cbnz	w0, 437550 <ferror@plt+0x335c0>
  437544:	ldr	x19, [sp, #16]
  437548:	ldp	x29, x30, [sp], #48
  43754c:	ret
  437550:	mov	w1, #0x10                  	// #16
  437554:	adrp	x2, 479000 <ferror@plt+0x75070>
  437558:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43755c:	add	x2, x2, #0xef8
  437560:	add	x0, x0, #0x108
  437564:	bl	414ae8 <ferror@plt+0x10b58>
  437568:	strb	wzr, [x19, #88]
  43756c:	ldr	x19, [sp, #16]
  437570:	ldp	x29, x30, [sp], #48
  437574:	ret
  437578:	bl	437278 <ferror@plt+0x332e8>
  43757c:	and	w1, w0, #0xfffffffd
  437580:	mov	x2, #0x0                   	// #0
  437584:	mov	x0, x19
  437588:	bl	4371f0 <ferror@plt+0x33260>
  43758c:	add	x1, sp, #0x28
  437590:	mov	x0, x19
  437594:	bl	437378 <ferror@plt+0x333e8>
  437598:	ldr	x0, [sp, #40]
  43759c:	cbz	x0, 4375c4 <ferror@plt+0x33634>
  4375a0:	ldr	x3, [x0, #8]
  4375a4:	adrp	x2, 479000 <ferror@plt+0x75070>
  4375a8:	mov	w1, #0x10                  	// #16
  4375ac:	add	x2, x2, #0xed8
  4375b0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4375b4:	add	x0, x0, #0x108
  4375b8:	bl	414ae8 <ferror@plt+0x10b58>
  4375bc:	ldr	x0, [sp, #40]
  4375c0:	bl	409578 <ferror@plt+0x55e8>
  4375c4:	ldr	x0, [x19, #64]
  4375c8:	cbnz	x0, 437508 <ferror@plt+0x33578>
  4375cc:	b	437510 <ferror@plt+0x33580>
  4375d0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4375d4:	add	x1, x1, #0x868
  4375d8:	add	x1, x1, #0x188
  4375dc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4375e0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4375e4:	add	x2, x2, #0xe28
  4375e8:	add	x0, x0, #0x108
  4375ec:	bl	414da8 <ferror@plt+0x10e18>
  4375f0:	ldp	x29, x30, [sp], #48
  4375f4:	ret
  4375f8:	ldr	x0, [x0, #64]
  4375fc:	cbnz	x0, 437508 <ferror@plt+0x33578>
  437600:	b	437524 <ferror@plt+0x33594>
  437604:	nop
  437608:	stp	x29, x30, [sp, #-48]!
  43760c:	mov	x29, sp
  437610:	str	xzr, [sp, #40]
  437614:	cbz	x0, 43767c <ferror@plt+0x336ec>
  437618:	str	x19, [sp, #16]
  43761c:	mov	x19, x0
  437620:	bl	4374d8 <ferror@plt+0x33548>
  437624:	add	x1, sp, #0x28
  437628:	mov	x0, x19
  43762c:	ldr	x2, [x19, #8]
  437630:	ldr	x2, [x2, #24]
  437634:	blr	x2
  437638:	ldr	x0, [sp, #40]
  43763c:	cbz	x0, 437664 <ferror@plt+0x336d4>
  437640:	ldr	x3, [x0, #8]
  437644:	adrp	x2, 479000 <ferror@plt+0x75070>
  437648:	mov	w1, #0x10                  	// #16
  43764c:	add	x2, x2, #0xf30
  437650:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437654:	add	x0, x0, #0x108
  437658:	bl	414ae8 <ferror@plt+0x10b58>
  43765c:	ldr	x0, [sp, #40]
  437660:	bl	409578 <ferror@plt+0x55e8>
  437664:	ldrb	w0, [x19, #94]
  437668:	and	w0, w0, #0xffffffc3
  43766c:	strb	w0, [x19, #94]
  437670:	ldr	x19, [sp, #16]
  437674:	ldp	x29, x30, [sp], #48
  437678:	ret
  43767c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437680:	add	x1, x1, #0x868
  437684:	add	x1, x1, #0x1a0
  437688:	adrp	x2, 479000 <ferror@plt+0x75070>
  43768c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437690:	add	x2, x2, #0xe28
  437694:	add	x0, x0, #0x108
  437698:	bl	414da8 <ferror@plt+0x10e18>
  43769c:	ldp	x29, x30, [sp], #48
  4376a0:	ret
  4376a4:	nop
  4376a8:	stp	x29, x30, [sp, #-64]!
  4376ac:	mov	x29, sp
  4376b0:	stp	x21, x22, [sp, #32]
  4376b4:	str	xzr, [sp, #56]
  4376b8:	cbz	x0, 4377a8 <ferror@plt+0x33818>
  4376bc:	stp	x19, x20, [sp, #16]
  4376c0:	mov	w21, w1
  4376c4:	mov	x19, x0
  4376c8:	mov	x20, x2
  4376cc:	cbz	x2, 437710 <ferror@plt+0x33780>
  4376d0:	ldr	x0, [x2]
  4376d4:	cbz	x0, 437710 <ferror@plt+0x33780>
  4376d8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4376dc:	add	x1, x1, #0x868
  4376e0:	add	x1, x1, #0x1b8
  4376e4:	mov	w22, #0x0                   	// #0
  4376e8:	adrp	x2, 441000 <ferror@plt+0x3d070>
  4376ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4376f0:	add	x2, x2, #0x490
  4376f4:	add	x0, x0, #0x108
  4376f8:	bl	414da8 <ferror@plt+0x10e18>
  4376fc:	mov	w0, w22
  437700:	ldp	x19, x20, [sp, #16]
  437704:	ldp	x21, x22, [sp, #32]
  437708:	ldp	x29, x30, [sp], #64
  43770c:	ret
  437710:	ldr	x0, [x19, #80]
  437714:	mov	w22, #0x1                   	// #1
  437718:	cbz	x0, 437730 <ferror@plt+0x337a0>
  43771c:	ldr	x1, [x0, #8]
  437720:	cbz	x1, 437730 <ferror@plt+0x337a0>
  437724:	cbnz	w21, 43781c <ferror@plt+0x3388c>
  437728:	mov	x1, #0x0                   	// #0
  43772c:	bl	421df0 <ferror@plt+0x1de60>
  437730:	ldrb	w0, [x19, #88]
  437734:	cbnz	w0, 43777c <ferror@plt+0x337ec>
  437738:	ldr	x2, [x19, #8]
  43773c:	mov	x1, x20
  437740:	mov	x0, x19
  437744:	ldr	x2, [x2, #24]
  437748:	blr	x2
  43774c:	cmp	w0, #0x1
  437750:	ldrb	w1, [x19, #94]
  437754:	and	w1, w1, #0xffffffc3
  437758:	strb	w1, [x19, #94]
  43775c:	b.ne	4377dc <ferror@plt+0x3384c>  // b.any
  437760:	cmp	w22, #0x1
  437764:	b.ne	437788 <ferror@plt+0x337f8>  // b.any
  437768:	mov	w0, w22
  43776c:	ldp	x19, x20, [sp, #16]
  437770:	ldp	x21, x22, [sp, #32]
  437774:	ldp	x29, x30, [sp], #64
  437778:	ret
  43777c:	cbnz	w21, 4377fc <ferror@plt+0x3386c>
  437780:	strb	wzr, [x19, #88]
  437784:	b	437738 <ferror@plt+0x337a8>
  437788:	ldr	x1, [sp, #56]
  43778c:	mov	x0, x20
  437790:	bl	409808 <ferror@plt+0x5878>
  437794:	mov	w0, w22
  437798:	ldp	x19, x20, [sp, #16]
  43779c:	ldp	x21, x22, [sp, #32]
  4377a0:	ldp	x29, x30, [sp], #64
  4377a4:	ret
  4377a8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4377ac:	add	x1, x1, #0x868
  4377b0:	add	x1, x1, #0x1b8
  4377b4:	mov	w22, #0x0                   	// #0
  4377b8:	adrp	x2, 479000 <ferror@plt+0x75070>
  4377bc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4377c0:	add	x2, x2, #0xe28
  4377c4:	add	x0, x0, #0x108
  4377c8:	bl	414da8 <ferror@plt+0x10e18>
  4377cc:	mov	w0, w22
  4377d0:	ldp	x21, x22, [sp, #32]
  4377d4:	ldp	x29, x30, [sp], #64
  4377d8:	ret
  4377dc:	mov	w22, w0
  4377e0:	add	x0, sp, #0x38
  4377e4:	bl	409868 <ferror@plt+0x58d8>
  4377e8:	mov	w0, w22
  4377ec:	ldp	x19, x20, [sp, #16]
  4377f0:	ldp	x21, x22, [sp, #32]
  4377f4:	ldp	x29, x30, [sp], #64
  4377f8:	ret
  4377fc:	adrp	x2, 479000 <ferror@plt+0x75070>
  437800:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437804:	add	x2, x2, #0xef8
  437808:	add	x0, x0, #0x108
  43780c:	mov	w1, #0x10                  	// #16
  437810:	bl	414ae8 <ferror@plt+0x10b58>
  437814:	strb	wzr, [x19, #88]
  437818:	b	437738 <ferror@plt+0x337a8>
  43781c:	mov	x0, x19
  437820:	bl	437278 <ferror@plt+0x332e8>
  437824:	mov	x2, #0x0                   	// #0
  437828:	and	w1, w0, #0xfffffffd
  43782c:	mov	x0, x19
  437830:	bl	4371f0 <ferror@plt+0x33260>
  437834:	add	x1, sp, #0x38
  437838:	mov	x0, x19
  43783c:	bl	437378 <ferror@plt+0x333e8>
  437840:	mov	w22, w0
  437844:	ldr	x0, [x19, #80]
  437848:	b	437728 <ferror@plt+0x33798>
  43784c:	nop
  437850:	cbz	x0, 437914 <ferror@plt+0x33984>
  437854:	stp	x29, x30, [sp, #-32]!
  437858:	mov	x29, sp
  43785c:	str	x19, [sp, #16]
  437860:	mov	x19, x0
  437864:	ldxr	w1, [x19]
  437868:	sub	w2, w1, #0x1
  43786c:	stlxr	w3, w2, [x19]
  437870:	cbnz	w3, 437864 <ferror@plt+0x338d4>
  437874:	dmb	ish
  437878:	cmp	w1, #0x1
  43787c:	b.eq	43788c <ferror@plt+0x338fc>  // b.none
  437880:	ldr	x19, [sp, #16]
  437884:	ldp	x29, x30, [sp], #32
  437888:	ret
  43788c:	ldrb	w2, [x19, #94]
  437890:	tbnz	w2, #2, 437934 <ferror@plt+0x339a4>
  437894:	bl	4374d8 <ferror@plt+0x33548>
  437898:	ldr	x0, [x19, #16]
  43789c:	bl	413678 <ferror@plt+0xf6e8>
  4378a0:	ldr	x0, [x19, #24]
  4378a4:	cmn	x0, #0x1
  4378a8:	b.eq	4378b0 <ferror@plt+0x33920>  // b.none
  4378ac:	bl	4358e0 <ferror@plt+0x31950>
  4378b0:	ldr	x0, [x19, #32]
  4378b4:	cmn	x0, #0x1
  4378b8:	b.eq	4378c0 <ferror@plt+0x33930>  // b.none
  4378bc:	bl	4358e0 <ferror@plt+0x31950>
  4378c0:	ldr	x0, [x19, #40]
  4378c4:	bl	413678 <ferror@plt+0xf6e8>
  4378c8:	ldr	x0, [x19, #64]
  4378cc:	cbz	x0, 4378d8 <ferror@plt+0x33948>
  4378d0:	mov	w1, #0x1                   	// #1
  4378d4:	bl	421c98 <ferror@plt+0x1dd08>
  4378d8:	ldr	x0, [x19, #80]
  4378dc:	cbz	x0, 4378e8 <ferror@plt+0x33958>
  4378e0:	mov	w1, #0x1                   	// #1
  4378e4:	bl	421c98 <ferror@plt+0x1dd08>
  4378e8:	ldr	x0, [x19, #72]
  4378ec:	cbz	x0, 4378f8 <ferror@plt+0x33968>
  4378f0:	mov	w1, #0x1                   	// #1
  4378f4:	bl	421c98 <ferror@plt+0x1dd08>
  4378f8:	ldr	x1, [x19, #8]
  4378fc:	mov	x0, x19
  437900:	ldr	x19, [sp, #16]
  437904:	ldp	x29, x30, [sp], #32
  437908:	ldr	x1, [x1, #40]
  43790c:	mov	x16, x1
  437910:	br	x16
  437914:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437918:	add	x1, x1, #0x868
  43791c:	adrp	x2, 479000 <ferror@plt+0x75070>
  437920:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437924:	add	x1, x1, #0x1d0
  437928:	add	x2, x2, #0xe28
  43792c:	add	x0, x0, #0x108
  437930:	b	414da8 <ferror@plt+0x10e18>
  437934:	mov	x2, #0x0                   	// #0
  437938:	bl	4376a8 <ferror@plt+0x33718>
  43793c:	b	437898 <ferror@plt+0x33908>
  437940:	stp	x29, x30, [sp, #-64]!
  437944:	mov	x29, sp
  437948:	stp	x19, x20, [sp, #16]
  43794c:	cbz	x0, 437acc <ferror@plt+0x33b3c>
  437950:	str	x21, [sp, #32]
  437954:	mov	x19, x0
  437958:	mov	x21, x1
  43795c:	cbz	x3, 4379a0 <ferror@plt+0x33a10>
  437960:	ldr	x0, [x3]
  437964:	cbz	x0, 4379a0 <ferror@plt+0x33a10>
  437968:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43796c:	add	x1, x1, #0x868
  437970:	add	x1, x1, #0x1e8
  437974:	adrp	x2, 478000 <ferror@plt+0x74070>
  437978:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43797c:	add	x2, x2, #0xce0
  437980:	add	x0, x0, #0x108
  437984:	bl	414da8 <ferror@plt+0x10e18>
  437988:	ldr	x21, [sp, #32]
  43798c:	mov	w20, #0x0                   	// #0
  437990:	mov	w0, w20
  437994:	ldp	x19, x20, [sp, #16]
  437998:	ldp	x29, x30, [sp], #64
  43799c:	ret
  4379a0:	ldrb	w0, [x19, #94]
  4379a4:	tbz	w0, #5, 4379f0 <ferror@plt+0x33a60>
  4379a8:	cbz	w2, 437a28 <ferror@plt+0x33a98>
  4379ac:	sub	w1, w2, #0x1
  4379b0:	cmp	w1, #0x1
  4379b4:	b.hi	437a9c <ferror@plt+0x33b0c>  // b.pmore
  4379b8:	tbnz	w0, #0, 437a6c <ferror@plt+0x33adc>
  4379bc:	ldr	x4, [x19, #8]
  4379c0:	mov	x1, x21
  4379c4:	mov	x0, x19
  4379c8:	ldr	x4, [x4, #16]
  4379cc:	blr	x4
  4379d0:	mov	w20, w0
  4379d4:	cmp	w0, #0x1
  4379d8:	b.eq	437af4 <ferror@plt+0x33b64>  // b.none
  4379dc:	ldr	x21, [sp, #32]
  4379e0:	mov	w0, w20
  4379e4:	ldp	x19, x20, [sp, #16]
  4379e8:	ldp	x29, x30, [sp], #64
  4379ec:	ret
  4379f0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4379f4:	add	x1, x1, #0x868
  4379f8:	add	x1, x1, #0x1e8
  4379fc:	mov	w20, #0x0                   	// #0
  437a00:	adrp	x2, 479000 <ferror@plt+0x75070>
  437a04:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437a08:	add	x2, x2, #0xf50
  437a0c:	add	x0, x0, #0x108
  437a10:	bl	414da8 <ferror@plt+0x10e18>
  437a14:	mov	w0, w20
  437a18:	ldp	x19, x20, [sp, #16]
  437a1c:	ldr	x21, [sp, #32]
  437a20:	ldp	x29, x30, [sp], #64
  437a24:	ret
  437a28:	tbz	w0, #0, 4379bc <ferror@plt+0x33a2c>
  437a2c:	and	w5, w0, #0x2
  437a30:	ldr	x1, [x19, #72]
  437a34:	tbz	w0, #1, 437bc4 <ferror@plt+0x33c34>
  437a38:	cbz	x1, 437bfc <ferror@plt+0x33c6c>
  437a3c:	ldr	x0, [x1, #8]
  437a40:	cbnz	x0, 437c08 <ferror@plt+0x33c78>
  437a44:	ldr	x4, [x19, #64]
  437a48:	cbz	x4, 437a5c <ferror@plt+0x33acc>
  437a4c:	ldr	x0, [x4, #8]
  437a50:	sub	x21, x21, x0
  437a54:	cbz	x1, 437a6c <ferror@plt+0x33adc>
  437a58:	ldr	x0, [x1, #8]
  437a5c:	cmp	x0, #0x0
  437a60:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  437a64:	sub	x21, x21, x0
  437a68:	b.ne	437bd0 <ferror@plt+0x33c40>  // b.any
  437a6c:	mov	x1, x3
  437a70:	mov	x0, x19
  437a74:	str	x3, [sp, #48]
  437a78:	str	w2, [sp, #60]
  437a7c:	bl	437378 <ferror@plt+0x333e8>
  437a80:	ldr	w2, [sp, #60]
  437a84:	mov	w20, w0
  437a88:	cmp	w0, #0x1
  437a8c:	ldr	x3, [sp, #48]
  437a90:	b.eq	4379bc <ferror@plt+0x33a2c>  // b.none
  437a94:	ldr	x21, [sp, #32]
  437a98:	b	4379e0 <ferror@plt+0x33a50>
  437a9c:	adrp	x2, 479000 <ferror@plt+0x75070>
  437aa0:	add	x2, x2, #0xfe8
  437aa4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437aa8:	add	x0, x0, #0x108
  437aac:	mov	w1, #0x10                  	// #16
  437ab0:	mov	w20, #0x0                   	// #0
  437ab4:	bl	414ae8 <ferror@plt+0x10b58>
  437ab8:	mov	w0, w20
  437abc:	ldp	x19, x20, [sp, #16]
  437ac0:	ldr	x21, [sp, #32]
  437ac4:	ldp	x29, x30, [sp], #64
  437ac8:	ret
  437acc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  437ad0:	add	x1, x1, #0x868
  437ad4:	add	x1, x1, #0x1e8
  437ad8:	adrp	x2, 479000 <ferror@plt+0x75070>
  437adc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437ae0:	add	x2, x2, #0xe28
  437ae4:	add	x0, x0, #0x108
  437ae8:	mov	w20, #0x0                   	// #0
  437aec:	bl	414da8 <ferror@plt+0x10e18>
  437af0:	b	437990 <ferror@plt+0x33a00>
  437af4:	ldrb	w0, [x19, #94]
  437af8:	tbz	w0, #0, 4379dc <ferror@plt+0x33a4c>
  437afc:	ldr	x0, [x19, #64]
  437b00:	cbz	x0, 437b0c <ferror@plt+0x33b7c>
  437b04:	mov	x1, #0x0                   	// #0
  437b08:	bl	421df0 <ferror@plt+0x1de60>
  437b0c:	ldr	x0, [x19, #24]
  437b10:	cmn	x0, #0x1
  437b14:	b.eq	437b2c <ferror@plt+0x33b9c>  // b.none
  437b18:	mov	x4, #0x0                   	// #0
  437b1c:	mov	x3, #0x0                   	// #0
  437b20:	mov	x2, #0x0                   	// #0
  437b24:	mov	x1, #0x0                   	// #0
  437b28:	bl	4358d8 <ferror@plt+0x31948>
  437b2c:	ldr	x0, [x19, #32]
  437b30:	cmn	x0, #0x1
  437b34:	b.eq	437b4c <ferror@plt+0x33bbc>  // b.none
  437b38:	mov	x4, #0x0                   	// #0
  437b3c:	mov	x3, #0x0                   	// #0
  437b40:	mov	x2, #0x0                   	// #0
  437b44:	mov	x1, #0x0                   	// #0
  437b48:	bl	4358d8 <ferror@plt+0x31948>
  437b4c:	ldr	x0, [x19, #72]
  437b50:	cbz	x0, 437b98 <ferror@plt+0x33c08>
  437b54:	ldr	x1, [x0, #8]
  437b58:	cbz	x1, 437b90 <ferror@plt+0x33c00>
  437b5c:	ldrb	w1, [x19, #94]
  437b60:	tbz	w1, #1, 437b90 <ferror@plt+0x33c00>
  437b64:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437b68:	add	x3, x3, #0x868
  437b6c:	adrp	x4, 479000 <ferror@plt+0x75070>
  437b70:	adrp	x1, 479000 <ferror@plt+0x75070>
  437b74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437b78:	add	x3, x3, #0x208
  437b7c:	add	x4, x4, #0xfa8
  437b80:	add	x1, x1, #0xec8
  437b84:	add	x0, x0, #0x108
  437b88:	mov	w2, #0x491                 	// #1169
  437b8c:	bl	426b10 <ferror@plt+0x22b80>
  437b90:	mov	x1, #0x0                   	// #0
  437b94:	bl	421df0 <ferror@plt+0x1de60>
  437b98:	ldrb	w0, [x19, #88]
  437b9c:	cbz	w0, 4379dc <ferror@plt+0x33a4c>
  437ba0:	adrp	x2, 479000 <ferror@plt+0x75070>
  437ba4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437ba8:	add	x2, x2, #0xef8
  437bac:	add	x0, x0, #0x108
  437bb0:	mov	w1, #0x10                  	// #16
  437bb4:	bl	414ae8 <ferror@plt+0x10b58>
  437bb8:	strb	wzr, [x19, #88]
  437bbc:	ldr	x21, [sp, #32]
  437bc0:	b	437990 <ferror@plt+0x33a00>
  437bc4:	ldr	x4, [x19, #64]
  437bc8:	cbnz	x4, 437a4c <ferror@plt+0x33abc>
  437bcc:	b	437a54 <ferror@plt+0x33ac4>
  437bd0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437bd4:	add	x3, x3, #0x868
  437bd8:	adrp	x4, 479000 <ferror@plt+0x75070>
  437bdc:	adrp	x1, 479000 <ferror@plt+0x75070>
  437be0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437be4:	add	x3, x3, #0x208
  437be8:	add	x4, x4, #0xfa8
  437bec:	add	x1, x1, #0xec8
  437bf0:	add	x0, x0, #0x108
  437bf4:	mov	w2, #0x468                 	// #1128
  437bf8:	bl	426b10 <ferror@plt+0x22b80>
  437bfc:	ldr	x4, [x19, #64]
  437c00:	cbnz	x4, 437a4c <ferror@plt+0x33abc>
  437c04:	b	437a6c <ferror@plt+0x33adc>
  437c08:	adrp	x2, 479000 <ferror@plt+0x75070>
  437c0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437c10:	add	x2, x2, #0xf68
  437c14:	b	437aa8 <ferror@plt+0x33b18>
  437c18:	stp	x29, x30, [sp, #-144]!
  437c1c:	mov	x29, sp
  437c20:	ldrb	w2, [x0, #94]
  437c24:	stp	x19, x20, [sp, #16]
  437c28:	mov	x19, x0
  437c2c:	stp	x21, x22, [sp, #32]
  437c30:	mov	x22, x1
  437c34:	tbz	w2, #5, 437c94 <ferror@plt+0x33d04>
  437c38:	ldr	x2, [x0, #80]
  437c3c:	cbz	x2, 437c48 <ferror@plt+0x33cb8>
  437c40:	ldr	x2, [x2, #8]
  437c44:	cbnz	x2, 438078 <ferror@plt+0x340e8>
  437c48:	stp	x23, x24, [sp, #48]
  437c4c:	stp	x25, x26, [sp, #64]
  437c50:	ldrb	w0, [x19, #88]
  437c54:	cbz	w0, 437c9c <ferror@plt+0x33d0c>
  437c58:	mov	w1, #0x10                  	// #16
  437c5c:	adrp	x2, 479000 <ferror@plt+0x75070>
  437c60:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437c64:	add	x2, x2, #0xef8
  437c68:	add	x0, x0, #0x108
  437c6c:	bl	414ae8 <ferror@plt+0x10b58>
  437c70:	ldp	x1, x0, [x19, #56]
  437c74:	strb	wzr, [x19, #88]
  437c78:	cbnz	x0, 437ca4 <ferror@plt+0x33d14>
  437c7c:	nop
  437c80:	mov	x0, x1
  437c84:	bl	421c48 <ferror@plt+0x1dcb8>
  437c88:	str	x0, [x19, #64]
  437c8c:	ldr	x1, [x19, #56]
  437c90:	b	437ca4 <ferror@plt+0x33d14>
  437c94:	stp	x23, x24, [sp, #48]
  437c98:	stp	x25, x26, [sp, #64]
  437c9c:	ldp	x1, x0, [x19, #56]
  437ca0:	cbz	x0, 437c80 <ferror@plt+0x33cf0>
  437ca4:	ldr	x20, [x0, #8]
  437ca8:	add	x1, x20, x1
  437cac:	bl	421e58 <ferror@plt+0x1dec8>
  437cb0:	ldp	x2, x1, [x19, #56]
  437cb4:	mov	x4, x22
  437cb8:	ldr	x0, [x19, #8]
  437cbc:	add	x3, sp, #0x68
  437cc0:	ldr	x5, [x0]
  437cc4:	mov	x0, x19
  437cc8:	ldr	x1, [x1]
  437ccc:	add	x1, x1, x20
  437cd0:	blr	x5
  437cd4:	mov	w21, w0
  437cd8:	cmp	w0, #0x1
  437cdc:	b.eq	437dd4 <ferror@plt+0x33e44>  // b.none
  437ce0:	ldr	x0, [sp, #104]
  437ce4:	cbnz	x0, 437d18 <ferror@plt+0x33d88>
  437ce8:	ldr	x0, [x19, #64]
  437cec:	mov	x1, x20
  437cf0:	bl	421df0 <ferror@plt+0x1de60>
  437cf4:	cmp	w21, #0x2
  437cf8:	b.eq	437d48 <ferror@plt+0x33db8>  // b.none
  437cfc:	ldp	x23, x24, [sp, #48]
  437d00:	ldp	x25, x26, [sp, #64]
  437d04:	mov	w0, w21
  437d08:	ldp	x19, x20, [sp, #16]
  437d0c:	ldp	x21, x22, [sp, #32]
  437d10:	ldp	x29, x30, [sp], #144
  437d14:	ret
  437d18:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437d1c:	add	x3, x3, #0x868
  437d20:	adrp	x4, 47a000 <ferror@plt+0x76070>
  437d24:	adrp	x1, 479000 <ferror@plt+0x75070>
  437d28:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437d2c:	add	x3, x3, #0x228
  437d30:	add	x4, x4, #0x18
  437d34:	add	x1, x1, #0xec8
  437d38:	add	x0, x0, #0x108
  437d3c:	mov	w2, #0x5e5                 	// #1509
  437d40:	str	x27, [sp, #80]
  437d44:	bl	426b10 <ferror@plt+0x22b80>
  437d48:	ldr	x0, [x19, #64]
  437d4c:	ldr	x1, [x0, #8]
  437d50:	cbz	x1, 437cfc <ferror@plt+0x33d6c>
  437d54:	ldr	x23, [x19, #72]
  437d58:	cbz	x23, 437ff0 <ferror@plt+0x34060>
  437d5c:	ldrb	w1, [x19, #94]
  437d60:	ldr	x24, [x23, #8]
  437d64:	tbnz	w1, #1, 437e20 <ferror@plt+0x33e90>
  437d68:	ldr	x1, [x19, #16]
  437d6c:	cbz	x1, 437cfc <ferror@plt+0x33d6c>
  437d70:	str	x27, [sp, #80]
  437d74:	ldp	x25, x27, [x0]
  437d78:	add	x27, x25, x27
  437d7c:	cmp	x25, x27
  437d80:	b.cs	437dc4 <ferror@plt+0x33e34>  // b.hs, b.nlast
  437d84:	adrp	x0, 45a000 <ferror@plt+0x56070>
  437d88:	mov	x20, x25
  437d8c:	ldr	x26, [x0, #1184]
  437d90:	sub	x1, x27, x20
  437d94:	mov	x0, x20
  437d98:	bl	42aeb0 <ferror@plt+0x26f20>
  437d9c:	cmn	w0, #0x2
  437da0:	b.eq	437dbc <ferror@plt+0x33e2c>  // b.none
  437da4:	cmn	w0, #0x1
  437da8:	b.ne	437ef4 <ferror@plt+0x33f64>  // b.any
  437dac:	ldr	x0, [x23, #8]
  437db0:	mov	w21, #0x1                   	// #1
  437db4:	cmp	x0, x24
  437db8:	b.ls	43804c <ferror@plt+0x340bc>  // b.plast
  437dbc:	cmp	x20, x25
  437dc0:	b.hi	4381b0 <ferror@plt+0x34220>  // b.pmore
  437dc4:	ldp	x23, x24, [sp, #48]
  437dc8:	ldp	x25, x26, [sp, #64]
  437dcc:	ldr	x27, [sp, #80]
  437dd0:	b	437d04 <ferror@plt+0x33d74>
  437dd4:	ldr	x0, [x19, #64]
  437dd8:	ldr	x1, [sp, #104]
  437ddc:	add	x1, x20, x1
  437de0:	bl	421df0 <ferror@plt+0x1de60>
  437de4:	ldr	x0, [x19, #64]
  437de8:	ldr	x1, [x0, #8]
  437dec:	cbnz	x1, 437d54 <ferror@plt+0x33dc4>
  437df0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437df4:	add	x3, x3, #0x868
  437df8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  437dfc:	adrp	x1, 479000 <ferror@plt+0x75070>
  437e00:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437e04:	add	x3, x3, #0x228
  437e08:	add	x4, x4, #0x50
  437e0c:	add	x1, x1, #0xec8
  437e10:	add	x0, x0, #0x108
  437e14:	mov	w2, #0x5ed                 	// #1517
  437e18:	str	x27, [sp, #80]
  437e1c:	bl	426b10 <ferror@plt+0x22b80>
  437e20:	mov	x26, x24
  437e24:	str	x27, [sp, #80]
  437e28:	mov	x27, x0
  437e2c:	bl	403e80 <__errno_location@plt>
  437e30:	mov	x20, x0
  437e34:	mov	x25, #0x6                   	// #6
  437e38:	ldr	x4, [x27]
  437e3c:	mov	x0, x23
  437e40:	ldr	x2, [x27, #8]
  437e44:	str	x4, [sp, #128]
  437e48:	ldr	x1, [x23, #16]
  437e4c:	cmp	x2, #0x6
  437e50:	csel	x3, x2, x25, cs  // cs = hs, nlast
  437e54:	sub	x1, x1, x24
  437e58:	sub	x1, x1, #0x1
  437e5c:	cmp	x1, x3
  437e60:	csel	x1, x1, x3, cs  // cs = hs, nlast
  437e64:	stp	x2, x1, [sp, #112]
  437e68:	add	x1, x1, x24
  437e6c:	bl	421e58 <ferror@plt+0x1dec8>
  437e70:	ldr	x1, [x19, #72]
  437e74:	add	x4, sp, #0x78
  437e78:	ldr	x6, [sp, #120]
  437e7c:	add	x3, sp, #0x88
  437e80:	ldr	x5, [x1, #8]
  437e84:	add	x2, sp, #0x70
  437e88:	ldr	x0, [x19, #24]
  437e8c:	sub	x6, x5, x6
  437e90:	ldr	x5, [x1]
  437e94:	add	x1, sp, #0x80
  437e98:	add	x5, x5, x6
  437e9c:	str	x5, [sp, #136]
  437ea0:	bl	4358d8 <ferror@plt+0x31948>
  437ea4:	mov	x24, x0
  437ea8:	ldr	x4, [x19, #64]
  437eac:	ldr	x2, [sp, #112]
  437eb0:	ldp	x1, x5, [x4]
  437eb4:	ldr	x3, [sp, #128]
  437eb8:	add	x3, x3, x2
  437ebc:	add	x1, x1, x5
  437ec0:	cmp	x3, x1
  437ec4:	b.eq	437f10 <ferror@plt+0x33f80>  // b.none
  437ec8:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437ecc:	add	x3, x3, #0x868
  437ed0:	adrp	x4, 47a000 <ferror@plt+0x76070>
  437ed4:	adrp	x1, 479000 <ferror@plt+0x75070>
  437ed8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437edc:	add	x3, x3, #0x228
  437ee0:	add	x4, x4, #0x90
  437ee4:	add	x1, x1, #0xec8
  437ee8:	add	x0, x0, #0x108
  437eec:	mov	w2, #0x612                 	// #1554
  437ef0:	bl	426b10 <ferror@plt+0x22b80>
  437ef4:	ldrb	w0, [x20]
  437ef8:	ldrb	w0, [x26, x0]
  437efc:	add	x20, x20, x0
  437f00:	cmp	x27, x20
  437f04:	b.hi	437d90 <ferror@plt+0x33e00>  // b.pmore
  437f08:	mov	x20, x27
  437f0c:	b	437dbc <ferror@plt+0x33e2c>
  437f10:	ldr	x6, [x19, #72]
  437f14:	ldr	x0, [sp, #120]
  437f18:	ldr	x3, [sp, #136]
  437f1c:	ldr	x1, [x6]
  437f20:	add	x3, x3, x0
  437f24:	ldr	x0, [x6, #8]
  437f28:	add	x1, x1, x0
  437f2c:	cmp	x3, x1
  437f30:	b.eq	437f60 <ferror@plt+0x33fd0>  // b.none
  437f34:	adrp	x3, 47a000 <ferror@plt+0x76070>
  437f38:	add	x3, x3, #0x868
  437f3c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  437f40:	adrp	x1, 479000 <ferror@plt+0x75070>
  437f44:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  437f48:	add	x3, x3, #0x228
  437f4c:	add	x4, x4, #0xd8
  437f50:	add	x1, x1, #0xec8
  437f54:	add	x0, x0, #0x108
  437f58:	mov	w2, #0x614                 	// #1556
  437f5c:	bl	426b10 <ferror@plt+0x22b80>
  437f60:	sub	x2, x5, x2
  437f64:	mov	x0, x4
  437f68:	mov	x1, #0x0                   	// #0
  437f6c:	ldr	w23, [x20]
  437f70:	bl	422dd8 <ferror@plt+0x1ee48>
  437f74:	ldr	x0, [x19, #72]
  437f78:	ldr	x1, [sp, #120]
  437f7c:	ldr	x2, [x0, #8]
  437f80:	sub	x1, x2, x1
  437f84:	bl	421df0 <ferror@plt+0x1de60>
  437f88:	cmn	x24, #0x1
  437f8c:	b.ne	438228 <ferror@plt+0x34298>  // b.any
  437f90:	cmp	w23, #0x16
  437f94:	b.eq	438188 <ferror@plt+0x341f8>  // b.none
  437f98:	cmp	w23, #0x54
  437f9c:	b.eq	438128 <ferror@plt+0x34198>  // b.none
  437fa0:	cmp	w23, #0x7
  437fa4:	b.eq	438108 <ferror@plt+0x34178>  // b.none
  437fa8:	cmp	w23, #0x9
  437fac:	b.eq	4380dc <ferror@plt+0x3414c>  // b.none
  437fb0:	bl	435620 <ferror@plt+0x31690>
  437fb4:	mov	w19, w0
  437fb8:	mov	w0, w23
  437fbc:	bl	41fdf0 <ferror@plt+0x1be60>
  437fc0:	adrp	x3, 479000 <ferror@plt+0x75070>
  437fc4:	mov	x4, x0
  437fc8:	mov	w1, w19
  437fcc:	mov	x0, x22
  437fd0:	add	x3, x3, #0xad0
  437fd4:	mov	w2, #0x2                   	// #2
  437fd8:	bl	4096e8 <ferror@plt+0x5758>
  437fdc:	mov	w21, #0x0                   	// #0
  437fe0:	ldp	x23, x24, [sp, #48]
  437fe4:	ldp	x25, x26, [sp, #64]
  437fe8:	ldr	x27, [sp, #80]
  437fec:	b	437d04 <ferror@plt+0x33d74>
  437ff0:	ldr	x0, [x19, #16]
  437ff4:	cbz	x0, 43809c <ferror@plt+0x3410c>
  437ff8:	ldr	x0, [x19, #56]
  437ffc:	str	x27, [sp, #80]
  438000:	bl	421c48 <ferror@plt+0x1dcb8>
  438004:	str	x0, [x19, #72]
  438008:	ldrb	w1, [x19, #94]
  43800c:	mov	x23, x0
  438010:	tbnz	w1, #1, 4380ac <ferror@plt+0x3411c>
  438014:	ldr	x0, [x19, #16]
  438018:	cbz	x0, 437dc4 <ferror@plt+0x33e34>
  43801c:	cbnz	x23, 43823c <ferror@plt+0x342ac>
  438020:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438024:	add	x3, x3, #0x868
  438028:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43802c:	adrp	x1, 479000 <ferror@plt+0x75070>
  438030:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438034:	add	x3, x3, #0x228
  438038:	add	x4, x4, #0x70
  43803c:	add	x1, x1, #0xec8
  438040:	add	x0, x0, #0x108
  438044:	mov	w2, #0x644                 	// #1604
  438048:	bl	426b10 <ferror@plt+0x22b80>
  43804c:	bl	435620 <ferror@plt+0x31690>
  438050:	mov	w1, w0
  438054:	mov	w2, w21
  438058:	mov	x0, x22
  43805c:	adrp	x3, 45a000 <ferror@plt+0x56070>
  438060:	add	x3, x3, #0x228
  438064:	bl	4097a8 <ferror@plt+0x5818>
  438068:	mov	w21, #0x0                   	// #0
  43806c:	ldr	x0, [x19, #64]
  438070:	ldr	x25, [x0]
  438074:	b	437dbc <ferror@plt+0x33e2c>
  438078:	bl	437378 <ferror@plt+0x333e8>
  43807c:	mov	w21, w0
  438080:	cmp	w0, #0x1
  438084:	b.ne	437d04 <ferror@plt+0x33d74>  // b.any
  438088:	ldrb	w0, [x19, #94]
  43808c:	stp	x23, x24, [sp, #48]
  438090:	stp	x25, x26, [sp, #64]
  438094:	tbnz	w0, #5, 437c50 <ferror@plt+0x33cc0>
  438098:	b	437c9c <ferror@plt+0x33d0c>
  43809c:	ldrb	w0, [x19, #94]
  4380a0:	tbz	w0, #1, 437cfc <ferror@plt+0x33d6c>
  4380a4:	str	x27, [sp, #80]
  4380a8:	b	4380b0 <ferror@plt+0x34120>
  4380ac:	cbnz	x0, 438248 <ferror@plt+0x342b8>
  4380b0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4380b4:	add	x3, x3, #0x868
  4380b8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4380bc:	adrp	x1, 479000 <ferror@plt+0x75070>
  4380c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4380c4:	add	x3, x3, #0x228
  4380c8:	add	x4, x4, #0x70
  4380cc:	add	x1, x1, #0xec8
  4380d0:	add	x0, x0, #0x108
  4380d4:	mov	w2, #0x5fe                 	// #1534
  4380d8:	bl	426b10 <ferror@plt+0x22b80>
  4380dc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4380e0:	add	x3, x3, #0x868
  4380e4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4380e8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4380ec:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4380f0:	add	x3, x3, #0x228
  4380f4:	add	x4, x4, #0x158
  4380f8:	add	x1, x1, #0xec8
  4380fc:	add	x0, x0, #0x108
  438100:	mov	w2, #0x637                 	// #1591
  438104:	bl	426b10 <ferror@plt+0x22b80>
  438108:	ldr	x27, [x19, #64]
  43810c:	ldr	x0, [sp, #128]
  438110:	ldr	x4, [x27]
  438114:	cmp	x4, x0
  438118:	b.eq	4381fc <ferror@plt+0x3426c>  // b.none
  43811c:	ldr	x23, [x19, #72]
  438120:	ldr	x24, [x23, #8]
  438124:	b	437e3c <ferror@plt+0x33eac>
  438128:	ldr	x0, [x19, #72]
  43812c:	ldr	x0, [x0, #8]
  438130:	cmp	x0, x26
  438134:	b.ls	438168 <ferror@plt+0x341d8>  // b.plast
  438138:	cbnz	x0, 4381e8 <ferror@plt+0x34258>
  43813c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438140:	add	x3, x3, #0x868
  438144:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438148:	adrp	x1, 479000 <ferror@plt+0x75070>
  43814c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438150:	add	x3, x3, #0x228
  438154:	add	x4, x4, #0x168
  438158:	add	x1, x1, #0xec8
  43815c:	add	x0, x0, #0x108
  438160:	mov	w2, #0x63d                 	// #1597
  438164:	bl	426b10 <ferror@plt+0x22b80>
  438168:	bl	435620 <ferror@plt+0x31690>
  43816c:	mov	w1, w0
  438170:	adrp	x3, 45a000 <ferror@plt+0x56070>
  438174:	mov	x0, x22
  438178:	add	x3, x3, #0x228
  43817c:	mov	w2, #0x1                   	// #1
  438180:	bl	4097a8 <ferror@plt+0x5818>
  438184:	b	437fdc <ferror@plt+0x3404c>
  438188:	ldr	x0, [x19, #72]
  43818c:	ldr	x0, [x0, #8]
  438190:	cmp	x0, x26
  438194:	ccmp	w21, #0x2, #0x0, eq  // eq = none
  438198:	b.ne	438138 <ferror@plt+0x341a8>  // b.any
  43819c:	mov	w21, #0x2                   	// #2
  4381a0:	ldp	x23, x24, [sp, #48]
  4381a4:	ldp	x25, x26, [sp, #64]
  4381a8:	ldr	x27, [sp, #80]
  4381ac:	b	437d04 <ferror@plt+0x33d74>
  4381b0:	ldr	x0, [x19, #72]
  4381b4:	sub	x20, x20, x25
  4381b8:	mov	x1, x25
  4381bc:	sxtw	x20, w20
  4381c0:	mov	x2, x20
  4381c4:	bl	422268 <ferror@plt+0x1e2d8>
  4381c8:	ldr	x0, [x19, #64]
  4381cc:	mov	x2, x20
  4381d0:	mov	x1, #0x0                   	// #0
  4381d4:	bl	422dd8 <ferror@plt+0x1ee48>
  4381d8:	ldp	x23, x24, [sp, #48]
  4381dc:	ldp	x25, x26, [sp, #64]
  4381e0:	ldr	x27, [sp, #80]
  4381e4:	b	437d04 <ferror@plt+0x33d74>
  4381e8:	mov	w21, #0x1                   	// #1
  4381ec:	ldp	x23, x24, [sp, #48]
  4381f0:	ldp	x25, x26, [sp, #64]
  4381f4:	ldr	x27, [sp, #80]
  4381f8:	b	437d04 <ferror@plt+0x33d74>
  4381fc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438200:	add	x3, x3, #0x868
  438204:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438208:	adrp	x1, 479000 <ferror@plt+0x75070>
  43820c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438210:	add	x3, x3, #0x228
  438214:	add	x4, x4, #0x138
  438218:	add	x1, x1, #0xec8
  43821c:	add	x0, x0, #0x108
  438220:	mov	w2, #0x629                 	// #1577
  438224:	bl	426b10 <ferror@plt+0x22b80>
  438228:	cmp	w21, #0x1
  43822c:	b.ne	437dc4 <ferror@plt+0x33e34>  // b.any
  438230:	ldr	x0, [x19, #72]
  438234:	ldr	x0, [x0, #8]
  438238:	b	438138 <ferror@plt+0x341a8>
  43823c:	mov	x24, #0x0                   	// #0
  438240:	ldr	x0, [x19, #64]
  438244:	b	437d74 <ferror@plt+0x33de4>
  438248:	mov	x26, #0x0                   	// #0
  43824c:	ldr	x24, [x23, #8]
  438250:	ldr	x0, [x19, #64]
  438254:	b	437e28 <ferror@plt+0x33e98>
  438258:	stp	x29, x30, [sp, #-128]!
  43825c:	mov	x29, sp
  438260:	stp	x27, x28, [sp, #80]
  438264:	mov	x27, x0
  438268:	ldrb	w0, [x0, #94]
  43826c:	stp	x19, x20, [sp, #16]
  438270:	mov	x19, x3
  438274:	str	x1, [sp, #104]
  438278:	str	x2, [sp, #120]
  43827c:	tbz	w0, #0, 438390 <ferror@plt+0x34400>
  438280:	ldr	x0, [x27, #40]
  438284:	stp	x21, x22, [sp, #32]
  438288:	mov	x22, #0x3                   	// #3
  43828c:	stp	x23, x24, [sp, #48]
  438290:	stp	x25, x26, [sp, #64]
  438294:	cbz	x0, 43829c <ferror@plt+0x3430c>
  438298:	ldr	w22, [x27, #48]
  43829c:	ldr	x21, [x27, #16]
  4382a0:	cbz	x21, 4382f4 <ferror@plt+0x34364>
  4382a4:	ldr	x0, [x27, #72]
  4382a8:	cbz	x0, 4382fc <ferror@plt+0x3436c>
  4382ac:	ldr	x1, [x0, #8]
  4382b0:	str	x1, [sp, #112]
  4382b4:	cbz	x1, 438300 <ferror@plt+0x34370>
  4382b8:	mov	w28, #0x1                   	// #1
  4382bc:	str	xzr, [sp, #112]
  4382c0:	ldr	x24, [x0, #8]
  4382c4:	cbnz	x24, 4383e4 <ferror@plt+0x34454>
  4382c8:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4382cc:	add	x3, x3, #0x868
  4382d0:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4382d4:	adrp	x1, 479000 <ferror@plt+0x75070>
  4382d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4382dc:	add	x3, x3, #0x248
  4382e0:	add	x4, x4, #0x218
  4382e4:	add	x1, x1, #0xec8
  4382e8:	add	x0, x0, #0x108
  4382ec:	mov	w2, #0x721                 	// #1825
  4382f0:	bl	426b10 <ferror@plt+0x22b80>
  4382f4:	ldr	x0, [x27, #64]
  4382f8:	cbnz	x0, 4383c4 <ferror@plt+0x34434>
  4382fc:	str	xzr, [sp, #112]
  438300:	mov	x1, x19
  438304:	mov	x0, x27
  438308:	bl	437c18 <ferror@plt+0x33c88>
  43830c:	mov	w28, w0
  438310:	cmp	w0, #0x1
  438314:	b.eq	438368 <ferror@plt+0x343d8>  // b.none
  438318:	cmp	w0, #0x2
  43831c:	b.eq	438348 <ferror@plt+0x343b8>  // b.none
  438320:	ldr	x0, [sp, #104]
  438324:	ldp	x21, x22, [sp, #32]
  438328:	ldp	x23, x24, [sp, #48]
  43832c:	ldp	x25, x26, [sp, #64]
  438330:	str	xzr, [x0]
  438334:	mov	w0, w28
  438338:	ldp	x19, x20, [sp, #16]
  43833c:	ldp	x27, x28, [sp, #80]
  438340:	ldp	x29, x30, [sp], #128
  438344:	ret
  438348:	ldr	x21, [x27, #16]
  43834c:	cbz	x21, 43852c <ferror@plt+0x3459c>
  438350:	ldr	x0, [x27, #72]
  438354:	cbz	x0, 438558 <ferror@plt+0x345c8>
  438358:	ldr	x1, [x0, #8]
  43835c:	cbz	x1, 438558 <ferror@plt+0x345c8>
  438360:	cbz	x0, 4382c8 <ferror@plt+0x34338>
  438364:	b	4382c0 <ferror@plt+0x34330>
  438368:	ldr	x21, [x27, #16]
  43836c:	cbz	x21, 438544 <ferror@plt+0x345b4>
  438370:	ldr	x0, [x27, #72]
  438374:	cbz	x0, 438300 <ferror@plt+0x34370>
  438378:	ldr	x0, [x0, #8]
  43837c:	cbz	x0, 438300 <ferror@plt+0x34370>
  438380:	cbz	x21, 43859c <ferror@plt+0x3460c>
  438384:	ldr	x0, [x27, #72]
  438388:	cbz	x0, 4382c8 <ferror@plt+0x34338>
  43838c:	b	4382c0 <ferror@plt+0x34330>
  438390:	bl	435620 <ferror@plt+0x31690>
  438394:	mov	w28, #0x0                   	// #0
  438398:	mov	w1, w0
  43839c:	mov	w2, #0x2                   	// #2
  4383a0:	mov	x0, x19
  4383a4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4383a8:	add	x3, x3, #0x1b0
  4383ac:	bl	4097a8 <ferror@plt+0x5818>
  4383b0:	mov	w0, w28
  4383b4:	ldp	x19, x20, [sp, #16]
  4383b8:	ldp	x27, x28, [sp, #80]
  4383bc:	ldp	x29, x30, [sp], #128
  4383c0:	ret
  4383c4:	ldr	x1, [x0, #8]
  4383c8:	str	x1, [sp, #112]
  4383cc:	cbz	x1, 438300 <ferror@plt+0x34370>
  4383d0:	mov	w28, #0x1                   	// #1
  4383d4:	str	xzr, [sp, #112]
  4383d8:	ldr	x24, [x0, #8]
  4383dc:	cbz	x24, 4382c8 <ferror@plt+0x34338>
  4383e0:	mov	x21, #0x0                   	// #0
  4383e4:	ldr	x25, [x0]
  4383e8:	ldr	x0, [sp, #112]
  4383ec:	add	x23, x25, x24
  4383f0:	add	x20, x25, x0
  4383f4:	cmp	x23, x20
  4383f8:	b.ls	438440 <ferror@plt+0x344b0>  // b.plast
  4383fc:	adrp	x0, 45a000 <ferror@plt+0x56070>
  438400:	ldr	x26, [x27, #40]
  438404:	ldr	x0, [x0, #1184]
  438408:	str	x0, [sp, #96]
  43840c:	cbz	x26, 438474 <ferror@plt+0x344e4>
  438410:	mov	x2, x22
  438414:	mov	x1, x20
  438418:	mov	x0, x26
  43841c:	bl	403ab0 <memcmp@plt>
  438420:	cbz	w0, 438550 <ferror@plt+0x345c0>
  438424:	cbz	x21, 438508 <ferror@plt+0x34578>
  438428:	ldrb	w0, [x20]
  43842c:	ldr	x1, [sp, #96]
  438430:	ldrb	w0, [x1, x0]
  438434:	add	x20, x20, x0
  438438:	cmp	x20, x23
  43843c:	b.cc	43840c <ferror@plt+0x3447c>  // b.lo, b.ul, b.last
  438440:	cmp	x20, x23
  438444:	b.eq	43857c <ferror@plt+0x345ec>  // b.none
  438448:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43844c:	add	x3, x3, #0x868
  438450:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438454:	adrp	x1, 479000 <ferror@plt+0x75070>
  438458:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43845c:	add	x3, x3, #0x248
  438460:	add	x4, x4, #0x240
  438464:	add	x1, x1, #0xec8
  438468:	add	x0, x0, #0x108
  43846c:	mov	w2, #0x75a                 	// #1882
  438470:	bl	426b10 <ferror@plt+0x22b80>
  438474:	ldrb	w0, [x20]
  438478:	cmp	w0, #0xd
  43847c:	b.eq	438510 <ferror@plt+0x34580>  // b.none
  438480:	b.hi	4384d4 <ferror@plt+0x34544>  // b.pmore
  438484:	cbz	w0, 438490 <ferror@plt+0x34500>
  438488:	cmp	w0, #0xa
  43848c:	b.ne	438424 <ferror@plt+0x34494>  // b.any
  438490:	sub	x24, x20, x25
  438494:	mov	x22, #0x1                   	// #1
  438498:	ldr	x0, [sp, #120]
  43849c:	cbz	x0, 4384a4 <ferror@plt+0x34514>
  4384a0:	str	x24, [x0]
  4384a4:	ldr	x0, [sp, #104]
  4384a8:	add	x22, x24, x22
  4384ac:	ldp	x23, x24, [sp, #48]
  4384b0:	mov	w28, #0x1                   	// #1
  4384b4:	ldp	x25, x26, [sp, #64]
  4384b8:	str	x22, [x0]
  4384bc:	mov	w0, w28
  4384c0:	ldp	x19, x20, [sp, #16]
  4384c4:	ldp	x21, x22, [sp, #32]
  4384c8:	ldp	x27, x28, [sp, #80]
  4384cc:	ldp	x29, x30, [sp], #128
  4384d0:	ret
  4384d4:	cmp	w0, #0xe2
  4384d8:	b.ne	438424 <ferror@plt+0x34494>  // b.any
  4384dc:	ldrb	w0, [x20, #1]
  4384e0:	mov	w1, #0x80                  	// #128
  4384e4:	cmp	w1, w0
  4384e8:	b.ne	438424 <ferror@plt+0x34494>  // b.any
  4384ec:	ldrb	w0, [x20, #2]
  4384f0:	mov	w1, #0xa9                  	// #169
  4384f4:	cmp	w1, w0
  4384f8:	b.ne	438424 <ferror@plt+0x34494>  // b.any
  4384fc:	sub	x24, x20, x25
  438500:	mov	x22, #0x3                   	// #3
  438504:	b	438498 <ferror@plt+0x34508>
  438508:	add	x20, x20, #0x1
  43850c:	b	438438 <ferror@plt+0x344a8>
  438510:	sub	x23, x23, #0x1
  438514:	sub	x24, x20, x25
  438518:	cmp	x23, x20
  43851c:	b.ne	4385d8 <ferror@plt+0x34648>  // b.any
  438520:	cmp	w28, #0x2
  438524:	b.ne	438300 <ferror@plt+0x34370>  // b.any
  438528:	b	438494 <ferror@plt+0x34504>
  43852c:	ldr	x0, [x27, #64]
  438530:	cbz	x0, 438320 <ferror@plt+0x34390>
  438534:	ldr	x1, [x0, #8]
  438538:	cbz	x1, 438320 <ferror@plt+0x34390>
  43853c:	cbz	x0, 4382c8 <ferror@plt+0x34338>
  438540:	b	4383d8 <ferror@plt+0x34448>
  438544:	ldr	x0, [x27, #64]
  438548:	cbnz	x0, 438378 <ferror@plt+0x343e8>
  43854c:	b	438300 <ferror@plt+0x34370>
  438550:	sub	x24, x20, x25
  438554:	b	438498 <ferror@plt+0x34508>
  438558:	ldr	x1, [sp, #104]
  43855c:	ldr	x0, [x27, #64]
  438560:	str	xzr, [x1]
  438564:	ldr	x0, [x0, #8]
  438568:	cbnz	x0, 4385a8 <ferror@plt+0x34618>
  43856c:	ldp	x21, x22, [sp, #32]
  438570:	ldp	x23, x24, [sp, #48]
  438574:	ldp	x25, x26, [sp, #64]
  438578:	b	438334 <ferror@plt+0x343a4>
  43857c:	cmp	w28, #0x2
  438580:	b.eq	4385f0 <ferror@plt+0x34660>  // b.none
  438584:	sub	x0, x22, #0x1
  438588:	sub	x26, x24, x22
  43858c:	cmp	x0, x24
  438590:	csinc	x0, xzr, x26, cs  // cs = hs, nlast
  438594:	str	x0, [sp, #112]
  438598:	b	438300 <ferror@plt+0x34370>
  43859c:	ldr	x0, [x27, #64]
  4385a0:	cbz	x0, 4382c8 <ferror@plt+0x34338>
  4385a4:	b	4383d8 <ferror@plt+0x34448>
  4385a8:	bl	435620 <ferror@plt+0x31690>
  4385ac:	mov	w1, w0
  4385b0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4385b4:	mov	x0, x19
  4385b8:	add	x3, x3, #0x1e8
  4385bc:	mov	w2, #0x3                   	// #3
  4385c0:	bl	4097a8 <ferror@plt+0x5818>
  4385c4:	mov	w28, #0x0                   	// #0
  4385c8:	ldp	x21, x22, [sp, #32]
  4385cc:	ldp	x23, x24, [sp, #48]
  4385d0:	ldp	x25, x26, [sp, #64]
  4385d4:	b	438334 <ferror@plt+0x343a4>
  4385d8:	b.ls	438494 <ferror@plt+0x34504>  // b.plast
  4385dc:	ldrb	w0, [x20, #1]
  4385e0:	cmp	w0, #0xa
  4385e4:	cset	x22, eq  // eq = none
  4385e8:	add	x22, x22, #0x1
  4385ec:	b	438498 <ferror@plt+0x34508>
  4385f0:	cbz	x21, 43861c <ferror@plt+0x3468c>
  4385f4:	ldr	x0, [x27, #64]
  4385f8:	ldr	x22, [x0, #8]
  4385fc:	cbz	x22, 438498 <ferror@plt+0x34508>
  438600:	bl	435620 <ferror@plt+0x31690>
  438604:	mov	w1, w0
  438608:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43860c:	mov	x0, x19
  438610:	add	x3, x3, #0x258
  438614:	mov	w2, #0x3                   	// #3
  438618:	b	4385c0 <ferror@plt+0x34630>
  43861c:	mov	x22, #0x0                   	// #0
  438620:	b	438498 <ferror@plt+0x34508>
  438624:	nop
  438628:	cbz	x0, 43867c <ferror@plt+0x346ec>
  43862c:	ldr	x2, [x0, #16]
  438630:	cbnz	x2, 438664 <ferror@plt+0x346d4>
  438634:	ldr	x2, [x0, #64]
  438638:	cbz	x2, 438644 <ferror@plt+0x346b4>
  43863c:	ldr	x2, [x2, #8]
  438640:	cbnz	x2, 43869c <ferror@plt+0x3470c>
  438644:	ldr	x2, [x0, #80]
  438648:	cbz	x2, 438654 <ferror@plt+0x346c4>
  43864c:	ldr	x2, [x2, #8]
  438650:	cbnz	x2, 4386bc <ferror@plt+0x3472c>
  438654:	ldrb	w2, [x0, #94]
  438658:	bfxil	w2, w1, #0, #1
  43865c:	strb	w2, [x0, #94]
  438660:	ret
  438664:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438668:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43866c:	add	x2, x2, #0x288
  438670:	add	x0, x0, #0x108
  438674:	mov	w1, #0x10                  	// #16
  438678:	b	414ae8 <ferror@plt+0x10b58>
  43867c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438680:	add	x1, x1, #0x868
  438684:	add	x1, x1, #0x268
  438688:	adrp	x2, 479000 <ferror@plt+0x75070>
  43868c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438690:	add	x2, x2, #0xe28
  438694:	add	x0, x0, #0x108
  438698:	b	414da8 <ferror@plt+0x10e18>
  43869c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4386a0:	add	x1, x1, #0x868
  4386a4:	add	x1, x1, #0x268
  4386a8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4386ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4386b0:	add	x2, x2, #0x2d0
  4386b4:	add	x0, x0, #0x108
  4386b8:	b	414da8 <ferror@plt+0x10e18>
  4386bc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4386c0:	add	x1, x1, #0x868
  4386c4:	add	x1, x1, #0x268
  4386c8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4386cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4386d0:	add	x2, x2, #0x308
  4386d4:	add	x0, x0, #0x108
  4386d8:	b	414da8 <ferror@plt+0x10e18>
  4386dc:	nop
  4386e0:	cbz	x0, 4386f0 <ferror@plt+0x34760>
  4386e4:	ldrb	w0, [x0, #94]
  4386e8:	and	w0, w0, #0x1
  4386ec:	ret
  4386f0:	stp	x29, x30, [sp, #-16]!
  4386f4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4386f8:	add	x1, x1, #0x868
  4386fc:	mov	x29, sp
  438700:	add	x1, x1, #0x288
  438704:	adrp	x2, 479000 <ferror@plt+0x75070>
  438708:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43870c:	add	x2, x2, #0xe28
  438710:	add	x0, x0, #0x108
  438714:	bl	414da8 <ferror@plt+0x10e18>
  438718:	mov	w0, #0x0                   	// #0
  43871c:	ldp	x29, x30, [sp], #16
  438720:	ret
  438724:	nop
  438728:	stp	x29, x30, [sp, #-80]!
  43872c:	mov	x29, sp
  438730:	stp	x21, x22, [sp, #32]
  438734:	cbz	x0, 438928 <ferror@plt+0x34998>
  438738:	stp	x19, x20, [sp, #16]
  43873c:	mov	x21, x2
  438740:	mov	x19, x0
  438744:	mov	x20, x1
  438748:	cbz	x2, 43878c <ferror@plt+0x347fc>
  43874c:	ldr	x0, [x2]
  438750:	cbz	x0, 43878c <ferror@plt+0x347fc>
  438754:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438758:	add	x1, x1, #0x868
  43875c:	add	x1, x1, #0x2a8
  438760:	mov	w21, #0x0                   	// #0
  438764:	adrp	x2, 478000 <ferror@plt+0x74070>
  438768:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43876c:	add	x2, x2, #0xce0
  438770:	add	x0, x0, #0x108
  438774:	bl	414da8 <ferror@plt+0x10e18>
  438778:	mov	w0, w21
  43877c:	ldp	x19, x20, [sp, #16]
  438780:	ldp	x21, x22, [sp, #32]
  438784:	ldp	x29, x30, [sp], #80
  438788:	ret
  43878c:	ldrb	w0, [x19, #94]
  438790:	tbz	w0, #1, 4387a4 <ferror@plt+0x34814>
  438794:	ldr	x1, [x19, #72]
  438798:	cbz	x1, 4387a4 <ferror@plt+0x34814>
  43879c:	ldr	x1, [x1, #8]
  4387a0:	cbnz	x1, 43895c <ferror@plt+0x349cc>
  4387a4:	stp	x23, x24, [sp, #48]
  4387a8:	tbz	w0, #0, 4388c4 <ferror@plt+0x34934>
  4387ac:	ldrb	w0, [x19, #88]
  4387b0:	cbnz	w0, 438908 <ferror@plt+0x34978>
  4387b4:	ldrb	w24, [x19, #94]
  4387b8:	ubfx	x24, x24, #1, #1
  4387bc:	cbz	x20, 4387d4 <ferror@plt+0x34844>
  4387c0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4387c4:	mov	x0, x20
  4387c8:	add	x1, x1, #0x420
  4387cc:	bl	403ad0 <strcmp@plt>
  4387d0:	cbnz	w0, 43886c <ferror@plt+0x348dc>
  4387d4:	ldrb	w1, [x19, #94]
  4387d8:	mov	x22, #0xffffffffffffffff    	// #-1
  4387dc:	mov	x23, x22
  4387e0:	and	w1, w1, #0xfffffffd
  4387e4:	strb	w1, [x19, #94]
  4387e8:	ldr	x0, [x19, #24]
  4387ec:	cmn	x0, #0x1
  4387f0:	b.eq	4387f8 <ferror@plt+0x34868>  // b.none
  4387f4:	bl	4358e0 <ferror@plt+0x31950>
  4387f8:	ldr	x0, [x19, #32]
  4387fc:	cmn	x0, #0x1
  438800:	b.eq	438808 <ferror@plt+0x34878>  // b.none
  438804:	bl	4358e0 <ferror@plt+0x31950>
  438808:	ldr	x1, [x19, #72]
  43880c:	cbz	x1, 438818 <ferror@plt+0x34888>
  438810:	ldr	x2, [x1, #8]
  438814:	cbnz	x2, 43884c <ferror@plt+0x348bc>
  438818:	ldr	x0, [x19, #16]
  43881c:	stp	x23, x22, [x19, #24]
  438820:	mov	w21, #0x1                   	// #1
  438824:	bl	413678 <ferror@plt+0xf6e8>
  438828:	mov	x0, x20
  43882c:	bl	41f7f8 <ferror@plt+0x1b868>
  438830:	ldp	x23, x24, [sp, #48]
  438834:	str	x0, [x19, #16]
  438838:	ldp	x19, x20, [sp, #16]
  43883c:	mov	w0, w21
  438840:	ldp	x21, x22, [sp, #32]
  438844:	ldp	x29, x30, [sp], #80
  438848:	ret
  43884c:	cbnz	w24, 438994 <ferror@plt+0x34a04>
  438850:	ldr	x1, [x1]
  438854:	ldr	x0, [x19, #64]
  438858:	bl	422448 <ferror@plt+0x1e4b8>
  43885c:	ldr	x0, [x19, #72]
  438860:	mov	x1, #0x0                   	// #0
  438864:	bl	421df0 <ferror@plt+0x1de60>
  438868:	b	438818 <ferror@plt+0x34888>
  43886c:	stp	x25, x26, [sp, #64]
  438870:	adrp	x25, 440000 <ferror@plt+0x3c070>
  438874:	add	x25, x25, #0x270
  438878:	mov	x1, x25
  43887c:	mov	x0, x20
  438880:	bl	403ad0 <strcmp@plt>
  438884:	cbz	w0, 4389c4 <ferror@plt+0x34a34>
  438888:	ldrb	w0, [x19, #94]
  43888c:	tbnz	w0, #3, 4389d8 <ferror@plt+0x34a48>
  438890:	tbz	w0, #4, 4389cc <ferror@plt+0x34a3c>
  438894:	mov	x23, #0xffffffffffffffff    	// #-1
  438898:	mov	x1, x25
  43889c:	mov	x0, x20
  4388a0:	bl	435730 <ferror@plt+0x317a0>
  4388a4:	mov	x22, x0
  4388a8:	cmn	x0, #0x1
  4388ac:	b.eq	438ac0 <ferror@plt+0x34b30>  // b.none
  4388b0:	ldrb	w0, [x19, #94]
  4388b4:	ldp	x25, x26, [sp, #64]
  4388b8:	orr	w0, w0, #0x2
  4388bc:	strb	w0, [x19, #94]
  4388c0:	b	4387e8 <ferror@plt+0x34858>
  4388c4:	adrp	x22, 43e000 <ferror@plt+0x3a070>
  4388c8:	add	x22, x22, #0x108
  4388cc:	mov	x0, x22
  4388d0:	mov	w1, #0x10                  	// #16
  4388d4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4388d8:	add	x2, x2, #0x3a0
  4388dc:	bl	414ae8 <ferror@plt+0x10b58>
  4388e0:	mov	x0, x22
  4388e4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4388e8:	mov	w1, #0x10                  	// #16
  4388ec:	add	x2, x2, #0x3e0
  4388f0:	bl	414ae8 <ferror@plt+0x10b58>
  4388f4:	ldrb	w0, [x19, #94]
  4388f8:	orr	w0, w0, #0x1
  4388fc:	strb	w0, [x19, #94]
  438900:	ldrb	w0, [x19, #88]
  438904:	cbz	w0, 4387b4 <ferror@plt+0x34824>
  438908:	adrp	x2, 479000 <ferror@plt+0x75070>
  43890c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438910:	add	x2, x2, #0xef8
  438914:	add	x0, x0, #0x108
  438918:	mov	w1, #0x10                  	// #16
  43891c:	bl	414ae8 <ferror@plt+0x10b58>
  438920:	strb	wzr, [x19, #88]
  438924:	b	4387b4 <ferror@plt+0x34824>
  438928:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43892c:	add	x1, x1, #0x868
  438930:	add	x1, x1, #0x2a8
  438934:	mov	w21, #0x0                   	// #0
  438938:	adrp	x2, 479000 <ferror@plt+0x75070>
  43893c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438940:	add	x2, x2, #0xe28
  438944:	add	x0, x0, #0x108
  438948:	bl	414da8 <ferror@plt+0x10e18>
  43894c:	mov	w0, w21
  438950:	ldp	x21, x22, [sp, #32]
  438954:	ldp	x29, x30, [sp], #80
  438958:	ret
  43895c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438960:	add	x1, x1, #0x868
  438964:	add	x1, x1, #0x2a8
  438968:	mov	w21, #0x0                   	// #0
  43896c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438970:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438974:	add	x2, x2, #0x340
  438978:	add	x0, x0, #0x108
  43897c:	bl	414da8 <ferror@plt+0x10e18>
  438980:	mov	w0, w21
  438984:	ldp	x19, x20, [sp, #16]
  438988:	ldp	x21, x22, [sp, #32]
  43898c:	ldp	x29, x30, [sp], #80
  438990:	ret
  438994:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438998:	add	x3, x3, #0x868
  43899c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4389a0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4389a4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4389a8:	add	x3, x3, #0x2c8
  4389ac:	add	x4, x4, #0x458
  4389b0:	add	x1, x1, #0xec8
  4389b4:	add	x0, x0, #0x108
  4389b8:	mov	w2, #0x5a1                 	// #1441
  4389bc:	stp	x25, x26, [sp, #64]
  4389c0:	bl	426b10 <ferror@plt+0x22b80>
  4389c4:	ldp	x25, x26, [sp, #64]
  4389c8:	b	4387d4 <ferror@plt+0x34844>
  4389cc:	mov	x22, #0xffffffffffffffff    	// #-1
  4389d0:	mov	x23, x22
  4389d4:	b	4388b0 <ferror@plt+0x34920>
  4389d8:	mov	x1, x20
  4389dc:	mov	x0, x25
  4389e0:	bl	435730 <ferror@plt+0x317a0>
  4389e4:	mov	x23, x0
  4389e8:	cmn	x0, #0x1
  4389ec:	b.eq	438a00 <ferror@plt+0x34a70>  // b.none
  4389f0:	ldrb	w0, [x19, #94]
  4389f4:	tbnz	w0, #4, 438898 <ferror@plt+0x34908>
  4389f8:	mov	x22, #0xffffffffffffffff    	// #-1
  4389fc:	b	4388b0 <ferror@plt+0x34920>
  438a00:	bl	403e80 <__errno_location@plt>
  438a04:	ldr	w22, [x0]
  438a08:	ldrb	w1, [x19, #94]
  438a0c:	tbz	w1, #4, 438ab0 <ferror@plt+0x34b20>
  438a10:	cbz	w22, 438894 <ferror@plt+0x34904>
  438a14:	mov	x26, x20
  438a18:	cmp	w22, #0x16
  438a1c:	b.eq	438a88 <ferror@plt+0x34af8>  // b.none
  438a20:	bl	435620 <ferror@plt+0x31690>
  438a24:	mov	w19, w0
  438a28:	mov	w0, w22
  438a2c:	bl	41fdf0 <ferror@plt+0x1be60>
  438a30:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438a34:	mov	x6, x0
  438a38:	mov	w1, w19
  438a3c:	mov	x5, x25
  438a40:	mov	x4, x26
  438a44:	mov	x0, x21
  438a48:	add	x3, x3, #0x428
  438a4c:	mov	w2, #0x2                   	// #2
  438a50:	bl	4096e8 <ferror@plt+0x5758>
  438a54:	cmn	x23, #0x1
  438a58:	mov	w21, #0x0                   	// #0
  438a5c:	b.eq	438a78 <ferror@plt+0x34ae8>  // b.none
  438a60:	mov	x0, x23
  438a64:	bl	4358e0 <ferror@plt+0x31950>
  438a68:	ldp	x19, x20, [sp, #16]
  438a6c:	ldp	x23, x24, [sp, #48]
  438a70:	ldp	x25, x26, [sp, #64]
  438a74:	b	43883c <ferror@plt+0x348ac>
  438a78:	ldp	x19, x20, [sp, #16]
  438a7c:	ldp	x23, x24, [sp, #48]
  438a80:	ldp	x25, x26, [sp, #64]
  438a84:	b	43883c <ferror@plt+0x348ac>
  438a88:	bl	435620 <ferror@plt+0x31690>
  438a8c:	mov	w1, w0
  438a90:	mov	x5, x25
  438a94:	mov	x4, x26
  438a98:	mov	x0, x21
  438a9c:	adrp	x3, 479000 <ferror@plt+0x75070>
  438aa0:	mov	w2, #0x0                   	// #0
  438aa4:	add	x3, x3, #0xa40
  438aa8:	bl	4096e8 <ferror@plt+0x5758>
  438aac:	b	438a54 <ferror@plt+0x34ac4>
  438ab0:	mov	x26, x20
  438ab4:	cbnz	w22, 438a18 <ferror@plt+0x34a88>
  438ab8:	mov	x22, #0xffffffffffffffff    	// #-1
  438abc:	b	4388b0 <ferror@plt+0x34920>
  438ac0:	bl	403e80 <__errno_location@plt>
  438ac4:	ldr	w22, [x0]
  438ac8:	mov	x26, x25
  438acc:	mov	x25, x20
  438ad0:	cbnz	w22, 438a18 <ferror@plt+0x34a88>
  438ad4:	b	438ab8 <ferror@plt+0x34b28>
  438ad8:	cbz	x0, 438ae4 <ferror@plt+0x34b54>
  438adc:	ldr	x0, [x0, #16]
  438ae0:	ret
  438ae4:	stp	x29, x30, [sp, #-16]!
  438ae8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438aec:	add	x1, x1, #0x868
  438af0:	mov	x29, sp
  438af4:	add	x1, x1, #0x2e8
  438af8:	adrp	x2, 479000 <ferror@plt+0x75070>
  438afc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438b00:	add	x2, x2, #0xe28
  438b04:	add	x0, x0, #0x108
  438b08:	bl	414da8 <ferror@plt+0x10e18>
  438b0c:	mov	x0, #0x0                   	// #0
  438b10:	ldp	x29, x30, [sp], #16
  438b14:	ret
  438b18:	stp	x29, x30, [sp, #-64]!
  438b1c:	mov	x29, sp
  438b20:	stp	x19, x20, [sp, #16]
  438b24:	cbz	x0, 438c40 <ferror@plt+0x34cb0>
  438b28:	stp	x21, x22, [sp, #32]
  438b2c:	mov	x21, x1
  438b30:	cbz	x1, 438c74 <ferror@plt+0x34ce4>
  438b34:	mov	x22, x2
  438b38:	mov	x19, x0
  438b3c:	mov	x2, x3
  438b40:	mov	x3, x4
  438b44:	cbz	x4, 438b88 <ferror@plt+0x34bf8>
  438b48:	ldr	x0, [x4]
  438b4c:	cbz	x0, 438b88 <ferror@plt+0x34bf8>
  438b50:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438b54:	add	x1, x1, #0x868
  438b58:	add	x1, x1, #0x308
  438b5c:	mov	w20, #0x0                   	// #0
  438b60:	adrp	x2, 478000 <ferror@plt+0x74070>
  438b64:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438b68:	add	x2, x2, #0xce0
  438b6c:	add	x0, x0, #0x108
  438b70:	bl	414da8 <ferror@plt+0x10e18>
  438b74:	mov	w0, w20
  438b78:	ldp	x19, x20, [sp, #16]
  438b7c:	ldp	x21, x22, [sp, #32]
  438b80:	ldp	x29, x30, [sp], #64
  438b84:	ret
  438b88:	ldrb	w0, [x19, #94]
  438b8c:	tbz	w0, #3, 438bcc <ferror@plt+0x34c3c>
  438b90:	add	x1, sp, #0x38
  438b94:	mov	x0, x19
  438b98:	bl	438258 <ferror@plt+0x342c8>
  438b9c:	mov	w20, w0
  438ba0:	cbz	x22, 438bac <ferror@plt+0x34c1c>
  438ba4:	ldr	x0, [sp, #56]
  438ba8:	str	x0, [x22]
  438bac:	cmp	w20, #0x1
  438bb0:	b.eq	438c04 <ferror@plt+0x34c74>  // b.none
  438bb4:	str	xzr, [x21]
  438bb8:	ldp	x21, x22, [sp, #32]
  438bbc:	mov	w0, w20
  438bc0:	ldp	x19, x20, [sp, #16]
  438bc4:	ldp	x29, x30, [sp], #64
  438bc8:	ret
  438bcc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438bd0:	add	x1, x1, #0x868
  438bd4:	add	x1, x1, #0x308
  438bd8:	mov	w20, #0x0                   	// #0
  438bdc:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438be0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438be4:	add	x2, x2, #0x480
  438be8:	add	x0, x0, #0x108
  438bec:	bl	414da8 <ferror@plt+0x10e18>
  438bf0:	mov	w0, w20
  438bf4:	ldp	x19, x20, [sp, #16]
  438bf8:	ldp	x21, x22, [sp, #32]
  438bfc:	ldp	x29, x30, [sp], #64
  438c00:	ret
  438c04:	ldr	x0, [x19, #16]
  438c08:	cbz	x0, 438ca0 <ferror@plt+0x34d10>
  438c0c:	ldr	x0, [x19, #72]
  438c10:	cbnz	x0, 438ca8 <ferror@plt+0x34d18>
  438c14:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438c18:	add	x3, x3, #0x868
  438c1c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438c20:	adrp	x1, 479000 <ferror@plt+0x75070>
  438c24:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438c28:	add	x3, x3, #0x320
  438c2c:	add	x4, x4, #0x498
  438c30:	add	x1, x1, #0xec8
  438c34:	add	x0, x0, #0x108
  438c38:	mov	w2, #0x69e                 	// #1694
  438c3c:	bl	426b10 <ferror@plt+0x22b80>
  438c40:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438c44:	add	x1, x1, #0x868
  438c48:	add	x1, x1, #0x308
  438c4c:	mov	w20, #0x0                   	// #0
  438c50:	adrp	x2, 479000 <ferror@plt+0x75070>
  438c54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438c58:	add	x2, x2, #0xe28
  438c5c:	add	x0, x0, #0x108
  438c60:	bl	414da8 <ferror@plt+0x10e18>
  438c64:	mov	w0, w20
  438c68:	ldp	x19, x20, [sp, #16]
  438c6c:	ldp	x29, x30, [sp], #64
  438c70:	ret
  438c74:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438c78:	add	x1, x1, #0x868
  438c7c:	add	x1, x1, #0x308
  438c80:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438c84:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438c88:	add	x2, x2, #0x468
  438c8c:	add	x0, x0, #0x108
  438c90:	mov	w20, #0x0                   	// #0
  438c94:	bl	414da8 <ferror@plt+0x10e18>
  438c98:	ldp	x21, x22, [sp, #32]
  438c9c:	b	438bbc <ferror@plt+0x34c2c>
  438ca0:	ldr	x0, [x19, #64]
  438ca4:	cbz	x0, 438c14 <ferror@plt+0x34c84>
  438ca8:	ldr	x0, [x0]
  438cac:	ldr	x1, [sp, #56]
  438cb0:	bl	41f888 <ferror@plt+0x1b8f8>
  438cb4:	str	x0, [x21]
  438cb8:	ldr	x2, [sp, #56]
  438cbc:	mov	x1, #0x0                   	// #0
  438cc0:	ldr	x3, [x19, #16]
  438cc4:	ldr	x0, [x19, #64]
  438cc8:	cmp	x3, #0x0
  438ccc:	ldr	x3, [x19, #72]
  438cd0:	csel	x0, x3, x0, ne  // ne = any
  438cd4:	bl	422dd8 <ferror@plt+0x1ee48>
  438cd8:	ldp	x21, x22, [sp, #32]
  438cdc:	b	438bbc <ferror@plt+0x34c2c>
  438ce0:	stp	x29, x30, [sp, #-80]!
  438ce4:	mov	x29, sp
  438ce8:	str	x21, [sp, #32]
  438cec:	cbz	x0, 438e24 <ferror@plt+0x34e94>
  438cf0:	stp	x19, x20, [sp, #16]
  438cf4:	mov	x20, x1
  438cf8:	cbz	x1, 438e58 <ferror@plt+0x34ec8>
  438cfc:	mov	x19, x0
  438d00:	cbz	x3, 438d44 <ferror@plt+0x34db4>
  438d04:	ldr	x0, [x3]
  438d08:	cbz	x0, 438d44 <ferror@plt+0x34db4>
  438d0c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438d10:	add	x1, x1, #0x868
  438d14:	add	x1, x1, #0x338
  438d18:	mov	w21, #0x0                   	// #0
  438d1c:	adrp	x2, 478000 <ferror@plt+0x74070>
  438d20:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438d24:	add	x2, x2, #0xce0
  438d28:	add	x0, x0, #0x108
  438d2c:	bl	414da8 <ferror@plt+0x10e18>
  438d30:	mov	w0, w21
  438d34:	ldp	x19, x20, [sp, #16]
  438d38:	ldr	x21, [sp, #32]
  438d3c:	ldp	x29, x30, [sp], #80
  438d40:	ret
  438d44:	ldrb	w0, [x19, #94]
  438d48:	tbz	w0, #3, 438d80 <ferror@plt+0x34df0>
  438d4c:	ldr	x0, [x20, #8]
  438d50:	cbnz	x0, 438df4 <ferror@plt+0x34e64>
  438d54:	add	x1, sp, #0x48
  438d58:	mov	x0, x19
  438d5c:	bl	438258 <ferror@plt+0x342c8>
  438d60:	mov	w21, w0
  438d64:	cmp	w0, #0x1
  438d68:	b.eq	438db8 <ferror@plt+0x34e28>  // b.none
  438d6c:	ldp	x19, x20, [sp, #16]
  438d70:	mov	w0, w21
  438d74:	ldr	x21, [sp, #32]
  438d78:	ldp	x29, x30, [sp], #80
  438d7c:	ret
  438d80:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438d84:	add	x1, x1, #0x868
  438d88:	add	x1, x1, #0x338
  438d8c:	mov	w21, #0x0                   	// #0
  438d90:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438d94:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438d98:	add	x2, x2, #0x480
  438d9c:	add	x0, x0, #0x108
  438da0:	bl	414da8 <ferror@plt+0x10e18>
  438da4:	mov	w0, w21
  438da8:	ldp	x19, x20, [sp, #16]
  438dac:	ldr	x21, [sp, #32]
  438db0:	ldp	x29, x30, [sp], #80
  438db4:	ret
  438db8:	ldr	x0, [x19, #16]
  438dbc:	cbz	x0, 438e84 <ferror@plt+0x34ef4>
  438dc0:	ldr	x1, [x19, #72]
  438dc4:	cbnz	x1, 438e8c <ferror@plt+0x34efc>
  438dc8:	adrp	x3, 47a000 <ferror@plt+0x76070>
  438dcc:	add	x3, x3, #0x868
  438dd0:	adrp	x4, 47a000 <ferror@plt+0x76070>
  438dd4:	adrp	x1, 479000 <ferror@plt+0x75070>
  438dd8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438ddc:	add	x3, x3, #0x358
  438de0:	add	x4, x4, #0x498
  438de4:	add	x1, x1, #0xec8
  438de8:	add	x0, x0, #0x108
  438dec:	mov	w2, #0x6cc                 	// #1740
  438df0:	bl	426b10 <ferror@plt+0x22b80>
  438df4:	mov	x1, #0x0                   	// #0
  438df8:	mov	x0, x20
  438dfc:	stp	x2, x3, [sp, #48]
  438e00:	bl	421df0 <ferror@plt+0x1de60>
  438e04:	add	x1, sp, #0x48
  438e08:	ldp	x2, x3, [sp, #48]
  438e0c:	mov	x0, x19
  438e10:	bl	438258 <ferror@plt+0x342c8>
  438e14:	mov	w21, w0
  438e18:	cmp	w0, #0x1
  438e1c:	b.ne	438d6c <ferror@plt+0x34ddc>  // b.any
  438e20:	b	438db8 <ferror@plt+0x34e28>
  438e24:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438e28:	add	x1, x1, #0x868
  438e2c:	add	x1, x1, #0x338
  438e30:	mov	w21, #0x0                   	// #0
  438e34:	adrp	x2, 479000 <ferror@plt+0x75070>
  438e38:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438e3c:	add	x2, x2, #0xe28
  438e40:	add	x0, x0, #0x108
  438e44:	bl	414da8 <ferror@plt+0x10e18>
  438e48:	mov	w0, w21
  438e4c:	ldr	x21, [sp, #32]
  438e50:	ldp	x29, x30, [sp], #80
  438e54:	ret
  438e58:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438e5c:	add	x1, x1, #0x868
  438e60:	add	x1, x1, #0x338
  438e64:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438e68:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438e6c:	add	x2, x2, #0x4b0
  438e70:	add	x0, x0, #0x108
  438e74:	mov	w21, #0x0                   	// #0
  438e78:	bl	414da8 <ferror@plt+0x10e18>
  438e7c:	ldp	x19, x20, [sp, #16]
  438e80:	b	438d70 <ferror@plt+0x34de0>
  438e84:	ldr	x1, [x19, #64]
  438e88:	cbz	x1, 438dc8 <ferror@plt+0x34e38>
  438e8c:	ldr	x1, [x1]
  438e90:	mov	x0, x20
  438e94:	ldr	x2, [sp, #72]
  438e98:	bl	422268 <ferror@plt+0x1e2d8>
  438e9c:	ldr	x0, [x19, #16]
  438ea0:	mov	x1, #0x0                   	// #0
  438ea4:	ldr	x3, [x19, #72]
  438ea8:	cmp	x0, #0x0
  438eac:	ldr	x2, [sp, #72]
  438eb0:	ldr	x0, [x19, #64]
  438eb4:	csel	x0, x3, x0, ne  // ne = any
  438eb8:	bl	422dd8 <ferror@plt+0x1ee48>
  438ebc:	ldp	x19, x20, [sp, #16]
  438ec0:	b	438d70 <ferror@plt+0x34de0>
  438ec4:	nop
  438ec8:	stp	x29, x30, [sp, #-64]!
  438ecc:	mov	x29, sp
  438ed0:	stp	x19, x20, [sp, #16]
  438ed4:	cbz	x0, 438ff4 <ferror@plt+0x35064>
  438ed8:	stp	x21, x22, [sp, #32]
  438edc:	mov	x20, x0
  438ee0:	mov	x22, x1
  438ee4:	str	x23, [sp, #48]
  438ee8:	mov	x21, x3
  438eec:	mov	x23, x2
  438ef0:	cbz	x3, 438f38 <ferror@plt+0x34fa8>
  438ef4:	ldr	x0, [x3]
  438ef8:	cbz	x0, 438f38 <ferror@plt+0x34fa8>
  438efc:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438f00:	add	x1, x1, #0x868
  438f04:	adrp	x2, 478000 <ferror@plt+0x74070>
  438f08:	add	x1, x1, #0x378
  438f0c:	add	x2, x2, #0xce0
  438f10:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438f14:	add	x0, x0, #0x108
  438f18:	bl	414da8 <ferror@plt+0x10e18>
  438f1c:	ldp	x21, x22, [sp, #32]
  438f20:	mov	w19, #0x0                   	// #0
  438f24:	ldr	x23, [sp, #48]
  438f28:	mov	w0, w19
  438f2c:	ldp	x19, x20, [sp, #16]
  438f30:	ldp	x29, x30, [sp], #64
  438f34:	ret
  438f38:	ldrb	w0, [x20, #94]
  438f3c:	tbz	w0, #3, 438fc0 <ferror@plt+0x35030>
  438f40:	cbz	x22, 438f48 <ferror@plt+0x34fb8>
  438f44:	str	xzr, [x22]
  438f48:	cbz	x23, 438f50 <ferror@plt+0x34fc0>
  438f4c:	str	xzr, [x23]
  438f50:	ldrb	w0, [x20, #94]
  438f54:	tbz	w0, #0, 439028 <ferror@plt+0x35098>
  438f58:	mov	x1, x21
  438f5c:	mov	x0, x20
  438f60:	bl	437c18 <ferror@plt+0x33c88>
  438f64:	mov	w19, w0
  438f68:	cmp	w0, #0x1
  438f6c:	b.eq	438f58 <ferror@plt+0x34fc8>  // b.none
  438f70:	cmp	w0, #0x2
  438f74:	b.ne	438fdc <ferror@plt+0x3504c>  // b.any
  438f78:	ldr	x1, [x20, #16]
  438f7c:	ldr	x0, [x20, #64]
  438f80:	cbz	x1, 4390ac <ferror@plt+0x3511c>
  438f84:	ldr	x2, [x0, #8]
  438f88:	cbnz	x2, 4390b8 <ferror@plt+0x35128>
  438f8c:	ldr	x2, [x20, #72]
  438f90:	cmp	x2, #0x0
  438f94:	cset	w2, eq  // eq = none
  438f98:	cbz	w2, 439060 <ferror@plt+0x350d0>
  438f9c:	mov	w19, #0x1                   	// #1
  438fa0:	cbz	x22, 438fdc <ferror@plt+0x3504c>
  438fa4:	adrp	x0, 43b000 <ferror@plt+0x37070>
  438fa8:	add	x0, x0, #0xe10
  438fac:	bl	41f7f8 <ferror@plt+0x1b868>
  438fb0:	ldr	x23, [sp, #48]
  438fb4:	str	x0, [x22]
  438fb8:	ldp	x21, x22, [sp, #32]
  438fbc:	b	438f28 <ferror@plt+0x34f98>
  438fc0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438fc4:	add	x1, x1, #0x868
  438fc8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438fcc:	add	x1, x1, #0x378
  438fd0:	add	x2, x2, #0x480
  438fd4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  438fd8:	b	438f14 <ferror@plt+0x34f84>
  438fdc:	mov	w0, w19
  438fe0:	ldp	x19, x20, [sp, #16]
  438fe4:	ldp	x21, x22, [sp, #32]
  438fe8:	ldr	x23, [sp, #48]
  438fec:	ldp	x29, x30, [sp], #64
  438ff0:	ret
  438ff4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438ff8:	add	x1, x1, #0x868
  438ffc:	add	x1, x1, #0x378
  439000:	mov	w19, #0x0                   	// #0
  439004:	adrp	x2, 479000 <ferror@plt+0x75070>
  439008:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43900c:	add	x2, x2, #0xe28
  439010:	add	x0, x0, #0x108
  439014:	bl	414da8 <ferror@plt+0x10e18>
  439018:	mov	w0, w19
  43901c:	ldp	x19, x20, [sp, #16]
  439020:	ldp	x29, x30, [sp], #64
  439024:	ret
  439028:	bl	435620 <ferror@plt+0x31690>
  43902c:	mov	w19, #0x0                   	// #0
  439030:	mov	w1, w0
  439034:	mov	w2, #0x2                   	// #2
  439038:	mov	x0, x21
  43903c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439040:	add	x3, x3, #0x4c0
  439044:	bl	4097a8 <ferror@plt+0x5818>
  439048:	mov	w0, w19
  43904c:	ldp	x19, x20, [sp, #16]
  439050:	ldp	x21, x22, [sp, #32]
  439054:	ldr	x23, [sp, #48]
  439058:	ldp	x29, x30, [sp], #64
  43905c:	ret
  439060:	ldr	x2, [x20, #72]
  439064:	cbz	x23, 439078 <ferror@plt+0x350e8>
  439068:	cmp	x1, #0x0
  43906c:	csel	x3, x0, x2, eq  // eq = none
  439070:	ldr	x3, [x3, #8]
  439074:	str	x3, [x23]
  439078:	cmp	x1, #0x0
  43907c:	cbz	x22, 4390f4 <ferror@plt+0x35164>
  439080:	csel	x0, x2, x0, ne  // ne = any
  439084:	mov	w1, #0x0                   	// #0
  439088:	bl	421c98 <ferror@plt+0x1dd08>
  43908c:	str	x0, [x22]
  439090:	ldr	x0, [x20, #16]
  439094:	mov	w19, #0x1                   	// #1
  439098:	cbz	x0, 4390e4 <ferror@plt+0x35154>
  43909c:	ldp	x21, x22, [sp, #32]
  4390a0:	ldr	x23, [sp, #48]
  4390a4:	str	xzr, [x20, #72]
  4390a8:	b	438f28 <ferror@plt+0x34f98>
  4390ac:	cmp	x0, #0x0
  4390b0:	cset	w2, eq  // eq = none
  4390b4:	b	438f98 <ferror@plt+0x35008>
  4390b8:	bl	435620 <ferror@plt+0x31690>
  4390bc:	mov	w19, #0x0                   	// #0
  4390c0:	mov	w1, w0
  4390c4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4390c8:	mov	x0, x21
  4390cc:	add	x3, x3, #0x258
  4390d0:	mov	w2, #0x3                   	// #3
  4390d4:	bl	4097a8 <ferror@plt+0x5818>
  4390d8:	ldp	x21, x22, [sp, #32]
  4390dc:	ldr	x23, [sp, #48]
  4390e0:	b	438f28 <ferror@plt+0x34f98>
  4390e4:	ldp	x21, x22, [sp, #32]
  4390e8:	ldr	x23, [sp, #48]
  4390ec:	str	xzr, [x20, #64]
  4390f0:	b	438f28 <ferror@plt+0x34f98>
  4390f4:	csel	x0, x2, x0, ne  // ne = any
  4390f8:	mov	w1, #0x1                   	// #1
  4390fc:	bl	421c98 <ferror@plt+0x1dd08>
  439100:	b	439090 <ferror@plt+0x35100>
  439104:	nop
  439108:	stp	x29, x30, [sp, #-80]!
  43910c:	mov	x29, sp
  439110:	cbz	x0, 439204 <ferror@plt+0x35274>
  439114:	stp	x19, x20, [sp, #16]
  439118:	mov	x19, x0
  43911c:	mov	x20, x4
  439120:	stp	x21, x22, [sp, #32]
  439124:	mov	x21, x2
  439128:	mov	x22, x3
  43912c:	str	x23, [sp, #48]
  439130:	mov	x23, x1
  439134:	cbz	x4, 439178 <ferror@plt+0x351e8>
  439138:	ldr	x0, [x4]
  43913c:	cbz	x0, 439178 <ferror@plt+0x351e8>
  439140:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439144:	add	x1, x1, #0x868
  439148:	adrp	x2, 478000 <ferror@plt+0x74070>
  43914c:	add	x1, x1, #0x398
  439150:	add	x2, x2, #0xce0
  439154:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439158:	add	x0, x0, #0x108
  43915c:	bl	414da8 <ferror@plt+0x10e18>
  439160:	ldp	x19, x20, [sp, #16]
  439164:	mov	w0, #0x0                   	// #0
  439168:	ldp	x21, x22, [sp, #32]
  43916c:	ldr	x23, [sp, #48]
  439170:	ldp	x29, x30, [sp], #80
  439174:	ret
  439178:	ldrb	w0, [x19, #94]
  43917c:	tbz	w0, #3, 4391c8 <ferror@plt+0x35238>
  439180:	cbz	x21, 4391e4 <ferror@plt+0x35254>
  439184:	cbz	x23, 439380 <ferror@plt+0x353f0>
  439188:	tbnz	w0, #0, 439230 <ferror@plt+0x352a0>
  43918c:	ldr	x0, [x19, #64]
  439190:	cbz	x0, 439340 <ferror@plt+0x353b0>
  439194:	ldr	x0, [x0, #8]
  439198:	cbz	x0, 439340 <ferror@plt+0x353b0>
  43919c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4391a0:	add	x3, x3, #0x868
  4391a4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4391a8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4391ac:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4391b0:	add	x3, x3, #0x3b0
  4391b4:	add	x4, x4, #0x2d0
  4391b8:	add	x1, x1, #0xec8
  4391bc:	add	x0, x0, #0x108
  4391c0:	mov	w2, #0x7fa                 	// #2042
  4391c4:	bl	426b10 <ferror@plt+0x22b80>
  4391c8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4391cc:	add	x1, x1, #0x868
  4391d0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4391d4:	add	x1, x1, #0x398
  4391d8:	add	x2, x2, #0x480
  4391dc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4391e0:	b	439158 <ferror@plt+0x351c8>
  4391e4:	cbz	x22, 43932c <ferror@plt+0x3539c>
  4391e8:	ldp	x19, x20, [sp, #16]
  4391ec:	mov	w0, #0x1                   	// #1
  4391f0:	ldr	x23, [sp, #48]
  4391f4:	str	xzr, [x22]
  4391f8:	ldp	x21, x22, [sp, #32]
  4391fc:	ldp	x29, x30, [sp], #80
  439200:	ret
  439204:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439208:	add	x1, x1, #0x868
  43920c:	add	x1, x1, #0x398
  439210:	adrp	x2, 479000 <ferror@plt+0x75070>
  439214:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439218:	add	x2, x2, #0xe28
  43921c:	add	x0, x0, #0x108
  439220:	bl	414da8 <ferror@plt+0x10e18>
  439224:	mov	w0, #0x0                   	// #0
  439228:	ldp	x29, x30, [sp], #80
  43922c:	ret
  439230:	mov	w0, #0x1                   	// #1
  439234:	b	43925c <ferror@plt+0x352cc>
  439238:	ldr	x1, [x2, #8]
  43923c:	mov	w3, #0x1                   	// #1
  439240:	cmp	x1, x21
  439244:	b.cs	43927c <ferror@plt+0x352ec>  // b.hs, b.nlast
  439248:	cmp	w0, #0x1
  43924c:	b.ne	4393d0 <ferror@plt+0x35440>  // b.any
  439250:	mov	x1, x20
  439254:	mov	x0, x19
  439258:	bl	437c18 <ferror@plt+0x33c88>
  43925c:	ldr	x4, [x19, #16]
  439260:	cbz	x4, 439318 <ferror@plt+0x35388>
  439264:	ldr	x2, [x19, #72]
  439268:	cbnz	x2, 439238 <ferror@plt+0x352a8>
  43926c:	mov	w3, #0x0                   	// #0
  439270:	mov	x1, #0x0                   	// #0
  439274:	cmp	x1, x21
  439278:	b.cc	439248 <ferror@plt+0x352b8>  // b.lo, b.ul, b.last
  43927c:	cbz	w3, 43939c <ferror@plt+0x3540c>
  439280:	ldp	x2, x1, [x19, #64]
  439284:	cmp	x4, #0x0
  439288:	csel	x1, x1, x2, ne  // ne = any
  43928c:	ldr	x1, [x1, #8]
  439290:	cbz	x1, 43939c <ferror@plt+0x3540c>
  439294:	cbz	w0, 439444 <ferror@plt+0x354b4>
  439298:	cbz	x4, 439454 <ferror@plt+0x354c4>
  43929c:	ldr	x0, [x19, #72]
  4392a0:	cbz	x0, 4394b4 <ferror@plt+0x35524>
  4392a4:	ldr	x20, [x0, #8]
  4392a8:	cmp	x20, x21
  4392ac:	csel	x20, x20, x21, ls  // ls = plast
  4392b0:	cbz	x20, 4394b4 <ferror@plt+0x35524>
  4392b4:	ldr	x1, [x0]
  4392b8:	adrp	x2, 45a000 <ferror@plt+0x56070>
  4392bc:	mov	x0, x1
  4392c0:	add	x6, x1, x20
  4392c4:	ldr	x5, [x2, #1184]
  4392c8:	b	4392d4 <ferror@plt+0x35344>
  4392cc:	cmp	x6, x0
  4392d0:	b.ls	4394e0 <ferror@plt+0x35550>  // b.plast
  4392d4:	ldrb	w4, [x0]
  4392d8:	mov	x3, x0
  4392dc:	ldrb	w4, [x5, x4]
  4392e0:	add	x0, x0, x4
  4392e4:	cmp	x3, x0
  4392e8:	b.ne	4392cc <ferror@plt+0x3533c>  // b.any
  4392ec:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4392f0:	add	x3, x3, #0x868
  4392f4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4392f8:	adrp	x1, 479000 <ferror@plt+0x75070>
  4392fc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439300:	add	x3, x3, #0x3b0
  439304:	add	x4, x4, #0x530
  439308:	add	x1, x1, #0xec8
  43930c:	add	x0, x0, #0x108
  439310:	mov	w2, #0x832                 	// #2098
  439314:	bl	426b10 <ferror@plt+0x22b80>
  439318:	ldr	x2, [x19, #64]
  43931c:	cbnz	x2, 439238 <ferror@plt+0x352a8>
  439320:	mov	w3, #0x0                   	// #0
  439324:	mov	x1, #0x0                   	// #0
  439328:	b	439274 <ferror@plt+0x352e4>
  43932c:	mov	w0, #0x1                   	// #1
  439330:	ldp	x19, x20, [sp, #16]
  439334:	ldp	x21, x22, [sp, #32]
  439338:	ldr	x23, [sp, #48]
  43933c:	b	439170 <ferror@plt+0x351e0>
  439340:	ldr	x5, [x19, #8]
  439344:	mov	x4, x20
  439348:	mov	x2, x21
  43934c:	mov	x1, x23
  439350:	mov	x0, x19
  439354:	add	x3, sp, #0x48
  439358:	ldr	x5, [x5]
  43935c:	blr	x5
  439360:	cbz	x22, 4393f8 <ferror@plt+0x35468>
  439364:	ldr	x1, [sp, #72]
  439368:	ldp	x19, x20, [sp, #16]
  43936c:	ldr	x23, [sp, #48]
  439370:	str	x1, [x22]
  439374:	ldp	x21, x22, [sp, #32]
  439378:	ldp	x29, x30, [sp], #80
  43937c:	ret
  439380:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439384:	add	x1, x1, #0x868
  439388:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43938c:	add	x1, x1, #0x398
  439390:	add	x2, x2, #0x4f0
  439394:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439398:	b	439158 <ferror@plt+0x351c8>
  43939c:	cmp	w0, #0x1
  4393a0:	b.ne	4393d4 <ferror@plt+0x35444>  // b.any
  4393a4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4393a8:	add	x3, x3, #0x868
  4393ac:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4393b0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4393b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4393b8:	add	x3, x3, #0x3b0
  4393bc:	add	x4, x4, #0x500
  4393c0:	add	x1, x1, #0xec8
  4393c4:	add	x0, x0, #0x108
  4393c8:	mov	w2, #0x80d                 	// #2061
  4393cc:	bl	426b10 <ferror@plt+0x22b80>
  4393d0:	cbnz	w3, 439280 <ferror@plt+0x352f0>
  4393d4:	cmp	w0, #0x2
  4393d8:	b.eq	43940c <ferror@plt+0x3547c>  // b.none
  4393dc:	cbz	x22, 4393f8 <ferror@plt+0x35468>
  4393e0:	ldp	x19, x20, [sp, #16]
  4393e4:	ldr	x23, [sp, #48]
  4393e8:	str	xzr, [x22]
  4393ec:	ldp	x21, x22, [sp, #32]
  4393f0:	ldp	x29, x30, [sp], #80
  4393f4:	ret
  4393f8:	ldp	x19, x20, [sp, #16]
  4393fc:	ldp	x21, x22, [sp, #32]
  439400:	ldr	x23, [sp, #48]
  439404:	ldp	x29, x30, [sp], #80
  439408:	ret
  43940c:	cbz	x4, 4393dc <ferror@plt+0x3544c>
  439410:	ldr	x1, [x19, #64]
  439414:	cbz	x1, 4393dc <ferror@plt+0x3544c>
  439418:	ldr	x1, [x1, #8]
  43941c:	cbz	x1, 4393dc <ferror@plt+0x3544c>
  439420:	bl	435620 <ferror@plt+0x31690>
  439424:	mov	w1, w0
  439428:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43942c:	mov	x0, x20
  439430:	add	x3, x3, #0x1e8
  439434:	mov	w2, #0x3                   	// #3
  439438:	bl	4097a8 <ferror@plt+0x5818>
  43943c:	mov	w0, #0x0                   	// #0
  439440:	b	4393dc <ferror@plt+0x3544c>
  439444:	mov	x0, x20
  439448:	bl	409868 <ferror@plt+0x58d8>
  43944c:	ldr	x4, [x19, #16]
  439450:	cbnz	x4, 43929c <ferror@plt+0x3530c>
  439454:	ldr	x0, [x19, #64]
  439458:	cbz	x0, 4394b4 <ferror@plt+0x35524>
  43945c:	ldr	x20, [x0, #8]
  439460:	cmp	x20, x21
  439464:	csel	x20, x20, x21, ls  // ls = plast
  439468:	cbz	x20, 4394b4 <ferror@plt+0x35524>
  43946c:	ldr	x1, [x0]
  439470:	mov	x2, x20
  439474:	mov	x0, x23
  439478:	bl	403460 <memcpy@plt>
  43947c:	ldr	x1, [x19, #16]
  439480:	mov	x2, x20
  439484:	ldp	x0, x3, [x19, #64]
  439488:	cmp	x1, #0x0
  43948c:	mov	x1, #0x0                   	// #0
  439490:	csel	x0, x3, x0, ne  // ne = any
  439494:	bl	422dd8 <ferror@plt+0x1ee48>
  439498:	cbz	x22, 43932c <ferror@plt+0x3539c>
  43949c:	mov	w0, #0x1                   	// #1
  4394a0:	ldr	x23, [sp, #48]
  4394a4:	str	x20, [x22]
  4394a8:	ldp	x19, x20, [sp, #16]
  4394ac:	ldp	x21, x22, [sp, #32]
  4394b0:	b	439170 <ferror@plt+0x351e0>
  4394b4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4394b8:	add	x3, x3, #0x868
  4394bc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4394c0:	adrp	x1, 479000 <ferror@plt+0x75070>
  4394c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4394c8:	add	x3, x3, #0x3b0
  4394cc:	add	x4, x4, #0x520
  4394d0:	add	x1, x1, #0xec8
  4394d4:	add	x0, x0, #0x108
  4394d8:	mov	w2, #0x823                 	// #2083
  4394dc:	bl	426b10 <ferror@plt+0x22b80>
  4394e0:	b.cs	439470 <ferror@plt+0x354e0>  // b.hs, b.nlast
  4394e4:	subs	x20, x3, x1
  4394e8:	ccmp	x21, #0x5, #0x0, eq  // eq = none
  4394ec:	b.ls	439470 <ferror@plt+0x354e0>  // b.plast
  4394f0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4394f4:	add	x3, x3, #0x868
  4394f8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  4394fc:	adrp	x1, 479000 <ferror@plt+0x75070>
  439500:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439504:	add	x3, x3, #0x3b0
  439508:	add	x4, x4, #0x548
  43950c:	add	x1, x1, #0xec8
  439510:	add	x0, x0, #0x108
  439514:	mov	w2, #0x839                 	// #2105
  439518:	bl	426b10 <ferror@plt+0x22b80>
  43951c:	nop
  439520:	stp	x29, x30, [sp, #-48]!
  439524:	mov	x29, sp
  439528:	cbz	x0, 439608 <ferror@plt+0x35678>
  43952c:	stp	x19, x20, [sp, #16]
  439530:	mov	x19, x0
  439534:	ldr	x0, [x0, #16]
  439538:	cbz	x0, 439684 <ferror@plt+0x356f4>
  43953c:	stp	x21, x22, [sp, #32]
  439540:	mov	x22, x1
  439544:	mov	x21, x2
  439548:	cbz	x2, 439588 <ferror@plt+0x355f8>
  43954c:	ldr	x0, [x2]
  439550:	cbz	x0, 439588 <ferror@plt+0x355f8>
  439554:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439558:	add	x1, x1, #0x868
  43955c:	adrp	x2, 478000 <ferror@plt+0x74070>
  439560:	add	x1, x1, #0x3c8
  439564:	add	x2, x2, #0xce0
  439568:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43956c:	add	x0, x0, #0x108
  439570:	bl	414da8 <ferror@plt+0x10e18>
  439574:	ldp	x19, x20, [sp, #16]
  439578:	mov	w0, #0x0                   	// #0
  43957c:	ldp	x21, x22, [sp, #32]
  439580:	ldp	x29, x30, [sp], #48
  439584:	ret
  439588:	ldrb	w0, [x19, #94]
  43958c:	tbz	w0, #3, 4395ec <ferror@plt+0x3565c>
  439590:	mov	w0, #0x1                   	// #1
  439594:	b	4395a4 <ferror@plt+0x35614>
  439598:	mov	x1, x21
  43959c:	mov	x0, x19
  4395a0:	bl	437c18 <ferror@plt+0x33c88>
  4395a4:	ldr	x20, [x19, #72]
  4395a8:	cbz	x20, 4395b4 <ferror@plt+0x35624>
  4395ac:	ldr	x2, [x20, #8]
  4395b0:	cbnz	x2, 439634 <ferror@plt+0x356a4>
  4395b4:	cmp	w0, #0x1
  4395b8:	b.eq	439598 <ferror@plt+0x35608>  // b.none
  4395bc:	ldr	x1, [x19, #16]
  4395c0:	cbz	x1, 439738 <ferror@plt+0x357a8>
  4395c4:	cbnz	x20, 43975c <ferror@plt+0x357cc>
  4395c8:	cmp	w0, #0x2
  4395cc:	b.eq	4396b4 <ferror@plt+0x35724>  // b.none
  4395d0:	cbz	x22, 4396e8 <ferror@plt+0x35758>
  4395d4:	mov	w1, #0xffffffff            	// #-1
  4395d8:	ldp	x19, x20, [sp, #16]
  4395dc:	str	w1, [x22]
  4395e0:	ldp	x21, x22, [sp, #32]
  4395e4:	ldp	x29, x30, [sp], #48
  4395e8:	ret
  4395ec:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4395f0:	add	x1, x1, #0x868
  4395f4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  4395f8:	add	x1, x1, #0x3c8
  4395fc:	add	x2, x2, #0x480
  439600:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439604:	b	43956c <ferror@plt+0x355dc>
  439608:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43960c:	add	x1, x1, #0x868
  439610:	add	x1, x1, #0x3c8
  439614:	adrp	x2, 479000 <ferror@plt+0x75070>
  439618:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43961c:	add	x2, x2, #0xe28
  439620:	add	x0, x0, #0x108
  439624:	bl	414da8 <ferror@plt+0x10e18>
  439628:	mov	w0, #0x0                   	// #0
  43962c:	ldp	x29, x30, [sp], #48
  439630:	ret
  439634:	ldr	x1, [x19, #16]
  439638:	cbz	x1, 4396f4 <ferror@plt+0x35764>
  43963c:	cbz	w0, 43974c <ferror@plt+0x357bc>
  439640:	ldr	x19, [x20]
  439644:	cbz	x22, 439654 <ferror@plt+0x356c4>
  439648:	mov	x0, x19
  43964c:	bl	42aa70 <ferror@plt+0x26ae0>
  439650:	str	w0, [x22]
  439654:	adrp	x3, 45a000 <ferror@plt+0x56070>
  439658:	ldrb	w2, [x19]
  43965c:	mov	x0, x20
  439660:	mov	x1, #0x0                   	// #0
  439664:	ldr	x3, [x3, #1184]
  439668:	ldrb	w2, [x3, x2]
  43966c:	bl	422dd8 <ferror@plt+0x1ee48>
  439670:	mov	w0, #0x1                   	// #1
  439674:	ldp	x19, x20, [sp, #16]
  439678:	ldp	x21, x22, [sp, #32]
  43967c:	ldp	x29, x30, [sp], #48
  439680:	ret
  439684:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439688:	add	x1, x1, #0x868
  43968c:	add	x1, x1, #0x3c8
  439690:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439694:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439698:	add	x2, x2, #0x568
  43969c:	add	x0, x0, #0x108
  4396a0:	bl	414da8 <ferror@plt+0x10e18>
  4396a4:	mov	w0, #0x0                   	// #0
  4396a8:	ldp	x19, x20, [sp, #16]
  4396ac:	ldp	x29, x30, [sp], #48
  4396b0:	ret
  4396b4:	ldr	x1, [x19, #64]
  4396b8:	cbz	x1, 4395d0 <ferror@plt+0x35640>
  4396bc:	ldr	x1, [x1, #8]
  4396c0:	cbz	x1, 4395d0 <ferror@plt+0x35640>
  4396c4:	bl	435620 <ferror@plt+0x31690>
  4396c8:	mov	w1, w0
  4396cc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  4396d0:	mov	x0, x21
  4396d4:	add	x3, x3, #0x1e8
  4396d8:	mov	w2, #0x3                   	// #3
  4396dc:	bl	4097a8 <ferror@plt+0x5818>
  4396e0:	mov	w0, #0x0                   	// #0
  4396e4:	cbnz	x22, 4395d4 <ferror@plt+0x35644>
  4396e8:	ldp	x19, x20, [sp, #16]
  4396ec:	ldp	x21, x22, [sp, #32]
  4396f0:	b	439580 <ferror@plt+0x355f0>
  4396f4:	ldr	x1, [x19, #64]
  4396f8:	cbz	x1, 439704 <ferror@plt+0x35774>
  4396fc:	ldr	x1, [x1, #8]
  439700:	cbnz	x1, 43963c <ferror@plt+0x356ac>
  439704:	cmp	w0, #0x1
  439708:	b.ne	4395c8 <ferror@plt+0x35638>  // b.any
  43970c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439710:	add	x3, x3, #0x868
  439714:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439718:	adrp	x1, 479000 <ferror@plt+0x75070>
  43971c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439720:	add	x3, x3, #0x3e8
  439724:	add	x4, x4, #0x500
  439728:	add	x1, x1, #0xec8
  43972c:	add	x0, x0, #0x108
  439730:	mov	w2, #0x865                 	// #2149
  439734:	bl	426b10 <ferror@plt+0x22b80>
  439738:	ldr	x1, [x19, #64]
  43973c:	cbz	x1, 4395c8 <ferror@plt+0x35638>
  439740:	ldr	x1, [x1, #8]
  439744:	cbz	x1, 4395c8 <ferror@plt+0x35638>
  439748:	b	43963c <ferror@plt+0x356ac>
  43974c:	mov	x0, x21
  439750:	bl	409868 <ferror@plt+0x58d8>
  439754:	ldr	x20, [x19, #72]
  439758:	b	439640 <ferror@plt+0x356b0>
  43975c:	ldr	x1, [x20, #8]
  439760:	cbz	x1, 4395c8 <ferror@plt+0x35638>
  439764:	b	43963c <ferror@plt+0x356ac>
  439768:	stp	x29, x30, [sp, #-160]!
  43976c:	mov	x29, sp
  439770:	stp	x21, x22, [sp, #32]
  439774:	cbz	x0, 4398ac <ferror@plt+0x3591c>
  439778:	stp	x19, x20, [sp, #16]
  43977c:	mov	x22, x4
  439780:	mov	x19, x0
  439784:	stp	x23, x24, [sp, #48]
  439788:	mov	x20, x2
  43978c:	mov	x23, x1
  439790:	mov	x24, x3
  439794:	cbz	x4, 4397dc <ferror@plt+0x3584c>
  439798:	ldr	x0, [x4]
  43979c:	cbz	x0, 4397dc <ferror@plt+0x3584c>
  4397a0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4397a4:	add	x1, x1, #0x868
  4397a8:	adrp	x2, 478000 <ferror@plt+0x74070>
  4397ac:	add	x1, x1, #0x408
  4397b0:	add	x2, x2, #0xce0
  4397b4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4397b8:	add	x0, x0, #0x108
  4397bc:	bl	414da8 <ferror@plt+0x10e18>
  4397c0:	ldp	x19, x20, [sp, #16]
  4397c4:	mov	w21, #0x0                   	// #0
  4397c8:	ldp	x23, x24, [sp, #48]
  4397cc:	mov	w0, w21
  4397d0:	ldp	x21, x22, [sp, #32]
  4397d4:	ldp	x29, x30, [sp], #160
  4397d8:	ret
  4397dc:	ldrb	w21, [x19, #94]
  4397e0:	tbz	w21, #4, 439814 <ferror@plt+0x35884>
  4397e4:	cmp	x20, #0x0
  4397e8:	ccmp	x23, #0x0, #0x4, lt  // lt = tstop
  4397ec:	b.ne	439830 <ferror@plt+0x358a0>  // b.any
  4397f0:	cbz	x20, 439888 <ferror@plt+0x358f8>
  4397f4:	cbnz	x23, 43993c <ferror@plt+0x359ac>
  4397f8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4397fc:	add	x1, x1, #0x868
  439800:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439804:	add	x1, x1, #0x408
  439808:	add	x2, x2, #0x4f0
  43980c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439810:	b	4397b8 <ferror@plt+0x35828>
  439814:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439818:	add	x1, x1, #0x868
  43981c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439820:	add	x1, x1, #0x408
  439824:	add	x2, x2, #0x588
  439828:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43982c:	b	4397b8 <ferror@plt+0x35828>
  439830:	mov	x0, x23
  439834:	bl	4034d0 <strlen@plt>
  439838:	mov	x20, x0
  43983c:	cbz	x0, 439888 <ferror@plt+0x358f8>
  439840:	tbnz	w21, #0, 4398e0 <ferror@plt+0x35950>
  439844:	ldr	x0, [x19, #80]
  439848:	cbz	x0, 439a68 <ferror@plt+0x35ad8>
  43984c:	ldr	x0, [x0, #8]
  439850:	cbz	x0, 439a68 <ferror@plt+0x35ad8>
  439854:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439858:	add	x3, x3, #0x868
  43985c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439860:	adrp	x1, 479000 <ferror@plt+0x75070>
  439864:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439868:	add	x3, x3, #0x428
  43986c:	add	x4, x4, #0x308
  439870:	add	x1, x1, #0xec8
  439874:	add	x0, x0, #0x108
  439878:	mov	w2, #0x8bb                 	// #2235
  43987c:	stp	x25, x26, [sp, #64]
  439880:	stp	x27, x28, [sp, #80]
  439884:	bl	426b10 <ferror@plt+0x22b80>
  439888:	cbz	x24, 439968 <ferror@plt+0x359d8>
  43988c:	ldp	x19, x20, [sp, #16]
  439890:	str	xzr, [x24]
  439894:	mov	w21, #0x1                   	// #1
  439898:	mov	w0, w21
  43989c:	ldp	x21, x22, [sp, #32]
  4398a0:	ldp	x23, x24, [sp, #48]
  4398a4:	ldp	x29, x30, [sp], #160
  4398a8:	ret
  4398ac:	adrp	x1, 47a000 <ferror@plt+0x76070>
  4398b0:	add	x1, x1, #0x868
  4398b4:	add	x1, x1, #0x408
  4398b8:	mov	w21, #0x0                   	// #0
  4398bc:	adrp	x2, 479000 <ferror@plt+0x75070>
  4398c0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  4398c4:	add	x2, x2, #0xe28
  4398c8:	add	x0, x0, #0x108
  4398cc:	bl	414da8 <ferror@plt+0x10e18>
  4398d0:	mov	w0, w21
  4398d4:	ldp	x21, x22, [sp, #32]
  4398d8:	ldp	x29, x30, [sp], #160
  4398dc:	ret
  4398e0:	tbz	w21, #5, 4399b4 <ferror@plt+0x35a24>
  4398e4:	ldr	x0, [x19, #64]
  4398e8:	cbz	x0, 439978 <ferror@plt+0x359e8>
  4398ec:	ldr	x0, [x0, #8]
  4398f0:	cbz	x0, 439978 <ferror@plt+0x359e8>
  4398f4:	tbz	w21, #1, 439908 <ferror@plt+0x35978>
  4398f8:	ldr	x0, [x19, #72]
  4398fc:	cbz	x0, 439908 <ferror@plt+0x35978>
  439900:	ldr	x0, [x0, #8]
  439904:	cbnz	x0, 43998c <ferror@plt+0x359fc>
  439908:	mov	x3, x22
  43990c:	mov	x0, x19
  439910:	mov	w2, #0x0                   	// #0
  439914:	mov	x1, #0x0                   	// #0
  439918:	bl	437940 <ferror@plt+0x339b0>
  43991c:	mov	w21, w0
  439920:	cmp	w0, #0x1
  439924:	b.eq	4399b4 <ferror@plt+0x35a24>  // b.none
  439928:	cbz	x24, 439d98 <ferror@plt+0x35e08>
  43992c:	ldp	x19, x20, [sp, #16]
  439930:	str	xzr, [x24]
  439934:	ldp	x23, x24, [sp, #48]
  439938:	b	4397cc <ferror@plt+0x3583c>
  43993c:	cmp	x20, #0x0
  439940:	b.gt	439840 <ferror@plt+0x358b0>
  439944:	adrp	x1, 47a000 <ferror@plt+0x76070>
  439948:	add	x1, x1, #0x868
  43994c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439950:	add	x1, x1, #0x408
  439954:	add	x2, x2, #0x5a0
  439958:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43995c:	b	4397b8 <ferror@plt+0x35828>
  439960:	ldp	x25, x26, [sp, #64]
  439964:	ldp	x27, x28, [sp, #80]
  439968:	mov	w21, #0x1                   	// #1
  43996c:	ldp	x19, x20, [sp, #16]
  439970:	ldp	x23, x24, [sp, #48]
  439974:	b	4397cc <ferror@plt+0x3583c>
  439978:	ldr	x0, [x19, #72]
  43997c:	cbz	x0, 4399b4 <ferror@plt+0x35a24>
  439980:	ldr	x0, [x0, #8]
  439984:	cbz	x0, 4399b4 <ferror@plt+0x35a24>
  439988:	tbz	w21, #1, 439908 <ferror@plt+0x35978>
  43998c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439990:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439994:	add	x2, x2, #0x5d8
  439998:	add	x0, x0, #0x108
  43999c:	mov	w1, #0x10                  	// #16
  4399a0:	mov	w21, #0x0                   	// #0
  4399a4:	bl	414ae8 <ferror@plt+0x10b58>
  4399a8:	ldp	x19, x20, [sp, #16]
  4399ac:	ldp	x23, x24, [sp, #48]
  4399b0:	b	4397cc <ferror@plt+0x3583c>
  4399b4:	ldr	x0, [x19, #80]
  4399b8:	stp	x25, x26, [sp, #64]
  4399bc:	stp	x27, x28, [sp, #80]
  4399c0:	ldr	x1, [x19, #56]
  4399c4:	cbz	x0, 439dd8 <ferror@plt+0x35e48>
  4399c8:	mov	x25, #0x0                   	// #0
  4399cc:	ldr	x2, [x0, #8]
  4399d0:	sub	x3, x1, #0xa
  4399d4:	cmp	x2, x3
  4399d8:	b.cs	439cdc <ferror@plt+0x35d4c>  // b.hs, b.nlast
  4399dc:	ldr	x21, [x0, #16]
  4399e0:	sub	x21, x21, #0x1
  4399e4:	cmp	x21, x1
  4399e8:	csel	x21, x21, x1, cs  // cs = hs, nlast
  4399ec:	sub	x21, x21, x2
  4399f0:	str	x21, [sp, #128]
  4399f4:	cmp	x21, #0x9
  4399f8:	b.hi	439a28 <ferror@plt+0x35a98>  // b.pmore
  4399fc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439a00:	add	x3, x3, #0x868
  439a04:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439a08:	adrp	x1, 479000 <ferror@plt+0x75070>
  439a0c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439a10:	add	x3, x3, #0x428
  439a14:	add	x4, x4, #0x610
  439a18:	add	x1, x1, #0xec8
  439a1c:	add	x0, x0, #0x108
  439a20:	mov	w2, #0x906                 	// #2310
  439a24:	bl	426b10 <ferror@plt+0x22b80>
  439a28:	ldr	x1, [x19, #16]
  439a2c:	cbz	x1, 439ef0 <ferror@plt+0x35f60>
  439a30:	ldrb	w0, [x19, #88]
  439a34:	cbz	w0, 439d88 <ferror@plt+0x35df8>
  439a38:	cbz	x25, 439aec <ferror@plt+0x35b5c>
  439a3c:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439a40:	add	x3, x3, #0x868
  439a44:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439a48:	adrp	x1, 479000 <ferror@plt+0x75070>
  439a4c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439a50:	add	x3, x3, #0x428
  439a54:	add	x4, x4, #0x630
  439a58:	add	x1, x1, #0xec8
  439a5c:	add	x0, x0, #0x108
  439a60:	mov	w2, #0x919                 	// #2329
  439a64:	bl	426b10 <ferror@plt+0x22b80>
  439a68:	ldrb	w0, [x19, #88]
  439a6c:	cbz	w0, 439aa4 <ferror@plt+0x35b14>
  439a70:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439a74:	add	x3, x3, #0x868
  439a78:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439a7c:	adrp	x1, 479000 <ferror@plt+0x75070>
  439a80:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439a84:	add	x3, x3, #0x428
  439a88:	add	x4, x4, #0x5b0
  439a8c:	add	x1, x1, #0xec8
  439a90:	add	x0, x0, #0x108
  439a94:	mov	w2, #0x8bc                 	// #2236
  439a98:	stp	x25, x26, [sp, #64]
  439a9c:	stp	x27, x28, [sp, #80]
  439aa0:	bl	426b10 <ferror@plt+0x22b80>
  439aa4:	ldr	x5, [x19, #8]
  439aa8:	mov	x4, x22
  439aac:	mov	x2, x20
  439ab0:	mov	x1, x23
  439ab4:	mov	x0, x19
  439ab8:	add	x3, sp, #0x98
  439abc:	ldr	x5, [x5, #8]
  439ac0:	blr	x5
  439ac4:	mov	w21, w0
  439ac8:	cbz	x24, 439d98 <ferror@plt+0x35e08>
  439acc:	ldr	x0, [sp, #152]
  439ad0:	ldp	x19, x20, [sp, #16]
  439ad4:	str	x0, [x24]
  439ad8:	mov	w0, w21
  439adc:	ldp	x21, x22, [sp, #32]
  439ae0:	ldp	x23, x24, [sp, #48]
  439ae4:	ldp	x29, x30, [sp], #160
  439ae8:	ret
  439aec:	add	x28, x19, #0x58
  439af0:	str	x28, [sp, #136]
  439af4:	mov	x0, x28
  439af8:	bl	4034d0 <strlen@plt>
  439afc:	mov	x27, x0
  439b00:	cbnz	x0, 439b30 <ferror@plt+0x35ba0>
  439b04:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439b08:	add	x3, x3, #0x868
  439b0c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439b10:	adrp	x1, 479000 <ferror@plt+0x75070>
  439b14:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439b18:	add	x3, x3, #0x428
  439b1c:	add	x4, x4, #0x648
  439b20:	add	x1, x1, #0xec8
  439b24:	add	x0, x0, #0x108
  439b28:	mov	w2, #0x91d                 	// #2333
  439b2c:	bl	426b10 <ferror@plt+0x22b80>
  439b30:	add	x26, x20, x0
  439b34:	mov	x1, #0x6                   	// #6
  439b38:	cmp	x26, x1
  439b3c:	add	x0, x28, x0
  439b40:	csel	x26, x26, x1, ls  // ls = plast
  439b44:	mov	x1, x23
  439b48:	sub	x2, x26, x27
  439b4c:	bl	403460 <memcpy@plt>
  439b50:	adrp	x28, 47a000 <ferror@plt+0x76070>
  439b54:	add	x0, x28, #0x678
  439b58:	str	x0, [sp, #104]
  439b5c:	ldrb	w0, [x19, #94]
  439b60:	tbnz	w0, #1, 439be8 <ferror@plt+0x35c58>
  439b64:	ldr	x0, [sp, #136]
  439b68:	cmp	x21, x26
  439b6c:	csel	x28, x21, x26, ls  // ls = plast
  439b70:	add	x2, sp, #0x98
  439b74:	mov	x1, x28
  439b78:	bl	42bf78 <ferror@plt+0x27fe8>
  439b7c:	ldr	x4, [sp, #136]
  439b80:	cbnz	w0, 439da4 <ferror@plt+0x35e14>
  439b84:	ldr	x0, [sp, #152]
  439b88:	add	x2, x4, x26
  439b8c:	add	x1, x4, x28
  439b90:	sub	x2, x2, x0
  439b94:	sub	x28, x1, x0
  439b98:	mov	x1, x28
  439b9c:	stp	x2, x4, [sp, #112]
  439ba0:	str	x2, [sp, #144]
  439ba4:	bl	42aeb0 <ferror@plt+0x26f20>
  439ba8:	cmn	w0, #0x2
  439bac:	ldp	x2, x4, [sp, #112]
  439bb0:	b.ne	439dec <ferror@plt+0x35e5c>  // b.any
  439bb4:	cmp	x28, #0x5
  439bb8:	b.ls	439f20 <ferror@plt+0x35f90>  // b.plast
  439bbc:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439bc0:	add	x3, x3, #0x868
  439bc4:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439bc8:	adrp	x1, 479000 <ferror@plt+0x75070>
  439bcc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439bd0:	add	x3, x3, #0x428
  439bd4:	add	x4, x4, #0x660
  439bd8:	add	x1, x1, #0xec8
  439bdc:	add	x0, x0, #0x108
  439be0:	mov	w2, #0x93f                 	// #2367
  439be4:	bl	426b10 <ferror@plt+0x22b80>
  439be8:	ldr	x0, [x19, #80]
  439bec:	str	x26, [sp, #144]
  439bf0:	ldr	x1, [x0, #8]
  439bf4:	add	x1, x21, x1
  439bf8:	bl	421e58 <ferror@plt+0x1dec8>
  439bfc:	ldr	x1, [x19, #80]
  439c00:	add	x2, sp, #0x90
  439c04:	ldr	x6, [sp, #128]
  439c08:	add	x4, sp, #0x80
  439c0c:	ldr	x5, [x1, #8]
  439c10:	add	x3, sp, #0x98
  439c14:	ldr	x0, [x19, #32]
  439c18:	sub	x6, x5, x6
  439c1c:	ldr	x5, [x1]
  439c20:	add	x1, sp, #0x88
  439c24:	add	x5, x5, x6
  439c28:	str	x5, [sp, #152]
  439c2c:	bl	4358d8 <ferror@plt+0x31948>
  439c30:	mov	x28, x0
  439c34:	bl	403e80 <__errno_location@plt>
  439c38:	ldr	w21, [x0]
  439c3c:	ldr	x0, [x19, #80]
  439c40:	ldr	x1, [sp, #128]
  439c44:	ldr	x2, [x0, #8]
  439c48:	sub	x1, x2, x1
  439c4c:	bl	421df0 <ferror@plt+0x1de60>
  439c50:	cmn	x28, #0x1
  439c54:	b.ne	439f34 <ferror@plt+0x35fa4>  // b.any
  439c58:	cmp	w21, #0x16
  439c5c:	b.eq	439e58 <ferror@plt+0x35ec8>  // b.none
  439c60:	cmp	w21, #0x54
  439c64:	b.eq	439e18 <ferror@plt+0x35e88>  // b.none
  439c68:	cmp	w21, #0x7
  439c6c:	b.eq	439e90 <ferror@plt+0x35f00>  // b.none
  439c70:	bl	435620 <ferror@plt+0x31690>
  439c74:	mov	w20, w0
  439c78:	mov	w0, w21
  439c7c:	bl	41fdf0 <ferror@plt+0x1be60>
  439c80:	mov	w1, w20
  439c84:	mov	x4, x0
  439c88:	adrp	x3, 479000 <ferror@plt+0x75070>
  439c8c:	mov	x0, x22
  439c90:	add	x3, x3, #0xad0
  439c94:	mov	w2, #0x2                   	// #2
  439c98:	bl	4096e8 <ferror@plt+0x5758>
  439c9c:	ldr	x0, [sp, #144]
  439ca0:	sub	x1, x25, x27
  439ca4:	add	x27, x0, x27
  439ca8:	sub	x0, x26, x0
  439cac:	cmp	x27, x26
  439cb0:	add	x0, x1, x0
  439cb4:	csel	x25, x0, x25, ls  // ls = plast
  439cb8:	cbz	x24, 439cc0 <ferror@plt+0x35d30>
  439cbc:	str	x25, [x24]
  439cc0:	strb	wzr, [x19, #88]
  439cc4:	mov	w21, #0x0                   	// #0
  439cc8:	ldp	x19, x20, [sp, #16]
  439ccc:	ldp	x23, x24, [sp, #48]
  439cd0:	ldp	x25, x26, [sp, #64]
  439cd4:	ldp	x27, x28, [sp, #80]
  439cd8:	b	4397cc <ferror@plt+0x3583c>
  439cdc:	mov	x27, #0x0                   	// #0
  439ce0:	mov	x26, #0xa                   	// #10
  439ce4:	b	439cfc <ferror@plt+0x35d6c>
  439ce8:	ldr	x2, [x0, #8]
  439cec:	cmp	x2, #0xa
  439cf0:	csel	x1, x2, x26, ls  // ls = plast
  439cf4:	cmp	x1, x27
  439cf8:	b.ls	439d6c <ferror@plt+0x35ddc>  // b.plast
  439cfc:	ldr	x3, [x19, #8]
  439d00:	sub	x2, x2, x27
  439d04:	ldr	x1, [x0]
  439d08:	mov	x4, x22
  439d0c:	ldr	x5, [x3, #8]
  439d10:	add	x1, x1, x27
  439d14:	mov	x0, x19
  439d18:	add	x3, sp, #0x98
  439d1c:	blr	x5
  439d20:	mov	w21, w0
  439d24:	ldr	x1, [sp, #152]
  439d28:	cmp	w0, #0x1
  439d2c:	ldr	x0, [x19, #80]
  439d30:	add	x27, x27, x1
  439d34:	b.eq	439ce8 <ferror@plt+0x35d58>  // b.none
  439d38:	mov	x2, x27
  439d3c:	mov	x1, #0x0                   	// #0
  439d40:	bl	422dd8 <ferror@plt+0x1ee48>
  439d44:	cmp	x25, #0x0
  439d48:	ccmp	w21, #0x3, #0x0, gt
  439d4c:	csinc	w21, w21, wzr, ne  // ne = any
  439d50:	cbz	x24, 43a054 <ferror@plt+0x360c4>
  439d54:	ldp	x19, x20, [sp, #16]
  439d58:	ldp	x27, x28, [sp, #80]
  439d5c:	str	x25, [x24]
  439d60:	ldp	x23, x24, [sp, #48]
  439d64:	ldp	x25, x26, [sp, #64]
  439d68:	b	4397cc <ferror@plt+0x3583c>
  439d6c:	mov	x2, x27
  439d70:	mov	x1, #0x0                   	// #0
  439d74:	bl	422dd8 <ferror@plt+0x1ee48>
  439d78:	ldr	x0, [x19, #80]
  439d7c:	ldr	x1, [x19, #56]
  439d80:	ldr	x2, [x0, #8]
  439d84:	b	4399dc <ferror@plt+0x35a4c>
  439d88:	sub	x26, x20, x25
  439d8c:	mov	x27, #0x0                   	// #0
  439d90:	str	x23, [sp, #136]
  439d94:	b	439b50 <ferror@plt+0x35bc0>
  439d98:	ldp	x19, x20, [sp, #16]
  439d9c:	ldp	x23, x24, [sp, #48]
  439da0:	b	4397cc <ferror@plt+0x3583c>
  439da4:	sub	x2, x26, x28
  439da8:	mov	w21, #0x0                   	// #0
  439dac:	mov	x28, #0x0                   	// #0
  439db0:	str	x2, [sp, #144]
  439db4:	ldr	x0, [x19, #80]
  439db8:	mov	x1, x4
  439dbc:	sub	x2, x26, x2
  439dc0:	bl	422268 <ferror@plt+0x1e2d8>
  439dc4:	ldp	x0, x1, [sp, #136]
  439dc8:	sub	x1, x26, x1
  439dcc:	add	x1, x0, x1
  439dd0:	str	x1, [sp, #136]
  439dd4:	b	439c50 <ferror@plt+0x35cc0>
  439dd8:	mov	x0, x1
  439ddc:	bl	421c48 <ferror@plt+0x1dcb8>
  439de0:	str	x0, [x19, #80]
  439de4:	ldr	x1, [x19, #56]
  439de8:	b	4399c8 <ferror@plt+0x35a38>
  439dec:	cmn	w0, #0x1
  439df0:	b.ne	43a068 <ferror@plt+0x360d8>  // b.any
  439df4:	ldr	x2, [sp, #104]
  439df8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439dfc:	mov	w1, #0x10                  	// #16
  439e00:	add	x0, x0, #0x108
  439e04:	mov	w21, #0x54                  	// #84
  439e08:	mov	x28, #0xffffffffffffffff    	// #-1
  439e0c:	bl	414ae8 <ferror@plt+0x10b58>
  439e10:	ldp	x4, x2, [sp, #136]
  439e14:	b	439db4 <ferror@plt+0x35e24>
  439e18:	bl	435620 <ferror@plt+0x31690>
  439e1c:	mov	w1, w0
  439e20:	adrp	x3, 45a000 <ferror@plt+0x56070>
  439e24:	mov	x0, x22
  439e28:	add	x3, x3, #0x228
  439e2c:	mov	w2, #0x1                   	// #1
  439e30:	bl	4097a8 <ferror@plt+0x5818>
  439e34:	ldr	x0, [sp, #144]
  439e38:	cbz	x27, 439e44 <ferror@plt+0x35eb4>
  439e3c:	cmp	x0, x26
  439e40:	b.eq	439f98 <ferror@plt+0x36008>  // b.none
  439e44:	sub	x26, x26, x0
  439e48:	sub	x25, x25, x27
  439e4c:	add	x25, x26, x25
  439e50:	cbnz	x24, 439cbc <ferror@plt+0x35d2c>
  439e54:	b	439cc0 <ferror@plt+0x35d30>
  439e58:	ldr	x21, [sp, #144]
  439e5c:	cmp	x21, #0x5
  439e60:	b.ls	439eac <ferror@plt+0x35f1c>  // b.plast
  439e64:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439e68:	add	x3, x3, #0x868
  439e6c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439e70:	adrp	x1, 479000 <ferror@plt+0x75070>
  439e74:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439e78:	add	x3, x3, #0x428
  439e7c:	add	x4, x4, #0x6b0
  439e80:	add	x1, x1, #0xec8
  439e84:	add	x0, x0, #0x108
  439e88:	mov	w2, #0x977                 	// #2423
  439e8c:	bl	426b10 <ferror@plt+0x22b80>
  439e90:	ldr	x1, [sp, #144]
  439e94:	cmp	x1, x26
  439e98:	b.ne	439f38 <ferror@plt+0x35fa8>  // b.any
  439e9c:	ldr	x2, [sp, #128]
  439ea0:	add	x21, x2, #0xa
  439ea4:	str	x21, [sp, #128]
  439ea8:	b	439b5c <ferror@plt+0x35bcc>
  439eac:	cbz	x27, 439fd8 <ferror@plt+0x36048>
  439eb0:	cmp	x21, x26
  439eb4:	b.eq	43a00c <ferror@plt+0x3607c>  // b.none
  439eb8:	sub	x26, x26, x21
  439ebc:	cmp	x26, x27
  439ec0:	b.cs	439f70 <ferror@plt+0x35fe0>  // b.hs, b.nlast
  439ec4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439ec8:	add	x3, x3, #0x868
  439ecc:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439ed0:	adrp	x1, 479000 <ferror@plt+0x75070>
  439ed4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439ed8:	add	x3, x3, #0x428
  439edc:	add	x4, x4, #0x6f0
  439ee0:	add	x1, x1, #0xec8
  439ee4:	add	x0, x0, #0x108
  439ee8:	mov	w2, #0x996                 	// #2454
  439eec:	bl	426b10 <ferror@plt+0x22b80>
  439ef0:	sub	x2, x20, x25
  439ef4:	mov	x1, x23
  439ef8:	cmp	x2, x21
  439efc:	csel	x2, x2, x21, ls  // ls = plast
  439f00:	add	x25, x25, x2
  439f04:	add	x23, x23, x2
  439f08:	bl	422268 <ferror@plt+0x1e2d8>
  439f0c:	cmp	x20, x25
  439f10:	b.le	439fb8 <ferror@plt+0x36028>
  439f14:	ldr	x1, [x19, #56]
  439f18:	ldr	x0, [x19, #80]
  439f1c:	b	4399cc <ferror@plt+0x35a3c>
  439f20:	cmp	x21, x26
  439f24:	mov	w1, #0x16                  	// #22
  439f28:	csetm	x28, cs  // cs = hs, nlast
  439f2c:	csel	w21, wzr, w1, cc  // cc = lo, ul, last
  439f30:	b	439db4 <ferror@plt+0x35e24>
  439f34:	ldr	x1, [sp, #144]
  439f38:	sub	x26, x26, x1
  439f3c:	cmp	x26, x27
  439f40:	b.cs	439f84 <ferror@plt+0x35ff4>  // b.hs, b.nlast
  439f44:	adrp	x3, 47a000 <ferror@plt+0x76070>
  439f48:	add	x3, x3, #0x868
  439f4c:	adrp	x4, 47a000 <ferror@plt+0x76070>
  439f50:	adrp	x1, 479000 <ferror@plt+0x75070>
  439f54:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439f58:	add	x3, x3, #0x428
  439f5c:	add	x4, x4, #0x6f0
  439f60:	add	x1, x1, #0xec8
  439f64:	add	x0, x0, #0x108
  439f68:	mov	w2, #0x9be                 	// #2494
  439f6c:	bl	426b10 <ferror@plt+0x22b80>
  439f70:	sub	x26, x26, x27
  439f74:	add	x25, x25, x26
  439f78:	add	x23, x23, x26
  439f7c:	strb	wzr, [x19, #88]
  439f80:	b	439f0c <ferror@plt+0x35f7c>
  439f84:	sub	x26, x26, x27
  439f88:	add	x25, x25, x26
  439f8c:	cbnz	x27, 439f78 <ferror@plt+0x35fe8>
  439f90:	ldr	x23, [sp, #136]
  439f94:	b	439f0c <ferror@plt+0x35f7c>
  439f98:	adrp	x2, 47a000 <ferror@plt+0x76070>
  439f9c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  439fa0:	add	x2, x2, #0x720
  439fa4:	add	x0, x0, #0x108
  439fa8:	mov	w1, #0x10                  	// #16
  439fac:	bl	414ae8 <ferror@plt+0x10b58>
  439fb0:	cbnz	x24, 439cbc <ferror@plt+0x35d2c>
  439fb4:	b	439cc0 <ferror@plt+0x35d30>
  439fb8:	cbz	x24, 439960 <ferror@plt+0x359d0>
  439fbc:	mov	w21, #0x1                   	// #1
  439fc0:	ldp	x25, x26, [sp, #64]
  439fc4:	ldp	x27, x28, [sp, #80]
  439fc8:	str	x20, [x24]
  439fcc:	ldp	x19, x20, [sp, #16]
  439fd0:	ldp	x23, x24, [sp, #48]
  439fd4:	b	4397cc <ferror@plt+0x3583c>
  439fd8:	ldr	x1, [sp, #136]
  439fdc:	add	x0, x19, #0x58
  439fe0:	add	x19, x19, x21
  439fe4:	mov	x2, x21
  439fe8:	bl	403460 <memcpy@plt>
  439fec:	strb	wzr, [x19, #88]
  439ff0:	cbnz	x24, 439fbc <ferror@plt+0x3602c>
  439ff4:	mov	w21, #0x1                   	// #1
  439ff8:	ldp	x19, x20, [sp, #16]
  439ffc:	ldp	x23, x24, [sp, #48]
  43a000:	ldp	x25, x26, [sp, #64]
  43a004:	ldp	x27, x28, [sp, #80]
  43a008:	b	4397cc <ferror@plt+0x3583c>
  43a00c:	sub	x27, x26, x27
  43a010:	cmp	x27, x20
  43a014:	b.eq	43a044 <ferror@plt+0x360b4>  // b.none
  43a018:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a01c:	add	x3, x3, #0x868
  43a020:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43a024:	adrp	x1, 479000 <ferror@plt+0x75070>
  43a028:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a02c:	add	x3, x3, #0x428
  43a030:	add	x4, x4, #0x6c0
  43a034:	add	x1, x1, #0xec8
  43a038:	add	x0, x0, #0x108
  43a03c:	mov	w2, #0x98c                 	// #2444
  43a040:	bl	426b10 <ferror@plt+0x22b80>
  43a044:	add	x19, x19, x26
  43a048:	strb	wzr, [x19, #88]
  43a04c:	cbnz	x24, 439fbc <ferror@plt+0x3602c>
  43a050:	b	439ff4 <ferror@plt+0x36064>
  43a054:	ldp	x19, x20, [sp, #16]
  43a058:	ldp	x23, x24, [sp, #48]
  43a05c:	ldp	x25, x26, [sp, #64]
  43a060:	ldp	x27, x28, [sp, #80]
  43a064:	b	4397cc <ferror@plt+0x3583c>
  43a068:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a06c:	add	x3, x3, #0x868
  43a070:	adrp	x1, 479000 <ferror@plt+0x75070>
  43a074:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a078:	add	x3, x3, #0x428
  43a07c:	add	x1, x1, #0xec8
  43a080:	add	x0, x0, #0x108
  43a084:	mov	x4, #0x0                   	// #0
  43a088:	mov	w2, #0x952                 	// #2386
  43a08c:	bl	426b10 <ferror@plt+0x22b80>
  43a090:	stp	x29, x30, [sp, #-64]!
  43a094:	mov	x29, sp
  43a098:	stp	x19, x20, [sp, #16]
  43a09c:	mov	x19, x0
  43a0a0:	cbz	x0, 43a198 <ferror@plt+0x36208>
  43a0a4:	mov	w0, w1
  43a0a8:	ldr	x1, [x19, #16]
  43a0ac:	cbz	x1, 43a1c8 <ferror@plt+0x36238>
  43a0b0:	mov	x20, x2
  43a0b4:	cbz	x2, 43a0f0 <ferror@plt+0x36160>
  43a0b8:	ldr	x1, [x2]
  43a0bc:	cbz	x1, 43a0f0 <ferror@plt+0x36160>
  43a0c0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a0c4:	add	x1, x1, #0x868
  43a0c8:	add	x1, x1, #0x448
  43a0cc:	adrp	x2, 478000 <ferror@plt+0x74070>
  43a0d0:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a0d4:	add	x2, x2, #0xce0
  43a0d8:	add	x0, x0, #0x108
  43a0dc:	bl	414da8 <ferror@plt+0x10e18>
  43a0e0:	mov	w0, #0x0                   	// #0
  43a0e4:	ldp	x19, x20, [sp, #16]
  43a0e8:	ldp	x29, x30, [sp], #64
  43a0ec:	ret
  43a0f0:	ldrb	w1, [x19, #94]
  43a0f4:	tbz	w1, #4, 43a148 <ferror@plt+0x361b8>
  43a0f8:	add	x1, sp, #0x30
  43a0fc:	str	x21, [sp, #32]
  43a100:	bl	42ad68 <ferror@plt+0x26dd8>
  43a104:	sxtw	x21, w0
  43a108:	ldrb	w1, [x19, #88]
  43a10c:	cbnz	w1, 43a178 <ferror@plt+0x361e8>
  43a110:	add	x1, sp, #0x30
  43a114:	mov	x4, x20
  43a118:	mov	x0, x19
  43a11c:	add	x3, sp, #0x38
  43a120:	mov	x2, x21
  43a124:	bl	439768 <ferror@plt+0x357d8>
  43a128:	ldr	x1, [sp, #56]
  43a12c:	cmp	x1, x21
  43a130:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  43a134:	b.eq	43a1f0 <ferror@plt+0x36260>  // b.none
  43a138:	ldr	x21, [sp, #32]
  43a13c:	ldp	x19, x20, [sp, #16]
  43a140:	ldp	x29, x30, [sp], #64
  43a144:	ret
  43a148:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a14c:	add	x1, x1, #0x868
  43a150:	add	x1, x1, #0x448
  43a154:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a158:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a15c:	add	x2, x2, #0x588
  43a160:	add	x0, x0, #0x108
  43a164:	bl	414da8 <ferror@plt+0x10e18>
  43a168:	mov	w0, #0x0                   	// #0
  43a16c:	ldp	x19, x20, [sp, #16]
  43a170:	ldp	x29, x30, [sp], #64
  43a174:	ret
  43a178:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a17c:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a180:	add	x2, x2, #0x770
  43a184:	add	x0, x0, #0x108
  43a188:	mov	w1, #0x10                  	// #16
  43a18c:	bl	414ae8 <ferror@plt+0x10b58>
  43a190:	strb	wzr, [x19, #88]
  43a194:	b	43a110 <ferror@plt+0x36180>
  43a198:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a19c:	add	x1, x1, #0x868
  43a1a0:	add	x1, x1, #0x448
  43a1a4:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a1a8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a1ac:	add	x2, x2, #0xe28
  43a1b0:	add	x0, x0, #0x108
  43a1b4:	bl	414da8 <ferror@plt+0x10e18>
  43a1b8:	mov	w0, #0x0                   	// #0
  43a1bc:	ldp	x19, x20, [sp, #16]
  43a1c0:	ldp	x29, x30, [sp], #64
  43a1c4:	ret
  43a1c8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a1cc:	add	x1, x1, #0x868
  43a1d0:	add	x1, x1, #0x448
  43a1d4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a1d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a1dc:	add	x2, x2, #0x568
  43a1e0:	add	x0, x0, #0x108
  43a1e4:	bl	414da8 <ferror@plt+0x10e18>
  43a1e8:	mov	w0, #0x0                   	// #0
  43a1ec:	b	43a13c <ferror@plt+0x361ac>
  43a1f0:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a1f4:	add	x3, x3, #0x868
  43a1f8:	adrp	x4, 47a000 <ferror@plt+0x76070>
  43a1fc:	adrp	x1, 479000 <ferror@plt+0x75070>
  43a200:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a204:	add	x3, x3, #0x468
  43a208:	add	x4, x4, #0x7a8
  43a20c:	add	x1, x1, #0xec8
  43a210:	add	x0, x0, #0x108
  43a214:	mov	w2, #0x9fc                 	// #2556
  43a218:	bl	426b10 <ferror@plt+0x22b80>
  43a21c:	nop
  43a220:	stp	x29, x30, [sp, #-32]!
  43a224:	mov	x29, sp
  43a228:	str	x19, [sp, #16]
  43a22c:	adrp	x19, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43a230:	ldr	w0, [x19, #48]
  43a234:	cbnz	w0, 43a248 <ferror@plt+0x362b8>
  43a238:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43a23c:	add	x0, x0, #0x7e0
  43a240:	bl	41a418 <ferror@plt+0x16488>
  43a244:	str	w0, [x19, #48]
  43a248:	ldr	x19, [sp, #16]
  43a24c:	ldp	x29, x30, [sp], #32
  43a250:	ret
  43a254:	nop
  43a258:	stp	x29, x30, [sp, #-32]!
  43a25c:	mov	w2, w0
  43a260:	cmp	w0, #0x2
  43a264:	mov	x29, sp
  43a268:	b.hi	43a2b4 <ferror@plt+0x36324>  // b.pmore
  43a26c:	mov	w0, #0x0                   	// #0
  43a270:	cbnz	w2, 43a2c0 <ferror@plt+0x36330>
  43a274:	stp	x19, x20, [sp, #16]
  43a278:	mov	x19, x1
  43a27c:	cbz	x1, 43a2c8 <ferror@plt+0x36338>
  43a280:	ldr	w20, [x1]
  43a284:	bl	43a220 <ferror@plt+0x36290>
  43a288:	mov	w1, w0
  43a28c:	mov	w0, #0x3                   	// #3
  43a290:	cmp	w20, w1
  43a294:	b.ne	43a2a8 <ferror@plt+0x36318>  // b.any
  43a298:	ldr	w0, [x19, #4]
  43a29c:	cmp	w0, #0x1
  43a2a0:	cset	w0, ne  // ne = any
  43a2a4:	add	w0, w0, #0x2
  43a2a8:	ldp	x19, x20, [sp, #16]
  43a2ac:	ldp	x29, x30, [sp], #32
  43a2b0:	ret
  43a2b4:	cmp	w0, #0x3
  43a2b8:	mov	w0, #0x1                   	// #1
  43a2bc:	b.ne	43a2f4 <ferror@plt+0x36364>  // b.any
  43a2c0:	ldp	x29, x30, [sp], #32
  43a2c4:	ret
  43a2c8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a2cc:	add	x1, x1, #0x868
  43a2d0:	add	x1, x1, #0x488
  43a2d4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a2d8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a2dc:	add	x2, x2, #0x800
  43a2e0:	add	x0, x0, #0x108
  43a2e4:	bl	414da8 <ferror@plt+0x10e18>
  43a2e8:	mov	w0, #0x3                   	// #3
  43a2ec:	ldp	x19, x20, [sp, #16]
  43a2f0:	b	43a2c0 <ferror@plt+0x36330>
  43a2f4:	adrp	x3, 47a000 <ferror@plt+0x76070>
  43a2f8:	add	x3, x3, #0x868
  43a2fc:	adrp	x1, 479000 <ferror@plt+0x75070>
  43a300:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a304:	add	x3, x3, #0x4a8
  43a308:	add	x1, x1, #0xec8
  43a30c:	add	x0, x0, #0x108
  43a310:	mov	x4, #0x0                   	// #0
  43a314:	mov	w2, #0x128                 	// #296
  43a318:	stp	x19, x20, [sp, #16]
  43a31c:	bl	426b10 <ferror@plt+0x22b80>
  43a320:	stp	x29, x30, [sp, #-48]!
  43a324:	mov	x29, sp
  43a328:	str	x19, [sp, #16]
  43a32c:	str	xzr, [sp, #40]
  43a330:	cbz	x0, 43a37c <ferror@plt+0x363ec>
  43a334:	cbz	x3, 43a3b0 <ferror@plt+0x36420>
  43a338:	cbz	x2, 43a418 <ferror@plt+0x36488>
  43a33c:	cbz	x1, 43a3e4 <ferror@plt+0x36454>
  43a340:	ldr	x5, [x0, #8]
  43a344:	add	x4, sp, #0x28
  43a348:	ldr	x5, [x5]
  43a34c:	blr	x5
  43a350:	ldr	x1, [sp, #40]
  43a354:	bl	43a258 <ferror@plt+0x362c8>
  43a358:	mov	w19, w0
  43a35c:	ldr	x1, [sp, #40]
  43a360:	cbz	x1, 43a36c <ferror@plt+0x363dc>
  43a364:	mov	x0, x1
  43a368:	bl	409578 <ferror@plt+0x55e8>
  43a36c:	mov	w0, w19
  43a370:	ldr	x19, [sp, #16]
  43a374:	ldp	x29, x30, [sp], #48
  43a378:	ret
  43a37c:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a380:	add	x1, x1, #0x868
  43a384:	add	x1, x1, #0x4c8
  43a388:	mov	w19, #0x3                   	// #3
  43a38c:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a390:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a394:	add	x2, x2, #0xe28
  43a398:	add	x0, x0, #0x108
  43a39c:	bl	414da8 <ferror@plt+0x10e18>
  43a3a0:	mov	w0, w19
  43a3a4:	ldr	x19, [sp, #16]
  43a3a8:	ldp	x29, x30, [sp], #48
  43a3ac:	ret
  43a3b0:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a3b4:	add	x1, x1, #0x868
  43a3b8:	add	x1, x1, #0x4c8
  43a3bc:	mov	w19, #0x3                   	// #3
  43a3c0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a3c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a3c8:	add	x2, x2, #0x810
  43a3cc:	add	x0, x0, #0x108
  43a3d0:	bl	414da8 <ferror@plt+0x10e18>
  43a3d4:	mov	w0, w19
  43a3d8:	ldr	x19, [sp, #16]
  43a3dc:	ldp	x29, x30, [sp], #48
  43a3e0:	ret
  43a3e4:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a3e8:	add	x1, x1, #0x868
  43a3ec:	add	x1, x1, #0x4c8
  43a3f0:	mov	w19, #0x3                   	// #3
  43a3f4:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a3f8:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a3fc:	add	x2, x2, #0x4f0
  43a400:	add	x0, x0, #0x108
  43a404:	bl	414da8 <ferror@plt+0x10e18>
  43a408:	mov	w0, w19
  43a40c:	ldr	x19, [sp, #16]
  43a410:	ldp	x29, x30, [sp], #48
  43a414:	ret
  43a418:	str	xzr, [x3]
  43a41c:	mov	w19, #0x0                   	// #0
  43a420:	mov	w0, w19
  43a424:	ldr	x19, [sp, #16]
  43a428:	ldp	x29, x30, [sp], #48
  43a42c:	ret
  43a430:	stp	x29, x30, [sp, #-48]!
  43a434:	mov	x29, sp
  43a438:	str	x19, [sp, #16]
  43a43c:	str	xzr, [sp, #40]
  43a440:	cbz	x0, 43a484 <ferror@plt+0x364f4>
  43a444:	cbz	x3, 43a4b8 <ferror@plt+0x36528>
  43a448:	ldr	x5, [x0, #8]
  43a44c:	add	x4, sp, #0x28
  43a450:	ldr	x5, [x5, #8]
  43a454:	blr	x5
  43a458:	ldr	x1, [sp, #40]
  43a45c:	bl	43a258 <ferror@plt+0x362c8>
  43a460:	mov	w19, w0
  43a464:	ldr	x1, [sp, #40]
  43a468:	cbz	x1, 43a474 <ferror@plt+0x364e4>
  43a46c:	mov	x0, x1
  43a470:	bl	409578 <ferror@plt+0x55e8>
  43a474:	mov	w0, w19
  43a478:	ldr	x19, [sp, #16]
  43a47c:	ldp	x29, x30, [sp], #48
  43a480:	ret
  43a484:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a488:	add	x1, x1, #0x868
  43a48c:	add	x1, x1, #0x4e0
  43a490:	mov	w19, #0x3                   	// #3
  43a494:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a498:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a49c:	add	x2, x2, #0xe28
  43a4a0:	add	x0, x0, #0x108
  43a4a4:	bl	414da8 <ferror@plt+0x10e18>
  43a4a8:	mov	w0, w19
  43a4ac:	ldr	x19, [sp, #16]
  43a4b0:	ldp	x29, x30, [sp], #48
  43a4b4:	ret
  43a4b8:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a4bc:	add	x1, x1, #0x868
  43a4c0:	add	x1, x1, #0x4e0
  43a4c4:	mov	w19, #0x3                   	// #3
  43a4c8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a4cc:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a4d0:	add	x2, x2, #0x828
  43a4d4:	add	x0, x0, #0x108
  43a4d8:	bl	414da8 <ferror@plt+0x10e18>
  43a4dc:	mov	w0, w19
  43a4e0:	ldr	x19, [sp, #16]
  43a4e4:	ldp	x29, x30, [sp], #48
  43a4e8:	ret
  43a4ec:	nop
  43a4f0:	stp	x29, x30, [sp, #-48]!
  43a4f4:	mov	x29, sp
  43a4f8:	str	x19, [sp, #16]
  43a4fc:	str	xzr, [sp, #40]
  43a500:	cbz	x0, 43a584 <ferror@plt+0x365f4>
  43a504:	ldrb	w5, [x0, #94]
  43a508:	tbz	w5, #5, 43a550 <ferror@plt+0x365c0>
  43a50c:	cmp	w2, #0x2
  43a510:	b.hi	43a5b8 <ferror@plt+0x36628>  // b.pmore
  43a514:	ldr	x4, [x0, #8]
  43a518:	add	x3, sp, #0x28
  43a51c:	ldr	x4, [x4, #16]
  43a520:	blr	x4
  43a524:	ldr	x1, [sp, #40]
  43a528:	bl	43a258 <ferror@plt+0x362c8>
  43a52c:	mov	w19, w0
  43a530:	ldr	x1, [sp, #40]
  43a534:	cbz	x1, 43a540 <ferror@plt+0x365b0>
  43a538:	mov	x0, x1
  43a53c:	bl	409578 <ferror@plt+0x55e8>
  43a540:	mov	w0, w19
  43a544:	ldr	x19, [sp, #16]
  43a548:	ldp	x29, x30, [sp], #48
  43a54c:	ret
  43a550:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a554:	add	x1, x1, #0x868
  43a558:	add	x1, x1, #0x4f8
  43a55c:	mov	w19, #0x3                   	// #3
  43a560:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a564:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a568:	add	x2, x2, #0xf50
  43a56c:	add	x0, x0, #0x108
  43a570:	bl	414da8 <ferror@plt+0x10e18>
  43a574:	mov	w0, w19
  43a578:	ldr	x19, [sp, #16]
  43a57c:	ldp	x29, x30, [sp], #48
  43a580:	ret
  43a584:	adrp	x1, 47a000 <ferror@plt+0x76070>
  43a588:	add	x1, x1, #0x868
  43a58c:	add	x1, x1, #0x4f8
  43a590:	mov	w19, #0x3                   	// #3
  43a594:	adrp	x2, 479000 <ferror@plt+0x75070>
  43a598:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a59c:	add	x2, x2, #0xe28
  43a5a0:	add	x0, x0, #0x108
  43a5a4:	bl	414da8 <ferror@plt+0x10e18>
  43a5a8:	mov	w0, w19
  43a5ac:	ldr	x19, [sp, #16]
  43a5b0:	ldp	x29, x30, [sp], #48
  43a5b4:	ret
  43a5b8:	mov	w1, #0x10                  	// #16
  43a5bc:	mov	w19, #0x3                   	// #3
  43a5c0:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43a5c4:	adrp	x0, 43e000 <ferror@plt+0x3a070>
  43a5c8:	add	x2, x2, #0x840
  43a5cc:	add	x0, x0, #0x108
  43a5d0:	bl	414ae8 <ferror@plt+0x10b58>
  43a5d4:	mov	w0, w19
  43a5d8:	ldr	x19, [sp, #16]
  43a5dc:	ldp	x29, x30, [sp], #48
  43a5e0:	ret
  43a5e4:	nop
  43a5e8:	stp	x29, x30, [sp, #-64]!
  43a5ec:	mov	x29, sp
  43a5f0:	stp	x21, x22, [sp, #32]
  43a5f4:	mov	x22, x0
  43a5f8:	cbz	w2, 43a684 <ferror@plt+0x366f4>
  43a5fc:	str	x23, [sp, #48]
  43a600:	sub	w23, w2, #0x1
  43a604:	add	x23, x23, #0x1
  43a608:	stp	x19, x20, [sp, #16]
  43a60c:	add	x23, x1, x23
  43a610:	mov	x19, x1
  43a614:	b	43a654 <ferror@plt+0x366c4>
  43a618:	bl	403700 <__ctype_tolower_loc@plt>
  43a61c:	ldr	x0, [x0]
  43a620:	cmp	w21, #0x5f
  43a624:	mov	w1, #0x2d                  	// #45
  43a628:	ldr	w2, [x0, x20, lsl #2]
  43a62c:	and	w2, w2, #0xff
  43a630:	b.eq	43a63c <ferror@plt+0x366ac>  // b.none
  43a634:	ldr	w1, [x0, x21, lsl #2]
  43a638:	and	w1, w1, #0xff
  43a63c:	cmp	w1, w2
  43a640:	b.ne	43a69c <ferror@plt+0x3670c>  // b.any
  43a644:	add	x19, x19, #0x1
  43a648:	add	x22, x22, #0x1
  43a64c:	cmp	x19, x23
  43a650:	b.eq	43a67c <ferror@plt+0x366ec>  // b.none
  43a654:	ldrb	w20, [x22]
  43a658:	ldrb	w21, [x19]
  43a65c:	cmp	w20, #0x5f
  43a660:	b.ne	43a618 <ferror@plt+0x36688>  // b.any
  43a664:	cmp	w21, #0x5f
  43a668:	b.eq	43a644 <ferror@plt+0x366b4>  // b.none
  43a66c:	bl	403700 <__ctype_tolower_loc@plt>
  43a670:	mov	w2, #0x2d                  	// #45
  43a674:	ldr	x0, [x0]
  43a678:	b	43a634 <ferror@plt+0x366a4>
  43a67c:	ldp	x19, x20, [sp, #16]
  43a680:	ldr	x23, [sp, #48]
  43a684:	ldrb	w0, [x22]
  43a688:	ldp	x21, x22, [sp, #32]
  43a68c:	cmp	w0, #0x0
  43a690:	cset	w0, eq  // eq = none
  43a694:	ldp	x29, x30, [sp], #64
  43a698:	ret
  43a69c:	mov	w0, #0x0                   	// #0
  43a6a0:	ldp	x19, x20, [sp, #16]
  43a6a4:	ldp	x21, x22, [sp, #32]
  43a6a8:	ldr	x23, [sp, #48]
  43a6ac:	ldp	x29, x30, [sp], #64
  43a6b0:	ret
  43a6b4:	nop
  43a6b8:	stp	x29, x30, [sp, #-112]!
  43a6bc:	mov	x29, sp
  43a6c0:	stp	x21, x22, [sp, #32]
  43a6c4:	str	x1, [sp, #96]
  43a6c8:	cbz	x0, 43a8ec <ferror@plt+0x3695c>
  43a6cc:	adrp	x1, 440000 <ferror@plt+0x3c070>
  43a6d0:	add	x1, x1, #0x7d8
  43a6d4:	stp	x19, x20, [sp, #16]
  43a6d8:	mov	x20, x0
  43a6dc:	stp	x23, x24, [sp, #48]
  43a6e0:	mov	w24, w2
  43a6e4:	bl	403930 <strcasecmp@plt>
  43a6e8:	cbz	w0, 43a834 <ferror@plt+0x368a4>
  43a6ec:	ldrb	w0, [x20]
  43a6f0:	cbz	w0, 43a8dc <ferror@plt+0x3694c>
  43a6f4:	ldr	x0, [sp, #96]
  43a6f8:	stp	x27, x28, [sp, #80]
  43a6fc:	sub	w28, w24, #0x1
  43a700:	add	x23, x0, #0x10
  43a704:	stp	x25, x26, [sp, #64]
  43a708:	lsl	x0, x28, #4
  43a70c:	adrp	x26, 47a000 <ferror@plt+0x76070>
  43a710:	add	x26, x26, #0xdf0
  43a714:	add	x23, x23, x0
  43a718:	mov	x1, x26
  43a71c:	adrp	x25, 440000 <ferror@plt+0x3c070>
  43a720:	mov	w27, #0x0                   	// #0
  43a724:	add	x25, x25, #0x2b8
  43a728:	mov	w22, #0x0                   	// #0
  43a72c:	str	x0, [sp, #104]
  43a730:	mov	x0, x20
  43a734:	bl	4038a0 <strpbrk@plt>
  43a738:	mov	x19, x0
  43a73c:	cbz	x0, 43a7dc <ferror@plt+0x3684c>
  43a740:	sub	x2, x19, x20
  43a744:	mov	x1, x20
  43a748:	mov	w21, w2
  43a74c:	mov	x0, x25
  43a750:	bl	43a5e8 <ferror@plt+0x36658>
  43a754:	cbz	w0, 43a800 <ferror@plt+0x36870>
  43a758:	mov	w27, #0x1                   	// #1
  43a75c:	ldrb	w0, [x19]
  43a760:	cbnz	w0, 43a7bc <ferror@plt+0x3682c>
  43a764:	cbz	w27, 43a8bc <ferror@plt+0x3692c>
  43a768:	mvn	w22, w22
  43a76c:	cbz	w24, 43a900 <ferror@plt+0x36970>
  43a770:	ldr	x1, [sp, #96]
  43a774:	add	x0, x1, #0x18
  43a778:	add	x20, x1, #0x8
  43a77c:	ldr	x1, [sp, #104]
  43a780:	add	x28, x0, x1
  43a784:	mov	w0, #0x0                   	// #0
  43a788:	ldr	w1, [x20], #16
  43a78c:	orr	w0, w0, w1
  43a790:	cmp	x20, x28
  43a794:	b.ne	43a788 <ferror@plt+0x367f8>  // b.any
  43a798:	ldp	x19, x20, [sp, #16]
  43a79c:	and	w22, w0, w22
  43a7a0:	ldp	x23, x24, [sp, #48]
  43a7a4:	ldp	x25, x26, [sp, #64]
  43a7a8:	ldp	x27, x28, [sp, #80]
  43a7ac:	mov	w0, w22
  43a7b0:	ldp	x21, x22, [sp, #32]
  43a7b4:	ldp	x29, x30, [sp], #112
  43a7b8:	ret
  43a7bc:	ldrb	w0, [x19, #1]
  43a7c0:	add	x20, x19, #0x1
  43a7c4:	cbz	w0, 43a764 <ferror@plt+0x367d4>
  43a7c8:	mov	x1, x26
  43a7cc:	mov	x0, x20
  43a7d0:	bl	4038a0 <strpbrk@plt>
  43a7d4:	mov	x19, x0
  43a7d8:	cbnz	x0, 43a740 <ferror@plt+0x367b0>
  43a7dc:	mov	x0, x20
  43a7e0:	bl	4034d0 <strlen@plt>
  43a7e4:	add	x19, x20, x0
  43a7e8:	mov	x1, x20
  43a7ec:	sub	x2, x19, x20
  43a7f0:	mov	x0, x25
  43a7f4:	mov	w21, w2
  43a7f8:	bl	43a5e8 <ferror@plt+0x36658>
  43a7fc:	cbnz	w0, 43a758 <ferror@plt+0x367c8>
  43a800:	cbz	w24, 43a75c <ferror@plt+0x367cc>
  43a804:	ldr	x28, [sp, #96]
  43a808:	mov	w2, w21
  43a80c:	ldr	x0, [x28]
  43a810:	mov	x1, x20
  43a814:	bl	43a5e8 <ferror@plt+0x36658>
  43a818:	cbz	w0, 43a824 <ferror@plt+0x36894>
  43a81c:	ldr	w0, [x28, #8]
  43a820:	orr	w22, w22, w0
  43a824:	add	x28, x28, #0x10
  43a828:	cmp	x28, x23
  43a82c:	b.ne	43a808 <ferror@plt+0x36878>  // b.any
  43a830:	b	43a75c <ferror@plt+0x367cc>
  43a834:	adrp	x23, 49b000 <ferror@plt+0x97070>
  43a838:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43a83c:	mov	x2, #0x17                  	// #23
  43a840:	add	x0, x0, #0xdc8
  43a844:	ldr	x3, [x23, #2352]
  43a848:	mov	x1, #0x1                   	// #1
  43a84c:	bl	403c80 <fwrite@plt>
  43a850:	cbz	w24, 43a888 <ferror@plt+0x368f8>
  43a854:	ldr	x20, [sp, #96]
  43a858:	sub	w21, w24, #0x1
  43a85c:	adrp	x19, 43e000 <ferror@plt+0x3a070>
  43a860:	add	x22, x23, #0x930
  43a864:	add	x0, x20, #0x10
  43a868:	add	x19, x19, #0x518
  43a86c:	add	x21, x0, w21, uxtw #4
  43a870:	ldr	x0, [x22]
  43a874:	mov	x1, x19
  43a878:	ldr	x2, [x20], #16
  43a87c:	bl	403f40 <fprintf@plt>
  43a880:	cmp	x21, x20
  43a884:	b.ne	43a870 <ferror@plt+0x368e0>  // b.any
  43a888:	ldr	x3, [x23, #2352]
  43a88c:	mov	x2, #0xa                   	// #10
  43a890:	mov	x1, #0x1                   	// #1
  43a894:	mov	w22, #0x0                   	// #0
  43a898:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43a89c:	add	x0, x0, #0xde0
  43a8a0:	bl	403c80 <fwrite@plt>
  43a8a4:	mov	w0, w22
  43a8a8:	ldp	x19, x20, [sp, #16]
  43a8ac:	ldp	x21, x22, [sp, #32]
  43a8b0:	ldp	x23, x24, [sp, #48]
  43a8b4:	ldp	x29, x30, [sp], #112
  43a8b8:	ret
  43a8bc:	mov	w0, w22
  43a8c0:	ldp	x19, x20, [sp, #16]
  43a8c4:	ldp	x21, x22, [sp, #32]
  43a8c8:	ldp	x23, x24, [sp, #48]
  43a8cc:	ldp	x25, x26, [sp, #64]
  43a8d0:	ldp	x27, x28, [sp, #80]
  43a8d4:	ldp	x29, x30, [sp], #112
  43a8d8:	ret
  43a8dc:	mov	w22, #0x0                   	// #0
  43a8e0:	ldp	x19, x20, [sp, #16]
  43a8e4:	ldp	x23, x24, [sp, #48]
  43a8e8:	b	43a7ac <ferror@plt+0x3681c>
  43a8ec:	mov	w22, #0x0                   	// #0
  43a8f0:	mov	w0, w22
  43a8f4:	ldp	x21, x22, [sp, #32]
  43a8f8:	ldp	x29, x30, [sp], #112
  43a8fc:	ret
  43a900:	mov	w22, #0x0                   	// #0
  43a904:	ldp	x19, x20, [sp, #16]
  43a908:	ldp	x23, x24, [sp, #48]
  43a90c:	ldp	x25, x26, [sp, #64]
  43a910:	ldp	x27, x28, [sp, #80]
  43a914:	b	43a7ac <ferror@plt+0x3681c>
  43a918:	stp	x29, x30, [sp, #-128]!
  43a91c:	cmp	x2, #0x1
  43a920:	mov	x29, sp
  43a924:	str	x1, [sp, #96]
  43a928:	b.ls	43aa70 <ferror@plt+0x36ae0>  // b.plast
  43a92c:	stp	x23, x24, [sp, #48]
  43a930:	mov	x23, x2
  43a934:	ldr	x24, [x0]
  43a938:	stp	x19, x20, [sp, #16]
  43a93c:	lsr	x20, x2, #1
  43a940:	stp	x21, x22, [sp, #32]
  43a944:	mov	x22, x0
  43a948:	sub	x19, x2, x20
  43a94c:	mul	x3, x24, x20
  43a950:	mov	x2, x20
  43a954:	stp	x25, x26, [sp, #64]
  43a958:	stp	x27, x28, [sp, #80]
  43a95c:	add	x28, x1, x3
  43a960:	str	x3, [sp, #104]
  43a964:	ldp	x25, x26, [x0, #16]
  43a968:	ldr	x21, [x0, #32]
  43a96c:	bl	43a918 <ferror@plt+0x36988>
  43a970:	mov	x0, x22
  43a974:	mov	x2, x19
  43a978:	mov	x1, x28
  43a97c:	bl	43a918 <ferror@plt+0x36988>
  43a980:	ldr	x0, [x22, #8]
  43a984:	ldr	x3, [sp, #104]
  43a988:	cmp	x0, #0x2
  43a98c:	b.eq	43ab20 <ferror@plt+0x36b90>  // b.none
  43a990:	b.hi	43aa20 <ferror@plt+0x36a90>  // b.pmore
  43a994:	cbz	x0, 43aa78 <ferror@plt+0x36ae8>
  43a998:	ldr	x27, [sp, #96]
  43a99c:	cbnz	x19, 43a9bc <ferror@plt+0x36a2c>
  43a9a0:	b	43abb8 <ferror@plt+0x36c28>
  43a9a4:	ldr	x0, [x28], #8
  43a9a8:	str	x0, [x21], #8
  43a9ac:	sub	x19, x19, #0x1
  43a9b0:	cmp	x20, #0x0
  43a9b4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43a9b8:	b.eq	43a9f0 <ferror@plt+0x36a60>  // b.none
  43a9bc:	mov	x2, x26
  43a9c0:	mov	x1, x28
  43a9c4:	mov	x0, x27
  43a9c8:	blr	x25
  43a9cc:	cmp	w0, #0x0
  43a9d0:	b.gt	43a9a4 <ferror@plt+0x36a14>
  43a9d4:	ldr	x0, [x27], #8
  43a9d8:	sub	x20, x20, #0x1
  43a9dc:	str	x0, [x21], #8
  43a9e0:	cmp	x20, #0x0
  43a9e4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43a9e8:	b.ne	43a9bc <ferror@plt+0x36a2c>  // b.any
  43a9ec:	nop
  43a9f0:	cbnz	x20, 43abb4 <ferror@plt+0x36c24>
  43a9f4:	sub	x2, x23, x19
  43a9f8:	ldp	x19, x20, [sp, #16]
  43a9fc:	mul	x2, x2, x24
  43aa00:	ldr	x1, [x22, #32]
  43aa04:	ldp	x21, x22, [sp, #32]
  43aa08:	ldp	x23, x24, [sp, #48]
  43aa0c:	ldp	x25, x26, [sp, #64]
  43aa10:	ldp	x27, x28, [sp, #80]
  43aa14:	ldr	x0, [sp, #96]
  43aa18:	ldp	x29, x30, [sp], #128
  43aa1c:	b	403460 <memcpy@plt>
  43aa20:	cmp	x0, #0x3
  43aa24:	ldr	x27, [sp, #96]
  43aa28:	b.ne	43aac0 <ferror@plt+0x36b30>  // b.any
  43aa2c:	cbnz	x19, 43aa4c <ferror@plt+0x36abc>
  43aa30:	b	43abb8 <ferror@plt+0x36c28>
  43aa34:	ldr	x0, [x28], #8
  43aa38:	sub	x19, x19, #0x1
  43aa3c:	str	x0, [x21], #8
  43aa40:	cmp	x20, #0x0
  43aa44:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43aa48:	b.eq	43a9f0 <ferror@plt+0x36a60>  // b.none
  43aa4c:	ldr	x0, [x27]
  43aa50:	mov	x2, x26
  43aa54:	ldr	x1, [x28]
  43aa58:	blr	x25
  43aa5c:	cmp	w0, #0x0
  43aa60:	b.gt	43aa34 <ferror@plt+0x36aa4>
  43aa64:	sub	x20, x20, #0x1
  43aa68:	ldr	x0, [x27], #8
  43aa6c:	b	43aa3c <ferror@plt+0x36aac>
  43aa70:	ldp	x29, x30, [sp], #128
  43aa74:	ret
  43aa78:	ldr	x27, [sp, #96]
  43aa7c:	cbnz	x19, 43aa9c <ferror@plt+0x36b0c>
  43aa80:	b	43abb8 <ferror@plt+0x36c28>
  43aa84:	ldr	w0, [x28], #4
  43aa88:	sub	x19, x19, #0x1
  43aa8c:	str	w0, [x21], #4
  43aa90:	cmp	x20, #0x0
  43aa94:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43aa98:	b.eq	43a9f0 <ferror@plt+0x36a60>  // b.none
  43aa9c:	mov	x2, x26
  43aaa0:	mov	x1, x28
  43aaa4:	mov	x0, x27
  43aaa8:	blr	x25
  43aaac:	cmp	w0, #0x0
  43aab0:	b.gt	43aa84 <ferror@plt+0x36af4>
  43aab4:	ldr	w0, [x27], #4
  43aab8:	sub	x20, x20, #0x1
  43aabc:	b	43aa8c <ferror@plt+0x36afc>
  43aac0:	cbnz	x19, 43aae4 <ferror@plt+0x36b54>
  43aac4:	b	43abb8 <ferror@plt+0x36c28>
  43aac8:	add	x28, x28, x24
  43aacc:	sub	x19, x19, #0x1
  43aad0:	mov	x2, x24
  43aad4:	bl	403460 <memcpy@plt>
  43aad8:	cmp	x20, #0x0
  43aadc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43aae0:	b.eq	43a9f0 <ferror@plt+0x36a60>  // b.none
  43aae4:	mov	x1, x28
  43aae8:	mov	x2, x26
  43aaec:	mov	x0, x27
  43aaf0:	blr	x25
  43aaf4:	mov	x1, x28
  43aaf8:	cmp	w0, #0x0
  43aafc:	mov	x0, x21
  43ab00:	add	x21, x21, x24
  43ab04:	b.gt	43aac8 <ferror@plt+0x36b38>
  43ab08:	mov	x1, x27
  43ab0c:	sub	x20, x20, #0x1
  43ab10:	mov	x2, x24
  43ab14:	add	x27, x27, x24
  43ab18:	bl	403460 <memcpy@plt>
  43ab1c:	b	43aad8 <ferror@plt+0x36b48>
  43ab20:	sub	x6, x24, #0x1
  43ab24:	mov	x7, x21
  43ab28:	ldr	x27, [sp, #96]
  43ab2c:	lsr	x6, x6, #3
  43ab30:	cbz	x19, 43abb8 <ferror@plt+0x36c28>
  43ab34:	nop
  43ab38:	stp	x7, x7, [sp, #104]
  43ab3c:	mov	x2, x26
  43ab40:	mov	x1, x28
  43ab44:	str	x6, [sp, #120]
  43ab48:	mov	x0, x27
  43ab4c:	blr	x25
  43ab50:	cmp	w0, #0x0
  43ab54:	ldp	x5, x7, [sp, #104]
  43ab58:	ldr	x6, [sp, #120]
  43ab5c:	add	x7, x7, x24
  43ab60:	mov	x21, x7
  43ab64:	b.le	43aba4 <ferror@plt+0x36c14>
  43ab68:	mov	x1, x28
  43ab6c:	sub	x19, x19, #0x1
  43ab70:	add	x28, x28, x24
  43ab74:	cmp	x7, x5
  43ab78:	mov	x3, #0x0                   	// #0
  43ab7c:	b.ls	43ab94 <ferror@plt+0x36c04>  // b.plast
  43ab80:	ldr	x0, [x1, x3, lsl #3]
  43ab84:	str	x0, [x5, x3, lsl #3]
  43ab88:	cmp	x3, x6
  43ab8c:	add	x3, x3, #0x1
  43ab90:	b.ne	43ab80 <ferror@plt+0x36bf0>  // b.any
  43ab94:	cmp	x20, #0x0
  43ab98:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  43ab9c:	b.ne	43ab38 <ferror@plt+0x36ba8>  // b.any
  43aba0:	b	43a9f0 <ferror@plt+0x36a60>
  43aba4:	mov	x1, x27
  43aba8:	sub	x20, x20, #0x1
  43abac:	add	x27, x27, x24
  43abb0:	b	43ab74 <ferror@plt+0x36be4>
  43abb4:	mul	x3, x20, x24
  43abb8:	mov	x2, x3
  43abbc:	mov	x1, x27
  43abc0:	mov	x0, x21
  43abc4:	bl	403460 <memcpy@plt>
  43abc8:	b	43a9f4 <ferror@plt+0x36a64>
  43abcc:	nop
  43abd0:	stp	x29, x30, [sp, #-144]!
  43abd4:	cmp	x2, #0x20
  43abd8:	mov	x29, sp
  43abdc:	stp	x23, x24, [sp, #48]
  43abe0:	mov	x24, x1
  43abe4:	add	x1, x2, x1, lsl #4
  43abe8:	stp	x27, x28, [sp, #80]
  43abec:	mov	x27, x2
  43abf0:	mul	x2, x24, x2
  43abf4:	stp	x19, x20, [sp, #16]
  43abf8:	mov	x23, x0
  43abfc:	csel	x0, x1, x2, hi  // hi = pmore
  43ac00:	stp	x21, x22, [sp, #32]
  43ac04:	mov	x20, x3
  43ac08:	mov	x19, x4
  43ac0c:	stp	x25, x26, [sp, #64]
  43ac10:	cmp	x0, #0x3ff
  43ac14:	b.hi	43ad9c <ferror@plt+0x36e0c>  // b.pmore
  43ac18:	add	x0, x0, #0xf
  43ac1c:	mov	x26, #0x0                   	// #0
  43ac20:	and	x0, x0, #0xfffffffffffffff0
  43ac24:	sub	sp, sp, x0
  43ac28:	mov	x0, sp
  43ac2c:	str	x0, [x29, #136]
  43ac30:	mov	x0, #0x4                   	// #4
  43ac34:	stp	x27, x0, [x29, #104]
  43ac38:	cmp	x27, #0x20
  43ac3c:	stp	x20, x19, [x29, #120]
  43ac40:	b.ls	43ad28 <ferror@plt+0x36d98>  // b.plast
  43ac44:	ldr	x28, [x29, #136]
  43ac48:	lsl	x1, x24, #3
  43ac4c:	add	x28, x28, x1
  43ac50:	add	x25, x28, x1
  43ac54:	cmp	x28, x25
  43ac58:	b.cs	43adac <ferror@plt+0x36e1c>  // b.hs, b.nlast
  43ac5c:	mov	x2, x28
  43ac60:	mov	x0, x23
  43ac64:	nop
  43ac68:	str	x0, [x2], #8
  43ac6c:	add	x0, x0, x27
  43ac70:	cmp	x25, x2
  43ac74:	b.hi	43ac68 <ferror@plt+0x36cd8>  // b.pmore
  43ac78:	ldr	x0, [x29, #136]
  43ac7c:	add	x1, x0, x1
  43ac80:	mov	x4, #0x8                   	// #8
  43ac84:	mov	x3, #0x3                   	// #3
  43ac88:	mov	x2, x24
  43ac8c:	add	x0, x29, #0x68
  43ac90:	mov	x21, x23
  43ac94:	mov	x22, #0x0                   	// #0
  43ac98:	stp	x4, x3, [x29, #104]
  43ac9c:	bl	43a918 <ferror@plt+0x36988>
  43aca0:	cbnz	x24, 43acb8 <ferror@plt+0x36d28>
  43aca4:	b	43ad40 <ferror@plt+0x36db0>
  43aca8:	add	x22, x22, #0x1
  43acac:	add	x21, x21, x27
  43acb0:	cmp	x24, x22
  43acb4:	b.eq	43ad40 <ferror@plt+0x36db0>  // b.none
  43acb8:	ldr	x19, [x28, x22, lsl #3]
  43acbc:	cmp	x19, x21
  43acc0:	b.eq	43aca8 <ferror@plt+0x36d18>  // b.none
  43acc4:	mov	x2, x27
  43acc8:	mov	x1, x21
  43accc:	mov	x0, x25
  43acd0:	bl	403460 <memcpy@plt>
  43acd4:	mov	x20, x22
  43acd8:	mov	x0, x21
  43acdc:	b	43ace4 <ferror@plt+0x36d54>
  43ace0:	mov	x19, x1
  43ace4:	sub	x3, x19, x23
  43ace8:	mov	x4, x20
  43acec:	mov	x2, x27
  43acf0:	mov	x1, x19
  43acf4:	udiv	x20, x3, x27
  43acf8:	str	x0, [x28, x4, lsl #3]
  43acfc:	bl	403460 <memcpy@plt>
  43ad00:	mov	x0, x19
  43ad04:	ldr	x1, [x28, x20, lsl #3]
  43ad08:	add	x2, x28, x20, lsl #3
  43ad0c:	cmp	x1, x21
  43ad10:	b.ne	43ace0 <ferror@plt+0x36d50>  // b.any
  43ad14:	str	x19, [x2]
  43ad18:	mov	x1, x25
  43ad1c:	mov	x2, x27
  43ad20:	bl	403460 <memcpy@plt>
  43ad24:	b	43aca8 <ferror@plt+0x36d18>
  43ad28:	tst	x27, #0x3
  43ad2c:	b.eq	43ad68 <ferror@plt+0x36dd8>  // b.none
  43ad30:	mov	x2, x24
  43ad34:	mov	x1, x23
  43ad38:	add	x0, x29, #0x68
  43ad3c:	bl	43a918 <ferror@plt+0x36988>
  43ad40:	mov	x0, x26
  43ad44:	bl	413678 <ferror@plt+0xf6e8>
  43ad48:	mov	sp, x29
  43ad4c:	ldp	x19, x20, [sp, #16]
  43ad50:	ldp	x21, x22, [sp, #32]
  43ad54:	ldp	x23, x24, [sp, #48]
  43ad58:	ldp	x25, x26, [sp, #64]
  43ad5c:	ldp	x27, x28, [sp, #80]
  43ad60:	ldp	x29, x30, [sp], #144
  43ad64:	ret
  43ad68:	tst	x23, #0x3
  43ad6c:	b.ne	43ad30 <ferror@plt+0x36da0>  // b.any
  43ad70:	cmp	x27, #0x4
  43ad74:	b.eq	43adb4 <ferror@plt+0x36e24>  // b.none
  43ad78:	cmp	x27, #0x8
  43ad7c:	b.eq	43adbc <ferror@plt+0x36e2c>  // b.none
  43ad80:	tst	x27, #0x7
  43ad84:	b.ne	43ad30 <ferror@plt+0x36da0>  // b.any
  43ad88:	tst	x23, #0x7
  43ad8c:	b.ne	43ad30 <ferror@plt+0x36da0>  // b.any
  43ad90:	mov	x0, #0x2                   	// #2
  43ad94:	str	x0, [x29, #112]
  43ad98:	b	43ad30 <ferror@plt+0x36da0>
  43ad9c:	bl	413538 <ferror@plt+0xf5a8>
  43ada0:	mov	x26, x0
  43ada4:	str	x0, [x29, #136]
  43ada8:	b	43ac30 <ferror@plt+0x36ca0>
  43adac:	mov	x1, x28
  43adb0:	b	43ac80 <ferror@plt+0x36cf0>
  43adb4:	str	xzr, [x29, #112]
  43adb8:	b	43ad30 <ferror@plt+0x36da0>
  43adbc:	tst	x23, #0x7
  43adc0:	b.ne	43ad30 <ferror@plt+0x36da0>  // b.any
  43adc4:	mov	x0, #0x1                   	// #1
  43adc8:	str	x0, [x29, #112]
  43adcc:	b	43ad30 <ferror@plt+0x36da0>
  43add0:	sxtw	x1, w1
  43add4:	b	43abd0 <ferror@plt+0x36c40>
  43add8:	stp	x29, x30, [sp, #-208]!
  43addc:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43ade0:	add	x0, x0, #0xeb8
  43ade4:	mov	x29, sp
  43ade8:	stp	x19, x20, [sp, #16]
  43adec:	stp	x21, x22, [sp, #32]
  43adf0:	bl	403e90 <getenv@plt>
  43adf4:	cbz	x0, 43b004 <ferror@plt+0x37074>
  43adf8:	ldrb	w1, [x0]
  43adfc:	mov	x19, x0
  43ae00:	cbz	w1, 43af94 <ferror@plt+0x37004>
  43ae04:	bl	4034d0 <strlen@plt>
  43ae08:	mov	x20, x0
  43ae0c:	mov	x0, #0xe                   	// #14
  43ae10:	cbnz	x20, 43b01c <ferror@plt+0x3708c>
  43ae14:	bl	403790 <malloc@plt>
  43ae18:	mov	x22, x0
  43ae1c:	cbz	x0, 43b040 <ferror@plt+0x370b0>
  43ae20:	mov	x1, x19
  43ae24:	mov	x2, x20
  43ae28:	bl	403460 <memcpy@plt>
  43ae2c:	adrp	x2, 47a000 <ferror@plt+0x76070>
  43ae30:	add	x2, x2, #0xec8
  43ae34:	add	x3, x22, x20
  43ae38:	mov	x0, x22
  43ae3c:	adrp	x1, 441000 <ferror@plt+0x3d070>
  43ae40:	add	x1, x1, #0x868
  43ae44:	ldr	x4, [x2]
  43ae48:	str	x4, [x22, x20]
  43ae4c:	ldur	x2, [x2, #6]
  43ae50:	stur	x2, [x3, #6]
  43ae54:	bl	403780 <fopen@plt>
  43ae58:	mov	x19, x0
  43ae5c:	cbz	x0, 43aff8 <ferror@plt+0x37068>
  43ae60:	stp	x23, x24, [sp, #48]
  43ae64:	adrp	x23, 47a000 <ferror@plt+0x76070>
  43ae68:	add	x23, x23, #0xed8
  43ae6c:	mov	x20, #0x0                   	// #0
  43ae70:	mov	x21, #0x0                   	// #0
  43ae74:	mov	x24, #0xfffffffffffffffe    	// #-2
  43ae78:	stp	x25, x26, [sp, #64]
  43ae7c:	str	x27, [sp, #80]
  43ae80:	mov	x0, x19
  43ae84:	bl	403980 <getc@plt>
  43ae88:	cmn	w0, #0x1
  43ae8c:	b.eq	43af54 <ferror@plt+0x36fc4>  // b.none
  43ae90:	cmp	w0, #0x20
  43ae94:	sub	w2, w0, #0x9
  43ae98:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  43ae9c:	b.ls	43ae80 <ferror@plt+0x36ef0>  // b.plast
  43aea0:	cmp	w0, #0x23
  43aea4:	b.eq	43af38 <ferror@plt+0x36fa8>  // b.none
  43aea8:	mov	x1, x19
  43aeac:	bl	403ba0 <ungetc@plt>
  43aeb0:	add	x3, sp, #0x98
  43aeb4:	add	x2, sp, #0x60
  43aeb8:	mov	x1, x23
  43aebc:	mov	x0, x19
  43aec0:	bl	4037f0 <__isoc99_fscanf@plt>
  43aec4:	cmp	w0, #0x1
  43aec8:	b.le	43af54 <ferror@plt+0x36fc4>
  43aecc:	add	x0, sp, #0x60
  43aed0:	bl	4034d0 <strlen@plt>
  43aed4:	mov	x27, x0
  43aed8:	add	x0, sp, #0x98
  43aedc:	bl	4034d0 <strlen@plt>
  43aee0:	mov	x26, x0
  43aee4:	cbnz	x20, 43afcc <ferror@plt+0x3703c>
  43aee8:	add	x0, x27, x0
  43aeec:	add	x20, x0, #0x2
  43aef0:	add	x0, x0, #0x3
  43aef4:	bl	403790 <malloc@plt>
  43aef8:	mov	x25, x0
  43aefc:	cbz	x25, 43b064 <ferror@plt+0x370d4>
  43af00:	sub	x21, x20, x26
  43af04:	sub	x0, x24, x27
  43af08:	add	x0, x0, x21
  43af0c:	add	x2, x27, #0x1
  43af10:	add	x1, sp, #0x60
  43af14:	add	x0, x25, x0
  43af18:	bl	403460 <memcpy@plt>
  43af1c:	sub	x0, x21, #0x1
  43af20:	add	x2, x26, #0x1
  43af24:	add	x0, x25, x0
  43af28:	mov	x21, x25
  43af2c:	add	x1, sp, #0x98
  43af30:	bl	403460 <memcpy@plt>
  43af34:	b	43ae80 <ferror@plt+0x36ef0>
  43af38:	mov	x0, x19
  43af3c:	bl	403980 <getc@plt>
  43af40:	cmp	w0, #0xa
  43af44:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  43af48:	b.ne	43af38 <ferror@plt+0x36fa8>  // b.any
  43af4c:	cmn	w0, #0x1
  43af50:	b.ne	43ae80 <ferror@plt+0x36ef0>  // b.any
  43af54:	mov	x0, x19
  43af58:	bl	403740 <fclose@plt>
  43af5c:	cbz	x20, 43afec <ferror@plt+0x3705c>
  43af60:	strb	wzr, [x21, x20]
  43af64:	ldp	x23, x24, [sp, #48]
  43af68:	ldp	x25, x26, [sp, #64]
  43af6c:	ldr	x27, [sp, #80]
  43af70:	mov	x0, x22
  43af74:	bl	403b90 <free@plt>
  43af78:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43af7c:	ldp	x19, x20, [sp, #16]
  43af80:	str	x21, [x0, #56]
  43af84:	mov	x0, x21
  43af88:	ldp	x21, x22, [sp, #32]
  43af8c:	ldp	x29, x30, [sp], #208
  43af90:	ret
  43af94:	adrp	x19, 47a000 <ferror@plt+0x76070>
  43af98:	add	x19, x19, #0xea8
  43af9c:	mov	x0, #0x17                  	// #23
  43afa0:	mov	x20, #0x9                   	// #9
  43afa4:	mov	x21, #0x8                   	// #8
  43afa8:	bl	403790 <malloc@plt>
  43afac:	mov	x22, x0
  43afb0:	cbz	x0, 43b040 <ferror@plt+0x370b0>
  43afb4:	mov	x1, x19
  43afb8:	mov	x2, x21
  43afbc:	bl	403460 <memcpy@plt>
  43afc0:	mov	w0, #0x2f                  	// #47
  43afc4:	strb	w0, [x22, x21]
  43afc8:	b	43ae2c <ferror@plt+0x36e9c>
  43afcc:	add	x1, x27, x0
  43afd0:	mov	x0, x21
  43afd4:	add	x1, x1, x20
  43afd8:	add	x20, x1, #0x2
  43afdc:	add	x1, x1, #0x3
  43afe0:	bl	403960 <realloc@plt>
  43afe4:	mov	x25, x0
  43afe8:	b	43aefc <ferror@plt+0x36f6c>
  43afec:	ldp	x23, x24, [sp, #48]
  43aff0:	ldp	x25, x26, [sp, #64]
  43aff4:	ldr	x27, [sp, #80]
  43aff8:	adrp	x21, 43b000 <ferror@plt+0x37070>
  43affc:	add	x21, x21, #0xe10
  43b000:	b	43af70 <ferror@plt+0x36fe0>
  43b004:	adrp	x19, 47a000 <ferror@plt+0x76070>
  43b008:	mov	x0, #0x17                  	// #23
  43b00c:	add	x19, x19, #0xea8
  43b010:	mov	x20, #0x9                   	// #9
  43b014:	mov	x21, #0x8                   	// #8
  43b018:	b	43afa8 <ferror@plt+0x37018>
  43b01c:	add	x1, x19, x20
  43b020:	add	x0, x20, x0
  43b024:	ldurb	w1, [x1, #-1]
  43b028:	cmp	w1, #0x2f
  43b02c:	b.eq	43ae14 <ferror@plt+0x36e84>  // b.none
  43b030:	add	x0, x20, #0xf
  43b034:	mov	x21, x20
  43b038:	add	x20, x20, #0x1
  43b03c:	b	43afa8 <ferror@plt+0x37018>
  43b040:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43b044:	adrp	x21, 43b000 <ferror@plt+0x37070>
  43b048:	add	x21, x21, #0xe10
  43b04c:	str	x21, [x0, #56]
  43b050:	mov	x0, x21
  43b054:	ldp	x19, x20, [sp, #16]
  43b058:	ldp	x21, x22, [sp, #32]
  43b05c:	ldp	x29, x30, [sp], #208
  43b060:	ret
  43b064:	cbz	x21, 43b070 <ferror@plt+0x370e0>
  43b068:	mov	x0, x21
  43b06c:	bl	403b90 <free@plt>
  43b070:	mov	x0, x19
  43b074:	adrp	x21, 43b000 <ferror@plt+0x37070>
  43b078:	bl	403740 <fclose@plt>
  43b07c:	add	x21, x21, #0xe10
  43b080:	ldp	x23, x24, [sp, #48]
  43b084:	ldp	x25, x26, [sp, #64]
  43b088:	ldr	x27, [sp, #80]
  43b08c:	b	43af70 <ferror@plt+0x36fe0>
  43b090:	adrp	x0, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43b094:	ldr	x0, [x0, #56]
  43b098:	cbz	x0, 43b0a0 <ferror@plt+0x37110>
  43b09c:	ret
  43b0a0:	b	43add8 <ferror@plt+0x36e48>
  43b0a4:	nop
  43b0a8:	mov	w0, #0xe                   	// #14
  43b0ac:	b	403770 <nl_langinfo@plt>
  43b0b0:	stp	x29, x30, [sp, #-48]!
  43b0b4:	adrp	x2, 49c000 <__environ@@GLIBC_2.17+0x6c0>
  43b0b8:	mov	x29, sp
  43b0bc:	stp	x19, x20, [sp, #16]
  43b0c0:	ldr	x20, [x2, #56]
  43b0c4:	str	x21, [sp, #32]
  43b0c8:	mov	x21, x0
  43b0cc:	adrp	x0, 43b000 <ferror@plt+0x37070>
  43b0d0:	cmp	x21, #0x0
  43b0d4:	add	x0, x0, #0xe10
  43b0d8:	csel	x21, x0, x21, eq  // eq = none
  43b0dc:	cbz	x20, 43b16c <ferror@plt+0x371dc>
  43b0e0:	ldrb	w19, [x20]
  43b0e4:	cbnz	w19, 43b110 <ferror@plt+0x37180>
  43b0e8:	b	43b148 <ferror@plt+0x371b8>
  43b0ec:	bl	4034d0 <strlen@plt>
  43b0f0:	add	x19, x0, #0x1
  43b0f4:	add	x19, x20, x19
  43b0f8:	mov	x0, x19
  43b0fc:	bl	4034d0 <strlen@plt>
  43b100:	add	x0, x0, #0x1
  43b104:	add	x20, x19, x0
  43b108:	ldrb	w19, [x19, x0]
  43b10c:	cbz	w19, 43b148 <ferror@plt+0x371b8>
  43b110:	mov	x1, x20
  43b114:	mov	x0, x21
  43b118:	bl	403ad0 <strcmp@plt>
  43b11c:	mov	w1, w0
  43b120:	mov	x0, x20
  43b124:	cbz	w1, 43b138 <ferror@plt+0x371a8>
  43b128:	cmp	w19, #0x2a
  43b12c:	b.ne	43b0ec <ferror@plt+0x3715c>  // b.any
  43b130:	ldrb	w1, [x20, #1]
  43b134:	cbnz	w1, 43b0ec <ferror@plt+0x3715c>
  43b138:	mov	x0, x20
  43b13c:	bl	4034d0 <strlen@plt>
  43b140:	add	x21, x0, #0x1
  43b144:	add	x21, x20, x21
  43b148:	ldrb	w1, [x21]
  43b14c:	adrp	x0, 47a000 <ferror@plt+0x76070>
  43b150:	add	x0, x0, #0xee8
  43b154:	cmp	w1, #0x0
  43b158:	csel	x0, x0, x21, eq  // eq = none
  43b15c:	ldp	x19, x20, [sp, #16]
  43b160:	ldr	x21, [sp, #32]
  43b164:	ldp	x29, x30, [sp], #48
  43b168:	ret
  43b16c:	bl	43add8 <ferror@plt+0x36e48>
  43b170:	mov	x20, x0
  43b174:	b	43b0e0 <ferror@plt+0x37150>
  43b178:	stp	x29, x30, [sp, #-48]!
  43b17c:	mov	x29, sp
  43b180:	str	q0, [sp, #16]
  43b184:	str	q1, [sp, #32]
  43b188:	ldp	x6, x1, [sp, #16]
  43b18c:	ldp	x7, x0, [sp, #32]
  43b190:	mrs	x2, fpcr
  43b194:	ubfx	x4, x1, #48, #15
  43b198:	lsr	x2, x1, #63
  43b19c:	lsr	x3, x0, #63
  43b1a0:	ubfx	x9, x0, #0, #48
  43b1a4:	mov	x5, #0x7fff                	// #32767
  43b1a8:	mov	x10, x6
  43b1ac:	cmp	x4, x5
  43b1b0:	and	w2, w2, #0xff
  43b1b4:	ubfx	x1, x1, #0, #48
  43b1b8:	and	w3, w3, #0xff
  43b1bc:	ubfx	x0, x0, #48, #15
  43b1c0:	b.eq	43b1f4 <ferror@plt+0x37264>  // b.none
  43b1c4:	cmp	x0, x5
  43b1c8:	b.eq	43b1e0 <ferror@plt+0x37250>  // b.none
  43b1cc:	cmp	x4, x0
  43b1d0:	mov	w0, #0x1                   	// #1
  43b1d4:	b.eq	43b20c <ferror@plt+0x3727c>  // b.none
  43b1d8:	ldp	x29, x30, [sp], #48
  43b1dc:	ret
  43b1e0:	orr	x8, x9, x7
  43b1e4:	cbnz	x8, 43b270 <ferror@plt+0x372e0>
  43b1e8:	mov	w0, #0x1                   	// #1
  43b1ec:	ldp	x29, x30, [sp], #48
  43b1f0:	ret
  43b1f4:	orr	x5, x1, x6
  43b1f8:	cbnz	x5, 43b240 <ferror@plt+0x372b0>
  43b1fc:	cmp	x0, x4
  43b200:	b.ne	43b1e8 <ferror@plt+0x37258>  // b.any
  43b204:	orr	x8, x9, x7
  43b208:	cbnz	x8, 43b270 <ferror@plt+0x372e0>
  43b20c:	cmp	x1, x9
  43b210:	mov	w0, #0x1                   	// #1
  43b214:	ccmp	x6, x7, #0x0, eq  // eq = none
  43b218:	b.ne	43b1d8 <ferror@plt+0x37248>  // b.any
  43b21c:	cmp	w2, w3
  43b220:	mov	w0, #0x0                   	// #0
  43b224:	b.eq	43b1d8 <ferror@plt+0x37248>  // b.none
  43b228:	mov	w0, #0x1                   	// #1
  43b22c:	cbnz	x4, 43b1d8 <ferror@plt+0x37248>
  43b230:	orr	x1, x1, x10
  43b234:	cmp	x1, #0x0
  43b238:	cset	w0, ne  // ne = any
  43b23c:	b	43b1d8 <ferror@plt+0x37248>
  43b240:	tst	x1, #0x800000000000
  43b244:	b.ne	43b25c <ferror@plt+0x372cc>  // b.any
  43b248:	mov	w0, #0x1                   	// #1
  43b24c:	bl	43bae8 <ferror@plt+0x37b58>
  43b250:	mov	w0, #0x1                   	// #1
  43b254:	ldp	x29, x30, [sp], #48
  43b258:	ret
  43b25c:	cmp	x0, x4
  43b260:	mov	w0, #0x1                   	// #1
  43b264:	b.ne	43b1d8 <ferror@plt+0x37248>  // b.any
  43b268:	orr	x8, x9, x7
  43b26c:	cbz	x8, 43b1d8 <ferror@plt+0x37248>
  43b270:	tst	x9, #0x800000000000
  43b274:	b.eq	43b248 <ferror@plt+0x372b8>  // b.none
  43b278:	b	43b1e8 <ferror@plt+0x37258>
  43b27c:	nop
  43b280:	cmp	w0, #0x0
  43b284:	cbz	w0, 43b2d0 <ferror@plt+0x37340>
  43b288:	cneg	w1, w0, lt  // lt = tstop
  43b28c:	mov	w4, #0x403e                	// #16446
  43b290:	clz	x3, x1
  43b294:	mov	w2, #0x402f                	// #16431
  43b298:	sub	w4, w4, w3
  43b29c:	lsr	w0, w0, #31
  43b2a0:	sub	w2, w2, w4
  43b2a4:	mov	x3, #0x0                   	// #0
  43b2a8:	and	w4, w4, #0x7fff
  43b2ac:	lsl	x1, x1, x2
  43b2b0:	and	x1, x1, #0xffffffffffff
  43b2b4:	orr	w0, w4, w0, lsl #15
  43b2b8:	mov	x2, #0x0                   	// #0
  43b2bc:	bfxil	x3, x1, #0, #48
  43b2c0:	fmov	d0, x2
  43b2c4:	bfi	x3, x0, #48, #16
  43b2c8:	fmov	v0.d[1], x3
  43b2cc:	ret
  43b2d0:	mov	w4, #0x0                   	// #0
  43b2d4:	mov	x1, #0x0                   	// #0
  43b2d8:	mov	w0, #0x0                   	// #0
  43b2dc:	mov	x3, #0x0                   	// #0
  43b2e0:	orr	w0, w4, w0, lsl #15
  43b2e4:	bfxil	x3, x1, #0, #48
  43b2e8:	mov	x2, #0x0                   	// #0
  43b2ec:	fmov	d0, x2
  43b2f0:	bfi	x3, x0, #48, #16
  43b2f4:	fmov	v0.d[1], x3
  43b2f8:	ret
  43b2fc:	nop
  43b300:	cbz	w0, 43b344 <ferror@plt+0x373b4>
  43b304:	mov	w0, w0
  43b308:	mov	w1, #0x403e                	// #16446
  43b30c:	clz	x3, x0
  43b310:	mov	w2, #0x402f                	// #16431
  43b314:	sub	w1, w1, w3
  43b318:	mov	x3, #0x0                   	// #0
  43b31c:	sub	w2, w2, w1
  43b320:	and	w1, w1, #0x7fff
  43b324:	lsl	x0, x0, x2
  43b328:	and	x0, x0, #0xffffffffffff
  43b32c:	mov	x2, #0x0                   	// #0
  43b330:	fmov	d0, x2
  43b334:	bfxil	x3, x0, #0, #48
  43b338:	bfi	x3, x1, #48, #16
  43b33c:	fmov	v0.d[1], x3
  43b340:	ret
  43b344:	mov	x0, #0x0                   	// #0
  43b348:	mov	x3, #0x0                   	// #0
  43b34c:	bfxil	x3, x0, #0, #48
  43b350:	mov	x2, #0x0                   	// #0
  43b354:	fmov	d0, x2
  43b358:	mov	w1, #0x0                   	// #0
  43b35c:	bfi	x3, x1, #48, #16
  43b360:	fmov	v0.d[1], x3
  43b364:	ret
  43b368:	stp	x29, x30, [sp, #-48]!
  43b36c:	mov	x29, sp
  43b370:	str	x19, [sp, #16]
  43b374:	str	q0, [sp, #32]
  43b378:	ldp	x2, x0, [sp, #32]
  43b37c:	mrs	x1, fpcr
  43b380:	ubfx	x19, x0, #48, #15
  43b384:	mov	x3, #0x3ffe                	// #16382
  43b388:	ubfx	x4, x0, #0, #48
  43b38c:	cmp	x19, x3
  43b390:	b.gt	43b3b8 <ferror@plt+0x37428>
  43b394:	cbnz	x19, 43b458 <ferror@plt+0x374c8>
  43b398:	orr	x2, x4, x2
  43b39c:	cbz	x2, 43b3a8 <ferror@plt+0x37418>
  43b3a0:	mov	w0, #0x10                  	// #16
  43b3a4:	bl	43bae8 <ferror@plt+0x37b58>
  43b3a8:	mov	x0, x19
  43b3ac:	ldr	x19, [sp, #16]
  43b3b0:	ldp	x29, x30, [sp], #48
  43b3b4:	ret
  43b3b8:	lsr	x1, x0, #63
  43b3bc:	and	w3, w1, #0xff
  43b3c0:	mov	x1, #0x403d                	// #16445
  43b3c4:	cmp	x19, x1
  43b3c8:	b.le	43b400 <ferror@plt+0x37470>
  43b3cc:	mov	x0, #0x403e                	// #16446
  43b3d0:	and	x5, x3, #0xff
  43b3d4:	cmp	x19, x0
  43b3d8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43b3dc:	csel	w1, w3, wzr, eq  // eq = none
  43b3e0:	add	x19, x5, x0
  43b3e4:	cbz	w1, 43b468 <ferror@plt+0x374d8>
  43b3e8:	extr	x4, x4, x2, #49
  43b3ec:	cbnz	x4, 43b468 <ferror@plt+0x374d8>
  43b3f0:	cmp	xzr, x2, lsl #15
  43b3f4:	b.eq	43b3a8 <ferror@plt+0x37418>  // b.none
  43b3f8:	mov	w0, #0x10                  	// #16
  43b3fc:	b	43b3a4 <ferror@plt+0x37414>
  43b400:	mov	x5, #0x406f                	// #16495
  43b404:	sub	x1, x5, x19
  43b408:	mov	x0, x19
  43b40c:	cmp	x1, #0x3f
  43b410:	orr	x19, x4, #0x1000000000000
  43b414:	b.le	43b474 <ferror@plt+0x374e4>
  43b418:	mov	w4, #0xffffc011            	// #-16367
  43b41c:	add	w4, w0, w4
  43b420:	cmp	x1, #0x40
  43b424:	mov	w1, #0x402f                	// #16431
  43b428:	sub	w0, w1, w0
  43b42c:	lsl	x1, x19, x4
  43b430:	orr	x1, x2, x1
  43b434:	csel	x2, x1, x2, ne  // ne = any
  43b438:	lsr	x19, x19, x0
  43b43c:	cmp	x2, #0x0
  43b440:	cset	w0, ne  // ne = any
  43b444:	cmp	w3, #0x0
  43b448:	cneg	x19, x19, ne  // ne = any
  43b44c:	cbz	w0, 43b3a8 <ferror@plt+0x37418>
  43b450:	mov	w0, #0x10                  	// #16
  43b454:	b	43b3a4 <ferror@plt+0x37414>
  43b458:	mov	x19, #0x0                   	// #0
  43b45c:	mov	w0, #0x10                  	// #16
  43b460:	bl	43bae8 <ferror@plt+0x37b58>
  43b464:	b	43b3a8 <ferror@plt+0x37418>
  43b468:	mov	w0, #0x1                   	// #1
  43b46c:	bl	43bae8 <ferror@plt+0x37b58>
  43b470:	b	43b3a8 <ferror@plt+0x37418>
  43b474:	mov	w6, #0xffffbfd1            	// #-16431
  43b478:	add	w4, w0, w6
  43b47c:	sub	w0, w5, w0
  43b480:	lsl	x1, x2, x4
  43b484:	cmp	x1, #0x0
  43b488:	lsr	x2, x2, x0
  43b48c:	cset	w0, ne  // ne = any
  43b490:	lsl	x19, x19, x4
  43b494:	orr	x19, x2, x19
  43b498:	b	43b444 <ferror@plt+0x374b4>
  43b49c:	nop
  43b4a0:	stp	x29, x30, [sp, #-48]!
  43b4a4:	mov	x29, sp
  43b4a8:	str	x19, [sp, #16]
  43b4ac:	str	q0, [sp, #32]
  43b4b0:	ldr	x19, [sp, #32]
  43b4b4:	ldr	x1, [sp, #40]
  43b4b8:	mrs	x0, fpcr
  43b4bc:	ubfx	x3, x1, #48, #15
  43b4c0:	mov	x2, x19
  43b4c4:	mov	x4, #0x3ffe                	// #16382
  43b4c8:	ubfx	x19, x1, #0, #48
  43b4cc:	cmp	x3, x4
  43b4d0:	b.gt	43b4fc <ferror@plt+0x3756c>
  43b4d4:	cbnz	x3, 43b4e0 <ferror@plt+0x37550>
  43b4d8:	orr	x19, x2, x19
  43b4dc:	cbz	x19, 43b4ec <ferror@plt+0x3755c>
  43b4e0:	mov	w0, #0x10                  	// #16
  43b4e4:	mov	x19, #0x0                   	// #0
  43b4e8:	bl	43bae8 <ferror@plt+0x37b58>
  43b4ec:	mov	x0, x19
  43b4f0:	ldr	x19, [sp, #16]
  43b4f4:	ldp	x29, x30, [sp], #48
  43b4f8:	ret
  43b4fc:	lsr	x0, x1, #63
  43b500:	mov	x4, #0x403f                	// #16447
  43b504:	and	w0, w0, #0xff
  43b508:	and	x5, x0, #0xff
  43b50c:	sub	x4, x4, x5
  43b510:	cmp	x4, x3
  43b514:	b.le	43b568 <ferror@plt+0x375d8>
  43b518:	cbnz	x5, 43b57c <ferror@plt+0x375ec>
  43b51c:	mov	x1, x3
  43b520:	mov	x0, #0x406f                	// #16495
  43b524:	sub	x3, x0, x3
  43b528:	orr	x4, x19, #0x1000000000000
  43b52c:	cmp	x3, #0x3f
  43b530:	b.gt	43b58c <ferror@plt+0x375fc>
  43b534:	mov	w3, #0xffffbfd1            	// #-16431
  43b538:	add	w3, w1, w3
  43b53c:	sub	w1, w0, w1
  43b540:	lsl	x0, x2, x3
  43b544:	cmp	x0, #0x0
  43b548:	lsr	x19, x2, x1
  43b54c:	cset	w0, ne  // ne = any
  43b550:	lsl	x4, x4, x3
  43b554:	orr	x19, x19, x4
  43b558:	cbz	w0, 43b4ec <ferror@plt+0x3755c>
  43b55c:	mov	w0, #0x10                  	// #16
  43b560:	bl	43bae8 <ferror@plt+0x37b58>
  43b564:	b	43b4ec <ferror@plt+0x3755c>
  43b568:	eor	w19, w0, #0x1
  43b56c:	mov	w0, #0x1                   	// #1
  43b570:	sbfx	x19, x19, #0, #1
  43b574:	bl	43bae8 <ferror@plt+0x37b58>
  43b578:	b	43b4ec <ferror@plt+0x3755c>
  43b57c:	mov	w0, #0x1                   	// #1
  43b580:	mov	x19, #0x0                   	// #0
  43b584:	bl	43bae8 <ferror@plt+0x37b58>
  43b588:	b	43b4ec <ferror@plt+0x3755c>
  43b58c:	mov	w0, #0xffffc011            	// #-16367
  43b590:	add	w5, w1, w0
  43b594:	mov	w0, #0x402f                	// #16431
  43b598:	cmp	x3, #0x40
  43b59c:	sub	w1, w0, w1
  43b5a0:	lsl	x0, x4, x5
  43b5a4:	orr	x0, x2, x0
  43b5a8:	csel	x2, x0, x2, ne  // ne = any
  43b5ac:	lsr	x19, x4, x1
  43b5b0:	cmp	x2, #0x0
  43b5b4:	cset	w0, ne  // ne = any
  43b5b8:	b	43b558 <ferror@plt+0x375c8>
  43b5bc:	nop
  43b5c0:	cmp	x0, #0x0
  43b5c4:	cbz	x0, 43b628 <ferror@plt+0x37698>
  43b5c8:	cneg	x1, x0, lt  // lt = tstop
  43b5cc:	mov	w2, #0x403e                	// #16446
  43b5d0:	clz	x3, x1
  43b5d4:	mov	x4, #0x406f                	// #16495
  43b5d8:	sub	w2, w2, w3
  43b5dc:	lsr	x0, x0, #63
  43b5e0:	and	w0, w0, #0xff
  43b5e4:	and	w5, w2, #0x7fff
  43b5e8:	sub	x3, x4, w2, sxtw
  43b5ec:	cmp	x3, #0x3f
  43b5f0:	b.gt	43b654 <ferror@plt+0x376c4>
  43b5f4:	sub	w4, w4, w2
  43b5f8:	mov	w3, #0xffffbfd1            	// #-16431
  43b5fc:	add	w2, w2, w3
  43b600:	mov	x3, #0x0                   	// #0
  43b604:	lsl	x4, x1, x4
  43b608:	orr	w0, w5, w0, lsl #15
  43b60c:	lsr	x1, x1, x2
  43b610:	and	x1, x1, #0xffffffffffff
  43b614:	fmov	d0, x4
  43b618:	bfxil	x3, x1, #0, #48
  43b61c:	bfi	x3, x0, #48, #16
  43b620:	fmov	v0.d[1], x3
  43b624:	ret
  43b628:	mov	w5, #0x0                   	// #0
  43b62c:	mov	x1, #0x0                   	// #0
  43b630:	mov	w0, #0x0                   	// #0
  43b634:	mov	x3, #0x0                   	// #0
  43b638:	orr	w0, w5, w0, lsl #15
  43b63c:	bfxil	x3, x1, #0, #48
  43b640:	mov	x4, #0x0                   	// #0
  43b644:	fmov	d0, x4
  43b648:	bfi	x3, x0, #48, #16
  43b64c:	fmov	v0.d[1], x3
  43b650:	ret
  43b654:	mov	w3, #0x402f                	// #16431
  43b658:	sub	w2, w3, w2
  43b65c:	mov	x3, #0x0                   	// #0
  43b660:	orr	w0, w5, w0, lsl #15
  43b664:	lsl	x1, x1, x2
  43b668:	and	x1, x1, #0xffffffffffff
  43b66c:	mov	x4, #0x0                   	// #0
  43b670:	fmov	d0, x4
  43b674:	bfxil	x3, x1, #0, #48
  43b678:	bfi	x3, x0, #48, #16
  43b67c:	fmov	v0.d[1], x3
  43b680:	ret
  43b684:	nop
  43b688:	mrs	x0, fpcr
  43b68c:	fmov	x0, d0
  43b690:	ubfx	x1, x0, #52, #11
  43b694:	lsr	x4, x0, #63
  43b698:	add	x2, x1, #0x1
  43b69c:	and	w4, w4, #0xff
  43b6a0:	tst	x2, #0x7fe
  43b6a4:	ubfx	x0, x0, #0, #52
  43b6a8:	b.eq	43b6dc <ferror@plt+0x3774c>  // b.none
  43b6ac:	lsr	x5, x0, #4
  43b6b0:	mov	x3, #0x0                   	// #0
  43b6b4:	and	x5, x5, #0xffffffffffff
  43b6b8:	mov	w2, #0x3c00                	// #15360
  43b6bc:	add	w1, w1, w2
  43b6c0:	lsl	x0, x0, #60
  43b6c4:	bfxil	x3, x5, #0, #48
  43b6c8:	fmov	d0, x0
  43b6cc:	bfi	x3, x1, #48, #15
  43b6d0:	bfi	x3, x4, #63, #1
  43b6d4:	fmov	v0.d[1], x3
  43b6d8:	ret
  43b6dc:	cbnz	x1, 43b730 <ferror@plt+0x377a0>
  43b6e0:	cbz	x0, 43b77c <ferror@plt+0x377ec>
  43b6e4:	clz	x2, x0
  43b6e8:	cmp	w2, #0xe
  43b6ec:	b.gt	43b7c8 <ferror@plt+0x37838>
  43b6f0:	add	w1, w2, #0x31
  43b6f4:	mov	w5, #0xf                   	// #15
  43b6f8:	sub	w5, w5, w2
  43b6fc:	lsr	x5, x0, x5
  43b700:	lsl	x0, x0, x1
  43b704:	and	x5, x5, #0xffffffffffff
  43b708:	mov	w1, #0x3c0c                	// #15372
  43b70c:	mov	x3, #0x0                   	// #0
  43b710:	sub	w1, w1, w2
  43b714:	and	w1, w1, #0x7fff
  43b718:	bfxil	x3, x5, #0, #48
  43b71c:	fmov	d0, x0
  43b720:	bfi	x3, x1, #48, #15
  43b724:	bfi	x3, x4, #63, #1
  43b728:	fmov	v0.d[1], x3
  43b72c:	ret
  43b730:	cbz	x0, 43b7a0 <ferror@plt+0x37810>
  43b734:	lsr	x1, x0, #4
  43b738:	mov	x3, #0x0                   	// #0
  43b73c:	orr	x1, x1, #0x800000000000
  43b740:	lsl	x2, x0, #60
  43b744:	fmov	d0, x2
  43b748:	bfxil	x3, x1, #0, #48
  43b74c:	orr	x3, x3, #0x7fff000000000000
  43b750:	bfi	x3, x4, #63, #1
  43b754:	fmov	v0.d[1], x3
  43b758:	tbnz	x0, #51, 43b7c4 <ferror@plt+0x37834>
  43b75c:	stp	x29, x30, [sp, #-32]!
  43b760:	mov	w0, #0x1                   	// #1
  43b764:	mov	x29, sp
  43b768:	str	q0, [sp, #16]
  43b76c:	bl	43bae8 <ferror@plt+0x37b58>
  43b770:	ldr	q0, [sp, #16]
  43b774:	ldp	x29, x30, [sp], #32
  43b778:	ret
  43b77c:	mov	x5, #0x0                   	// #0
  43b780:	mov	x3, #0x0                   	// #0
  43b784:	bfxil	x3, x5, #0, #48
  43b788:	mov	w1, #0x0                   	// #0
  43b78c:	fmov	d0, x0
  43b790:	bfi	x3, x1, #48, #15
  43b794:	bfi	x3, x4, #63, #1
  43b798:	fmov	v0.d[1], x3
  43b79c:	ret
  43b7a0:	mov	x5, #0x0                   	// #0
  43b7a4:	mov	x3, #0x0                   	// #0
  43b7a8:	bfxil	x3, x5, #0, #48
  43b7ac:	mov	w1, #0x7fff                	// #32767
  43b7b0:	fmov	d0, x0
  43b7b4:	bfi	x3, x1, #48, #15
  43b7b8:	bfi	x3, x4, #63, #1
  43b7bc:	fmov	v0.d[1], x3
  43b7c0:	ret
  43b7c4:	ret
  43b7c8:	sub	w5, w2, #0xf
  43b7cc:	lsl	x5, x0, x5
  43b7d0:	mov	x0, #0x0                   	// #0
  43b7d4:	b	43b704 <ferror@plt+0x37774>
  43b7d8:	stp	x29, x30, [sp, #-48]!
  43b7dc:	mov	x29, sp
  43b7e0:	str	x19, [sp, #16]
  43b7e4:	str	q0, [sp, #32]
  43b7e8:	ldp	x3, x0, [sp, #32]
  43b7ec:	mrs	x6, fpcr
  43b7f0:	ubfx	x2, x0, #48, #15
  43b7f4:	lsr	x4, x0, #63
  43b7f8:	add	x1, x2, #0x1
  43b7fc:	ubfiz	x0, x0, #3, #48
  43b800:	tst	x1, #0x7ffe
  43b804:	and	w4, w4, #0xff
  43b808:	orr	x0, x0, x3, lsr #61
  43b80c:	lsl	x5, x3, #3
  43b810:	b.eq	43b890 <ferror@plt+0x37900>  // b.none
  43b814:	mov	x1, #0xffffffffffffc400    	// #-15360
  43b818:	add	x2, x2, x1
  43b81c:	cmp	x2, #0x7fe
  43b820:	b.le	43b8d4 <ferror@plt+0x37944>
  43b824:	ands	x0, x6, #0xc00000
  43b828:	b.eq	43b96c <ferror@plt+0x379dc>  // b.none
  43b82c:	cmp	x0, #0x400, lsl #12
  43b830:	b.eq	43baa0 <ferror@plt+0x37b10>  // b.none
  43b834:	cmp	x0, #0x800, lsl #12
  43b838:	csel	w7, w4, wzr, eq  // eq = none
  43b83c:	cbnz	w7, 43b96c <ferror@plt+0x379dc>
  43b840:	mov	x1, #0xffffffffffffffff    	// #-1
  43b844:	mov	x2, #0x7fe                 	// #2046
  43b848:	mov	w0, #0x14                  	// #20
  43b84c:	b.ne	43b918 <ferror@plt+0x37988>  // b.any
  43b850:	cmp	w4, #0x0
  43b854:	add	x3, x1, #0x8
  43b858:	csel	x1, x3, x1, ne  // ne = any
  43b85c:	and	x3, x1, #0x80000000000000
  43b860:	cbnz	w7, 43b920 <ferror@plt+0x37990>
  43b864:	cbnz	x3, 43b928 <ferror@plt+0x37998>
  43b868:	lsr	x1, x1, #3
  43b86c:	and	w3, w2, #0x7ff
  43b870:	and	x4, x4, #0xff
  43b874:	bfi	x1, x3, #52, #12
  43b878:	orr	x19, x1, x4, lsl #63
  43b87c:	bl	43bae8 <ferror@plt+0x37b58>
  43b880:	fmov	d0, x19
  43b884:	ldr	x19, [sp, #16]
  43b888:	ldp	x29, x30, [sp], #48
  43b88c:	ret
  43b890:	orr	x1, x0, x5
  43b894:	cbnz	x2, 43b8c8 <ferror@plt+0x37938>
  43b898:	cbnz	x1, 43b944 <ferror@plt+0x379b4>
  43b89c:	mov	w0, #0x0                   	// #0
  43b8a0:	and	w2, w2, #0x7ff
  43b8a4:	mov	x1, #0x0                   	// #0
  43b8a8:	and	x4, x4, #0xff
  43b8ac:	bfi	x1, x2, #52, #12
  43b8b0:	orr	x19, x1, x4, lsl #63
  43b8b4:	cbnz	w0, 43b87c <ferror@plt+0x378ec>
  43b8b8:	fmov	d0, x19
  43b8bc:	ldr	x19, [sp, #16]
  43b8c0:	ldp	x29, x30, [sp], #48
  43b8c4:	ret
  43b8c8:	cbnz	x1, 43b978 <ferror@plt+0x379e8>
  43b8cc:	mov	x2, #0x7ff                 	// #2047
  43b8d0:	b	43b89c <ferror@plt+0x3790c>
  43b8d4:	cmp	x2, #0x0
  43b8d8:	b.le	43b9a0 <ferror@plt+0x37a10>
  43b8dc:	cmp	xzr, x3, lsl #7
  43b8e0:	mov	w7, #0x0                   	// #0
  43b8e4:	cset	x1, ne  // ne = any
  43b8e8:	orr	x5, x1, x5, lsr #60
  43b8ec:	orr	x1, x5, x0, lsl #4
  43b8f0:	mov	w0, #0x0                   	// #0
  43b8f4:	tst	x5, #0x7
  43b8f8:	b.eq	43ba58 <ferror@plt+0x37ac8>  // b.none
  43b8fc:	and	x3, x6, #0xc00000
  43b900:	cmp	x3, #0x400, lsl #12
  43b904:	b.eq	43b95c <ferror@plt+0x379cc>  // b.none
  43b908:	cmp	x3, #0x800, lsl #12
  43b90c:	mov	w0, #0x10                  	// #16
  43b910:	b.eq	43b850 <ferror@plt+0x378c0>  // b.none
  43b914:	cbz	x3, 43ba64 <ferror@plt+0x37ad4>
  43b918:	and	x3, x1, #0x80000000000000
  43b91c:	cbz	w7, 43b924 <ferror@plt+0x37994>
  43b920:	orr	w0, w0, #0x8
  43b924:	cbz	x3, 43ba58 <ferror@plt+0x37ac8>
  43b928:	cmp	x2, #0x7fe
  43b92c:	add	x2, x2, #0x1
  43b930:	b.eq	43ba00 <ferror@plt+0x37a70>  // b.none
  43b934:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  43b938:	and	w2, w2, #0x7ff
  43b93c:	and	x1, x3, x1, lsr #3
  43b940:	b	43b8a8 <ferror@plt+0x37918>
  43b944:	and	x3, x6, #0xc00000
  43b948:	mov	w7, #0x1                   	// #1
  43b94c:	cmp	x3, #0x400, lsl #12
  43b950:	mov	x2, #0x0                   	// #0
  43b954:	mov	x1, #0x1                   	// #1
  43b958:	b.ne	43b908 <ferror@plt+0x37978>  // b.any
  43b95c:	cbnz	w4, 43b964 <ferror@plt+0x379d4>
  43b960:	add	x1, x1, #0x8
  43b964:	mov	w0, #0x10                  	// #16
  43b968:	b	43b85c <ferror@plt+0x378cc>
  43b96c:	mov	x2, #0x7ff                 	// #2047
  43b970:	mov	w0, #0x14                  	// #20
  43b974:	b	43b8a0 <ferror@plt+0x37910>
  43b978:	mov	x3, #0x7fff                	// #32767
  43b97c:	extr	x1, x0, x5, #60
  43b980:	lsr	x0, x0, #50
  43b984:	cmp	x2, x3
  43b988:	lsr	x1, x1, #3
  43b98c:	eor	w0, w0, #0x1
  43b990:	orr	x1, x1, #0x8000000000000
  43b994:	csel	w0, w0, wzr, eq  // eq = none
  43b998:	mov	w2, #0x7ff                 	// #2047
  43b99c:	b	43b8a8 <ferror@plt+0x37918>
  43b9a0:	cmn	x2, #0x34
  43b9a4:	b.lt	43b944 <ferror@plt+0x379b4>  // b.tstop
  43b9a8:	mov	x3, #0x3d                  	// #61
  43b9ac:	sub	x7, x3, x2
  43b9b0:	orr	x0, x0, #0x8000000000000
  43b9b4:	cmp	x7, #0x3f
  43b9b8:	b.le	43ba78 <ferror@plt+0x37ae8>
  43b9bc:	add	w1, w2, #0x43
  43b9c0:	cmp	x7, #0x40
  43b9c4:	mov	w3, #0xfffffffd            	// #-3
  43b9c8:	sub	w2, w3, w2
  43b9cc:	lsl	x1, x0, x1
  43b9d0:	orr	x1, x5, x1
  43b9d4:	csel	x5, x1, x5, ne  // ne = any
  43b9d8:	lsr	x0, x0, x2
  43b9dc:	cmp	x5, #0x0
  43b9e0:	cset	x1, ne  // ne = any
  43b9e4:	orr	x1, x1, x0
  43b9e8:	cmp	x1, #0x0
  43b9ec:	cset	w7, ne  // ne = any
  43b9f0:	tst	x1, #0x7
  43b9f4:	b.eq	43ba3c <ferror@plt+0x37aac>  // b.none
  43b9f8:	mov	x2, #0x0                   	// #0
  43b9fc:	b	43b8fc <ferror@plt+0x3796c>
  43ba00:	mov	w3, w2
  43ba04:	ands	x1, x6, #0xc00000
  43ba08:	b.eq	43ba30 <ferror@plt+0x37aa0>  // b.none
  43ba0c:	cmp	x1, #0x400, lsl #12
  43ba10:	b.eq	43bab8 <ferror@plt+0x37b28>  // b.none
  43ba14:	cmp	x1, #0x800, lsl #12
  43ba18:	mov	w5, #0x7fe                 	// #2046
  43ba1c:	csel	w1, w4, wzr, eq  // eq = none
  43ba20:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43ba24:	cmp	w1, #0x0
  43ba28:	csel	w3, w3, w5, ne  // ne = any
  43ba2c:	csel	x1, xzr, x2, ne  // ne = any
  43ba30:	mov	w2, #0x14                  	// #20
  43ba34:	orr	w0, w0, w2
  43ba38:	b	43b870 <ferror@plt+0x378e0>
  43ba3c:	and	x3, x1, #0x80000000000000
  43ba40:	cbnz	x1, 43bad0 <ferror@plt+0x37b40>
  43ba44:	nop
  43ba48:	mov	w0, #0x0                   	// #0
  43ba4c:	mov	x2, #0x1                   	// #1
  43ba50:	cbnz	x3, 43b934 <ferror@plt+0x379a4>
  43ba54:	mov	x2, #0x0                   	// #0
  43ba58:	lsr	x1, x1, #3
  43ba5c:	and	w2, w2, #0x7ff
  43ba60:	b	43b8a8 <ferror@plt+0x37918>
  43ba64:	and	x3, x1, #0xf
  43ba68:	cmp	x3, #0x4
  43ba6c:	add	x3, x1, #0x4
  43ba70:	csel	x1, x3, x1, ne  // ne = any
  43ba74:	b	43b85c <ferror@plt+0x378cc>
  43ba78:	add	w1, w2, #0x3
  43ba7c:	sub	w2, w3, w2
  43ba80:	lsl	x3, x5, x1
  43ba84:	cmp	x3, #0x0
  43ba88:	cset	x3, ne  // ne = any
  43ba8c:	lsr	x2, x5, x2
  43ba90:	orr	x2, x2, x3
  43ba94:	lsl	x0, x0, x1
  43ba98:	orr	x1, x0, x2
  43ba9c:	b	43b9e8 <ferror@plt+0x37a58>
  43baa0:	cbz	w4, 43b96c <ferror@plt+0x379dc>
  43baa4:	mov	x1, #0xffffffffffffffff    	// #-1
  43baa8:	mov	x2, #0x7fe                 	// #2046
  43baac:	mov	w7, #0x0                   	// #0
  43bab0:	mov	w0, #0x14                  	// #20
  43bab4:	b	43b85c <ferror@plt+0x378cc>
  43bab8:	cmp	w4, #0x0
  43babc:	mov	w1, #0x7fe                 	// #2046
  43bac0:	csel	w3, w2, w1, eq  // eq = none
  43bac4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43bac8:	csel	x1, xzr, x2, eq  // eq = none
  43bacc:	b	43ba30 <ferror@plt+0x37aa0>
  43bad0:	tbz	w6, #11, 43ba48 <ferror@plt+0x37ab8>
  43bad4:	mov	w0, #0x0                   	// #0
  43bad8:	mov	x2, #0x0                   	// #0
  43badc:	orr	w0, w0, #0x8
  43bae0:	b	43b924 <ferror@plt+0x37994>
  43bae4:	nop
  43bae8:	tbz	w0, #0, 43baf8 <ferror@plt+0x37b68>
  43baec:	movi	v1.2s, #0x0
  43baf0:	fdiv	s0, s1, s1
  43baf4:	mrs	x1, fpsr
  43baf8:	tbz	w0, #1, 43bb0c <ferror@plt+0x37b7c>
  43bafc:	fmov	s1, #1.000000000000000000e+00
  43bb00:	movi	v2.2s, #0x0
  43bb04:	fdiv	s0, s1, s2
  43bb08:	mrs	x1, fpsr
  43bb0c:	tbz	w0, #2, 43bb2c <ferror@plt+0x37b9c>
  43bb10:	mov	w2, #0xc5ae                	// #50606
  43bb14:	mov	w1, #0x7f7fffff            	// #2139095039
  43bb18:	movk	w2, #0x749d, lsl #16
  43bb1c:	fmov	s1, w1
  43bb20:	fmov	s2, w2
  43bb24:	fadd	s0, s1, s2
  43bb28:	mrs	x1, fpsr
  43bb2c:	tbz	w0, #3, 43bb3c <ferror@plt+0x37bac>
  43bb30:	movi	v1.2s, #0x80, lsl #16
  43bb34:	fmul	s0, s1, s1
  43bb38:	mrs	x1, fpsr
  43bb3c:	tbz	w0, #4, 43bb54 <ferror@plt+0x37bc4>
  43bb40:	mov	w0, #0x7f7fffff            	// #2139095039
  43bb44:	fmov	s2, #1.000000000000000000e+00
  43bb48:	fmov	s1, w0
  43bb4c:	fsub	s0, s1, s2
  43bb50:	mrs	x0, fpsr
  43bb54:	ret
  43bb58:	stp	x29, x30, [sp, #-64]!
  43bb5c:	mov	x29, sp
  43bb60:	stp	x19, x20, [sp, #16]
  43bb64:	adrp	x20, 49a000 <ferror@plt+0x96070>
  43bb68:	add	x20, x20, #0xde0
  43bb6c:	stp	x21, x22, [sp, #32]
  43bb70:	adrp	x21, 49a000 <ferror@plt+0x96070>
  43bb74:	add	x21, x21, #0xdd0
  43bb78:	sub	x20, x20, x21
  43bb7c:	mov	w22, w0
  43bb80:	stp	x23, x24, [sp, #48]
  43bb84:	mov	x23, x1
  43bb88:	mov	x24, x2
  43bb8c:	bl	403420 <memcpy@plt-0x40>
  43bb90:	cmp	xzr, x20, asr #3
  43bb94:	b.eq	43bbc0 <ferror@plt+0x37c30>  // b.none
  43bb98:	asr	x20, x20, #3
  43bb9c:	mov	x19, #0x0                   	// #0
  43bba0:	ldr	x3, [x21, x19, lsl #3]
  43bba4:	mov	x2, x24
  43bba8:	add	x19, x19, #0x1
  43bbac:	mov	x1, x23
  43bbb0:	mov	w0, w22
  43bbb4:	blr	x3
  43bbb8:	cmp	x20, x19
  43bbbc:	b.ne	43bba0 <ferror@plt+0x37c10>  // b.any
  43bbc0:	ldp	x19, x20, [sp, #16]
  43bbc4:	ldp	x21, x22, [sp, #32]
  43bbc8:	ldp	x23, x24, [sp, #48]
  43bbcc:	ldp	x29, x30, [sp], #64
  43bbd0:	ret
  43bbd4:	nop
  43bbd8:	ret
  43bbdc:	nop
  43bbe0:	adrp	x2, 49b000 <ferror@plt+0x97070>
  43bbe4:	mov	x1, #0x0                   	// #0
  43bbe8:	ldr	x2, [x2, #1448]
  43bbec:	b	403620 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000043bbf0 <.fini>:
  43bbf0:	stp	x29, x30, [sp, #-16]!
  43bbf4:	mov	x29, sp
  43bbf8:	ldp	x29, x30, [sp], #16
  43bbfc:	ret
