# do combinationalLock.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:55 on Nov 14,2018
# vlog -work work combinationalLock.vo 
# -- Compiling module combinationalLock
# 
# Top level modules:
# 	combinationalLock
# End time: 16:43:55 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:55 on Nov 14,2018
# vlog -work work combinationalLock.vwf.vt 
# -- Compiling module combinationalLock_vlg_vec_tst
# 
# Top level modules:
# 	combinationalLock_vlg_vec_tst
# End time: 16:43:55 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.combinationalLock_vlg_vec_tst 
# Start time: 16:43:56 on Nov 14,2018
# Loading work.combinationalLock_vlg_vec_tst
# Loading work.combinationalLock
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : combinationalLock.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /combinationalLock_vlg_vec_tst
# End time: 16:43:56 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
