<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>
time_elapsed: 0.004s
ram usage: 9688 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e clk_div <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>
proc %clk_div.always.239.0 (i1$ %reset, i1$ %clk_in, i1$ %enable) -&gt; (i1$ %clk_out) {
0:
    br %init
init:
    %clk_in1 = prb i1$ %clk_in
    wait %check, %clk_in
check:
    %clk_in2 = prb i1$ %clk_in
    %1 = const i1 0
    %2 = eq i1 %clk_in1, %1
    %3 = neq i1 %clk_in2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    br %reset1, %if_false, %if_true
if_true:
    %4 = const i1 0
    %5 = const time 0s 1d
    drv i1$ %clk_out, %4, %5
    br %if_exit
if_false:
    %enable1 = prb i1$ %enable
    br %enable1, %if_false1, %if_true1
if_exit:
    br %0
if_true1:
    %clk_out1 = prb i1$ %clk_out
    %6 = not i1 %clk_out1
    %7 = const time 0s 1d
    drv i1$ %clk_out, %6, %7
    br %if_exit1
if_false1:
    br %if_exit1
if_exit1:
    br %if_exit
}

entity @clk_div (i1$ %clk_in, i1$ %reset, i1$ %enable) -&gt; (i1$ %clk_out) {
    %0 = const i1 0
    %clk_in1 = sig i1 %0
    %1 = const i1 0
    %enable1 = sig i1 %1
    %2 = const i1 0
    %clk_out1 = sig i1 %2
    inst %clk_div.always.239.0 (i1$ %reset, i1$ %clk_in1, i1$ %enable1) -&gt; (i1$ %clk_out1)
    %3 = const i1 0
    %4 = const time 0s
    drv i1$ %clk_out, %3, %4
}

</pre>
</body>