GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd'
Analyzing entity 'alu'("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":5)
Analyzing architecture 'rtl'("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":19)
Analyzing VHDL file '/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/cpu.vhd'
Processing 'alu(rtl)'("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":5)
NOTE  (EX0101) : Current top module is "alu"
WARN  (EX0211) : The output port "S[7]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[6]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[5]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[4]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[3]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[2]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[1]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "S[0]" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":11)
WARN  (EX0211) : The output port "CO" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":12)
WARN  (EX0211) : The output port "Z" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":13)
WARN  (EX0211) : The output port "N" of module "alu" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":14)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input A is unused("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":7)
WARN  (CV0016) : Input B is unused("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":8)
WARN  (CV0016) : Input OP is unused("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":9)
WARN  (CV0016) : Input CI is unused("/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/src/alu.vhd":10)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/impl/gwsynthesis/Nano8v1_vhdl.vg" completed
[100%] Generate report file "/home/jflocke/Documents/projects/Nano8/hardware/fpga/Nano8v1_vhdl/impl/gwsynthesis/Nano8v1_vhdl_syn.rpt.html" completed
GowinSynthesis finish
