[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1825 ]
[d frameptr 6 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\atoi.c
[v _atoi atoi `(i  1 e 2 0 ]
"464 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\isdigit.c
[v _isdigit isdigit `(b  1 e 0 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\pic\eeprom.c
[v _eecpymem eecpymem `(v  1 e 1 0 ]
"39
[v _memcpyee memcpyee `(v  1 e 1 0 ]
"31 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\main.c
[v _receive_handler receive_handler `(v  1 e 1 0 ]
"46
[v _main main `(v  1 e 1 0 ]
"53 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
"75
[v _EUSART_Read EUSART_Read `(uc  1 e 1 0 ]
"93
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
"107
[v _putch putch `(v  1 e 1 0 ]
"70 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"80
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"90
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
"52 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"63 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/spi.c
[v _SPI_Initialize SPI_Initialize `(v  1 e 1 0 ]
"77
[v _SPI_Exchange8bit SPI_Exchange8bit `(uc  1 e 1 0 ]
"91
[v _SPI_Exchange8bitBuffer SPI_Exchange8bitBuffer `(uc  1 e 1 0 ]
"35 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.c
[v _can_logging_mode can_logging_mode `(v  1 e 1 0 ]
"48
[v _can_set_sid can_set_sid `(v  1 e 1 0 ]
"58
[v _can_init can_init `(v  1 e 1 0 ]
"96
[v _can_ope_mode can_ope_mode `(uc  1 e 1 0 ]
"115
[v _abort_pending_transmissions abort_pending_transmissions `(uc  1 e 1 0 ]
"127
[v _can_set_mask can_set_mask `(v  1 e 1 0 ]
"154
[v _txf_clear txf_clear `(uc  1 e 1 0 ]
"171
[v _receive receive `(v  1 e 1 0 ]
"200
[v _can_send can_send `(uc  1 e 1 0 ]
"274
[v _can_status_check can_status_check `(uc  1 e 1 0 ]
"302
[v _can_baudrate can_baudrate `(uc  1 e 1 0 ]
"320
[v _can_abort can_abort `(uc  1 e 1 0 ]
"331
[v _read_register read_register `(uc  1 e 1 0 ]
"339
[v _can_dump_masks_and_filters can_dump_masks_and_filters `(v  1 e 1 0 ]
"361
[v _can_dump_registers can_dump_registers `(v  1 e 1 0 ]
"4 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\spi.c
[v _SPI_exchange SPI_exchange `(uc  1 e 1 0 ]
[s S51 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
"544 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1825.h
[u S60 . 1 `S51 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES60  1 e 1 @17 ]
"1106
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"1156
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
[s S128 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
"1382
[s S137 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S142 . 1 `S128 1 . 1 0 `S137 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES142  1 e 1 @149 ]
"1493
[v _WDTCON WDTCON `VEuc  1 e 1 @151 ]
"1552
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @152 ]
"1610
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"1943
[v _LATA LATA `VEuc  1 e 1 @268 ]
[s S409 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
]
"1958
[u S416 . 1 `S409 1 . 1 0 ]
[v _LATAbits LATAbits `VES416  1 e 1 @268 ]
"1988
[v _LATC LATC `VEuc  1 e 1 @270 ]
[s S260 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
]
"2003
[u S267 . 1 `S260 1 . 1 0 ]
[v _LATCbits LATCbits `VES267  1 e 1 @270 ]
"2310
[v _BORCON BORCON `VEuc  1 e 1 @278 ]
"2649
[v _APFCON0 APFCON0 `VEuc  1 e 1 @285 ]
"2695
[v _APFCON1 APFCON1 `VEuc  1 e 1 @286 ]
"2733
[v _ANSELA ANSELA `VEuc  1 e 1 @396 ]
"2780
[v _ANSELC ANSELC `VEuc  1 e 1 @398 ]
"3020
[v _RCREG RCREG `VEuc  1 e 1 @409 ]
"3040
[v _TXREG TXREG `VEuc  1 e 1 @410 ]
"3067
[v _SPBRGL SPBRGL `VEuc  1 e 1 @411 ]
"3087
[v _SPBRGH SPBRGH `VEuc  1 e 1 @412 ]
"3107
[v _RCSTA RCSTA `VEuc  1 e 1 @413 ]
[s S72 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3124
[u S81 . 1 `S72 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES81  1 e 1 @413 ]
"3169
[v _TXSTA TXSTA `VEuc  1 e 1 @414 ]
"3231
[v _BAUDCON BAUDCON `VEuc  1 e 1 @415 ]
"3283
[v _WPUA WPUA `VEuc  1 e 1 @524 ]
"3341
[v _WPUC WPUC `VEuc  1 e 1 @526 ]
"3391
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @529 ]
"3429
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @530 ]
"3505
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @532 ]
[s S202 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
"3527
[u S211 . 1 `S202 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES211  1 e 1 @532 ]
"3627
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @533 ]
[s S175 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"3656
[s S184 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S186 . 1 `S175 1 . 1 0 `S184 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES186  1 e 1 @533 ]
"354 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _dpowers dpowers `DC[5]ui  1 s 10 dpowers ]
"362
[v _hexpowers hexpowers `DC[4]ui  1 s 8 hexpowers ]
"21 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\main.c
[v _max_idx max_idx `DCuc  1 e 1 0 ]
[s S252 . 2 `uc 1 with_sid 1 0 `uc 1 hex_output 1 1 ]
"26
[v _output_format output_format `S252  1 e 2 0 ]
[s S438 . 2 `uc 1 sidh 1 0 `uc 1 sidl 1 1 ]
"21 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.c
[v _sid sid `S438  1 e 2 0 ]
[s S441 . 2 `uc 1 debug 1 0 `uc 1 verbose 1 1 ]
"26
[v _mode mode `S441  1 e 2 0 ]
"28
[v _operation_mode operation_mode `uc  1 e 1 0 ]
"30
[v _handler handler `*.37(v  1 e 2 0 ]
"32
[v _save_rxmn save_rxmn `[2]ui  1 e 4 0 ]
"33
[v _save_rxfn save_rxfn `[6]ui  1 e 12 0 ]
"40
[v _buf buf `[16]uc  1 e 16 0 ]
"32 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.h
[v _rxfnsidh rxfnsidh `DC[6]uc  1 e 6 0 ]
"33
[v _rxmnsidh rxmnsidh `DC[2]uc  1 e 2 0 ]
"66
[v _nm nm `DC[2]uc  1 e 2 0 ]
"70
[v _abc abc `DC[3]uc  1 e 3 0 ]
"83
[v _txbnsidh txbnsidh `DC[3]uc  1 e 3 0 ]
"46 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"70
[v main@status status `uc  1 a 1 2 ]
"50
[v main@buf buf `[9]uc  1 a 9 7 ]
"55
[v main@mask mask `ui  1 a 2 3 ]
"52
[v main@idx idx `uc  1 a 1 18 ]
"54
[v main@cmd cmd `uc  1 a 1 17 ]
"52
[v main@c c `uc  1 a 1 16 ]
"54
[v main@n n `uc  1 a 1 6 ]
"51
[v main@echo_back echo_back `uc  1 a 1 5 ]
"54
[v main@bpr bpr `uc  1 a 1 1 ]
[v main@sid sid `uc  1 a 1 0 ]
"176
} 0
"274 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.c
[v _can_status_check can_status_check `(uc  1 e 1 0 ]
{
"279
[v can_status_check@status status `uc  1 a 1 71 ]
"278
[v can_status_check@bytes_written bytes_written `uc  1 a 1 70 ]
"300
} 0
"154
[v _txf_clear txf_clear `(uc  1 e 1 0 ]
{
[v txf_clear@n n `uc  1 a 1 wreg ]
"160
[v txf_clear@bytes_written bytes_written `uc  1 a 1 3 ]
"155
[v txf_clear@mask mask `uc  1 a 1 2 ]
"154
[v txf_clear@n n `uc  1 a 1 wreg ]
[v txf_clear@n n `uc  1 a 1 4 ]
"166
} 0
"171
[v _receive receive `(v  1 e 1 0 ]
{
[v receive@n n `uc  1 a 1 wreg ]
"175
[v receive@rx_buf rx_buf `[15]uc  1 a 15 48 ]
"181
[v receive@id id `ui  1 a 2 64 ]
"180
[v receive@dlc dlc `uc  1 a 1 66 ]
"193
[v receive@pbuf pbuf `*.4uc  1 a 1 63 ]
"179
[v receive@bytes_read bytes_read `uc  1 a 1 47 ]
"171
[v receive@n n `uc  1 a 1 wreg ]
"178
[v receive@n n `uc  1 a 1 67 ]
"195
} 0
"31 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\main.c
[v _receive_handler receive_handler `(v  1 e 1 0 ]
{
"32
[v receive_handler@i i `uc  1 a 1 41 ]
"31
[v receive_handler@sid sid `uc  1 p 1 35 ]
[v receive_handler@pbuf pbuf `*.4uc  1 p 1 36 ]
[v receive_handler@dlc dlc `uc  1 p 1 37 ]
"44
} 0
"127 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.c
[v _can_set_mask can_set_mask `(v  1 e 1 0 ]
{
[v can_set_mask@cmd cmd `uc  1 a 1 wreg ]
"132
[v can_set_mask@mask_sidl mask_sidl `uc  1 a 1 52 ]
"131
[v can_set_mask@mask_sidh mask_sidh `uc  1 a 1 51 ]
"127
[v can_set_mask@cmd cmd `uc  1 a 1 wreg ]
[v can_set_mask@n n `uc  1 p 1 39 ]
[v can_set_mask@mask mask `ui  1 p 2 40 ]
[v can_set_mask@cmd cmd `uc  1 a 1 50 ]
"149
} 0
"200
[v _can_send can_send `(uc  1 e 1 0 ]
{
[v can_send@data_buf data_buf `*.4uc  1 a 1 wreg ]
"202
[v can_send@n n `uc  1 a 1 45 ]
"201
[v can_send@i i `uc  1 a 1 44 ]
"207
[v can_send@status status `uc  1 a 1 42 ]
"206
[v can_send@bytes_written bytes_written `uc  1 a 1 41 ]
"242
[v can_send@len len `uc  1 a 1 40 ]
"200
[v can_send@data_buf data_buf `*.4uc  1 a 1 wreg ]
[v can_send@dlc dlc `uc  1 p 1 35 ]
"202
[v can_send@data_buf data_buf `*.4uc  1 a 1 43 ]
"269
} 0
"35
[v _can_logging_mode can_logging_mode `(v  1 e 1 0 ]
{
[v can_logging_mode@debug debug `uc  1 a 1 wreg ]
[v can_logging_mode@debug debug `uc  1 a 1 wreg ]
[v can_logging_mode@verbose verbose `uc  1 p 1 0 ]
[v can_logging_mode@debug debug `uc  1 a 1 2 ]
"38
} 0
"58
[v _can_init can_init `(v  1 e 1 0 ]
{
[v can_init@receive_handler receive_handler `*.37v  1 p 2 39 ]
"91
} 0
"48
[v _can_set_sid can_set_sid `(v  1 e 1 0 ]
{
"50
[v can_set_sid@sidl sidl `uc  1 a 1 6 ]
"49
[v can_set_sid@sidh sidh `uc  1 a 1 5 ]
"48
[v can_set_sid@can_node can_node `ui  1 p 2 0 ]
"53
} 0
"361
[v _can_dump_registers can_dump_registers `(v  1 e 1 0 ]
{
"384
} 0
"331
[v _read_register read_register `(uc  1 e 1 0 ]
{
[v read_register@addr addr `uc  1 a 1 wreg ]
[v read_register@addr addr `uc  1 a 1 wreg ]
[v read_register@addr addr `uc  1 a 1 1 ]
"337
} 0
"339
[v _can_dump_masks_and_filters can_dump_masks_and_filters `(v  1 e 1 0 ]
{
"341
[v can_dump_masks_and_filters@m m `ui  1 a 2 47 ]
"340
[v can_dump_masks_and_filters@i i `uc  1 a 1 49 ]
[v can_dump_masks_and_filters@l l `uc  1 a 1 46 ]
[v can_dump_masks_and_filters@h h `uc  1 a 1 45 ]
"356
} 0
"302
[v _can_baudrate can_baudrate `(uc  1 e 1 0 ]
{
[v can_baudrate@bpr bpr `uc  1 a 1 wreg ]
"311
[v can_baudrate@bytes_written bytes_written `uc  1 a 1 43 ]
"306
[v can_baudrate@mask mask `uc  1 a 1 42 ]
"302
[v can_baudrate@bpr bpr `uc  1 a 1 wreg ]
[v can_baudrate@bpr bpr `uc  1 a 1 41 ]
"318
} 0
"320
[v _can_abort can_abort `(uc  1 e 1 0 ]
{
"322
[v can_abort@bytes_written bytes_written `uc  1 a 1 40 ]
"329
} 0
"96
[v _can_ope_mode can_ope_mode `(uc  1 e 1 0 ]
{
[v can_ope_mode@ope_mode ope_mode `uc  1 a 1 wreg ]
"100
[v can_ope_mode@bytes_written bytes_written `uc  1 a 1 37 ]
"96
[v can_ope_mode@ope_mode ope_mode `uc  1 a 1 wreg ]
[v can_ope_mode@ope_mode ope_mode `uc  1 a 1 38 ]
"113
} 0
"464 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
{
"1500
[v printf@idx idx `uc  1 a 1 22 ]
"501
[v printf@width width `i  1 a 2 32 ]
"528
[v printf@val val `ui  1 a 2 29 ]
"529
[v printf@len len `ui  1 a 2 26 ]
"530
[v printf@cp cp `*.26DCuc  1 a 2 24 ]
"499
[v printf@c c `c  1 a 1 34 ]
"508
[v printf@flag flag `uc  1 a 1 31 ]
"466
[v printf@ap ap `[1]*.4v  1 a 1 28 ]
"506
[v printf@prec prec `c  1 a 1 23 ]
"464
[v printf@f f `*.25DCuc  1 p 2 2 ]
"1541
} 0
"107 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/eusart.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"109
[v putch@txData txData `uc  1 a 1 1 ]
"110
} 0
"93
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
{
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 0 ]
"100
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 13 ]
"6
[v ___lwmod@divisor divisor `ui  1 p 2 8 ]
[v ___lwmod@dividend dividend `ui  1 p 2 10 ]
"26
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 5 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 7 ]
"6
[v ___lwdiv@divisor divisor `ui  1 p 2 0 ]
[v ___lwdiv@dividend dividend `ui  1 p 2 2 ]
"31
} 0
"115 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcp2515.c
[v _abort_pending_transmissions abort_pending_transmissions `(uc  1 e 1 0 ]
{
"120
[v abort_pending_transmissions@bytes_written bytes_written `uc  1 a 1 2 ]
"122
} 0
"4 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\spi.c
[v _SPI_exchange SPI_exchange `(uc  1 e 1 0 ]
{
[v SPI_exchange@buf buf `*.4uc  1 a 1 wreg ]
"6
[v SPI_exchange@bytes_written bytes_written `uc  1 a 1 12 ]
"4
[v SPI_exchange@buf buf `*.4uc  1 a 1 wreg ]
[v SPI_exchange@len len `uc  1 p 1 8 ]
[v SPI_exchange@buf buf `*.4uc  1 a 1 13 ]
"9
} 0
"91 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/spi.c
[v _SPI_Exchange8bitBuffer SPI_Exchange8bitBuffer `(uc  1 e 1 0 ]
{
[v SPI_Exchange8bitBuffer@dataIn dataIn `*.4uc  1 a 1 wreg ]
"93
[v SPI_Exchange8bitBuffer@bytesWritten bytesWritten `uc  1 a 1 7 ]
"91
[v SPI_Exchange8bitBuffer@dataIn dataIn `*.4uc  1 a 1 wreg ]
[v SPI_Exchange8bitBuffer@bufLen bufLen `uc  1 p 1 1 ]
[v SPI_Exchange8bitBuffer@dataOut dataOut `*.4uc  1 p 1 2 ]
"93
[v SPI_Exchange8bitBuffer@dataIn dataIn `*.4uc  1 a 1 6 ]
"128
} 0
"77
[v _SPI_Exchange8bit SPI_Exchange8bit `(uc  1 e 1 0 ]
{
[v SPI_Exchange8bit@data data `uc  1 a 1 wreg ]
[v SPI_Exchange8bit@data data `uc  1 a 1 wreg ]
"80
[v SPI_Exchange8bit@data data `uc  1 a 1 0 ]
"89
} 0
"5 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\atoi.c
[v _atoi atoi `(i  1 e 2 0 ]
{
[v atoi@s s `*.4DCuc  1 a 1 wreg ]
"7
[v atoi@a a `i  1 a 2 11 ]
"8
[v atoi@sign sign `uc  1 a 1 10 ]
"5
[v atoi@s s `*.4DCuc  1 a 1 wreg ]
[v atoi@s s `*.4DCuc  1 a 1 13 ]
"24
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\isdigit.c
[v _isdigit isdigit `(b  1 e 0 0 ]
{
[v isdigit@c c `uc  1 a 1 wreg ]
[v isdigit@c c `uc  1 a 1 wreg ]
"14
[v isdigit@c c `uc  1 a 1 1 ]
"15
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 4 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 2 ]
"53
} 0
"70 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"78
} 0
"90
[v _WDT_Initialize WDT_Initialize `(v  1 e 1 0 ]
{
"94
} 0
"63 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/spi.c
[v _SPI_Initialize SPI_Initialize `(v  1 e 1 0 ]
{
"75
} 0
"52 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"89
} 0
"80 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"88
} 0
"53 C:\Users\shiny\Documents\GitHub\can-bus\pic16f1825\uart2can.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"75
[v _EUSART_Read EUSART_Read `(uc  1 e 1 0 ]
{
"91
} 0
