# seq mem access, master device

this master device continuously issues SINGLE WRITE and then SINGLE READ bus cycles
over a range of memory address space (configurable via module parameters)

![wave](wave.png)
