--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml principal.twx principal.ncd -o principal.twr principal.pcf
-ucf principal.ucf

Design file:              principal.ncd
Physical constraint file: principal.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3170 paths analyzed, 224 endpoints analyzed, 224 failing endpoints
 422 timing errors detected. (224 setup errors, 0 hold errors, 198 component switching limit errors)
 Minimum period is   5.747ns.
--------------------------------------------------------------------------------

Paths for end point count1_0 (SLICE_X3Y28.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count1_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.747ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y29.YQ       Tcko                  0.587   count1<2>
                                                       count1_3
    SLICE_X1Y37.F1       net (fanout=2)        1.351   count1<3>
    SLICE_X1Y37.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_lut<4>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.777ns logic, 2.970ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count1_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.474ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.XQ       Tcko                  0.591   count1<4>
                                                       count1_4
    SLICE_X1Y36.G1       net (fanout=2)        1.117   count1<4>
    SLICE_X1Y36.COUT     Topcyg                1.001   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<3>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (2.738ns logic, 2.736ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count1_0 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.463ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.YQ       Tcko                  0.587   count1<4>
                                                       count1_5
    SLICE_X1Y36.F3       net (fanout=2)        0.949   count1<5>
    SLICE_X1Y36.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<2>
                                                       clk_cmp_eq0000_wg_cy<2>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (2.895ns logic, 2.568ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point count1_1 (SLICE_X3Y28.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count1_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.747ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y29.YQ       Tcko                  0.587   count1<2>
                                                       count1_3
    SLICE_X1Y37.F1       net (fanout=2)        1.351   count1<3>
    SLICE_X1Y37.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_lut<4>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.777ns logic, 2.970ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count1_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.474ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.XQ       Tcko                  0.591   count1<4>
                                                       count1_4
    SLICE_X1Y36.G1       net (fanout=2)        1.117   count1<4>
    SLICE_X1Y36.COUT     Topcyg                1.001   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<3>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (2.738ns logic, 2.736ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count1_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.463ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.YQ       Tcko                  0.587   count1<4>
                                                       count1_5
    SLICE_X1Y36.F3       net (fanout=2)        0.949   count1<5>
    SLICE_X1Y36.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<2>
                                                       clk_cmp_eq0000_wg_cy<2>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y28.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y28.CLK      Tsrck                 0.910   count1<0>
                                                       count1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (2.895ns logic, 2.568ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point count1_2 (SLICE_X3Y29.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count1_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.747ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y29.YQ       Tcko                  0.587   count1<2>
                                                       count1_3
    SLICE_X1Y37.F1       net (fanout=2)        1.351   count1<3>
    SLICE_X1Y37.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_lut<4>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y29.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y29.CLK      Tsrck                 0.910   count1<2>
                                                       count1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.777ns logic, 2.970ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count1_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.474ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.XQ       Tcko                  0.591   count1<4>
                                                       count1_4
    SLICE_X1Y36.G1       net (fanout=2)        1.117   count1<4>
    SLICE_X1Y36.COUT     Topcyg                1.001   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<3>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y29.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y29.CLK      Tsrck                 0.910   count1<2>
                                                       count1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (2.738ns logic, 2.736ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count1_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.463ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.YQ       Tcko                  0.587   count1<4>
                                                       count1_5
    SLICE_X1Y36.F3       net (fanout=2)        0.949   count1<5>
    SLICE_X1Y36.COUT     Topcyf                1.162   clk_cmp_eq0000_wg_cy<3>
                                                       clk_cmp_eq0000_wg_lut<2>
                                                       clk_cmp_eq0000_wg_cy<2>
                                                       clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<3>
    SLICE_X1Y37.COUT     Tbyp                  0.118   clk_cmp_eq0000_wg_cy<5>
                                                       clk_cmp_eq0000_wg_cy<4>
                                                       clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.CIN      net (fanout=1)        0.000   clk_cmp_eq0000_wg_cy<5>
    SLICE_X1Y38.COUT     Tbyp                  0.118   clk_cmp_eq0000
                                                       clk_cmp_eq0000_wg_cy<6>
                                                       clk_cmp_eq0000_wg_cy<7>
    SLICE_X3Y29.SR       net (fanout=17)       1.619   clk_cmp_eq0000
    SLICE_X3Y29.CLK      Tsrck                 0.910   count1<2>
                                                       count1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (2.895ns logic, 2.568ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_clk (SLICE_X26Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_clk (FF)
  Destination:          out_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out_clk to out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y23.YQ      Tcko                  0.522   out_clk
                                                       out_clk
    SLICE_X26Y23.BY      net (fanout=15)       0.428   out_clk
    SLICE_X26Y23.CLK     Tckdi       (-Th)    -0.152   out_clk
                                                       out_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X10Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.YQ      Tcko                  0.522   clk2
                                                       clk
    SLICE_X10Y42.BY      net (fanout=2)        0.430   clk2
    SLICE_X10Y42.CLK     Tckdi       (-Th)    -0.152   clk2
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point count2_4 (SLICE_X27Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count2_4 (FF)
  Destination:          count2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count2_4 to count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.473   count2<4>
                                                       count2_4
    SLICE_X27Y23.F4      net (fanout=2)        0.333   count2<4>
    SLICE_X27Y23.CLK     Tckf        (-Th)    -0.801   count2<4>
                                                       count2<4>_rt
                                                       Mcount_count2_xor<4>
                                                       count2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y23.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y23.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - min period limit)
  Period: 0.020ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: out_clk/CLK
  Logical resource: out_clk/CK
  Location pin: SLICE_X26Y23.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 821 paths analyzed, 85 endpoints analyzed, 85 failing endpoints
 232 timing errors detected. (85 setup errors, 0 hold errors, 147 component switching limit errors)
 Minimum period is   7.998ns.
--------------------------------------------------------------------------------

Paths for end point dhour_2 (SLICE_X13Y17.G1), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               umin_2 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.996ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.002ns (0.044 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: umin_2 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.YQ      Tcko                  0.587   umin<2>
                                                       umin_2
    SLICE_X12Y23.G3      net (fanout=8)        0.868   umin<2>
    SLICE_X12Y23.Y       Tilo                  0.759   N2
                                                       umin_cmp_eq00001
    SLICE_X12Y23.F3      net (fanout=12)       0.066   umin_cmp_eq0000
    SLICE_X12Y23.X       Tilo                  0.759   N2
                                                       uhour_3_or000011
    SLICE_X14Y13.G4      net (fanout=5)        1.013   N2
    SLICE_X14Y13.Y       Tilo                  0.759   uhour_3_or00009
                                                       dhour_Q_mux0000<2>20_SW0
    SLICE_X12Y14.F2      net (fanout=1)        0.398   N38
    SLICE_X12Y14.X       Tilo                  0.759   dhour_Q_mux0000<2>21
                                                       dhour_Q_mux0000<2>21
    SLICE_X13Y17.F4      net (fanout=1)        0.271   dhour_Q_mux0000<2>21
    SLICE_X13Y17.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X13Y17.G1      net (fanout=3)        0.216   dhour_Q_mux0000<2>
    SLICE_X13Y17.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (5.164ns logic, 2.832ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_2 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.987ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_2 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.YQ      Tcko                  0.587   dmin<2>
                                                       dmin_2
    SLICE_X13Y16.G1      net (fanout=7)        1.187   dmin<2>
    SLICE_X13Y16.Y       Tilo                  0.704   N32
                                                       mux0000_cmp_eq00041
    SLICE_X14Y18.G2      net (fanout=12)       0.588   mux0000_cmp_eq0004
    SLICE_X14Y18.Y       Tilo                  0.759   N8
                                                       dhour_mux0027<0>231
    SLICE_X14Y18.F4      net (fanout=2)        0.038   N42
    SLICE_X14Y18.X       Tilo                  0.759   N8
                                                       dhour_mux0027<0>2
    SLICE_X12Y19.F2      net (fanout=3)        0.445   N8
    SLICE_X12Y19.X       Tilo                  0.759   dhour_Q_mux0000<2>5
                                                       dhour_Q_mux0000<2>5
    SLICE_X13Y17.F1      net (fanout=1)        0.404   dhour_Q_mux0000<2>5
    SLICE_X13Y17.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X13Y17.G1      net (fanout=3)        0.216   dhour_Q_mux0000<2>
    SLICE_X13Y17.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (5.109ns logic, 2.878ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uhour_0 (FF)
  Destination:          dhour_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.946ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uhour_0 to dhour_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.587   uhour<0>
                                                       uhour_0
    SLICE_X13Y15.G1      net (fanout=9)        0.744   uhour<0>
    SLICE_X13Y15.Y       Tilo                  0.704   N63
                                                       mux0000_cmp_eq00021
    SLICE_X14Y18.G4      net (fanout=4)        0.990   mux0000_cmp_eq0002
    SLICE_X14Y18.Y       Tilo                  0.759   N8
                                                       dhour_mux0027<0>231
    SLICE_X14Y18.F4      net (fanout=2)        0.038   N42
    SLICE_X14Y18.X       Tilo                  0.759   N8
                                                       dhour_mux0027<0>2
    SLICE_X12Y19.F2      net (fanout=3)        0.445   N8
    SLICE_X12Y19.X       Tilo                  0.759   dhour_Q_mux0000<2>5
                                                       dhour_Q_mux0000<2>5
    SLICE_X13Y17.F1      net (fanout=1)        0.404   dhour_Q_mux0000<2>5
    SLICE_X13Y17.X       Tilo                  0.704   dhour<2>
                                                       dhour_Q_mux0000<2>27
    SLICE_X13Y17.G1      net (fanout=3)        0.216   dhour_Q_mux0000<2>
    SLICE_X13Y17.CLK     Tgck                  0.837   dhour<2>
                                                       dhour_2__and00001
                                                       dhour_2
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (5.109ns logic, 2.837ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point dhour_1 (SLICE_X12Y16.G1), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_2 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.684ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_2 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.YQ      Tcko                  0.587   dmin<2>
                                                       dmin_2
    SLICE_X13Y16.G1      net (fanout=7)        1.187   dmin<2>
    SLICE_X13Y16.Y       Tilo                  0.704   N32
                                                       mux0000_cmp_eq00041
    SLICE_X14Y18.G2      net (fanout=12)       0.588   mux0000_cmp_eq0004
    SLICE_X14Y18.Y       Tilo                  0.759   N8
                                                       dhour_mux0027<0>231
    SLICE_X14Y18.F4      net (fanout=2)        0.038   N42
    SLICE_X14Y18.X       Tilo                  0.759   N8
                                                       dhour_mux0027<0>2
    SLICE_X14Y19.F1      net (fanout=3)        0.166   N8
    SLICE_X14Y19.X       Tilo                  0.759   dhour_Q_mux0000<1>5
                                                       dhour_Q_mux0000<1>5
    SLICE_X12Y16.F3      net (fanout=1)        0.349   dhour_Q_mux0000<1>5
    SLICE_X12Y16.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X12Y16.G1      net (fanout=3)        0.137   dhour_Q_mux0000<1>
    SLICE_X12Y16.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (5.219ns logic, 2.465ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uhour_0 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.643ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uhour_0 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.587   uhour<0>
                                                       uhour_0
    SLICE_X13Y15.G1      net (fanout=9)        0.744   uhour<0>
    SLICE_X13Y15.Y       Tilo                  0.704   N63
                                                       mux0000_cmp_eq00021
    SLICE_X14Y18.G4      net (fanout=4)        0.990   mux0000_cmp_eq0002
    SLICE_X14Y18.Y       Tilo                  0.759   N8
                                                       dhour_mux0027<0>231
    SLICE_X14Y18.F4      net (fanout=2)        0.038   N42
    SLICE_X14Y18.X       Tilo                  0.759   N8
                                                       dhour_mux0027<0>2
    SLICE_X14Y19.F1      net (fanout=3)        0.166   N8
    SLICE_X14Y19.X       Tilo                  0.759   dhour_Q_mux0000<1>5
                                                       dhour_Q_mux0000<1>5
    SLICE_X12Y16.F3      net (fanout=1)        0.349   dhour_Q_mux0000<1>5
    SLICE_X12Y16.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X12Y16.G1      net (fanout=3)        0.137   dhour_Q_mux0000<1>
    SLICE_X12Y16.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (5.219ns logic, 2.424ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dmin_2 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.499ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dmin_2 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.YQ      Tcko                  0.587   dmin<2>
                                                       dmin_2
    SLICE_X13Y16.G1      net (fanout=7)        1.187   dmin<2>
    SLICE_X13Y16.Y       Tilo                  0.704   N32
                                                       mux0000_cmp_eq00041
    SLICE_X13Y16.F3      net (fanout=12)       0.123   mux0000_cmp_eq0004
    SLICE_X13Y16.X       Tilo                  0.704   N32
                                                       dhour_Q_mux0000<1>21_SW0
    SLICE_X14Y15.G1      net (fanout=1)        0.446   N32
    SLICE_X14Y15.Y       Tilo                  0.759   dhour_Q_mux0000<2>0
                                                       dhour_Q_mux0000<1>21
    SLICE_X15Y15.F2      net (fanout=3)        0.148   N40
    SLICE_X15Y15.X       Tilo                  0.704   dhour_Q_mux0000<1>0
                                                       dhour_Q_mux0000<1>0
    SLICE_X12Y16.F4      net (fanout=1)        0.349   dhour_Q_mux0000<1>0
    SLICE_X12Y16.X       Tilo                  0.759   dhour<1>
                                                       dhour_Q_mux0000<1>27
    SLICE_X12Y16.G1      net (fanout=3)        0.137   dhour_Q_mux0000<1>
    SLICE_X12Y16.CLK     Tgck                  0.892   dhour<1>
                                                       dhour_1__and00001
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (5.109ns logic, 2.390ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point dhour_1 (SLICE_X12Y16.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_1 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.286ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_1 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.652   usec<1>
                                                       usec_1
    SLICE_X16Y21.G1      net (fanout=6)        0.593   usec<1>
    SLICE_X16Y21.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X13Y20.G1      net (fanout=7)        1.110   usec_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.704   uhour_3_and0002
                                                       dhour_0__or000011
    SLICE_X13Y18.G3      net (fanout=3)        0.338   N16
    SLICE_X13Y18.Y       Tilo                  0.704   dhour_0__or0000
                                                       dhour_and0000
    SLICE_X13Y18.F3      net (fanout=4)        0.044   dhour_and0000
    SLICE_X13Y18.X       Tilo                  0.704   dhour_0__or0000
                                                       dhour_0__or00002
    SLICE_X12Y16.CE      net (fanout=3)        1.123   dhour_0__or0000
    SLICE_X12Y16.CLK     Tceck                 0.555   dhour<1>
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (4.078ns logic, 3.208ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_0 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.280ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_0 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.YQ      Tcko                  0.587   usec<0>
                                                       usec_0
    SLICE_X16Y21.G2      net (fanout=6)        0.652   usec<0>
    SLICE_X16Y21.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X13Y20.G1      net (fanout=7)        1.110   usec_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.704   uhour_3_and0002
                                                       dhour_0__or000011
    SLICE_X13Y18.G3      net (fanout=3)        0.338   N16
    SLICE_X13Y18.Y       Tilo                  0.704   dhour_0__or0000
                                                       dhour_and0000
    SLICE_X13Y18.F3      net (fanout=4)        0.044   dhour_and0000
    SLICE_X13Y18.X       Tilo                  0.704   dhour_0__or0000
                                                       dhour_0__or00002
    SLICE_X12Y16.CE      net (fanout=3)        1.123   dhour_0__or0000
    SLICE_X12Y16.CLK     Tceck                 0.555   dhour<1>
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.280ns (4.013ns logic, 3.267ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usec_3 (FF)
  Destination:          dhour_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      7.213ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: usec_3 to dhour_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.YQ      Tcko                  0.587   usec<3>
                                                       usec_3
    SLICE_X16Y21.G4      net (fanout=5)        0.585   usec<3>
    SLICE_X16Y21.Y       Tilo                  0.759   N111
                                                       usec_cmp_eq00001
    SLICE_X13Y20.G1      net (fanout=7)        1.110   usec_cmp_eq0000
    SLICE_X13Y20.Y       Tilo                  0.704   uhour_3_and0002
                                                       dhour_0__or000011
    SLICE_X13Y18.G3      net (fanout=3)        0.338   N16
    SLICE_X13Y18.Y       Tilo                  0.704   dhour_0__or0000
                                                       dhour_and0000
    SLICE_X13Y18.F3      net (fanout=4)        0.044   dhour_and0000
    SLICE_X13Y18.X       Tilo                  0.704   dhour_0__or0000
                                                       dhour_0__or00002
    SLICE_X12Y16.CE      net (fanout=3)        1.123   dhour_0__or0000
    SLICE_X12Y16.CLK     Tceck                 0.555   dhour<1>
                                                       dhour_1
    -------------------------------------------------  ---------------------------
    Total                                      7.213ns (4.013ns logic, 3.200ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dsec_0 (SLICE_X15Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dsec_0 (FF)
  Destination:          dsec_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dsec_0 to dsec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.XQ      Tcko                  0.473   dsec<0>
                                                       dsec_0
    SLICE_X15Y22.BX      net (fanout=9)        0.441   dsec<0>
    SLICE_X15Y22.CLK     Tckdi       (-Th)    -0.093   dsec<0>
                                                       dsec_0
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.566ns logic, 0.441ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point umin_2 (SLICE_X13Y23.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               umin_0 (FF)
  Destination:          umin_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: umin_0 to umin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.YQ      Tcko                  0.470   umin<0>
                                                       umin_0
    SLICE_X13Y23.G3      net (fanout=8)        0.418   umin<0>
    SLICE_X13Y23.CLK     Tckg        (-Th)    -0.516   umin<2>
                                                       umin_mux0000<2>1
                                                       umin_2
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.986ns logic, 0.418ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point umin_3 (SLICE_X13Y22.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               umin_0 (FF)
  Destination:          umin_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: umin_0 to umin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.YQ      Tcko                  0.470   umin<0>
                                                       umin_0
    SLICE_X13Y22.G3      net (fanout=8)        0.418   umin<0>
    SLICE_X13Y22.CLK     Tckg        (-Th)    -0.516   umin<3>
                                                       umin_mux0000<3>1
                                                       umin_3
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.986ns logic, 0.418ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/BY
  Logical resource: uhour_3/REV
  Location pin: SLICE_X12Y12.BY
  Clock network: uhour_3_and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/BY
  Logical resource: uhour_3/REV
  Location pin: SLICE_X12Y12.BY
  Clock network: uhour_3_and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uhour<3>/SR
  Logical resource: uhour_3/SR
  Location pin: SLICE_X12Y12.SR
  Clock network: uhour_3_and0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk1                        |      0.020ns|      5.747ns|      7.998ns|          422|          232|         3170|          821|
| TS_clk                        |      0.020ns|      7.998ns|          N/A|          232|            0|          821|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.747|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 654  Score: 1796632  (Setup/Max: 1117168, Hold: 0, Component Switching Limit: 679464)

Constraints cover 3991 paths, 0 nets, and 514 connections

Design statistics:
   Minimum period:   7.998ns{1}   (Maximum frequency: 125.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  2 23:13:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



