# //  Questa Sim-64
# //  Version 10.6g linux_x86_64 Aug  2 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vmap work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/work
# QuestaSim-64 vmap 10.6g Lib Mapping Utility 2019.08 Aug  2 2019
# vmap work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/work 
# Copying /opt/questasim/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 09:09:00 on Mar 29,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
add wave -position insertpoint  \
sim:/mips_tb/mips_0/jumpmap/writedata
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writedata
add wave -position insertpoint  \
sim:/mips_tb/mips_0/memorymap/writedata
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 12 ns  Iteration: 7  Instance: /mips_tb/mips_0/alumap
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 18 ns  Iteration: 7  Instance: /mips_tb/mips_0/alumap
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20 ns  Iteration: 5  Instance: /mips_tb/mips_0/alumap
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 22 ns  Iteration: 7  Instance: /mips_tb/mips_0/alumap
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 22 ns  Iteration: 8  Instance: /mips_tb/mips_0/alumap
quit -sim
# End time: 09:22:00 on Mar 29,2021, Elapsed time: 0:13:00
# Errors: 0, Warnings: 13
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:09 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 09:22:09 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:11 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 09:22:11 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:13 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 09:22:13 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:15 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 09:22:15 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:17 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 09:22:17 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:19 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 09:22:19 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:21 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 09:22:21 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:23 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 09:22:23 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:26 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 09:22:26 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:27 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 09:22:27 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:22:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 09:22:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 09:22:44 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
# Load canceled
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writereg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/controlmap/regdst
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writereg
add wave -position insertpoint  \
sim:/mips_tb/mips_0/jumpmap/writedata
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writedata
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
add wave -position insertpoint  \
sim:/mips_tb/mips_0/instruction
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/memorymap/instruction
add wave -position insertpoint  \
sim:/mips_tb/mips_0/controlmap/instruction
quit -sim
# End time: 09:58:41 on Mar 29,2021, Elapsed time: 0:35:57
# Errors: 1, Warnings: 10
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:48 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 09:58:48 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:50 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 09:58:50 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:51 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 09:58:51 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:53 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 09:58:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:55 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 09:58:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:57 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 09:58:57 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:58:58 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 09:58:58 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:59:00 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 09:59:00 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:59:01 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 09:59:01 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 09:59:03 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 09:59:03 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 09:59:11 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/regdst
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 10:18:38 on Mar 29,2021, Elapsed time: 0:19:27
# Errors: 0, Warnings: 8
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:18:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(122): (vcom-1294) Declaration with designator "memtoreg" already exists in this region.
# ** =====> Prior declaration of "memtoreg" is at /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(120).
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(136): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(136): Cannot resolve expression type of infix expression.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(136): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(194): Signal "memtoreg" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(215): VHDL Compiler exiting
# End time: 10:18:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:23:58 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(195): Signal "memtoreg" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 10:23:58 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:24:45 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 10:24:45 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
clear
# [H[2J[3J
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:24:54 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 10:24:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:24:55 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 10:24:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:24:57 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(34): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(36): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(43): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(47): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(51): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(58): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(60): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(67): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(69): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(76): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(78): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(84): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(87): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(94): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(96): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(103): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(105): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(112): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(114): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(121): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(123): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(130): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(132): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(139): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(141): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(148): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(150): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(157): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(159): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(166): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(168): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(175): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(177): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(182): VHDL Compiler exiting
# End time: 10:24:57 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 34, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:27:54 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(84): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(85): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(182): VHDL Compiler exiting
# End time: 10:27:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:27:57 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(84): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(85): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(182): VHDL Compiler exiting
# End time: 10:27:57 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 10:28:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 10:28:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 10:28:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
clear
# [H[2J[3J
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:34 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 10:28:35 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:36 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 10:28:36 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:38 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 10:28:38 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:39 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 10:28:39 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:41 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 10:28:41 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:43 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 10:28:43 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 10:28:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 10:28:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:48 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 10:28:48 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:49 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 10:28:49 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:51 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 10:28:51 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test_3.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:28:52 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test_3.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 10:28:52 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 10:29:05 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writedata
run
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/memtoreg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 10:51:10 on Mar 29,2021, Elapsed time: 0:22:05
# Errors: 3, Warnings: 9
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:39 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 10:56:39 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:40 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 10:56:40 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:42 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 10:56:42 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 10:56:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:45 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 10:56:45 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:47 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 10:56:47 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:56:49 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(133): (vcom-1604) No feasible entries for subprogram "TO_UNSIGNED" with expected return type "STD_LOGIC_VECTOR".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1461)
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 10:56:49 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(133): (vcom-1272) Length of expected is 5; length of actual is 32.
# End time: 10:57:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:39 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 10:57:39 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:40 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 10:57:40 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:42 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 10:57:42 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 10:57:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 10:57:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 10:57:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 10:57:57 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writedata
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/instruction
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 11:16:06 on Mar 29,2021, Elapsed time: 0:18:09
# Errors: 0, Warnings: 8
# Load canceled
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 11:16:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:30 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 11:16:30 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:32 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 11:16:32 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:33 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 11:16:33 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:35 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 11:16:35 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:36 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 11:16:37 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:38 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 11:16:38 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:39 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 11:16:39 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:41 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 11:16:41 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:16:42 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 11:16:42 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 11:16:51 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/mips_0/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writedata
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 11:39:10 on Mar 29,2021, Elapsed time: 0:22:19
# Errors: 0, Warnings: 8
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:16 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 11:39:16 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:19 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 11:39:19 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:20 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 11:39:20 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:22 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 11:39:22 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:23 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 11:39:23 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:24 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 11:39:25 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:26 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 11:39:26 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 11:39:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 11:39:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:30 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 11:39:30 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:39:32 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 11:39:32 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 11:40:49 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/mips_0/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/jumpmap/address
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 11:59:51 on Mar 29,2021, Elapsed time: 0:19:02
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 11:59:59 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 11:59:59 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:00 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:00:01 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:02 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:00:02 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:04 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:00:04 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:05 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:00:05 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:06 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:00:06 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:09 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:00:09 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:10 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:00:10 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:11 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:00:11 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:13 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:00:13 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:00:15 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:00:15 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:00:23 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/branchalu
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:04:57 on Mar 29,2021, Elapsed time: 0:04:34
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:05 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:06:05 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:06 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:06:06 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:08 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:06:08 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:10 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:06:10 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:11 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl(38): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl(45): VHDL Compiler exiting
# End time: 12:06:11 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:06:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:06:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:50 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:06:50 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:51 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:06:51 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:06:52 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:06:52 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:07:01 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:10:19 on Mar 29,2021, Elapsed time: 0:03:18
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:25 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:10:25 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:26 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:10:26 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:10:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:10:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:31 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:10:31 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:32 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:10:32 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:34 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:10:34 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:35 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:10:35 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:37 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:10:37 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:38 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:10:38 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:10:40 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:10:40 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:10:49 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint sim:/mips_tb/mips_0/registersmap/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 9  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24 ns  Iteration: 3  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:13:35 on Mar 29,2021, Elapsed time: 0:02:46
# Errors: 0, Warnings: 10
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:13:51 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:13:52 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:13:53 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:13:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:13:55 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:13:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:13:56 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:13:56 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:13:58 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:13:58 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:14:00 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:14:00 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:14:01 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:14:01 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:14:03 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:14:03 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:14:04 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:14:04 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:14:06 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:14:06 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:14:15 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:26:09 on Mar 29,2021, Elapsed time: 0:11:54
# Errors: 0, Warnings: 8
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:20 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:26:20 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:22 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:26:22 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:23 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:26:23 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:25 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:26:25 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:26 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:26:26 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:28 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:26:28 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:30 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:26:30 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:32 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:26:32 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:33 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:26:33 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:35 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:26:35 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:26:36 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:26:36 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:26:45 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writereg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:34:11 on Mar 29,2021, Elapsed time: 0:07:26
# Errors: 0, Warnings: 8
# Load canceled
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:45 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:34:45 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:47 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:34:48 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:50 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:34:50 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:51 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:34:51 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:53 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:34:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:55 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:34:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:56 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:34:56 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:58 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:34:58 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:34:59 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:34:59 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:35:01 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:35:01 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:35:02 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/test.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:35:02 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:35:13 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/writereg
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
add wave -position insertpoint  \
sim:/mips_tb/mips_0/writereg
add wave -position insertpoint  \
sim:/mips_tb/mips_0/regwrite
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 12:46:49 on Mar 29,2021, Elapsed time: 0:11:36
# Errors: 0, Warnings: 7
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:49:08 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 12:49:08 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:49:09 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 12:49:09 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:49:11 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(34): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(43): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(47): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(58): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(67): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(76): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(85): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(94): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(103): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(112): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(121): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(130): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(139): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(148): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(157): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(166): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(175): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(182): VHDL Compiler exiting
# End time: 12:49:11 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:09 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:50:09 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:10 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 12:50:10 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:11 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 12:50:11 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:13 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 12:50:13 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:14 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 12:50:14 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:16 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(121): (vcom-1294) Declaration with designator "memtoreg" already exists in this region.
# ** =====> Prior declaration of "memtoreg" is at /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(120).
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(135): near "selectd": (vcom-1576) expecting SELECT.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 12:50:16 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:30 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(121): (vcom-1294) Declaration with designator "memtoreg" already exists in this region.
# ** =====> Prior declaration of "memtoreg" is at /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(120).
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 12:50:30 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 12:50:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 12:50:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:48 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 12:50:48 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 12:50:50 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 12:50:50 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:50:59 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/pcmap/pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
quit -sim
# End time: 13:04:20 on Mar 29,2021, Elapsed time: 0:13:21
# Errors: 0, Warnings: 8
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:26 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alu.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavior of alu
# End time: 13:04:26 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:27 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 13:04:27 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:29 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(29): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(31): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(49): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(56): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(65): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(74): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(83): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(92): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(101): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(110): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(119): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(128): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(137): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(146): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(155): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(164): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl(173): (vcom-1272) Length of expected is 3; length of actual is 2.
# End time: 13:04:29 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 17
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:43 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/control.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 13:04:44 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/alucontrol.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alucontrol
# -- Compiling architecture behavior of alucontrol
# End time: 13:04:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:48 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/extend.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extend
# -- Compiling architecture behavior of extend
# End time: 13:04:48 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:49 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/jump.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity jump
# -- Compiling architecture behavior of jump
# End time: 13:04:49 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:50 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behavior of memory
# End time: 13:04:51 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:04:52 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error (suppressible): /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(153): (vcom-1272) Length of formal "branchcontrol" is 2; length of actual is 3.
# ** Error (suppressible): /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(192): (vcom-1272) Length of formal "branch" is 2; length of actual is 3.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 13:04:52 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:06 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 13:05:06 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:12 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# ** Error (suppressible): /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(153): (vcom-1272) Length of formal "branchcontrol" is 2; length of actual is 3.
# ** Error (suppressible): /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(192): (vcom-1272) Length of formal "branch" is 2; length of actual is 3.
# ** Error: /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl(216): VHDL Compiler exiting
# End time: 13:05:12 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:40 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 13:05:40 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:40 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture behavior of mips
# End time: 13:05:41 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:43 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/mips_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mips_tb
# -- Compiling architecture behaviour of mips_tb
# End time: 13:05:43 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:44 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavior of pc
# End time: 13:05:44 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl
# QuestaSim-64 vcom 10.6g Compiler 2019.08 Aug  2 2019
# Start time: 13:05:46 on Mar 29,2021
# vcom -reportprogress 300 -work work /home/timo/Projects/EE3D11_COA/4_VHDL_MIPS/vhdl_mips/registers.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture behavior of registers
# End time: 13:05:46 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 13:05:57 on Mar 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.mips(behavior)#1
add wave -position insertpoint  \
sim:/mips_tb/mips_0/clk
add wave -position insertpoint  \
sim:/mips_tb/mips_0/current_pc
add wave -position insertpoint  \
sim:/mips_tb/mips_0/jumpmap/registers
add wave -position insertpoint  \
sim:/mips_tb/mips_0/registersmap/registers
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /mips_tb/mips_0/registersmap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /mips_tb/mips_0/memorymap
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2 ns  Iteration: 6  Instance: /mips_tb/mips_0/memorymap
