// Seed: 1446551037
module module_0 #(
    parameter id_11 = 32'd66,
    parameter id_8  = 32'd11
);
  struct packed {
    integer id_1;
    logic   id_2;
    struct packed {
      logic [-1  ^  1 : 1] id_3;
      logic id_4;
      integer id_5;
      logic id_6;
    } id_7;
  }
      _id_8, id_9;
  assign id_8.id_2 = -1;
  always
    foreach (id_10) begin : LABEL_0
      if (-1) id_8.id_2 <= id_8;
    end
  assign id_8 = id_10;
  assign module_1.id_18 = 0;
  logic _id_11;
  ;
  logic id_12;
  wire  id_13;
  wire [id_8 : id_11] id_14, id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd16,
    parameter id_19 = 32'd52
) (
    input wire id_0,
    input wand id_1
    , id_28,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_29,
    input wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    output uwire _id_11,
    input tri0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    input wand id_16,
    input tri id_17,
    output tri0 id_18[id_19 : id_11],
    input tri1 _id_19,
    input wor id_20,
    input tri id_21,
    output tri0 id_22,
    output tri id_23,
    input wire id_24,
    inout tri id_25,
    input wire id_26
);
  assign id_2 = -1'b0 !== id_3;
  module_0 modCall_1 ();
endmodule
