
MAYO-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031c0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003348  08003348  00013348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003364  08003364  00023d94  2**0
                  CONTENTS
  4 .ARM          00000000  08003364  08003364  00023d94  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003364  08003364  00023d94  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003364  08003364  00013364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003368  08003368  00013368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003d94  20000000  0800336c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20003d94  08007100  00023d94  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20003f30  08007100  00023f30  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00023d94  2**0
                  CONTENTS, READONLY
 12 .comment      00000033  00000000  00000000  00023dbe  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003e9e  00000000  00000000  00023df1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000a94  00000000  00000000  00027c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00001170  00000000  00000000  00028723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000238  00000000  00000000  00029898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000001c8  00000000  00000000  00029ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000231f  00000000  00000000  00029c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00001627  00000000  00000000  0002bfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000075c  00000000  00000000  0002d5e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0002dd3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000034  00000000  00000000  0002de80  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <deregister_tm_clones+0x10>)
 800018a:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018c:	4283      	cmp	r3, r0
 800018e:	d002      	beq.n	8000196 <deregister_tm_clones+0xe>
 8000190:	4b03      	ldr	r3, [pc, #12]	; (80001a0 <deregister_tm_clones+0x18>)
 8000192:	b103      	cbz	r3, 8000196 <deregister_tm_clones+0xe>
 8000194:	4718      	bx	r3
 8000196:	4770      	bx	lr
 8000198:	20003d94 	.word	0x20003d94
 800019c:	20003d94 	.word	0x20003d94
 80001a0:	00000000 	.word	0x00000000

080001a4 <register_tm_clones>:
 80001a4:	4805      	ldr	r0, [pc, #20]	; (80001bc <register_tm_clones+0x18>)
 80001a6:	4906      	ldr	r1, [pc, #24]	; (80001c0 <register_tm_clones+0x1c>)
 80001a8:	1a0b      	subs	r3, r1, r0
 80001aa:	0fd9      	lsrs	r1, r3, #31
 80001ac:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001b0:	1049      	asrs	r1, r1, #1
 80001b2:	d002      	beq.n	80001ba <register_tm_clones+0x16>
 80001b4:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <register_tm_clones+0x20>)
 80001b6:	b103      	cbz	r3, 80001ba <register_tm_clones+0x16>
 80001b8:	4718      	bx	r3
 80001ba:	4770      	bx	lr
 80001bc:	20003d94 	.word	0x20003d94
 80001c0:	20003d94 	.word	0x20003d94
 80001c4:	00000000 	.word	0x00000000

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c06      	ldr	r4, [pc, #24]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b943      	cbnz	r3, 80001e2 <__do_global_dtors_aux+0x1a>
 80001d0:	f7ff ffda 	bl	8000188 <deregister_tm_clones>
 80001d4:	4b04      	ldr	r3, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	b113      	cbz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d8:	4804      	ldr	r0, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x24>)
 80001da:	f3af 8000 	nop.w
 80001de:	2301      	movs	r3, #1
 80001e0:	7023      	strb	r3, [r4, #0]
 80001e2:	bd10      	pop	{r4, pc}
 80001e4:	20003d94 	.word	0x20003d94
 80001e8:	00000000 	.word	0x00000000
 80001ec:	08003330 	.word	0x08003330

080001f0 <frame_dummy>:
 80001f0:	b508      	push	{r3, lr}
 80001f2:	4b04      	ldr	r3, [pc, #16]	; (8000204 <frame_dummy+0x14>)
 80001f4:	b11b      	cbz	r3, 80001fe <frame_dummy+0xe>
 80001f6:	4904      	ldr	r1, [pc, #16]	; (8000208 <frame_dummy+0x18>)
 80001f8:	4804      	ldr	r0, [pc, #16]	; (800020c <frame_dummy+0x1c>)
 80001fa:	f3af 8000 	nop.w
 80001fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000202:	e7cf      	b.n	80001a4 <register_tm_clones>
 8000204:	00000000 	.word	0x00000000
 8000208:	20003d98 	.word	0x20003d98
 800020c:	08003330 	.word	0x08003330

08000210 <__libc_init_array>:
 8000210:	b570      	push	{r4, r5, r6, lr}
 8000212:	4e0d      	ldr	r6, [pc, #52]	; (8000248 <__libc_init_array+0x38>)
 8000214:	4d0d      	ldr	r5, [pc, #52]	; (800024c <__libc_init_array+0x3c>)
 8000216:	1b76      	subs	r6, r6, r5
 8000218:	10b6      	asrs	r6, r6, #2
 800021a:	d006      	beq.n	800022a <__libc_init_array+0x1a>
 800021c:	2400      	movs	r4, #0
 800021e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000222:	3401      	adds	r4, #1
 8000224:	4798      	blx	r3
 8000226:	42a6      	cmp	r6, r4
 8000228:	d1f9      	bne.n	800021e <__libc_init_array+0xe>
 800022a:	4e09      	ldr	r6, [pc, #36]	; (8000250 <__libc_init_array+0x40>)
 800022c:	4d09      	ldr	r5, [pc, #36]	; (8000254 <__libc_init_array+0x44>)
 800022e:	1b76      	subs	r6, r6, r5
 8000230:	f003 f87e 	bl	8003330 <_init>
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	d006      	beq.n	8000246 <__libc_init_array+0x36>
 8000238:	2400      	movs	r4, #0
 800023a:	f855 3b04 	ldr.w	r3, [r5], #4
 800023e:	3401      	adds	r4, #1
 8000240:	4798      	blx	r3
 8000242:	42a6      	cmp	r6, r4
 8000244:	d1f9      	bne.n	800023a <__libc_init_array+0x2a>
 8000246:	bd70      	pop	{r4, r5, r6, pc}
 8000248:	08003364 	.word	0x08003364
 800024c:	08003364 	.word	0x08003364
 8000250:	08003368 	.word	0x08003368
 8000254:	08003364 	.word	0x08003364

08000258 <memcpy>:
 8000258:	4684      	mov	ip, r0
 800025a:	ea41 0300 	orr.w	r3, r1, r0
 800025e:	f013 0303 	ands.w	r3, r3, #3
 8000262:	d16d      	bne.n	8000340 <memcpy+0xe8>
 8000264:	3a40      	subs	r2, #64	; 0x40
 8000266:	d341      	bcc.n	80002ec <memcpy+0x94>
 8000268:	f851 3b04 	ldr.w	r3, [r1], #4
 800026c:	f840 3b04 	str.w	r3, [r0], #4
 8000270:	f851 3b04 	ldr.w	r3, [r1], #4
 8000274:	f840 3b04 	str.w	r3, [r0], #4
 8000278:	f851 3b04 	ldr.w	r3, [r1], #4
 800027c:	f840 3b04 	str.w	r3, [r0], #4
 8000280:	f851 3b04 	ldr.w	r3, [r1], #4
 8000284:	f840 3b04 	str.w	r3, [r0], #4
 8000288:	f851 3b04 	ldr.w	r3, [r1], #4
 800028c:	f840 3b04 	str.w	r3, [r0], #4
 8000290:	f851 3b04 	ldr.w	r3, [r1], #4
 8000294:	f840 3b04 	str.w	r3, [r0], #4
 8000298:	f851 3b04 	ldr.w	r3, [r1], #4
 800029c:	f840 3b04 	str.w	r3, [r0], #4
 80002a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a4:	f840 3b04 	str.w	r3, [r0], #4
 80002a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ac:	f840 3b04 	str.w	r3, [r0], #4
 80002b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b4:	f840 3b04 	str.w	r3, [r0], #4
 80002b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002bc:	f840 3b04 	str.w	r3, [r0], #4
 80002c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c4:	f840 3b04 	str.w	r3, [r0], #4
 80002c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002cc:	f840 3b04 	str.w	r3, [r0], #4
 80002d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d4:	f840 3b04 	str.w	r3, [r0], #4
 80002d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002dc:	f840 3b04 	str.w	r3, [r0], #4
 80002e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e4:	f840 3b04 	str.w	r3, [r0], #4
 80002e8:	3a40      	subs	r2, #64	; 0x40
 80002ea:	d2bd      	bcs.n	8000268 <memcpy+0x10>
 80002ec:	3230      	adds	r2, #48	; 0x30
 80002ee:	d311      	bcc.n	8000314 <memcpy+0xbc>
 80002f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f4:	f840 3b04 	str.w	r3, [r0], #4
 80002f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002fc:	f840 3b04 	str.w	r3, [r0], #4
 8000300:	f851 3b04 	ldr.w	r3, [r1], #4
 8000304:	f840 3b04 	str.w	r3, [r0], #4
 8000308:	f851 3b04 	ldr.w	r3, [r1], #4
 800030c:	f840 3b04 	str.w	r3, [r0], #4
 8000310:	3a10      	subs	r2, #16
 8000312:	d2ed      	bcs.n	80002f0 <memcpy+0x98>
 8000314:	320c      	adds	r2, #12
 8000316:	d305      	bcc.n	8000324 <memcpy+0xcc>
 8000318:	f851 3b04 	ldr.w	r3, [r1], #4
 800031c:	f840 3b04 	str.w	r3, [r0], #4
 8000320:	3a04      	subs	r2, #4
 8000322:	d2f9      	bcs.n	8000318 <memcpy+0xc0>
 8000324:	3204      	adds	r2, #4
 8000326:	d008      	beq.n	800033a <memcpy+0xe2>
 8000328:	07d2      	lsls	r2, r2, #31
 800032a:	bf1c      	itt	ne
 800032c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000330:	f800 3b01 	strbne.w	r3, [r0], #1
 8000334:	d301      	bcc.n	800033a <memcpy+0xe2>
 8000336:	880b      	ldrh	r3, [r1, #0]
 8000338:	8003      	strh	r3, [r0, #0]
 800033a:	4660      	mov	r0, ip
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	2a08      	cmp	r2, #8
 8000342:	d313      	bcc.n	800036c <memcpy+0x114>
 8000344:	078b      	lsls	r3, r1, #30
 8000346:	d08d      	beq.n	8000264 <memcpy+0xc>
 8000348:	f010 0303 	ands.w	r3, r0, #3
 800034c:	d08a      	beq.n	8000264 <memcpy+0xc>
 800034e:	f1c3 0304 	rsb	r3, r3, #4
 8000352:	1ad2      	subs	r2, r2, r3
 8000354:	07db      	lsls	r3, r3, #31
 8000356:	bf1c      	itt	ne
 8000358:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800035c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000360:	d380      	bcc.n	8000264 <memcpy+0xc>
 8000362:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000366:	f820 3b02 	strh.w	r3, [r0], #2
 800036a:	e77b      	b.n	8000264 <memcpy+0xc>
 800036c:	3a04      	subs	r2, #4
 800036e:	d3d9      	bcc.n	8000324 <memcpy+0xcc>
 8000370:	3a01      	subs	r2, #1
 8000372:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000376:	f800 3b01 	strb.w	r3, [r0], #1
 800037a:	d2f9      	bcs.n	8000370 <memcpy+0x118>
 800037c:	780b      	ldrb	r3, [r1, #0]
 800037e:	7003      	strb	r3, [r0, #0]
 8000380:	784b      	ldrb	r3, [r1, #1]
 8000382:	7043      	strb	r3, [r0, #1]
 8000384:	788b      	ldrb	r3, [r1, #2]
 8000386:	7083      	strb	r3, [r0, #2]
 8000388:	4660      	mov	r0, ip
 800038a:	4770      	bx	lr

0800038c <memset>:
 800038c:	0783      	lsls	r3, r0, #30
 800038e:	b530      	push	{r4, r5, lr}
 8000390:	d048      	beq.n	8000424 <memset+0x98>
 8000392:	1e54      	subs	r4, r2, #1
 8000394:	2a00      	cmp	r2, #0
 8000396:	d03f      	beq.n	8000418 <memset+0x8c>
 8000398:	b2ca      	uxtb	r2, r1
 800039a:	4603      	mov	r3, r0
 800039c:	e001      	b.n	80003a2 <memset+0x16>
 800039e:	3c01      	subs	r4, #1
 80003a0:	d33a      	bcc.n	8000418 <memset+0x8c>
 80003a2:	f803 2b01 	strb.w	r2, [r3], #1
 80003a6:	079d      	lsls	r5, r3, #30
 80003a8:	d1f9      	bne.n	800039e <memset+0x12>
 80003aa:	2c03      	cmp	r4, #3
 80003ac:	d92d      	bls.n	800040a <memset+0x7e>
 80003ae:	b2cd      	uxtb	r5, r1
 80003b0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80003b4:	2c0f      	cmp	r4, #15
 80003b6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80003ba:	d936      	bls.n	800042a <memset+0x9e>
 80003bc:	f1a4 0210 	sub.w	r2, r4, #16
 80003c0:	f022 0c0f 	bic.w	ip, r2, #15
 80003c4:	f103 0e20 	add.w	lr, r3, #32
 80003c8:	44e6      	add	lr, ip
 80003ca:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80003ce:	f103 0210 	add.w	r2, r3, #16
 80003d2:	e942 5504 	strd	r5, r5, [r2, #-16]
 80003d6:	e942 5502 	strd	r5, r5, [r2, #-8]
 80003da:	3210      	adds	r2, #16
 80003dc:	4572      	cmp	r2, lr
 80003de:	d1f8      	bne.n	80003d2 <memset+0x46>
 80003e0:	f10c 0201 	add.w	r2, ip, #1
 80003e4:	f014 0f0c 	tst.w	r4, #12
 80003e8:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80003ec:	f004 0c0f 	and.w	ip, r4, #15
 80003f0:	d013      	beq.n	800041a <memset+0x8e>
 80003f2:	f1ac 0304 	sub.w	r3, ip, #4
 80003f6:	f023 0303 	bic.w	r3, r3, #3
 80003fa:	3304      	adds	r3, #4
 80003fc:	4413      	add	r3, r2
 80003fe:	f842 5b04 	str.w	r5, [r2], #4
 8000402:	4293      	cmp	r3, r2
 8000404:	d1fb      	bne.n	80003fe <memset+0x72>
 8000406:	f00c 0403 	and.w	r4, ip, #3
 800040a:	b12c      	cbz	r4, 8000418 <memset+0x8c>
 800040c:	b2ca      	uxtb	r2, r1
 800040e:	441c      	add	r4, r3
 8000410:	f803 2b01 	strb.w	r2, [r3], #1
 8000414:	429c      	cmp	r4, r3
 8000416:	d1fb      	bne.n	8000410 <memset+0x84>
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	4664      	mov	r4, ip
 800041c:	4613      	mov	r3, r2
 800041e:	2c00      	cmp	r4, #0
 8000420:	d1f4      	bne.n	800040c <memset+0x80>
 8000422:	e7f9      	b.n	8000418 <memset+0x8c>
 8000424:	4603      	mov	r3, r0
 8000426:	4614      	mov	r4, r2
 8000428:	e7bf      	b.n	80003aa <memset+0x1e>
 800042a:	461a      	mov	r2, r3
 800042c:	46a4      	mov	ip, r4
 800042e:	e7e0      	b.n	80003f2 <memset+0x66>

08000430 <putString>:

extern uint32_t trigger;


void putString(const unsigned char *string, const unsigned int length)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	6039      	str	r1, [r7, #0]
    for(int i=0; i<length; i++)
 800043a:	2300      	movs	r3, #0
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	e009      	b.n	8000454 <putString+0x24>
         putch(string[i]);
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	687a      	ldr	r2, [r7, #4]
 8000444:	4413      	add	r3, r2
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	4618      	mov	r0, r3
 800044a:	f000 ffc5 	bl	80013d8 <putch>
    for(int i=0; i<length; i++)
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	3301      	adds	r3, #1
 8000452:	60fb      	str	r3, [r7, #12]
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	683a      	ldr	r2, [r7, #0]
 8000458:	429a      	cmp	r2, r3
 800045a:	d8f1      	bhi.n	8000440 <putString+0x10>
}
 800045c:	bf00      	nop
 800045e:	bf00      	nop
 8000460:	3710      	adds	r7, #16
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	0000      	movs	r0, r0

08000468 <add_vectors>:

void add_vectors(const unsigned char *v1, const unsigned char *v2, unsigned char *out){
 8000468:	b480      	push	{r7}
 800046a:	b087      	sub	sp, #28
 800046c:	af00      	add	r7, sp, #0
 800046e:	60f8      	str	r0, [r7, #12]
 8000470:	60b9      	str	r1, [r7, #8]
 8000472:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < M; ++i)
 8000474:	2300      	movs	r3, #0
 8000476:	617b      	str	r3, [r7, #20]
 8000478:	e01c      	b.n	80004b4 <add_vectors+0x4c>
	{
		out[i] = (((uint16_t) v1[i]) + ((uint16_t) v2[i])) % PRIME;
 800047a:	697b      	ldr	r3, [r7, #20]
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	4413      	add	r3, r2
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	4619      	mov	r1, r3
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	68ba      	ldr	r2, [r7, #8]
 8000488:	4413      	add	r3, r2
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	18ca      	adds	r2, r1, r3
 800048e:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <add_vectors+0x60>)
 8000490:	fb83 1302 	smull	r1, r3, r3, r2
 8000494:	4413      	add	r3, r2
 8000496:	1119      	asrs	r1, r3, #4
 8000498:	17d3      	asrs	r3, r2, #31
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	460b      	mov	r3, r1
 800049e:	015b      	lsls	r3, r3, #5
 80004a0:	1a5b      	subs	r3, r3, r1
 80004a2:	1ad1      	subs	r1, r2, r3
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	4413      	add	r3, r2
 80004aa:	b2ca      	uxtb	r2, r1
 80004ac:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < M; ++i)
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	3301      	adds	r3, #1
 80004b2:	617b      	str	r3, [r7, #20]
 80004b4:	697b      	ldr	r3, [r7, #20]
 80004b6:	2b1d      	cmp	r3, #29
 80004b8:	dddf      	ble.n	800047a <add_vectors+0x12>
	}
}
 80004ba:	bf00      	nop
 80004bc:	bf00      	nop
 80004be:	371c      	adds	r7, #28
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	84210843 	.word	0x84210843

080004cc <negate>:

void negate(unsigned char* v, int len){
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < len; ++i)
 80004d6:	2300      	movs	r3, #0
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	e018      	b.n	800050e <negate+0x42>
	{
		v[i] = (PRIME - v[i]) % PRIME;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	687a      	ldr	r2, [r7, #4]
 80004e0:	4413      	add	r3, r2
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	f1c3 021f 	rsb	r2, r3, #31
 80004e8:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <negate+0x58>)
 80004ea:	fb83 1302 	smull	r1, r3, r3, r2
 80004ee:	4413      	add	r3, r2
 80004f0:	1119      	asrs	r1, r3, #4
 80004f2:	17d3      	asrs	r3, r2, #31
 80004f4:	1ac9      	subs	r1, r1, r3
 80004f6:	460b      	mov	r3, r1
 80004f8:	015b      	lsls	r3, r3, #5
 80004fa:	1a5b      	subs	r3, r3, r1
 80004fc:	1ad1      	subs	r1, r2, r3
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	4413      	add	r3, r2
 8000504:	b2ca      	uxtb	r2, r1
 8000506:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; ++i)
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	3301      	adds	r3, #1
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	429a      	cmp	r2, r3
 8000514:	dbe2      	blt.n	80004dc <negate+0x10>
	}
}
 8000516:	bf00      	nop
 8000518:	bf00      	nop
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	84210843 	.word	0x84210843

08000528 <_linear_combination>:

void _linear_combination(const unsigned char* vecs, const unsigned char* coeffs, int len, unsigned char *out){
 8000528:	b580      	push	{r7, lr}
 800052a:	b0a6      	sub	sp, #152	; 0x98
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	607a      	str	r2, [r7, #4]
 8000534:	603b      	str	r3, [r7, #0]
	uint32_t accumulators[M] = {0};
 8000536:	f107 0310 	add.w	r3, r7, #16
 800053a:	2278      	movs	r2, #120	; 0x78
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff ff24 	bl	800038c <memset>

    // i runs through the entries of coeffs
    for (int i = 0; i < len; ++i)
 8000544:	2300      	movs	r3, #0
 8000546:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800054a:	e05a      	b.n	8000602 <_linear_combination+0xda>
	{ 
        // j runs through the  of vecs which contains the coefficients of the different equations
        // each entry in coeefs gets multiplied with m entries in vecs, the intermediate result is stored in accumulators

		if(trigger == 1 && i==0)
 800054c:	4b44      	ldr	r3, [pc, #272]	; (8000660 <_linear_combination+0x138>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d112      	bne.n	800057a <_linear_combination+0x52>
 8000554:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000558:	2b00      	cmp	r3, #0
 800055a:	d10e      	bne.n	800057a <_linear_combination+0x52>
		{
			char c = 'A';
 800055c:	2341      	movs	r3, #65	; 0x41
 800055e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
				// stall until ready to trace 
			while ((c != 'g'))
 8000562:	e004      	b.n	800056e <_linear_combination+0x46>
			{
				c = getch();
 8000564:	f000 ff1a 	bl	800139c <getch>
 8000568:	4603      	mov	r3, r0
 800056a:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			while ((c != 'g'))
 800056e:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8000572:	2b67      	cmp	r3, #103	; 0x67
 8000574:	d1f6      	bne.n	8000564 <_linear_combination+0x3c>
			}
			trigger_high();
 8000576:	f000 fefb 	bl	8001370 <trigger_high>
		}
		for(int j=0; j< M; j++){
 800057a:	2300      	movs	r3, #0
 800057c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000580:	e029      	b.n	80005d6 <_linear_combination+0xae>
			accumulators[j] += ((uint32_t) vecs[i*M + j]) * ((uint32_t) coeffs[i]);
 8000582:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	3398      	adds	r3, #152	; 0x98
 800058a:	443b      	add	r3, r7
 800058c:	f853 1c88 	ldr.w	r1, [r3, #-136]
 8000590:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000594:	4613      	mov	r3, r2
 8000596:	011b      	lsls	r3, r3, #4
 8000598:	1a9b      	subs	r3, r3, r2
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	461a      	mov	r2, r3
 800059e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80005a2:	4413      	add	r3, r2
 80005a4:	461a      	mov	r2, r3
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	4413      	add	r3, r2
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80005b2:	68ba      	ldr	r2, [r7, #8]
 80005b4:	4413      	add	r3, r2
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	fb00 f303 	mul.w	r3, r0, r3
 80005bc:	18ca      	adds	r2, r1, r3
 80005be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	3398      	adds	r3, #152	; 0x98
 80005c6:	443b      	add	r3, r7
 80005c8:	f843 2c88 	str.w	r2, [r3, #-136]
		for(int j=0; j< M; j++){
 80005cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80005d0:	3301      	adds	r3, #1
 80005d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80005d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80005da:	2b1d      	cmp	r3, #29
 80005dc:	ddd1      	ble.n	8000582 <_linear_combination+0x5a>
		} 
		if(trigger == 1 && i==0)
 80005de:	4b20      	ldr	r3, [pc, #128]	; (8000660 <_linear_combination+0x138>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d108      	bne.n	80005f8 <_linear_combination+0xd0>
 80005e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d104      	bne.n	80005f8 <_linear_combination+0xd0>
		{			
			trigger_low();
 80005ee:	f000 feca 	bl	8001386 <trigger_low>
			putch('r');
 80005f2:	2072      	movs	r0, #114	; 0x72
 80005f4:	f000 fef0 	bl	80013d8 <putch>
    for (int i = 0; i < len; ++i)
 80005f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80005fc:	3301      	adds	r3, #1
 80005fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000602:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	429a      	cmp	r2, r3
 800060a:	db9f      	blt.n	800054c <_linear_combination+0x24>
		}
	}

	for (int i = 0; i < M; ++i)
 800060c:	2300      	movs	r3, #0
 800060e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000612:	e01c      	b.n	800064e <_linear_combination+0x126>
	{
		out[i] = (unsigned char) (accumulators[i] % PRIME);
 8000614:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	3398      	adds	r3, #152	; 0x98
 800061c:	443b      	add	r3, r7
 800061e:	f853 2c88 	ldr.w	r2, [r3, #-136]
 8000622:	4b10      	ldr	r3, [pc, #64]	; (8000664 <_linear_combination+0x13c>)
 8000624:	fba3 1302 	umull	r1, r3, r3, r2
 8000628:	1ad1      	subs	r1, r2, r3
 800062a:	0849      	lsrs	r1, r1, #1
 800062c:	440b      	add	r3, r1
 800062e:	0919      	lsrs	r1, r3, #4
 8000630:	460b      	mov	r3, r1
 8000632:	015b      	lsls	r3, r3, #5
 8000634:	1a5b      	subs	r3, r3, r1
 8000636:	1ad1      	subs	r1, r2, r3
 8000638:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800063c:	683a      	ldr	r2, [r7, #0]
 800063e:	4413      	add	r3, r2
 8000640:	b2ca      	uxtb	r2, r1
 8000642:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < M; ++i)
 8000644:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000648:	3301      	adds	r3, #1
 800064a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800064e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000652:	2b1d      	cmp	r3, #29
 8000654:	ddde      	ble.n	8000614 <_linear_combination+0xec>
	}
}
 8000656:	bf00      	nop
 8000658:	bf00      	nop
 800065a:	3798      	adds	r7, #152	; 0x98
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20003db0 	.word	0x20003db0
 8000664:	08421085 	.word	0x08421085

08000668 <computeP2>:

void computeP2(const unsigned char* oil_space, const unsigned char* P1, unsigned char* P2){
 8000668:	b580      	push	{r7, lr}
 800066a:	f5ad 5da7 	sub.w	sp, sp, #5344	; 0x14e0
 800066e:	af00      	add	r7, sp, #0
 8000670:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000674:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8000678:	6018      	str	r0, [r3, #0]
 800067a:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800067e:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 8000682:	6019      	str	r1, [r3, #0]
 8000684:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000688:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 800068c:	601a      	str	r2, [r3, #0]
	// P2 = - O*P1*O^t - O*P1'

	// first compute Temp = P1*O^t + P1'
	unsigned char temp[M*(N-O)*O] = {0};
 800068e:	f507 53a7 	add.w	r3, r7, #5344	; 0x14e0
 8000692:	f6a3 235c 	subw	r3, r3, #2652	; 0xa5c
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	3304      	adds	r3, #4
 800069c:	f640 222e 	movw	r2, #2606	; 0xa2e
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff fe72 	bl	800038c <memset>

	int	p1_counter = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80006ae:	f102 021c 	add.w	r2, r2, #28
 80006b2:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < N-O; ++i)
 80006b4:	2300      	movs	r3, #0
 80006b6:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80006ba:	f102 0218 	add.w	r2, r2, #24
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	e0a8      	b.n	8000814 <computeP2+0x1ac>
	{
		// P1*O^t part
		for (int j = 0; j < O; ++j)
 80006c2:	2300      	movs	r3, #0
 80006c4:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80006c8:	f102 0214 	add.w	r2, r2, #20
 80006cc:	6013      	str	r3, [r2, #0]
 80006ce:	e07c      	b.n	80007ca <computeP2+0x162>
		{
			if(j==0) trigger=1;
 80006d0:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80006d4:	f103 0314 	add.w	r3, r3, #20
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d102      	bne.n	80006e4 <computeP2+0x7c>
 80006de:	4bd3      	ldr	r3, [pc, #844]	; (8000a2c <computeP2+0x3c4>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	601a      	str	r2, [r3, #0]
			unsigned char vec[M];
			_linear_combination(P1 + p1_counter*M, oil_space + (j*(N-O) + i), N-O-i, vec);
 80006e4:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80006e8:	f103 031c 	add.w	r3, r3, #28
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4613      	mov	r3, r2
 80006f0:	011b      	lsls	r3, r3, #4
 80006f2:	1a9b      	subs	r3, r3, r2
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	461a      	mov	r2, r3
 80006f8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80006fc:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	1898      	adds	r0, r3, r2
 8000704:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000708:	f103 0314 	add.w	r3, r3, #20
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4613      	mov	r3, r2
 8000710:	00db      	lsls	r3, r3, #3
 8000712:	1a9b      	subs	r3, r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	441a      	add	r2, r3
 8000718:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800071c:	f103 0318 	add.w	r3, r3, #24
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4413      	add	r3, r2
 8000724:	461a      	mov	r2, r3
 8000726:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800072a:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	1899      	adds	r1, r3, r2
 8000732:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000736:	f103 0318 	add.w	r3, r3, #24
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f1c3 021d 	rsb	r2, r3, #29
 8000740:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000744:	3b10      	subs	r3, #16
 8000746:	f7ff feef 	bl	8000528 <_linear_combination>
			add_vectors(temp + (i*O + j)*M, vec,temp + (i*O + j)*M);
 800074a:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800074e:	f103 0318 	add.w	r3, r3, #24
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	441a      	add	r2, r3
 800075a:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800075e:	f103 0314 	add.w	r3, r3, #20
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	441a      	add	r2, r3
 8000766:	4613      	mov	r3, r2
 8000768:	011b      	lsls	r3, r3, #4
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	461a      	mov	r2, r3
 8000770:	f607 2384 	addw	r3, r7, #2692	; 0xa84
 8000774:	1898      	adds	r0, r3, r2
 8000776:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800077a:	f103 0318 	add.w	r3, r3, #24
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	441a      	add	r2, r3
 8000786:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800078a:	f103 0314 	add.w	r3, r3, #20
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	441a      	add	r2, r3
 8000792:	4613      	mov	r3, r2
 8000794:	011b      	lsls	r3, r3, #4
 8000796:	1a9b      	subs	r3, r3, r2
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	461a      	mov	r2, r3
 800079c:	f607 2384 	addw	r3, r7, #2692	; 0xa84
 80007a0:	441a      	add	r2, r3
 80007a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007a6:	3b10      	subs	r3, #16
 80007a8:	4619      	mov	r1, r3
 80007aa:	f7ff fe5d 	bl	8000468 <add_vectors>
			trigger = 0;
 80007ae:	4b9f      	ldr	r3, [pc, #636]	; (8000a2c <computeP2+0x3c4>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < O; ++j)
 80007b4:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80007b8:	f103 0314 	add.w	r3, r3, #20
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	3301      	adds	r3, #1
 80007c0:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80007c4:	f102 0214 	add.w	r2, r2, #20
 80007c8:	6013      	str	r3, [r2, #0]
 80007ca:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80007ce:	f103 0314 	add.w	r3, r3, #20
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b02      	cmp	r3, #2
 80007d6:	f77f af7b 	ble.w	80006d0 <computeP2+0x68>
		}
		p1_counter += (N-O-i);
 80007da:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80007de:	f103 0318 	add.w	r3, r3, #24
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f1c3 031d 	rsb	r3, r3, #29
 80007e8:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80007ec:	f102 021c 	add.w	r2, r2, #28
 80007f0:	6812      	ldr	r2, [r2, #0]
 80007f2:	4413      	add	r3, r2
 80007f4:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80007f8:	f102 021c 	add.w	r2, r2, #28
 80007fc:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < N-O; ++i)
 80007fe:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000802:	f103 0318 	add.w	r3, r3, #24
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 800080e:	f102 0218 	add.w	r2, r2, #24
 8000812:	6013      	str	r3, [r2, #0]
 8000814:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000818:	f103 0318 	add.w	r3, r3, #24
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b1c      	cmp	r3, #28
 8000820:	f77f af4f 	ble.w	80006c2 <computeP2+0x5a>
	}

	for (int i = 0; i < N-O; ++i)
 8000824:	2300      	movs	r3, #0
 8000826:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 800082a:	f102 0210 	add.w	r2, r2, #16
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	e06d      	b.n	800090e <computeP2+0x2a6>
	{
		// P1' part
		for (int j = 0; j < O; j++)
 8000832:	2300      	movs	r3, #0
 8000834:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 8000838:	f102 020c 	add.w	r2, r2, #12
 800083c:	6013      	str	r3, [r2, #0]
 800083e:	e054      	b.n	80008ea <computeP2+0x282>
		{
			add_vectors(temp + (i*O + j)*M, P1 + p1_counter*M, temp + (i*O + j)*M);
 8000840:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000844:	f103 0310 	add.w	r3, r3, #16
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	441a      	add	r2, r3
 8000850:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000854:	f103 030c 	add.w	r3, r3, #12
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	441a      	add	r2, r3
 800085c:	4613      	mov	r3, r2
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	1a9b      	subs	r3, r3, r2
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	461a      	mov	r2, r3
 8000866:	f607 2384 	addw	r3, r7, #2692	; 0xa84
 800086a:	1898      	adds	r0, r3, r2
 800086c:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000870:	f103 031c 	add.w	r3, r3, #28
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	4613      	mov	r3, r2
 8000878:	011b      	lsls	r3, r3, #4
 800087a:	1a9b      	subs	r3, r3, r2
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	461a      	mov	r2, r3
 8000880:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000884:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	1899      	adds	r1, r3, r2
 800088c:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000890:	f103 0310 	add.w	r3, r3, #16
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	441a      	add	r2, r3
 800089c:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80008a0:	f103 030c 	add.w	r3, r3, #12
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	441a      	add	r2, r3
 80008a8:	4613      	mov	r3, r2
 80008aa:	011b      	lsls	r3, r3, #4
 80008ac:	1a9b      	subs	r3, r3, r2
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	461a      	mov	r2, r3
 80008b2:	f607 2384 	addw	r3, r7, #2692	; 0xa84
 80008b6:	4413      	add	r3, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	f7ff fdd5 	bl	8000468 <add_vectors>
			p1_counter ++;
 80008be:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80008c2:	f103 031c 	add.w	r3, r3, #28
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	3301      	adds	r3, #1
 80008ca:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80008ce:	f102 021c 	add.w	r2, r2, #28
 80008d2:	6013      	str	r3, [r2, #0]
		for (int j = 0; j < O; j++)
 80008d4:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80008d8:	f103 030c 	add.w	r3, r3, #12
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	3301      	adds	r3, #1
 80008e0:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80008e4:	f102 020c 	add.w	r2, r2, #12
 80008e8:	6013      	str	r3, [r2, #0]
 80008ea:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80008ee:	f103 030c 	add.w	r3, r3, #12
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b02      	cmp	r3, #2
 80008f6:	dda3      	ble.n	8000840 <computeP2+0x1d8>
	for (int i = 0; i < N-O; ++i)
 80008f8:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80008fc:	f103 0310 	add.w	r3, r3, #16
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 8000908:	f102 0210 	add.w	r2, r2, #16
 800090c:	6013      	str	r3, [r2, #0]
 800090e:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000912:	f103 0310 	add.w	r3, r3, #16
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b1c      	cmp	r3, #28
 800091a:	dd8a      	ble.n	8000832 <computeP2+0x1ca>
		}
	}

	// permute Temp
	unsigned char tempt[M*(N-O)*O] = {0};
 800091c:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000920:	f5a3 6392 	sub.w	r3, r3, #1168	; 0x490
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	3304      	adds	r3, #4
 800092a:	f640 222e 	movw	r2, #2606	; 0xa2e
 800092e:	2100      	movs	r1, #0
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fd2b 	bl	800038c <memset>

	for (int i = 0; i < O; ++i)
 8000936:	2300      	movs	r3, #0
 8000938:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 800093c:	f102 0208 	add.w	r2, r2, #8
 8000940:	6013      	str	r3, [r2, #0]
 8000942:	e056      	b.n	80009f2 <computeP2+0x38a>
	{
		for(int j=0; j< N-O; j++){
 8000944:	2300      	movs	r3, #0
 8000946:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 800094a:	f102 0204 	add.w	r2, r2, #4
 800094e:	6013      	str	r3, [r2, #0]
 8000950:	e03d      	b.n	80009ce <computeP2+0x366>
			memcpy(tempt + ((i*(N-O) + j)*M), temp + ((j*O+i)*M), M);
 8000952:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000956:	f103 0308 	add.w	r3, r3, #8
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	4613      	mov	r3, r2
 800095e:	00db      	lsls	r3, r3, #3
 8000960:	1a9b      	subs	r3, r3, r2
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	441a      	add	r2, r3
 8000966:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 800096a:	f103 0304 	add.w	r3, r3, #4
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	441a      	add	r2, r3
 8000972:	4613      	mov	r3, r2
 8000974:	011b      	lsls	r3, r3, #4
 8000976:	1a9b      	subs	r3, r3, r2
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	461a      	mov	r2, r3
 800097c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000980:	3b10      	subs	r3, #16
 8000982:	1898      	adds	r0, r3, r2
 8000984:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000988:	f103 0304 	add.w	r3, r3, #4
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	4613      	mov	r3, r2
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	441a      	add	r2, r3
 8000994:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000998:	f103 0308 	add.w	r3, r3, #8
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	441a      	add	r2, r3
 80009a0:	4613      	mov	r3, r2
 80009a2:	011b      	lsls	r3, r3, #4
 80009a4:	1a9b      	subs	r3, r3, r2
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	461a      	mov	r2, r3
 80009aa:	f607 2384 	addw	r3, r7, #2692	; 0xa84
 80009ae:	4413      	add	r3, r2
 80009b0:	221e      	movs	r2, #30
 80009b2:	4619      	mov	r1, r3
 80009b4:	f7ff fc50 	bl	8000258 <memcpy>
		for(int j=0; j< N-O; j++){
 80009b8:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80009bc:	f103 0304 	add.w	r3, r3, #4
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	3301      	adds	r3, #1
 80009c4:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80009c8:	f102 0204 	add.w	r2, r2, #4
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80009d2:	f103 0304 	add.w	r3, r3, #4
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b1c      	cmp	r3, #28
 80009da:	ddba      	ble.n	8000952 <computeP2+0x2ea>
	for (int i = 0; i < O; ++i)
 80009dc:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80009e0:	f103 0308 	add.w	r3, r3, #8
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	3301      	adds	r3, #1
 80009e8:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 80009ec:	f102 0208 	add.w	r2, r2, #8
 80009f0:	6013      	str	r3, [r2, #0]
 80009f2:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 80009f6:	f103 0308 	add.w	r3, r3, #8
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	dda1      	ble.n	8000944 <computeP2+0x2dc>
		}
	}

	int counter = 0;
 8000a00:	2300      	movs	r3, #0
 8000a02:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 8000a06:	6013      	str	r3, [r2, #0]
	// compute O*Temp;
	for (int i = 0; i < O; ++i)
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f507 52a5 	add.w	r2, r7, #5280	; 0x14a0
 8000a0e:	f102 021c 	add.w	r2, r2, #28
 8000a12:	6013      	str	r3, [r2, #0]
 8000a14:	e0c3      	b.n	8000b9e <computeP2+0x536>
	{
		for (int j = i; j < O; ++j)
 8000a16:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000a1a:	f103 031c 	add.w	r3, r3, #28
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f507 52a5 	add.w	r2, r7, #5280	; 0x14a0
 8000a24:	f102 0218 	add.w	r2, r2, #24
 8000a28:	6013      	str	r3, [r2, #0]
 8000a2a:	e0a5      	b.n	8000b78 <computeP2+0x510>
 8000a2c:	20003db0 	.word	0x20003db0
		{
			_linear_combination(tempt + (j*(N-O))*M, oil_space + i*(N-O), N-O, P2 + counter*M);
 8000a30:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000a34:	f103 0318 	add.w	r3, r3, #24
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f240 3266 	movw	r2, #870	; 0x366
 8000a3e:	fb02 f303 	mul.w	r3, r2, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000a48:	3b10      	subs	r3, #16
 8000a4a:	1898      	adds	r0, r3, r2
 8000a4c:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000a50:	f103 031c 	add.w	r3, r3, #28
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	4613      	mov	r3, r2
 8000a58:	00db      	lsls	r3, r3, #3
 8000a5a:	1a9b      	subs	r3, r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	4413      	add	r3, r2
 8000a60:	461a      	mov	r2, r3
 8000a62:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000a66:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	1899      	adds	r1, r3, r2
 8000a6e:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4613      	mov	r3, r2
 8000a76:	011b      	lsls	r3, r3, #4
 8000a78:	1a9b      	subs	r3, r3, r2
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000a82:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4413      	add	r3, r2
 8000a8a:	221d      	movs	r2, #29
 8000a8c:	f7ff fd4c 	bl	8000528 <_linear_combination>

			if(j!= i){
 8000a90:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000a94:	f103 0318 	add.w	r3, r3, #24
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000a9e:	f103 031c 	add.w	r3, r3, #28
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d055      	beq.n	8000b54 <computeP2+0x4ec>
				unsigned char vec[M] = {0};
 8000aa8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000aac:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
 8000ac0:	611a      	str	r2, [r3, #16]
 8000ac2:	615a      	str	r2, [r3, #20]
 8000ac4:	831a      	strh	r2, [r3, #24]
				_linear_combination(tempt + (i*(N-O))*M, oil_space + j*(N-O), N-O, vec);
 8000ac6:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000aca:	f103 031c 	add.w	r3, r3, #28
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f240 3266 	movw	r2, #870	; 0x366
 8000ad4:	fb02 f303 	mul.w	r3, r2, r3
 8000ad8:	461a      	mov	r2, r3
 8000ada:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000ade:	3b10      	subs	r3, #16
 8000ae0:	1898      	adds	r0, r3, r2
 8000ae2:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000ae6:	f103 0318 	add.w	r3, r3, #24
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	4613      	mov	r3, r2
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	1a9b      	subs	r3, r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	461a      	mov	r2, r3
 8000af8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000afc:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	1899      	adds	r1, r3, r2
 8000b04:	f107 0320 	add.w	r3, r7, #32
 8000b08:	3b10      	subs	r3, #16
 8000b0a:	221d      	movs	r2, #29
 8000b0c:	f7ff fd0c 	bl	8000528 <_linear_combination>
				add_vectors(P2 + counter*M, vec, P2 + counter*M);
 8000b10:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4613      	mov	r3, r2
 8000b18:	011b      	lsls	r3, r3, #4
 8000b1a:	1a9b      	subs	r3, r3, r2
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	461a      	mov	r2, r3
 8000b20:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000b24:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	1898      	adds	r0, r3, r2
 8000b2c:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	4613      	mov	r3, r2
 8000b34:	011b      	lsls	r3, r3, #4
 8000b36:	1a9b      	subs	r3, r3, r2
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000b40:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	441a      	add	r2, r3
 8000b48:	f107 0320 	add.w	r3, r7, #32
 8000b4c:	3b10      	subs	r3, #16
 8000b4e:	4619      	mov	r1, r3
 8000b50:	f7ff fc8a 	bl	8000468 <add_vectors>
			}
			counter ++;
 8000b54:	f507 53a6 	add.w	r3, r7, #5312	; 0x14c0
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	f507 52a6 	add.w	r2, r7, #5312	; 0x14c0
 8000b60:	6013      	str	r3, [r2, #0]
		for (int j = i; j < O; ++j)
 8000b62:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000b66:	f103 0318 	add.w	r3, r3, #24
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	f507 52a5 	add.w	r2, r7, #5280	; 0x14a0
 8000b72:	f102 0218 	add.w	r2, r2, #24
 8000b76:	6013      	str	r3, [r2, #0]
 8000b78:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000b7c:	f103 0318 	add.w	r3, r3, #24
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b02      	cmp	r3, #2
 8000b84:	f77f af54 	ble.w	8000a30 <computeP2+0x3c8>
	for (int i = 0; i < O; ++i)
 8000b88:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000b8c:	f103 031c 	add.w	r3, r3, #28
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	3301      	adds	r3, #1
 8000b94:	f507 52a5 	add.w	r2, r7, #5280	; 0x14a0
 8000b98:	f102 021c 	add.w	r2, r2, #28
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	f507 53a5 	add.w	r3, r7, #5280	; 0x14a0
 8000ba2:	f103 031c 	add.w	r3, r3, #28
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	f77f af34 	ble.w	8000a16 <computeP2+0x3ae>
		}
	}

	// P2 = -P2
	negate(P2,P2_BYTES);
 8000bae:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8000bb2:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8000bb6:	21b4      	movs	r1, #180	; 0xb4
 8000bb8:	6818      	ldr	r0, [r3, #0]
 8000bba:	f7ff fc87 	bl	80004cc <negate>
}
 8000bbe:	bf00      	nop
 8000bc0:	f507 57a7 	add.w	r7, r7, #5344	; 0x14e0
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <mayo_trace>:
// uint8_t uov_trace(uint8_t *in)
// {

// uint8_t uov_trace(uint8_t* pw, uint8_t len)
uint8_t mayo_trace()
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	f6ad 3d68 	subw	sp, sp, #2920	; 0xb68
 8000bce:	af00      	add	r7, sp, #0
    // C = 10;
    unsigned char out[M] = {0};
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	f8c7 3b48 	str.w	r3, [r7, #2888]	; 0xb48
 8000bd6:	f607 334c 	addw	r3, r7, #2892	; 0xb4c
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]
 8000be6:	615a      	str	r2, [r3, #20]
 8000be8:	831a      	strh	r2, [r3, #24]
	unsigned char bilinear[M*(N-O)*O] = {0};
 8000bea:	f607 3368 	addw	r3, r7, #2920	; 0xb68
 8000bee:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	3304      	adds	r3, #4
 8000bf8:	f640 222e 	movw	r2, #2606	; 0xa2e
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fbc4 	bl	800038c <memset>
	unsigned char P2[M*O*O] = {0};
 8000c04:	f607 3368 	addw	r3, r7, #2920	; 0xb68
 8000c08:	f6a3 3364 	subw	r3, r3, #2916	; 0xb64
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	3304      	adds	r3, #4
 8000c12:	f44f 7285 	mov.w	r2, #266	; 0x10a
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff fbb7 	bl	800038c <memset>

    //for (_ in range(10))
    //{
    //_linear_combination(P1, oilspace, N-O, out);
    //compute_bilinear_part(ptr_P1, oilspace, bilinear);
	computeP2(oilspace, P1, P2);
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	461a      	mov	r2, r3
 8000c22:	4906      	ldr	r1, [pc, #24]	; (8000c3c <mayo_trace+0x74>)
 8000c24:	4806      	ldr	r0, [pc, #24]	; (8000c40 <mayo_trace+0x78>)
 8000c26:	f7ff fd1f 	bl	8000668 <computeP2>
    //}
    
    
    // send 'e' for end of trace
    putch('e');
 8000c2a:	2065      	movs	r0, #101	; 0x65
 8000c2c:	f000 fbd4 	bl	80013d8 <putch>
    
    //putString(y, _O1_BYTE);

    return 1;
 8000c30:	2301      	movs	r3, #1
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	f607 3768 	addw	r7, r7, #2920	; 0xb68
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000000 	.word	0x20000000
 8000c40:	20003d2c 	.word	0x20003d2c

08000c44 <main>:

int main(void)
{
 8000c44:	b5b0      	push	{r4, r5, r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0
    platform_init();
 8000c4a:	f000 fac3 	bl	80011d4 <platform_init>
    init_uart();
 8000c4e:	f000 fb13 	bl	8001278 <init_uart>
    trigger_setup();
 8000c52:	f000 fb61 	bl	8001318 <trigger_setup>

    unsigned char Hello[] = "Hello from the other side!";
 8000c56:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <main+0x44>)
 8000c58:	1d3c      	adds	r4, r7, #4
 8000c5a:	461d      	mov	r5, r3
 8000c5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c64:	c403      	stmia	r4!, {r0, r1}
 8000c66:	8022      	strh	r2, [r4, #0]
 8000c68:	3402      	adds	r4, #2
 8000c6a:	0c13      	lsrs	r3, r2, #16
 8000c6c:	7023      	strb	r3, [r4, #0]
    putString(Hello, 26);
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	211a      	movs	r1, #26
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fbdc 	bl	8000430 <putString>

    simpleserial_init();
 8000c78:	f000 f924 	bl	8000ec4 <simpleserial_init>

    //for n in range(256)
    mayo_trace();
 8000c7c:	f7ff ffa4 	bl	8000bc8 <mayo_trace>


    while (1)
         simpleserial_get();
 8000c80:	f000 f990 	bl	8000fa4 <simpleserial_get>
 8000c84:	e7fc      	b.n	8000c80 <main+0x3c>
 8000c86:	bf00      	nop
 8000c88:	08003348 	.word	0x08003348

08000c8c <check_version>:
} ss_cmd;
static ss_cmd commands[MAX_SS_CMDS];
// Callback function for "v" command.
// This can exist in v1.0 as long as we don't actually send back an ack ("z")
uint8_t check_version(uint8_t *v, uint8_t len)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	70fb      	strb	r3, [r7, #3]
	return SS_VER;
 8000c98:	2301      	movs	r3, #1
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <ss_num_commands>:

uint8_t ss_num_commands(uint8_t *x, uint8_t len)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	70fb      	strb	r3, [r7, #3]
    uint8_t ncmds = num_commands & 0xFF;
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <ss_num_commands+0x2c>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	73fb      	strb	r3, [r7, #15]
    simpleserial_put('r', 0x01, &ncmds);
 8000cb8:	f107 030f 	add.w	r3, r7, #15
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	2072      	movs	r0, #114	; 0x72
 8000cc2:	f000 fa51 	bl	8001168 <simpleserial_put>
    return 0x00;
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20003db4 	.word	0x20003db4

08000cd4 <ss_get_commands>:
    uint8_t len;
    uint8_t flags;
} ss_cmd_repr;

uint8_t ss_get_commands(uint8_t *x, uint8_t len)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b090      	sub	sp, #64	; 0x40
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	460b      	mov	r3, r1
 8000cde:	70fb      	strb	r3, [r7, #3]
    ss_cmd_repr repr_cmd_buf[MAX_SS_CMDS];
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000ce6:	e037      	b.n	8000d58 <ss_get_commands+0x84>
        repr_cmd_buf[i].c = commands[i].c;
 8000ce8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cec:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000cf0:	4926      	ldr	r1, [pc, #152]	; (8000d8c <ss_get_commands+0xb8>)
 8000cf2:	011b      	lsls	r3, r3, #4
 8000cf4:	440b      	add	r3, r1
 8000cf6:	7819      	ldrb	r1, [r3, #0]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	4413      	add	r3, r2
 8000cfe:	3340      	adds	r3, #64	; 0x40
 8000d00:	443b      	add	r3, r7
 8000d02:	3b34      	subs	r3, #52	; 0x34
 8000d04:	460a      	mov	r2, r1
 8000d06:	701a      	strb	r2, [r3, #0]
        repr_cmd_buf[i].len = commands[i].len;
 8000d08:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d0c:	4a1f      	ldr	r2, [pc, #124]	; (8000d8c <ss_get_commands+0xb8>)
 8000d0e:	011b      	lsls	r3, r3, #4
 8000d10:	4413      	add	r3, r2
 8000d12:	3304      	adds	r3, #4
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000d1a:	b2d9      	uxtb	r1, r3
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	4413      	add	r3, r2
 8000d22:	3340      	adds	r3, #64	; 0x40
 8000d24:	443b      	add	r3, r7
 8000d26:	3b33      	subs	r3, #51	; 0x33
 8000d28:	460a      	mov	r2, r1
 8000d2a:	701a      	strb	r2, [r3, #0]
        repr_cmd_buf[i].flags = commands[i].flags;
 8000d2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d30:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000d34:	4915      	ldr	r1, [pc, #84]	; (8000d8c <ss_get_commands+0xb8>)
 8000d36:	011b      	lsls	r3, r3, #4
 8000d38:	440b      	add	r3, r1
 8000d3a:	330c      	adds	r3, #12
 8000d3c:	7819      	ldrb	r1, [r3, #0]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	4413      	add	r3, r2
 8000d44:	3340      	adds	r3, #64	; 0x40
 8000d46:	443b      	add	r3, r7
 8000d48:	3b32      	subs	r3, #50	; 0x32
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000d4e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d52:	3301      	adds	r3, #1
 8000d54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000d58:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	; (8000d90 <ss_get_commands+0xbc>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	429a      	cmp	r2, r3
 8000d64:	dbc0      	blt.n	8000ce8 <ss_get_commands+0x14>
    }

    simpleserial_put('r', num_commands * 0x03, (void *) repr_cmd_buf);
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <ss_get_commands+0xbc>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	0052      	lsls	r2, r2, #1
 8000d70:	4413      	add	r3, r2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	f107 020c 	add.w	r2, r7, #12
 8000d78:	4619      	mov	r1, r3
 8000d7a:	2072      	movs	r0, #114	; 0x72
 8000d7c:	f000 f9f4 	bl	8001168 <simpleserial_put>
    return 0x00;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3740      	adds	r7, #64	; 0x40
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20003db8 	.word	0x20003db8
 8000d90:	20003db4 	.word	0x20003db4

08000d94 <hex_decode>:
	'0', '1', '2', '3', '4', '5', '6', '7',
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
};

int hex_decode(int len, char* ascii_buf, uint8_t* data_buf)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b087      	sub	sp, #28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++)
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	e083      	b.n	8000eae <hex_decode+0x11a>
	{
		char n_hi = ascii_buf[2*i];
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	461a      	mov	r2, r3
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4413      	add	r3, r2
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	74fb      	strb	r3, [r7, #19]
		char n_lo = ascii_buf[2*i+1];
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	3301      	adds	r3, #1
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	74bb      	strb	r3, [r7, #18]

		if(n_lo >= '0' && n_lo <= '9')
 8000dc2:	7cbb      	ldrb	r3, [r7, #18]
 8000dc4:	2b2f      	cmp	r3, #47	; 0x2f
 8000dc6:	d90a      	bls.n	8000dde <hex_decode+0x4a>
 8000dc8:	7cbb      	ldrb	r3, [r7, #18]
 8000dca:	2b39      	cmp	r3, #57	; 0x39
 8000dcc:	d807      	bhi.n	8000dde <hex_decode+0x4a>
			data_buf[i] = n_lo - '0';
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	7cba      	ldrb	r2, [r7, #18]
 8000dd6:	3a30      	subs	r2, #48	; 0x30
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	e01d      	b.n	8000e1a <hex_decode+0x86>
		else if(n_lo >= 'A' && n_lo <= 'F')
 8000dde:	7cbb      	ldrb	r3, [r7, #18]
 8000de0:	2b40      	cmp	r3, #64	; 0x40
 8000de2:	d90a      	bls.n	8000dfa <hex_decode+0x66>
 8000de4:	7cbb      	ldrb	r3, [r7, #18]
 8000de6:	2b46      	cmp	r3, #70	; 0x46
 8000de8:	d807      	bhi.n	8000dfa <hex_decode+0x66>
			data_buf[i] = n_lo - 'A' + 10;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	7cba      	ldrb	r2, [r7, #18]
 8000df2:	3a37      	subs	r2, #55	; 0x37
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	701a      	strb	r2, [r3, #0]
 8000df8:	e00f      	b.n	8000e1a <hex_decode+0x86>
		else if(n_lo >= 'a' && n_lo <= 'f')
 8000dfa:	7cbb      	ldrb	r3, [r7, #18]
 8000dfc:	2b60      	cmp	r3, #96	; 0x60
 8000dfe:	d90a      	bls.n	8000e16 <hex_decode+0x82>
 8000e00:	7cbb      	ldrb	r3, [r7, #18]
 8000e02:	2b66      	cmp	r3, #102	; 0x66
 8000e04:	d807      	bhi.n	8000e16 <hex_decode+0x82>
			data_buf[i] = n_lo - 'a' + 10;
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	7cba      	ldrb	r2, [r7, #18]
 8000e0e:	3a57      	subs	r2, #87	; 0x57
 8000e10:	b2d2      	uxtb	r2, r2
 8000e12:	701a      	strb	r2, [r3, #0]
 8000e14:	e001      	b.n	8000e1a <hex_decode+0x86>
		else
			return 1;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e04f      	b.n	8000eba <hex_decode+0x126>

		if(n_hi >= '0' && n_hi <= '9')
 8000e1a:	7cfb      	ldrb	r3, [r7, #19]
 8000e1c:	2b2f      	cmp	r3, #47	; 0x2f
 8000e1e:	d913      	bls.n	8000e48 <hex_decode+0xb4>
 8000e20:	7cfb      	ldrb	r3, [r7, #19]
 8000e22:	2b39      	cmp	r3, #57	; 0x39
 8000e24:	d810      	bhi.n	8000e48 <hex_decode+0xb4>
			data_buf[i] |= (n_hi - '0') << 4;
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b25a      	sxtb	r2, r3
 8000e30:	7cfb      	ldrb	r3, [r7, #19]
 8000e32:	3b30      	subs	r3, #48	; 0x30
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	b259      	sxtb	r1, r3
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	b2ca      	uxtb	r2, r1
 8000e44:	701a      	strb	r2, [r3, #0]
 8000e46:	e02f      	b.n	8000ea8 <hex_decode+0x114>
		else if(n_hi >= 'A' && n_hi <= 'F')
 8000e48:	7cfb      	ldrb	r3, [r7, #19]
 8000e4a:	2b40      	cmp	r3, #64	; 0x40
 8000e4c:	d913      	bls.n	8000e76 <hex_decode+0xe2>
 8000e4e:	7cfb      	ldrb	r3, [r7, #19]
 8000e50:	2b46      	cmp	r3, #70	; 0x46
 8000e52:	d810      	bhi.n	8000e76 <hex_decode+0xe2>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	b25a      	sxtb	r2, r3
 8000e5e:	7cfb      	ldrb	r3, [r7, #19]
 8000e60:	3b37      	subs	r3, #55	; 0x37
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	b25b      	sxtb	r3, r3
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b259      	sxtb	r1, r3
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	b2ca      	uxtb	r2, r1
 8000e72:	701a      	strb	r2, [r3, #0]
 8000e74:	e018      	b.n	8000ea8 <hex_decode+0x114>
		else if(n_hi >= 'a' && n_hi <= 'f')
 8000e76:	7cfb      	ldrb	r3, [r7, #19]
 8000e78:	2b60      	cmp	r3, #96	; 0x60
 8000e7a:	d913      	bls.n	8000ea4 <hex_decode+0x110>
 8000e7c:	7cfb      	ldrb	r3, [r7, #19]
 8000e7e:	2b66      	cmp	r3, #102	; 0x66
 8000e80:	d810      	bhi.n	8000ea4 <hex_decode+0x110>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	4413      	add	r3, r2
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b25a      	sxtb	r2, r3
 8000e8c:	7cfb      	ldrb	r3, [r7, #19]
 8000e8e:	3b57      	subs	r3, #87	; 0x57
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	b25b      	sxtb	r3, r3
 8000e94:	4313      	orrs	r3, r2
 8000e96:	b259      	sxtb	r1, r3
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	b2ca      	uxtb	r2, r1
 8000ea0:	701a      	strb	r2, [r3, #0]
 8000ea2:	e001      	b.n	8000ea8 <hex_decode+0x114>
		else
			return 1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e008      	b.n	8000eba <hex_decode+0x126>
	for(int i = 0; i < len; i++)
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	617b      	str	r3, [r7, #20]
 8000eae:	697a      	ldr	r2, [r7, #20]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	f6ff af77 	blt.w	8000da6 <hex_decode+0x12>
	}

	return 0;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	371c      	adds	r7, #28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <simpleserial_init>:


// Set up the SimpleSerial module by preparing internal commands
// This just adds the "v" command for now...
void simpleserial_init()
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
	simpleserial_addcmd('v', 0, check_version);
 8000ec8:	4a08      	ldr	r2, [pc, #32]	; (8000eec <simpleserial_init+0x28>)
 8000eca:	2100      	movs	r1, #0
 8000ecc:	2076      	movs	r0, #118	; 0x76
 8000ece:	f000 f813 	bl	8000ef8 <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 8000ed2:	4a07      	ldr	r2, [pc, #28]	; (8000ef0 <simpleserial_init+0x2c>)
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2077      	movs	r0, #119	; 0x77
 8000ed8:	f000 f80e 	bl	8000ef8 <simpleserial_addcmd>
    simpleserial_addcmd('y', 0, ss_num_commands);
 8000edc:	4a05      	ldr	r2, [pc, #20]	; (8000ef4 <simpleserial_init+0x30>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2079      	movs	r0, #121	; 0x79
 8000ee2:	f000 f809 	bl	8000ef8 <simpleserial_addcmd>
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	08000c8d 	.word	0x08000c8d
 8000ef0:	08000cd5 	.word	0x08000cd5
 8000ef4:	08000ca5 	.word	0x08000ca5

08000ef8 <simpleserial_addcmd>:

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t*, uint8_t))
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
 8000f04:	73fb      	strb	r3, [r7, #15]
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
 8000f06:	7bf8      	ldrb	r0, [r7, #15]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	68b9      	ldr	r1, [r7, #8]
 8000f0e:	f000 f805 	bl	8000f1c <simpleserial_addcmd_flags>
 8000f12:	4603      	mov	r3, r0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <simpleserial_addcmd_flags>:

int simpleserial_addcmd_flags(char c, unsigned int len, uint8_t (*fp)(uint8_t*, uint8_t), uint8_t fl)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	461a      	mov	r2, r3
 8000f28:	4603      	mov	r3, r0
 8000f2a:	73fb      	strb	r3, [r7, #15]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	73bb      	strb	r3, [r7, #14]
	if(num_commands >= MAX_SS_CMDS)
 8000f30:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	dd01      	ble.n	8000f3c <simpleserial_addcmd_flags+0x20>
		return 1;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e029      	b.n	8000f90 <simpleserial_addcmd_flags+0x74>

	if(len >= MAX_SS_LEN)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	2bff      	cmp	r3, #255	; 0xff
 8000f40:	d901      	bls.n	8000f46 <simpleserial_addcmd_flags+0x2a>
		return 1;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e024      	b.n	8000f90 <simpleserial_addcmd_flags+0x74>

	commands[num_commands].c   = c;
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a15      	ldr	r2, [pc, #84]	; (8000fa0 <simpleserial_addcmd_flags+0x84>)
 8000f4c:	011b      	lsls	r3, r3, #4
 8000f4e:	4413      	add	r3, r2
 8000f50:	7bfa      	ldrb	r2, [r7, #15]
 8000f52:	701a      	strb	r2, [r3, #0]
	commands[num_commands].len = len;
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a11      	ldr	r2, [pc, #68]	; (8000fa0 <simpleserial_addcmd_flags+0x84>)
 8000f5a:	011b      	lsls	r3, r3, #4
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3304      	adds	r3, #4
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	601a      	str	r2, [r3, #0]
	commands[num_commands].fp  = fp;
 8000f64:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a0d      	ldr	r2, [pc, #52]	; (8000fa0 <simpleserial_addcmd_flags+0x84>)
 8000f6a:	011b      	lsls	r3, r3, #4
 8000f6c:	4413      	add	r3, r2
 8000f6e:	3308      	adds	r3, #8
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	601a      	str	r2, [r3, #0]
	commands[num_commands].flags = fl;
 8000f74:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a09      	ldr	r2, [pc, #36]	; (8000fa0 <simpleserial_addcmd_flags+0x84>)
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	4413      	add	r3, r2
 8000f7e:	330c      	adds	r3, #12
 8000f80:	7bba      	ldrb	r2, [r7, #14]
 8000f82:	701a      	strb	r2, [r3, #0]
	num_commands++;
 8000f84:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <simpleserial_addcmd_flags+0x80>)
 8000f8c:	6013      	str	r3, [r2, #0]

	return 0;
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20003db4 	.word	0x20003db4
 8000fa0:	20003db8 	.word	0x20003db8

08000fa4 <simpleserial_get>:

void simpleserial_get(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	f5ad 7d46 	sub.w	sp, sp, #792	; 0x318
 8000faa:	af00      	add	r7, sp, #0
	char ascii_buf[2*MAX_SS_LEN];
	uint8_t data_buf[MAX_SS_LEN];
	char c;

	// Find which command we're receiving
	c = getch();
 8000fac:	f000 f9f6 	bl	800139c <getch>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	f887 330f 	strb.w	r3, [r7, #783]	; 0x30f

	int cmd;
	for(cmd = 0; cmd < num_commands; cmd++)
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 8000fbc:	e00e      	b.n	8000fdc <simpleserial_get+0x38>
	{
		if(commands[cmd].c == c)
 8000fbe:	4a68      	ldr	r2, [pc, #416]	; (8001160 <simpleserial_get+0x1bc>)
 8000fc0:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	4413      	add	r3, r2
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	f897 230f 	ldrb.w	r2, [r7, #783]	; 0x30f
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d00b      	beq.n	8000fea <simpleserial_get+0x46>
	for(cmd = 0; cmd < num_commands; cmd++)
 8000fd2:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 8000fdc:	4b61      	ldr	r3, [pc, #388]	; (8001164 <simpleserial_get+0x1c0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f8d7 2314 	ldr.w	r2, [r7, #788]	; 0x314
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	dbea      	blt.n	8000fbe <simpleserial_get+0x1a>
 8000fe8:	e000      	b.n	8000fec <simpleserial_get+0x48>
			break;
 8000fea:	bf00      	nop
	}

	// If we didn't find a match, give up right away
	if(cmd == num_commands)
 8000fec:	4b5d      	ldr	r3, [pc, #372]	; (8001164 <simpleserial_get+0x1c0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f8d7 2314 	ldr.w	r2, [r7, #788]	; 0x314
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	f000 80a6 	beq.w	8001146 <simpleserial_get+0x1a2>
		return;

	// If flag CMD_FLAG_LEN is set, the next byte indicates the sent length
	if ((commands[cmd].flags & CMD_FLAG_LEN) != 0)
 8000ffa:	4a59      	ldr	r2, [pc, #356]	; (8001160 <simpleserial_get+0x1bc>)
 8000ffc:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8001000:	011b      	lsls	r3, r3, #4
 8001002:	4413      	add	r3, r2
 8001004:	330c      	adds	r3, #12
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	2b00      	cmp	r3, #0
 800100e:	d02d      	beq.n	800106c <simpleserial_get+0xc8>
	{
		uint8_t l = 0;
 8001010:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001014:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
		char buff[2];
		buff[0] = getch();
 800101c:	f000 f9be 	bl	800139c <getch>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001028:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 800102c:	701a      	strb	r2, [r3, #0]
		buff[1] = getch();
 800102e:	f000 f9b5 	bl	800139c <getch>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	f507 7346 	add.w	r3, r7, #792	; 0x318
 800103a:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 800103e:	705a      	strb	r2, [r3, #1]
		if (hex_decode(1, buff, &l))
 8001040:	1dfa      	adds	r2, r7, #7
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	4619      	mov	r1, r3
 8001046:	2001      	movs	r0, #1
 8001048:	f7ff fea4 	bl	8000d94 <hex_decode>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d17b      	bne.n	800114a <simpleserial_get+0x1a6>
			return;
		commands[cmd].len = l;
 8001052:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001056:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	4a40      	ldr	r2, [pc, #256]	; (8001160 <simpleserial_get+0x1bc>)
 8001060:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	4413      	add	r3, r2
 8001068:	3304      	adds	r3, #4
 800106a:	6019      	str	r1, [r3, #0]
	}

	// Receive characters until we fill the ASCII buffer
	for(int i = 0; i < 2*commands[cmd].len; i++)
 800106c:	2300      	movs	r3, #0
 800106e:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8001072:	e01b      	b.n	80010ac <simpleserial_get+0x108>
	{
		c = getch();
 8001074:	f000 f992 	bl	800139c <getch>
 8001078:	4603      	mov	r3, r0
 800107a:	f887 330f 	strb.w	r3, [r7, #783]	; 0x30f

		// Check for early \n
		if(c == '\n' || c == '\r')
 800107e:	f897 330f 	ldrb.w	r3, [r7, #783]	; 0x30f
 8001082:	2b0a      	cmp	r3, #10
 8001084:	d063      	beq.n	800114e <simpleserial_get+0x1aa>
 8001086:	f897 330f 	ldrb.w	r3, [r7, #783]	; 0x30f
 800108a:	2b0d      	cmp	r3, #13
 800108c:	d05f      	beq.n	800114e <simpleserial_get+0x1aa>
			return;

		ascii_buf[i] = c;
 800108e:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001092:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8001096:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800109a:	4413      	add	r3, r2
 800109c:	f897 230f 	ldrb.w	r2, [r7, #783]	; 0x30f
 80010a0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 2*commands[cmd].len; i++)
 80010a2:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80010a6:	3301      	adds	r3, #1
 80010a8:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 80010ac:	4a2c      	ldr	r2, [pc, #176]	; (8001160 <simpleserial_get+0x1bc>)
 80010ae:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	4413      	add	r3, r2
 80010b6:	3304      	adds	r3, #4
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	005a      	lsls	r2, r3, #1
 80010bc:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d8d7      	bhi.n	8001074 <simpleserial_get+0xd0>
	}

	// Assert that last character is \n or \r
	c = getch();
 80010c4:	f000 f96a 	bl	800139c <getch>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f887 330f 	strb.w	r3, [r7, #783]	; 0x30f
	if(c != '\n' && c != '\r')
 80010ce:	f897 330f 	ldrb.w	r3, [r7, #783]	; 0x30f
 80010d2:	2b0a      	cmp	r3, #10
 80010d4:	d003      	beq.n	80010de <simpleserial_get+0x13a>
 80010d6:	f897 330f 	ldrb.w	r3, [r7, #783]	; 0x30f
 80010da:	2b0d      	cmp	r3, #13
 80010dc:	d139      	bne.n	8001152 <simpleserial_get+0x1ae>
		return;

	// ASCII buffer is full: convert to bytes
	// Check for illegal characters here
	if(hex_decode(commands[cmd].len, ascii_buf, data_buf))
 80010de:	4a20      	ldr	r2, [pc, #128]	; (8001160 <simpleserial_get+0x1bc>)
 80010e0:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	4413      	add	r3, r2
 80010e8:	3304      	adds	r3, #4
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f107 020c 	add.w	r2, r7, #12
 80010f2:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80010f6:	4619      	mov	r1, r3
 80010f8:	f7ff fe4c 	bl	8000d94 <hex_decode>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d129      	bne.n	8001156 <simpleserial_get+0x1b2>
		return;

	// Callback
	uint8_t ret[1];
	ret[0] = commands[cmd].fp(data_buf, commands[cmd].len);
 8001102:	4a17      	ldr	r2, [pc, #92]	; (8001160 <simpleserial_get+0x1bc>)
 8001104:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8001108:	011b      	lsls	r3, r3, #4
 800110a:	4413      	add	r3, r2
 800110c:	3308      	adds	r3, #8
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4913      	ldr	r1, [pc, #76]	; (8001160 <simpleserial_get+0x1bc>)
 8001112:	f8d7 2314 	ldr.w	r2, [r7, #788]	; 0x314
 8001116:	0112      	lsls	r2, r2, #4
 8001118:	440a      	add	r2, r1
 800111a:	3204      	adds	r2, #4
 800111c:	6812      	ldr	r2, [r2, #0]
 800111e:	b2d1      	uxtb	r1, r2
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	4610      	mov	r0, r2
 8001126:	4798      	blx	r3
 8001128:	4603      	mov	r3, r0
 800112a:	461a      	mov	r2, r3
 800112c:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001130:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001134:	701a      	strb	r2, [r3, #0]

	// Acknowledge (if version is 1.1)
#if SS_VER == SS_VER_1_1
	simpleserial_put('z', 1, ret);
 8001136:	f107 0308 	add.w	r3, r7, #8
 800113a:	461a      	mov	r2, r3
 800113c:	2101      	movs	r1, #1
 800113e:	207a      	movs	r0, #122	; 0x7a
 8001140:	f000 f812 	bl	8001168 <simpleserial_put>
 8001144:	e008      	b.n	8001158 <simpleserial_get+0x1b4>
		return;
 8001146:	bf00      	nop
 8001148:	e006      	b.n	8001158 <simpleserial_get+0x1b4>
			return;
 800114a:	bf00      	nop
 800114c:	e004      	b.n	8001158 <simpleserial_get+0x1b4>
			return;
 800114e:	bf00      	nop
 8001150:	e002      	b.n	8001158 <simpleserial_get+0x1b4>
		return;
 8001152:	bf00      	nop
 8001154:	e000      	b.n	8001158 <simpleserial_get+0x1b4>
		return;
 8001156:	bf00      	nop
#endif
}
 8001158:	f507 7746 	add.w	r7, r7, #792	; 0x318
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20003db8 	.word	0x20003db8
 8001164:	20003db4 	.word	0x20003db4

08001168 <simpleserial_put>:

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	603a      	str	r2, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	460b      	mov	r3, r1
 8001176:	71bb      	strb	r3, [r7, #6]
	// Write first character
	putch(c);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f92c 	bl	80013d8 <putch>

	// Write each byte as two nibbles
	for(int i = 0; i < size; i++)
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	e019      	b.n	80011ba <simpleserial_put+0x52>
	{
		putch(hex_lookup[output[i] >> 4 ]);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	4413      	add	r3, r2
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	b2db      	uxtb	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <simpleserial_put+0x68>)
 8001196:	5c9b      	ldrb	r3, [r3, r2]
 8001198:	4618      	mov	r0, r3
 800119a:	f000 f91d 	bl	80013d8 <putch>
		putch(hex_lookup[output[i] & 0xF]);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	f003 030f 	and.w	r3, r3, #15
 80011aa:	4a09      	ldr	r2, [pc, #36]	; (80011d0 <simpleserial_put+0x68>)
 80011ac:	5cd3      	ldrb	r3, [r2, r3]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f912 	bl	80013d8 <putch>
	for(int i = 0; i < size; i++)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	3301      	adds	r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	429a      	cmp	r2, r3
 80011c0:	dbe1      	blt.n	8001186 <simpleserial_put+0x1e>
	}

	// Write trailing '\n'
	putch('\n');
 80011c2:	200a      	movs	r0, #10
 80011c4:	f000 f908 	bl	80013d8 <putch>
}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20003d84 	.word	0x20003d84

080011d4 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b096      	sub	sp, #88	; 0x58
 80011d8:	af00      	add	r7, sp, #0
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 80011da:	2303      	movs	r3, #3
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 80011de:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80011e2:	633b      	str	r3, [r7, #48]	; 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	64fb      	str	r3, [r7, #76]	; 0x4c
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80011ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f925 	bl	8001440 <HAL_RCC_OscConfig>

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80011f6:	230f      	movs	r3, #15
 80011f8:	61bb      	str	r3, [r7, #24]
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	623b      	str	r3, [r7, #32]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001206:	2300      	movs	r3, #0
 8001208:	62bb      	str	r3, [r7, #40]	; 0x28
     uint32_t flash_latency = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	657b      	str	r3, [r7, #84]	; 0x54
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 800120e:	f107 0318 	add.w	r3, r7, #24
 8001212:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001214:	4618      	mov	r0, r3
 8001216:	f001 f929 	bl	800246c <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121a:	4b15      	ldr	r3, [pc, #84]	; (8001270 <platform_init+0x9c>)
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	4a14      	ldr	r2, [pc, #80]	; (8001270 <platform_init+0x9c>)
 8001220:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001224:	6153      	str	r3, [r2, #20]
 8001226:	4b12      	ldr	r3, [pc, #72]	; (8001270 <platform_init+0x9c>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 8001232:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001236:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8001238:	2301      	movs	r3, #1
 800123a:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	480a      	ldr	r0, [pc, #40]	; (8001274 <platform_init+0xa0>)
 800124a:	f001 fa99 	bl	8002780 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 800124e:	2201      	movs	r2, #1
 8001250:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001254:	4807      	ldr	r0, [pc, #28]	; (8001274 <platform_init+0xa0>)
 8001256:	f001 fc11 	bl	8002a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 800125a:	2201      	movs	r2, #1
 800125c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001260:	4804      	ldr	r0, [pc, #16]	; (8001274 <platform_init+0xa0>)
 8001262:	f001 fc0b 	bl	8002a7c <HAL_GPIO_WritePin>
#endif
}
 8001266:	bf00      	nop
 8001268:	3758      	adds	r7, #88	; 0x58
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000
 8001274:	48000800 	.word	0x48000800

08001278 <init_uart>:

void init_uart(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 800127e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001282:	60fb      	str	r3, [r7, #12]
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	613b      	str	r3, [r7, #16]
  GpioInit.Pull      = GPIO_PULLUP;
 8001288:	2301      	movs	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800128c:	2303      	movs	r3, #3
 800128e:	61bb      	str	r3, [r7, #24]
  GpioInit.Alternate = GPIO_AF7_USART1;
 8001290:	2307      	movs	r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  __GPIOA_CLK_ENABLE();
 8001294:	4b1d      	ldr	r3, [pc, #116]	; (800130c <init_uart+0x94>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a1c      	ldr	r2, [pc, #112]	; (800130c <init_uart+0x94>)
 800129a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800129e:	6153      	str	r3, [r2, #20]
 80012a0:	4b1a      	ldr	r3, [pc, #104]	; (800130c <init_uart+0x94>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	68bb      	ldr	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80012ac:	f107 030c 	add.w	r3, r7, #12
 80012b0:	4619      	mov	r1, r3
 80012b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b6:	f001 fa63 	bl	8002780 <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <init_uart+0x98>)
 80012bc:	4a15      	ldr	r2, [pc, #84]	; (8001314 <init_uart+0x9c>)
 80012be:	601a      	str	r2, [r3, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 80012c0:	4b13      	ldr	r3, [pc, #76]	; (8001310 <init_uart+0x98>)
 80012c2:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80012c6:	605a      	str	r2, [r3, #4]
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <init_uart+0x98>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <init_uart+0x98>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 80012d4:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <init_uart+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <init_uart+0x98>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80012e0:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <init_uart+0x98>)
 80012e2:	220c      	movs	r2, #12
 80012e4:	615a      	str	r2, [r3, #20]
  __USART1_CLK_ENABLE();
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <init_uart+0x94>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a08      	ldr	r2, [pc, #32]	; (800130c <init_uart+0x94>)
 80012ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <init_uart+0x94>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
  HAL_UART_Init(&UartHandle);
 80012fe:	4804      	ldr	r0, [pc, #16]	; (8001310 <init_uart+0x98>)
 8001300:	f001 fe1d 	bl	8002f3e <HAL_UART_Init>
}
 8001304:	bf00      	nop
 8001306:	3720      	adds	r7, #32
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40021000 	.word	0x40021000
 8001310:	20003eb8 	.word	0x20003eb8
 8001314:	40013800 	.word	0x40013800

08001318 <trigger_setup>:

void trigger_setup(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <trigger_setup+0x54>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	4a12      	ldr	r2, [pc, #72]	; (800136c <trigger_setup+0x54>)
 8001324:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001328:	6153      	str	r3, [r2, #20]
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <trigger_setup+0x54>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
 8001336:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133a:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800133c:	2301      	movs	r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8001348:	1d3b      	adds	r3, r7, #4
 800134a:	4619      	mov	r1, r3
 800134c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001350:	f001 fa16 	bl	8002780 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8001354:	2200      	movs	r2, #0
 8001356:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135e:	f001 fb8d 	bl	8002a7c <HAL_GPIO_WritePin>
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40021000 	.word	0x40021000

08001370 <trigger_high>:

void trigger_high(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8001374:	2201      	movs	r2, #1
 8001376:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800137a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800137e:	f001 fb7d 	bl	8002a7c <HAL_GPIO_WritePin>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <trigger_low>:

void trigger_low(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001394:	f001 fb72 	bl	8002a7c <HAL_GPIO_WritePin>
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}

0800139c <getch>:

char getch(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80013a2:	e005      	b.n	80013b0 <getch+0x14>
    USART1->ICR |= (1 << 3);
 80013a4:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <getch+0x34>)
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	4a09      	ldr	r2, [pc, #36]	; (80013d0 <getch+0x34>)
 80013aa:	f043 0308 	orr.w	r3, r3, #8
 80013ae:	6213      	str	r3, [r2, #32]
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 80013b0:	1df9      	adds	r1, r7, #7
 80013b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80013b6:	2201      	movs	r2, #1
 80013b8:	4806      	ldr	r0, [pc, #24]	; (80013d4 <getch+0x38>)
 80013ba:	f001 fede 	bl	800317a <HAL_UART_Receive>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1ef      	bne.n	80013a4 <getch+0x8>
  //putch(d);
  return d;
 80013c4:	79fb      	ldrb	r3, [r7, #7]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40013800 	.word	0x40013800
 80013d4:	20003eb8 	.word	0x20003eb8

080013d8 <putch>:

void putch(char c)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
  uint8_t d  = c;
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80013e6:	f107 010f 	add.w	r1, r7, #15
 80013ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80013ee:	2201      	movs	r2, #1
 80013f0:	4803      	ldr	r0, [pc, #12]	; (8001400 <putch+0x28>)
 80013f2:	f001 fe35 	bl	8003060 <HAL_UART_Transmit>
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20003eb8 	.word	0x20003eb8

08001404 <HAL_GetTick>:
{
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
	return hal_sys_tick++;
 8001408:	4b04      	ldr	r3, [pc, #16]	; (800141c <HAL_GetTick+0x18>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	4903      	ldr	r1, [pc, #12]	; (800141c <HAL_GetTick+0x18>)
 8001410:	600a      	str	r2, [r1, #0]
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20003f28 	.word	0x20003f28

08001420 <HAL_RCC_GetSysClockFreq>:

#define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
                                     USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or USART CR1 fields of parameters set by UART_SetConfig API */

uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
	return F_CPU;
 8001424:	f44f 03e1 	mov.w	r3, #7372800	; 0x708000
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr

08001430 <HAL_RCC_GetPCLK1Freq>:

uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
	return F_CPU;
 8001434:	f44f 03e1 	mov.w	r3, #7372800	; 0x708000
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001446:	af00      	add	r7, sp, #0
 8001448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800144c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001450:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	2b00      	cmp	r3, #0
 800146a:	f000 8180 	beq.w	800176e <HAL_RCC_OscConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800146e:	4bbe      	ldr	r3, [pc, #760]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b04      	cmp	r3, #4
 8001478:	d00c      	beq.n	8001494 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800147a:	4bbb      	ldr	r3, [pc, #748]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b08      	cmp	r3, #8
 8001484:	d15d      	bne.n	8001542 <HAL_RCC_OscConfig+0x102>
 8001486:	4bb8      	ldr	r3, [pc, #736]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001492:	d156      	bne.n	8001542 <HAL_RCC_OscConfig+0x102>
 8001494:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001498:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80014a0:	fa93 f3a3 	rbit	r3, r3
 80014a4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014a8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	fab3 f383 	clz	r3, r3
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	095b      	lsrs	r3, r3, #5
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d102      	bne.n	80014c6 <HAL_RCC_OscConfig+0x86>
 80014c0:	4ba9      	ldr	r3, [pc, #676]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	e015      	b.n	80014f2 <HAL_RCC_OscConfig+0xb2>
 80014c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ca:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80014d2:	fa93 f3a3 	rbit	r3, r3
 80014d6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80014da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014de:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80014e2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80014e6:	fa93 f3a3 	rbit	r3, r3
 80014ea:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80014ee:	4b9e      	ldr	r3, [pc, #632]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80014f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014f6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80014fa:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80014fe:	fa92 f2a2 	rbit	r2, r2
 8001502:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8001506:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800150a:	fab2 f282 	clz	r2, r2
 800150e:	b252      	sxtb	r2, r2
 8001510:	f042 0220 	orr.w	r2, r2, #32
 8001514:	b252      	sxtb	r2, r2
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	f002 021f 	and.w	r2, r2, #31
 800151c:	2101      	movs	r1, #1
 800151e:	fa01 f202 	lsl.w	r2, r1, r2
 8001522:	4013      	ands	r3, r2
 8001524:	2b00      	cmp	r3, #0
 8001526:	f000 8121 	beq.w	800176c <HAL_RCC_OscConfig+0x32c>
 800152a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800152e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 8118 	bne.w	800176c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	f000 bf8c 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001546:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001552:	d106      	bne.n	8001562 <HAL_RCC_OscConfig+0x122>
 8001554:	4b84      	ldr	r3, [pc, #528]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a83      	ldr	r2, [pc, #524]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 800155a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155e:	6013      	str	r3, [r2, #0]
 8001560:	e036      	b.n	80015d0 <HAL_RCC_OscConfig+0x190>
 8001562:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001566:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10c      	bne.n	800158c <HAL_RCC_OscConfig+0x14c>
 8001572:	4b7d      	ldr	r3, [pc, #500]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a7c      	ldr	r2, [pc, #496]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b7a      	ldr	r3, [pc, #488]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a79      	ldr	r2, [pc, #484]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001584:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e021      	b.n	80015d0 <HAL_RCC_OscConfig+0x190>
 800158c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001590:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800159c:	d10c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x178>
 800159e:	4b72      	ldr	r3, [pc, #456]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a71      	ldr	r2, [pc, #452]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	4b6f      	ldr	r3, [pc, #444]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a6e      	ldr	r2, [pc, #440]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	e00b      	b.n	80015d0 <HAL_RCC_OscConfig+0x190>
 80015b8:	4b6b      	ldr	r3, [pc, #428]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a6a      	ldr	r2, [pc, #424]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b68      	ldr	r3, [pc, #416]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a67      	ldr	r2, [pc, #412]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ce:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015d0:	4b65      	ldr	r3, [pc, #404]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d4:	f023 020f 	bic.w	r2, r3, #15
 80015d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	4960      	ldr	r1, [pc, #384]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d05a      	beq.n	80016b0 <HAL_RCC_OscConfig+0x270>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff ff03 	bl	8001404 <HAL_GetTick>
 80015fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001602:	e00a      	b.n	800161a <HAL_RCC_OscConfig+0x1da>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001604:	f7ff fefe 	bl	8001404 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b64      	cmp	r3, #100	; 0x64
 8001612:	d902      	bls.n	800161a <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	f000 bf20 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 800161a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800161e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001622:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001626:	fa93 f3a3 	rbit	r3, r3
 800162a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 800162e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	fab3 f383 	clz	r3, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	095b      	lsrs	r3, r3, #5
 800163a:	b2db      	uxtb	r3, r3
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b01      	cmp	r3, #1
 8001644:	d102      	bne.n	800164c <HAL_RCC_OscConfig+0x20c>
 8001646:	4b48      	ldr	r3, [pc, #288]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	e015      	b.n	8001678 <HAL_RCC_OscConfig+0x238>
 800164c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001650:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001654:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001658:	fa93 f3a3 	rbit	r3, r3
 800165c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001660:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001664:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001668:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800166c:	fa93 f3a3 	rbit	r3, r3
 8001670:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001674:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001678:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800167c:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001680:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001684:	fa92 f2a2 	rbit	r2, r2
 8001688:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 800168c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001690:	fab2 f282 	clz	r2, r2
 8001694:	b252      	sxtb	r2, r2
 8001696:	f042 0220 	orr.w	r2, r2, #32
 800169a:	b252      	sxtb	r2, r2
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	f002 021f 	and.w	r2, r2, #31
 80016a2:	2101      	movs	r1, #1
 80016a4:	fa01 f202 	lsl.w	r2, r1, r2
 80016a8:	4013      	ands	r3, r2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0aa      	beq.n	8001604 <HAL_RCC_OscConfig+0x1c4>
 80016ae:	e05e      	b.n	800176e <HAL_RCC_OscConfig+0x32e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fea8 	bl	8001404 <HAL_GetTick>
 80016b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b8:	e00a      	b.n	80016d0 <HAL_RCC_OscConfig+0x290>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016ba:	f7ff fea3 	bl	8001404 <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b64      	cmp	r3, #100	; 0x64
 80016c8:	d902      	bls.n	80016d0 <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	f000 bec5 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 80016d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80016dc:	fa93 f3a3 	rbit	r3, r3
 80016e0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80016e4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e8:	fab3 f383 	clz	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	095b      	lsrs	r3, r3, #5
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d102      	bne.n	8001702 <HAL_RCC_OscConfig+0x2c2>
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	e015      	b.n	800172e <HAL_RCC_OscConfig+0x2ee>
 8001702:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001706:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800170e:	fa93 f3a3 	rbit	r3, r3
 8001712:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001716:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800171a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800171e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001722:	fa93 f3a3 	rbit	r3, r3
 8001726:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <HAL_RCC_OscConfig+0x328>)
 800172c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001732:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001736:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800173a:	fa92 f2a2 	rbit	r2, r2
 800173e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8001742:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001746:	fab2 f282 	clz	r2, r2
 800174a:	b252      	sxtb	r2, r2
 800174c:	f042 0220 	orr.w	r2, r2, #32
 8001750:	b252      	sxtb	r2, r2
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	f002 021f 	and.w	r2, r2, #31
 8001758:	2101      	movs	r1, #1
 800175a:	fa01 f202 	lsl.w	r2, r1, r2
 800175e:	4013      	ands	r3, r2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1aa      	bne.n	80016ba <HAL_RCC_OscConfig+0x27a>
 8001764:	e003      	b.n	800176e <HAL_RCC_OscConfig+0x32e>
 8001766:	bf00      	nop
 8001768:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800176c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800176e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001772:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	f000 817e 	beq.w	8001a80 <HAL_RCC_OscConfig+0x640>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001784:	4ba6      	ldr	r3, [pc, #664]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 030c 	and.w	r3, r3, #12
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00b      	beq.n	80017a8 <HAL_RCC_OscConfig+0x368>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001790:	4ba3      	ldr	r3, [pc, #652]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 030c 	and.w	r3, r3, #12
 8001798:	2b08      	cmp	r3, #8
 800179a:	d173      	bne.n	8001884 <HAL_RCC_OscConfig+0x444>
 800179c:	4ba0      	ldr	r3, [pc, #640]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d16d      	bne.n	8001884 <HAL_RCC_OscConfig+0x444>
 80017a8:	2302      	movs	r3, #2
 80017aa:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80017b2:	fa93 f3a3 	rbit	r3, r3
 80017b6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 80017ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	fab3 f383 	clz	r3, r3
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	095b      	lsrs	r3, r3, #5
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d102      	bne.n	80017d8 <HAL_RCC_OscConfig+0x398>
 80017d2:	4b93      	ldr	r3, [pc, #588]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	e013      	b.n	8001800 <HAL_RCC_OscConfig+0x3c0>
 80017d8:	2302      	movs	r3, #2
 80017da:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017de:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80017e2:	fa93 f3a3 	rbit	r3, r3
 80017e6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80017ea:	2302      	movs	r3, #2
 80017ec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80017f0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80017f4:	fa93 f3a3 	rbit	r3, r3
 80017f8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80017fc:	4b88      	ldr	r3, [pc, #544]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 80017fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001800:	2202      	movs	r2, #2
 8001802:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001806:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800180a:	fa92 f2a2 	rbit	r2, r2
 800180e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8001812:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001816:	fab2 f282 	clz	r2, r2
 800181a:	b252      	sxtb	r2, r2
 800181c:	f042 0220 	orr.w	r2, r2, #32
 8001820:	b252      	sxtb	r2, r2
 8001822:	b2d2      	uxtb	r2, r2
 8001824:	f002 021f 	and.w	r2, r2, #31
 8001828:	2101      	movs	r1, #1
 800182a:	fa01 f202 	lsl.w	r2, r1, r2
 800182e:	4013      	ands	r3, r2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00a      	beq.n	800184a <HAL_RCC_OscConfig+0x40a>
 8001834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001838:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d002      	beq.n	800184a <HAL_RCC_OscConfig+0x40a>
      {
        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	f000 be08 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184a:	4b75      	ldr	r3, [pc, #468]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001856:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6959      	ldr	r1, [r3, #20]
 800185e:	23f8      	movs	r3, #248	; 0xf8
 8001860:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001864:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001868:	fa93 f3a3 	rbit	r3, r3
 800186c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8001870:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001874:	fab3 f383 	clz	r3, r3
 8001878:	fa01 f303 	lsl.w	r3, r1, r3
 800187c:	4968      	ldr	r1, [pc, #416]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 800187e:	4313      	orrs	r3, r2
 8001880:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001882:	e0fd      	b.n	8001a80 <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001888:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 8088 	beq.w	80019a6 <HAL_RCC_OscConfig+0x566>
 8001896:	2301      	movs	r3, #1
 8001898:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80018a0:	fa93 f3a3 	rbit	r3, r3
 80018a4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 80018a8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018ac:	fab3 f383 	clz	r3, r3
 80018b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	461a      	mov	r2, r3
 80018bc:	2301      	movs	r3, #1
 80018be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff fda0 	bl	8001404 <HAL_GetTick>
 80018c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	e00a      	b.n	80018e0 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018ca:	f7ff fd9b 	bl	8001404 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d902      	bls.n	80018e0 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	f000 bdbd 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 80018e0:	2302      	movs	r3, #2
 80018e2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80018ea:	fa93 f3a3 	rbit	r3, r3
 80018ee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 80018f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	fab3 f383 	clz	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	095b      	lsrs	r3, r3, #5
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b01      	cmp	r3, #1
 8001908:	d102      	bne.n	8001910 <HAL_RCC_OscConfig+0x4d0>
 800190a:	4b45      	ldr	r3, [pc, #276]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	e013      	b.n	8001938 <HAL_RCC_OscConfig+0x4f8>
 8001910:	2302      	movs	r3, #2
 8001912:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001916:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800191a:	fa93 f3a3 	rbit	r3, r3
 800191e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001922:	2302      	movs	r3, #2
 8001924:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001928:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800192c:	fa93 f3a3 	rbit	r3, r3
 8001930:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001934:	4b3a      	ldr	r3, [pc, #232]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 8001936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001938:	2202      	movs	r2, #2
 800193a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800193e:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001942:	fa92 f2a2 	rbit	r2, r2
 8001946:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 800194a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800194e:	fab2 f282 	clz	r2, r2
 8001952:	b252      	sxtb	r2, r2
 8001954:	f042 0220 	orr.w	r2, r2, #32
 8001958:	b252      	sxtb	r2, r2
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	f002 021f 	and.w	r2, r2, #31
 8001960:	2101      	movs	r1, #1
 8001962:	fa01 f202 	lsl.w	r2, r1, r2
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d0ae      	beq.n	80018ca <HAL_RCC_OscConfig+0x48a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196c:	4b2c      	ldr	r3, [pc, #176]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001978:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	6959      	ldr	r1, [r3, #20]
 8001980:	23f8      	movs	r3, #248	; 0xf8
 8001982:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001986:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800198a:	fa93 f3a3 	rbit	r3, r3
 800198e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001992:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001996:	fab3 f383 	clz	r3, r3
 800199a:	fa01 f303 	lsl.w	r3, r1, r3
 800199e:	4920      	ldr	r1, [pc, #128]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
 80019a4:	e06c      	b.n	8001a80 <HAL_RCC_OscConfig+0x640>
 80019a6:	2301      	movs	r3, #1
 80019a8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ac:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80019b0:	fa93 f3a3 	rbit	r3, r3
 80019b4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 80019b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019bc:	fab3 f383 	clz	r3, r3
 80019c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	461a      	mov	r2, r3
 80019cc:	2300      	movs	r3, #0
 80019ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fd18 	bl	8001404 <HAL_GetTick>
 80019d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d8:	e00a      	b.n	80019f0 <HAL_RCC_OscConfig+0x5b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019da:	f7ff fd13 	bl	8001404 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d902      	bls.n	80019f0 <HAL_RCC_OscConfig+0x5b0>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	f000 bd35 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 80019f0:	2302      	movs	r3, #2
 80019f2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019fa:	fa93 f3a3 	rbit	r3, r3
 80019fe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001a02:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a06:	fab3 f383 	clz	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	095b      	lsrs	r3, r3, #5
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d104      	bne.n	8001a24 <HAL_RCC_OscConfig+0x5e4>
 8001a1a:	4b01      	ldr	r3, [pc, #4]	; (8001a20 <HAL_RCC_OscConfig+0x5e0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	e015      	b.n	8001a4c <HAL_RCC_OscConfig+0x60c>
 8001a20:	40021000 	.word	0x40021000
 8001a24:	2302      	movs	r3, #2
 8001a26:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001a2e:	fa93 f3a3 	rbit	r3, r3
 8001a32:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001a36:	2302      	movs	r3, #2
 8001a38:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001a3c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001a40:	fa93 f3a3 	rbit	r3, r3
 8001a44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001a48:	4bc5      	ldr	r3, [pc, #788]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001a52:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001a56:	fa92 f2a2 	rbit	r2, r2
 8001a5a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8001a5e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001a62:	fab2 f282 	clz	r2, r2
 8001a66:	b252      	sxtb	r2, r2
 8001a68:	f042 0220 	orr.w	r2, r2, #32
 8001a6c:	b252      	sxtb	r2, r2
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	f002 021f 	and.w	r2, r2, #31
 8001a74:	2101      	movs	r1, #1
 8001a76:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1ac      	bne.n	80019da <HAL_RCC_OscConfig+0x59a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 810a 	beq.w	8001caa <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d073      	beq.n	8001b8e <HAL_RCC_OscConfig+0x74e>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ab0:	fa93 f3a3 	rbit	r3, r3
 8001ab4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001ab8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001abc:	fab3 f383 	clz	r3, r3
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4ba8      	ldr	r3, [pc, #672]	; (8001d64 <HAL_RCC_OscConfig+0x924>)
 8001ac4:	4413      	add	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	461a      	mov	r2, r3
 8001aca:	2301      	movs	r3, #1
 8001acc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ace:	f7ff fc99 	bl	8001404 <HAL_GetTick>
 8001ad2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ad6:	e00a      	b.n	8001aee <HAL_RCC_OscConfig+0x6ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ad8:	f7ff fc94 	bl	8001404 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d902      	bls.n	8001aee <HAL_RCC_OscConfig+0x6ae>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	f000 bcb6 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 8001aee:	2302      	movs	r3, #2
 8001af0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001af8:	fa93 f3a3 	rbit	r3, r3
 8001afc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001b00:	2302      	movs	r3, #2
 8001b02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001b0a:	fa93 f2a3 	rbit	r2, r3
 8001b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b12:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001b20:	2202      	movs	r2, #2
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	fa93 f2a3 	rbit	r2, r3
 8001b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001b3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b3c:	4b88      	ldr	r3, [pc, #544]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b44:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b48:	2102      	movs	r1, #2
 8001b4a:	6019      	str	r1, [r3, #0]
 8001b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fa93 f1a3 	rbit	r1, r3
 8001b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b62:	6019      	str	r1, [r3, #0]
  return(result);
 8001b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b68:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	fab3 f383 	clz	r3, r3
 8001b72:	b25b      	sxtb	r3, r3
 8001b74:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	f003 031f 	and.w	r3, r3, #31
 8001b80:	2101      	movs	r1, #1
 8001b82:	fa01 f303 	lsl.w	r3, r1, r3
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0a5      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x698>
 8001b8c:	e08d      	b.n	8001caa <HAL_RCC_OscConfig+0x86a>
 8001b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b92:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	fa93 f2a3 	rbit	r2, r3
 8001ba8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001bb0:	601a      	str	r2, [r3, #0]
  return(result);
 8001bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001bba:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bbc:	fab3 f383 	clz	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4b68      	ldr	r3, [pc, #416]	; (8001d64 <HAL_RCC_OscConfig+0x924>)
 8001bc4:	4413      	add	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	461a      	mov	r2, r3
 8001bca:	2300      	movs	r3, #0
 8001bcc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bce:	f7ff fc19 	bl	8001404 <HAL_GetTick>
 8001bd2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd6:	e00a      	b.n	8001bee <HAL_RCC_OscConfig+0x7ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fc14 	bl	8001404 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d902      	bls.n	8001bee <HAL_RCC_OscConfig+0x7ae>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	f000 bc36 	b.w	800245a <HAL_RCC_OscConfig+0x101a>
 8001bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bfe:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	fa93 f2a3 	rbit	r2, r3
 8001c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c0c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c16:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c22:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	fa93 f2a3 	rbit	r2, r3
 8001c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c30:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001c3e:	2202      	movs	r2, #2
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c46:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	fa93 f2a3 	rbit	r2, r3
 8001c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c54:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001c58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5a:	4b41      	ldr	r3, [pc, #260]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c62:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001c66:	2102      	movs	r1, #2
 8001c68:	6019      	str	r1, [r3, #0]
 8001c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	fa93 f1a3 	rbit	r1, r3
 8001c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c7c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c80:	6019      	str	r1, [r3, #0]
  return(result);
 8001c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c86:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	fab3 f383 	clz	r3, r3
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	f003 031f 	and.w	r3, r3, #31
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d196      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x798>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 81a4 	beq.w	8002008 <HAL_RCC_OscConfig+0xbc8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc6:	4b26      	ldr	r3, [pc, #152]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d116      	bne.n	8001d00 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	4b23      	ldr	r3, [pc, #140]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	4a22      	ldr	r2, [pc, #136]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cdc:	61d3      	str	r3, [r2, #28]
 8001cde:	4b20      	ldr	r3, [pc, #128]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cea:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001cf8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <HAL_RCC_OscConfig+0x928>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d11a      	bne.n	8001d42 <HAL_RCC_OscConfig+0x902>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0c:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <HAL_RCC_OscConfig+0x928>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a15      	ldr	r2, [pc, #84]	; (8001d68 <HAL_RCC_OscConfig+0x928>)
 8001d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d16:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d18:	f7ff fb74 	bl	8001404 <HAL_GetTick>
 8001d1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d20:	e009      	b.n	8001d36 <HAL_RCC_OscConfig+0x8f6>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d22:	f7ff fb6f 	bl	8001404 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b64      	cmp	r3, #100	; 0x64
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x8f6>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e391      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d36:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <HAL_RCC_OscConfig+0x928>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0ef      	beq.n	8001d22 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x92c>
 8001d52:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4a02      	ldr	r2, [pc, #8]	; (8001d60 <HAL_RCC_OscConfig+0x920>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6213      	str	r3, [r2, #32]
 8001d5e:	e03b      	b.n	8001dd8 <HAL_RCC_OscConfig+0x998>
 8001d60:	40021000 	.word	0x40021000
 8001d64:	10908120 	.word	0x10908120
 8001d68:	40007000 	.word	0x40007000
 8001d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d10c      	bne.n	8001d96 <HAL_RCC_OscConfig+0x956>
 8001d7c:	4b7f      	ldr	r3, [pc, #508]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4a7e      	ldr	r2, [pc, #504]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001d82:	f023 0301 	bic.w	r3, r3, #1
 8001d86:	6213      	str	r3, [r2, #32]
 8001d88:	4b7c      	ldr	r3, [pc, #496]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4a7b      	ldr	r2, [pc, #492]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001d8e:	f023 0304 	bic.w	r3, r3, #4
 8001d92:	6213      	str	r3, [r2, #32]
 8001d94:	e020      	b.n	8001dd8 <HAL_RCC_OscConfig+0x998>
 8001d96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	2b05      	cmp	r3, #5
 8001da4:	d10c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x980>
 8001da6:	4b75      	ldr	r3, [pc, #468]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	4a74      	ldr	r2, [pc, #464]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001dac:	f043 0304 	orr.w	r3, r3, #4
 8001db0:	6213      	str	r3, [r2, #32]
 8001db2:	4b72      	ldr	r3, [pc, #456]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	4a71      	ldr	r2, [pc, #452]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6213      	str	r3, [r2, #32]
 8001dbe:	e00b      	b.n	8001dd8 <HAL_RCC_OscConfig+0x998>
 8001dc0:	4b6e      	ldr	r3, [pc, #440]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	4a6d      	ldr	r2, [pc, #436]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001dc6:	f023 0301 	bic.w	r3, r3, #1
 8001dca:	6213      	str	r3, [r2, #32]
 8001dcc:	4b6b      	ldr	r3, [pc, #428]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	4a6a      	ldr	r2, [pc, #424]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001dd2:	f023 0304 	bic.w	r3, r3, #4
 8001dd6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ddc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 8082 	beq.w	8001eee <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dea:	f7ff fb0b 	bl	8001404 <HAL_GetTick>
 8001dee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df2:	e00b      	b.n	8001e0c <HAL_RCC_OscConfig+0x9cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001df4:	f7ff fb06 	bl	8001404 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x9cc>
        {
          return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e326      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
 8001e0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e10:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001e14:	2202      	movs	r2, #2
 8001e16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e1c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	fa93 f2a3 	rbit	r2, r3
 8001e26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e2a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e34:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001e38:	2202      	movs	r2, #2
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e40:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	fa93 f2a3 	rbit	r2, r3
 8001e4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e4e:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001e52:	601a      	str	r2, [r3, #0]
  return(result);
 8001e54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e58:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001e5c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	095b      	lsrs	r3, r3, #5
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d102      	bne.n	8001e78 <HAL_RCC_OscConfig+0xa38>
 8001e72:	4b42      	ldr	r3, [pc, #264]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	e013      	b.n	8001ea0 <HAL_RCC_OscConfig+0xa60>
 8001e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e7c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001e80:	2202      	movs	r2, #2
 8001e82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e88:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	fa93 f2a3 	rbit	r2, r3
 8001e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e96:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ea4:	f5a2 72aa 	sub.w	r2, r2, #340	; 0x154
 8001ea8:	2102      	movs	r1, #2
 8001eaa:	6011      	str	r1, [r2, #0]
 8001eac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001eb0:	f5a2 72aa 	sub.w	r2, r2, #340	; 0x154
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	fa92 f1a2 	rbit	r1, r2
 8001eba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ebe:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001ec2:	6011      	str	r1, [r2, #0]
  return(result);
 8001ec4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ec8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	fab2 f282 	clz	r2, r2
 8001ed2:	b252      	sxtb	r2, r2
 8001ed4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ed8:	b252      	sxtb	r2, r2
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	f002 021f 	and.w	r2, r2, #31
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d083      	beq.n	8001df4 <HAL_RCC_OscConfig+0x9b4>
 8001eec:	e082      	b.n	8001ff4 <HAL_RCC_OscConfig+0xbb4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eee:	f7ff fa89 	bl	8001404 <HAL_GetTick>
 8001ef2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef6:	e00b      	b.n	8001f10 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef8:	f7ff fa84 	bl	8001404 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e2a4      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
 8001f10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f14:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8001f18:	2202      	movs	r2, #2
 8001f1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f20:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	fa93 f2a3 	rbit	r2, r3
 8001f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f2e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f38:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f44:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	fa93 f2a3 	rbit	r2, r3
 8001f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f52:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001f56:	601a      	str	r2, [r3, #0]
  return(result);
 8001f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f5c:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001f60:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f62:	fab3 f383 	clz	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	095b      	lsrs	r3, r3, #5
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f043 0302 	orr.w	r3, r3, #2
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d104      	bne.n	8001f80 <HAL_RCC_OscConfig+0xb40>
 8001f76:	4b01      	ldr	r3, [pc, #4]	; (8001f7c <HAL_RCC_OscConfig+0xb3c>)
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	e015      	b.n	8001fa8 <HAL_RCC_OscConfig+0xb68>
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f84:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001f88:	2202      	movs	r2, #2
 8001f8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f90:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	fa93 f2a3 	rbit	r2, r3
 8001f9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f9e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	4bad      	ldr	r3, [pc, #692]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fac:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 8001fb0:	2102      	movs	r1, #2
 8001fb2:	6011      	str	r1, [r2, #0]
 8001fb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fb8:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 8001fbc:	6812      	ldr	r2, [r2, #0]
 8001fbe:	fa92 f1a2 	rbit	r1, r2
 8001fc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fc6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001fca:	6011      	str	r1, [r2, #0]
  return(result);
 8001fcc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fd0:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	fab2 f282 	clz	r2, r2
 8001fda:	b252      	sxtb	r2, r2
 8001fdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fe0:	b252      	sxtb	r2, r2
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	f002 021f 	and.w	r2, r2, #31
 8001fe8:	2101      	movs	r1, #1
 8001fea:	fa01 f202 	lsl.w	r2, r1, r2
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d181      	bne.n	8001ef8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ff4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d105      	bne.n	8002008 <HAL_RCC_OscConfig+0xbc8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ffc:	4b97      	ldr	r3, [pc, #604]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	4a96      	ldr	r2, [pc, #600]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8002002:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002006:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002008:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 821f 	beq.w	8002458 <HAL_RCC_OscConfig+0x1018>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800201a:	4b90      	ldr	r3, [pc, #576]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b08      	cmp	r3, #8
 8002024:	f000 8216 	beq.w	8002454 <HAL_RCC_OscConfig+0x1014>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800202c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	2b02      	cmp	r3, #2
 8002036:	f040 8166 	bne.w	8002306 <HAL_RCC_OscConfig+0xec6>
 800203a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800203e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002042:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002046:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800204c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	fa93 f2a3 	rbit	r2, r3
 8002056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800205a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800205e:	601a      	str	r2, [r3, #0]
  return(result);
 8002060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002064:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002068:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800206a:	fab3 f383 	clz	r3, r3
 800206e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002072:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	461a      	mov	r2, r3
 800207a:	2300      	movs	r3, #0
 800207c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207e:	f7ff f9c1 	bl	8001404 <HAL_GetTick>
 8002082:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002086:	e00a      	b.n	800209e <HAL_RCC_OscConfig+0xc5e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002088:	f7ff f9bc 	bl	8001404 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	4a72      	ldr	r2, [pc, #456]	; (8002260 <HAL_RCC_OscConfig+0xe20>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xc5e>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1dd      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
 800209e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80020a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	fa93 f2a3 	rbit	r2, r3
 80020ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020be:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020c2:	601a      	str	r2, [r3, #0]
  return(result);
 80020c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020c8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ce:	fab3 f383 	clz	r3, r3
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	095b      	lsrs	r3, r3, #5
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d102      	bne.n	80020e8 <HAL_RCC_OscConfig+0xca8>
 80020e2:	4b5e      	ldr	r3, [pc, #376]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	e027      	b.n	8002138 <HAL_RCC_OscConfig+0xcf8>
 80020e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ec:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80020f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020fa:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	fa93 f2a3 	rbit	r2, r3
 8002104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002108:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002112:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002116:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002120:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	fa93 f2a3 	rbit	r2, r3
 800212a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	4b49      	ldr	r3, [pc, #292]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800213c:	f5a2 72ce 	sub.w	r2, r2, #412	; 0x19c
 8002140:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002144:	6011      	str	r1, [r2, #0]
 8002146:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800214a:	f5a2 72ce 	sub.w	r2, r2, #412	; 0x19c
 800214e:	6812      	ldr	r2, [r2, #0]
 8002150:	fa92 f1a2 	rbit	r1, r2
 8002154:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002158:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800215c:	6011      	str	r1, [r2, #0]
  return(result);
 800215e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002162:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	fab2 f282 	clz	r2, r2
 800216c:	b252      	sxtb	r2, r2
 800216e:	f042 0220 	orr.w	r2, r2, #32
 8002172:	b252      	sxtb	r2, r2
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	f002 021f 	and.w	r2, r2, #31
 800217a:	2101      	movs	r1, #1
 800217c:	fa01 f202 	lsl.w	r2, r1, r2
 8002180:	4013      	ands	r3, r2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d180      	bne.n	8002088 <HAL_RCC_OscConfig+0xc48>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002186:	4b35      	ldr	r3, [pc, #212]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800218e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002192:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800219a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800219e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	430b      	orrs	r3, r1
 80021a8:	492c      	ldr	r1, [pc, #176]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	604b      	str	r3, [r1, #4]
 80021ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b2:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80021b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80021ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021c0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	fa93 f2a3 	rbit	r2, r3
 80021ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021ce:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80021d2:	601a      	str	r2, [r3, #0]
  return(result);
 80021d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021d8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80021dc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021de:	fab3 f383 	clz	r3, r3
 80021e2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021e6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	461a      	mov	r2, r3
 80021ee:	2301      	movs	r3, #1
 80021f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7ff f907 	bl	8001404 <HAL_GetTick>
 80021f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021fa:	e00a      	b.n	8002212 <HAL_RCC_OscConfig+0xdd2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fc:	f7ff f902 	bl	8001404 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	4a15      	ldr	r2, [pc, #84]	; (8002260 <HAL_RCC_OscConfig+0xe20>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0xdd2>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e123      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
 8002212:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002216:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800221a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800221e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002224:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	fa93 f2a3 	rbit	r2, r3
 800222e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002232:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002236:	601a      	str	r2, [r3, #0]
  return(result);
 8002238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800223c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002240:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002242:	fab3 f383 	clz	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	095b      	lsrs	r3, r3, #5
 800224a:	b2db      	uxtb	r3, r3
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d106      	bne.n	8002264 <HAL_RCC_OscConfig+0xe24>
 8002256:	4b01      	ldr	r3, [pc, #4]	; (800225c <HAL_RCC_OscConfig+0xe1c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	e02b      	b.n	80022b4 <HAL_RCC_OscConfig+0xe74>
 800225c:	40021000 	.word	0x40021000
 8002260:	00030d40 	.word	0x00030d40
 8002264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002268:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800226c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002276:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	fa93 f2a3 	rbit	r2, r3
 8002280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002284:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800228e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002292:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800229c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	fa93 f2a3 	rbit	r2, r3
 80022a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022aa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	4b6c      	ldr	r3, [pc, #432]	; (8002464 <HAL_RCC_OscConfig+0x1024>)
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022b8:	f5a2 72e2 	sub.w	r2, r2, #452	; 0x1c4
 80022bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022c0:	6011      	str	r1, [r2, #0]
 80022c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022c6:	f5a2 72e2 	sub.w	r2, r2, #452	; 0x1c4
 80022ca:	6812      	ldr	r2, [r2, #0]
 80022cc:	fa92 f1a2 	rbit	r1, r2
 80022d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022d4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80022d8:	6011      	str	r1, [r2, #0]
  return(result);
 80022da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022de:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	fab2 f282 	clz	r2, r2
 80022e8:	b252      	sxtb	r2, r2
 80022ea:	f042 0220 	orr.w	r2, r2, #32
 80022ee:	b252      	sxtb	r2, r2
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	f002 021f 	and.w	r2, r2, #31
 80022f6:	2101      	movs	r1, #1
 80022f8:	fa01 f202 	lsl.w	r2, r1, r2
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f43f af7c 	beq.w	80021fc <HAL_RCC_OscConfig+0xdbc>
 8002304:	e0a8      	b.n	8002458 <HAL_RCC_OscConfig+0x1018>
 8002306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230a:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 800230e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002312:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002318:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	fa93 f2a3 	rbit	r2, r3
 8002322:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002326:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800232a:	601a      	str	r2, [r3, #0]
  return(result);
 800232c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002330:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002334:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002336:	fab3 f383 	clz	r3, r3
 800233a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800233e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	461a      	mov	r2, r3
 8002346:	2300      	movs	r3, #0
 8002348:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234a:	f7ff f85b 	bl	8001404 <HAL_GetTick>
 800234e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002352:	e00a      	b.n	800236a <HAL_RCC_OscConfig+0xf2a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002354:	f7ff f856 	bl	8001404 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	4a41      	ldr	r2, [pc, #260]	; (8002468 <HAL_RCC_OscConfig+0x1028>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0xf2a>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e077      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
 800236a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800236e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002372:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002376:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800237c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	fa93 f2a3 	rbit	r2, r3
 8002386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800238a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800238e:	601a      	str	r2, [r3, #0]
  return(result);
 8002390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002394:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002398:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	095b      	lsrs	r3, r3, #5
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d102      	bne.n	80023b4 <HAL_RCC_OscConfig+0xf74>
 80023ae:	4b2d      	ldr	r3, [pc, #180]	; (8002464 <HAL_RCC_OscConfig+0x1024>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	e027      	b.n	8002404 <HAL_RCC_OscConfig+0xfc4>
 80023b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023b8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80023bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023c6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	fa93 f2a3 	rbit	r2, r3
 80023d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023d4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023de:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80023e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ec:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	fa93 f2a3 	rbit	r2, r3
 80023f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023fa:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	4b18      	ldr	r3, [pc, #96]	; (8002464 <HAL_RCC_OscConfig+0x1024>)
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002408:	f5a2 72f6 	sub.w	r2, r2, #492	; 0x1ec
 800240c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002410:	6011      	str	r1, [r2, #0]
 8002412:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002416:	f5a2 72f6 	sub.w	r2, r2, #492	; 0x1ec
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	fa92 f1a2 	rbit	r1, r2
 8002420:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002424:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002428:	6011      	str	r1, [r2, #0]
  return(result);
 800242a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800242e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	fab2 f282 	clz	r2, r2
 8002438:	b252      	sxtb	r2, r2
 800243a:	f042 0220 	orr.w	r2, r2, #32
 800243e:	b252      	sxtb	r2, r2
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	f002 021f 	and.w	r2, r2, #31
 8002446:	2101      	movs	r1, #1
 8002448:	fa01 f202 	lsl.w	r2, r1, r2
 800244c:	4013      	ands	r3, r2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d180      	bne.n	8002354 <HAL_RCC_OscConfig+0xf14>
 8002452:	e001      	b.n	8002458 <HAL_RCC_OscConfig+0x1018>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <HAL_RCC_OscConfig+0x101a>
    }
  }
  
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40021000 	.word	0x40021000
 8002468:	00030d40 	.word	0x00030d40

0800246c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b09c      	sub	sp, #112	; 0x70
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002476:	2300      	movs	r3, #0
 8002478:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800247a:	4b98      	ldr	r3, [pc, #608]	; (80026dc <HAL_RCC_ClockConfig+0x270>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d910      	bls.n	80024aa <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002488:	4b94      	ldr	r3, [pc, #592]	; (80026dc <HAL_RCC_ClockConfig+0x270>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f023 0207 	bic.w	r2, r3, #7
 8002490:	4992      	ldr	r1, [pc, #584]	; (80026dc <HAL_RCC_ClockConfig+0x270>)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002498:	4b90      	ldr	r3, [pc, #576]	; (80026dc <HAL_RCC_ClockConfig+0x270>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d001      	beq.n	80024aa <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e15a      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d008      	beq.n	80024c8 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b6:	4b8a      	ldr	r3, [pc, #552]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	4987      	ldr	r1, [pc, #540]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 810d 	beq.w	80026f0 <HAL_RCC_ClockConfig+0x284>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d13d      	bne.n	800255a <HAL_RCC_ClockConfig+0xee>
 80024de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024e6:	fa93 f3a3 	rbit	r3, r3
 80024ea:	667b      	str	r3, [r7, #100]	; 0x64
  return(result);
 80024ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	095b      	lsrs	r3, r3, #5
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d102      	bne.n	8002508 <HAL_RCC_ClockConfig+0x9c>
 8002502:	4b77      	ldr	r3, [pc, #476]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	e00f      	b.n	8002528 <HAL_RCC_ClockConfig+0xbc>
 8002508:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800250c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002510:	fa93 f3a3 	rbit	r3, r3
 8002514:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002516:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800251a:	65bb      	str	r3, [r7, #88]	; 0x58
 800251c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	657b      	str	r3, [r7, #84]	; 0x54
 8002524:	4b6e      	ldr	r3, [pc, #440]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800252c:	653a      	str	r2, [r7, #80]	; 0x50
 800252e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002530:	fa92 f2a2 	rbit	r2, r2
 8002534:	64fa      	str	r2, [r7, #76]	; 0x4c
  return(result);
 8002536:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002538:	fab2 f282 	clz	r2, r2
 800253c:	b252      	sxtb	r2, r2
 800253e:	f042 0220 	orr.w	r2, r2, #32
 8002542:	b252      	sxtb	r2, r2
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	f002 021f 	and.w	r2, r2, #31
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d17d      	bne.n	8002652 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e102      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d13d      	bne.n	80025de <HAL_RCC_ClockConfig+0x172>
 8002562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002566:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002568:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800256a:	fa93 f3a3 	rbit	r3, r3
 800256e:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8002570:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002572:	fab3 f383 	clz	r3, r3
 8002576:	b2db      	uxtb	r3, r3
 8002578:	095b      	lsrs	r3, r3, #5
 800257a:	b2db      	uxtb	r3, r3
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b01      	cmp	r3, #1
 8002584:	d102      	bne.n	800258c <HAL_RCC_ClockConfig+0x120>
 8002586:	4b56      	ldr	r3, [pc, #344]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	e00f      	b.n	80025ac <HAL_RCC_ClockConfig+0x140>
 800258c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002590:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002592:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002594:	fa93 f3a3 	rbit	r3, r3
 8002598:	63fb      	str	r3, [r7, #60]	; 0x3c
 800259a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800259e:	63bb      	str	r3, [r7, #56]	; 0x38
 80025a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a2:	fa93 f3a3 	rbit	r3, r3
 80025a6:	637b      	str	r3, [r7, #52]	; 0x34
 80025a8:	4b4d      	ldr	r3, [pc, #308]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025b0:	633a      	str	r2, [r7, #48]	; 0x30
 80025b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025b4:	fa92 f2a2 	rbit	r2, r2
 80025b8:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 80025ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025bc:	fab2 f282 	clz	r2, r2
 80025c0:	b252      	sxtb	r2, r2
 80025c2:	f042 0220 	orr.w	r2, r2, #32
 80025c6:	b252      	sxtb	r2, r2
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	f002 021f 	and.w	r2, r2, #31
 80025ce:	2101      	movs	r1, #1
 80025d0:	fa01 f202 	lsl.w	r2, r1, r2
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d13b      	bne.n	8002652 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e0c0      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
 80025de:	2302      	movs	r3, #2
 80025e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e4:	fa93 f3a3 	rbit	r3, r3
 80025e8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d102      	bne.n	8002606 <HAL_RCC_ClockConfig+0x19a>
 8002600:	4b37      	ldr	r3, [pc, #220]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	e00d      	b.n	8002622 <HAL_RCC_ClockConfig+0x1b6>
 8002606:	2302      	movs	r3, #2
 8002608:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260a:	6a3b      	ldr	r3, [r7, #32]
 800260c:	fa93 f3a3 	rbit	r3, r3
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	2302      	movs	r3, #2
 8002614:	61bb      	str	r3, [r7, #24]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	fa93 f3a3 	rbit	r3, r3
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	4b30      	ldr	r3, [pc, #192]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	2202      	movs	r2, #2
 8002624:	613a      	str	r2, [r7, #16]
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	fa92 f2a2 	rbit	r2, r2
 800262c:	60fa      	str	r2, [r7, #12]
  return(result);
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	fab2 f282 	clz	r2, r2
 8002634:	b252      	sxtb	r2, r2
 8002636:	f042 0220 	orr.w	r2, r2, #32
 800263a:	b252      	sxtb	r2, r2
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	f002 021f 	and.w	r2, r2, #31
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e086      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002652:	4b23      	ldr	r3, [pc, #140]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f023 0203 	bic.w	r2, r3, #3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4920      	ldr	r1, [pc, #128]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002664:	f7fe fece 	bl	8001404 <HAL_GetTick>
 8002668:	66f8      	str	r0, [r7, #108]	; 0x6c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d112      	bne.n	8002698 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002672:	e00a      	b.n	800268a <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002674:	f7fe fec6 	bl	8001404 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002682:	4293      	cmp	r3, r2
 8002684:	d901      	bls.n	800268a <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e06a      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800268a:	4b15      	ldr	r3, [pc, #84]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 030c 	and.w	r3, r3, #12
 8002692:	2b04      	cmp	r3, #4
 8002694:	d1ee      	bne.n	8002674 <HAL_RCC_ClockConfig+0x208>
 8002696:	e02b      	b.n	80026f0 <HAL_RCC_ClockConfig+0x284>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b02      	cmp	r3, #2
 800269e:	d121      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x278>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026a0:	e00a      	b.n	80026b8 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a2:	f7fe feaf 	bl	8001404 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e053      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <HAL_RCC_ClockConfig+0x274>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 030c 	and.w	r3, r3, #12
 80026c0:	2b08      	cmp	r3, #8
 80026c2:	d1ee      	bne.n	80026a2 <HAL_RCC_ClockConfig+0x236>
 80026c4:	e014      	b.n	80026f0 <HAL_RCC_ClockConfig+0x284>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c6:	f7fe fe9d 	bl	8001404 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d905      	bls.n	80026e4 <HAL_RCC_ClockConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e041      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
 80026dc:	40022000 	.word	0x40022000
 80026e0:	40021000 	.word	0x40021000
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80026e4:	4b20      	ldr	r3, [pc, #128]	; (8002768 <HAL_RCC_ClockConfig+0x2fc>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 030c 	and.w	r3, r3, #12
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ea      	bne.n	80026c6 <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80026f0:	4b1e      	ldr	r3, [pc, #120]	; (800276c <HAL_RCC_ClockConfig+0x300>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d210      	bcs.n	8002720 <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fe:	4b1b      	ldr	r3, [pc, #108]	; (800276c <HAL_RCC_ClockConfig+0x300>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f023 0207 	bic.w	r2, r3, #7
 8002706:	4919      	ldr	r1, [pc, #100]	; (800276c <HAL_RCC_ClockConfig+0x300>)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	4313      	orrs	r3, r2
 800270c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_RCC_ClockConfig+0x300>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	429a      	cmp	r2, r3
 800271a:	d001      	beq.n	8002720 <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e01f      	b.n	8002760 <HAL_RCC_ClockConfig+0x2f4>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800272c:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <HAL_RCC_ClockConfig+0x2fc>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	490b      	ldr	r1, [pc, #44]	; (8002768 <HAL_RCC_ClockConfig+0x2fc>)
 800273a:	4313      	orrs	r3, r2
 800273c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d009      	beq.n	800275e <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800274a:	4b07      	ldr	r3, [pc, #28]	; (8002768 <HAL_RCC_ClockConfig+0x2fc>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4903      	ldr	r1, [pc, #12]	; (8002768 <HAL_RCC_ClockConfig+0x2fc>)
 800275a:	4313      	orrs	r3, r2
 800275c:	604b      	str	r3, [r1, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3770      	adds	r7, #112	; 0x70
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40021000 	.word	0x40021000
 800276c:	40022000 	.word	0x40022000

08002770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
  return F_CPU;
 8002774:	f44f 03e1 	mov.w	r3, #7372800	; 0x708000
}
 8002778:	4618      	mov	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002796:	e154      	b.n	8002a42 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	2101      	movs	r1, #1
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	fa01 f303 	lsl.w	r3, r1, r3
 80027a4:	4013      	ands	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 8146 	beq.w	8002a3c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x40>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b12      	cmp	r3, #18
 80027be:	d123      	bne.n	8002808 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	08da      	lsrs	r2, r3, #3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3208      	adds	r2, #8
 80027c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	220f      	movs	r2, #15
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4013      	ands	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	08da      	lsrs	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3208      	adds	r2, #8
 8002802:	6939      	ldr	r1, [r7, #16]
 8002804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2203      	movs	r2, #3
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4013      	ands	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0203 	and.w	r2, r3, #3
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4313      	orrs	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d00b      	beq.n	800285c <HAL_GPIO_Init+0xdc>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2b02      	cmp	r3, #2
 800284a:	d007      	beq.n	800285c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002850:	2b11      	cmp	r3, #17
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b12      	cmp	r3, #18
 800285a:	d130      	bne.n	80028be <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	2203      	movs	r2, #3
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4013      	ands	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002892:	2201      	movs	r2, #1
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	4013      	ands	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 0201 	and.w	r2, r3, #1
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	2203      	movs	r2, #3
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	43db      	mvns	r3, r3
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4013      	ands	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 80a0 	beq.w	8002a3c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fc:	4b58      	ldr	r3, [pc, #352]	; (8002a60 <HAL_GPIO_Init+0x2e0>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	4a57      	ldr	r2, [pc, #348]	; (8002a60 <HAL_GPIO_Init+0x2e0>)
 8002902:	f043 0301 	orr.w	r3, r3, #1
 8002906:	6193      	str	r3, [r2, #24]
 8002908:	4b55      	ldr	r3, [pc, #340]	; (8002a60 <HAL_GPIO_Init+0x2e0>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002914:	4a53      	ldr	r2, [pc, #332]	; (8002a64 <HAL_GPIO_Init+0x2e4>)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	3302      	adds	r3, #2
 800291c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002920:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	220f      	movs	r2, #15
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	4013      	ands	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800293e:	d019      	beq.n	8002974 <HAL_GPIO_Init+0x1f4>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a49      	ldr	r2, [pc, #292]	; (8002a68 <HAL_GPIO_Init+0x2e8>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d013      	beq.n	8002970 <HAL_GPIO_Init+0x1f0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a48      	ldr	r2, [pc, #288]	; (8002a6c <HAL_GPIO_Init+0x2ec>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00d      	beq.n	800296c <HAL_GPIO_Init+0x1ec>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a47      	ldr	r2, [pc, #284]	; (8002a70 <HAL_GPIO_Init+0x2f0>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <HAL_GPIO_Init+0x1e8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a46      	ldr	r2, [pc, #280]	; (8002a74 <HAL_GPIO_Init+0x2f4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_GPIO_Init+0x1e4>
 8002960:	2304      	movs	r3, #4
 8002962:	e008      	b.n	8002976 <HAL_GPIO_Init+0x1f6>
 8002964:	2305      	movs	r3, #5
 8002966:	e006      	b.n	8002976 <HAL_GPIO_Init+0x1f6>
 8002968:	2303      	movs	r3, #3
 800296a:	e004      	b.n	8002976 <HAL_GPIO_Init+0x1f6>
 800296c:	2302      	movs	r3, #2
 800296e:	e002      	b.n	8002976 <HAL_GPIO_Init+0x1f6>
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <HAL_GPIO_Init+0x1f6>
 8002974:	2300      	movs	r3, #0
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	f002 0203 	and.w	r2, r2, #3
 800297c:	0092      	lsls	r2, r2, #2
 800297e:	4093      	lsls	r3, r2
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4313      	orrs	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002986:	4937      	ldr	r1, [pc, #220]	; (8002a64 <HAL_GPIO_Init+0x2e4>)
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	089b      	lsrs	r3, r3, #2
 800298c:	3302      	adds	r3, #2
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002994:	4b38      	ldr	r3, [pc, #224]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	43db      	mvns	r3, r3
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	4013      	ands	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80029b8:	4a2f      	ldr	r2, [pc, #188]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029be:	4b2e      	ldr	r3, [pc, #184]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	43db      	mvns	r3, r3
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4013      	ands	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80029e2:	4a25      	ldr	r2, [pc, #148]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029e8:	4b23      	ldr	r3, [pc, #140]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4013      	ands	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a0c:	4a1a      	ldr	r2, [pc, #104]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a12:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002a36:	4a10      	ldr	r2, [pc, #64]	; (8002a78 <HAL_GPIO_Init+0x2f8>)
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f47f aea3 	bne.w	8002798 <HAL_GPIO_Init+0x18>
  }
}
 8002a52:	bf00      	nop
 8002a54:	bf00      	nop
 8002a56:	371c      	adds	r7, #28
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40010000 	.word	0x40010000
 8002a68:	48000400 	.word	0x48000400
 8002a6c:	48000800 	.word	0x48000800
 8002a70:	48000c00 	.word	0x48000c00
 8002a74:	48001000 	.word	0x48001000
 8002a78:	40010400 	.word	0x40010400

08002a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	807b      	strh	r3, [r7, #2]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a8c:	787b      	ldrb	r3, [r7, #1]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a98:	e002      	b.n	8002aa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a9a:	887a      	ldrh	r2, [r7, #2]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
 8002aaa:	0000      	movs	r0, r0

08002aac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002ab8:	2310      	movs	r3, #16
 8002aba:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002aea:	f023 030c 	bic.w	r3, r3, #12
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	68f9      	ldr	r1, [r7, #12]
 8002af4:	430b      	orrs	r3, r1
 8002af6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699a      	ldr	r2, [r3, #24]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4aa1      	ldr	r2, [pc, #644]	; (8002db8 <UART_SetConfig+0x30c>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d120      	bne.n	8002b7a <UART_SetConfig+0xce>
 8002b38:	4ba0      	ldr	r3, [pc, #640]	; (8002dbc <UART_SetConfig+0x310>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d817      	bhi.n	8002b74 <UART_SetConfig+0xc8>
 8002b44:	a201      	add	r2, pc, #4	; (adr r2, 8002b4c <UART_SetConfig+0xa0>)
 8002b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4a:	bf00      	nop
 8002b4c:	08002b5d 	.word	0x08002b5d
 8002b50:	08002b69 	.word	0x08002b69
 8002b54:	08002b6f 	.word	0x08002b6f
 8002b58:	08002b63 	.word	0x08002b63
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	75fb      	strb	r3, [r7, #23]
 8002b60:	e0b5      	b.n	8002cce <UART_SetConfig+0x222>
 8002b62:	2302      	movs	r3, #2
 8002b64:	75fb      	strb	r3, [r7, #23]
 8002b66:	e0b2      	b.n	8002cce <UART_SetConfig+0x222>
 8002b68:	2304      	movs	r3, #4
 8002b6a:	75fb      	strb	r3, [r7, #23]
 8002b6c:	e0af      	b.n	8002cce <UART_SetConfig+0x222>
 8002b6e:	2308      	movs	r3, #8
 8002b70:	75fb      	strb	r3, [r7, #23]
 8002b72:	e0ac      	b.n	8002cce <UART_SetConfig+0x222>
 8002b74:	2310      	movs	r3, #16
 8002b76:	75fb      	strb	r3, [r7, #23]
 8002b78:	e0a9      	b.n	8002cce <UART_SetConfig+0x222>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a90      	ldr	r2, [pc, #576]	; (8002dc0 <UART_SetConfig+0x314>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d124      	bne.n	8002bce <UART_SetConfig+0x122>
 8002b84:	4b8d      	ldr	r3, [pc, #564]	; (8002dbc <UART_SetConfig+0x310>)
 8002b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b8c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002b90:	d011      	beq.n	8002bb6 <UART_SetConfig+0x10a>
 8002b92:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002b96:	d817      	bhi.n	8002bc8 <UART_SetConfig+0x11c>
 8002b98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b9c:	d011      	beq.n	8002bc2 <UART_SetConfig+0x116>
 8002b9e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ba2:	d811      	bhi.n	8002bc8 <UART_SetConfig+0x11c>
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <UART_SetConfig+0x104>
 8002ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bac:	d006      	beq.n	8002bbc <UART_SetConfig+0x110>
 8002bae:	e00b      	b.n	8002bc8 <UART_SetConfig+0x11c>
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	75fb      	strb	r3, [r7, #23]
 8002bb4:	e08b      	b.n	8002cce <UART_SetConfig+0x222>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	75fb      	strb	r3, [r7, #23]
 8002bba:	e088      	b.n	8002cce <UART_SetConfig+0x222>
 8002bbc:	2304      	movs	r3, #4
 8002bbe:	75fb      	strb	r3, [r7, #23]
 8002bc0:	e085      	b.n	8002cce <UART_SetConfig+0x222>
 8002bc2:	2308      	movs	r3, #8
 8002bc4:	75fb      	strb	r3, [r7, #23]
 8002bc6:	e082      	b.n	8002cce <UART_SetConfig+0x222>
 8002bc8:	2310      	movs	r3, #16
 8002bca:	75fb      	strb	r3, [r7, #23]
 8002bcc:	e07f      	b.n	8002cce <UART_SetConfig+0x222>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a7c      	ldr	r2, [pc, #496]	; (8002dc4 <UART_SetConfig+0x318>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d124      	bne.n	8002c22 <UART_SetConfig+0x176>
 8002bd8:	4b78      	ldr	r3, [pc, #480]	; (8002dbc <UART_SetConfig+0x310>)
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002be0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002be4:	d011      	beq.n	8002c0a <UART_SetConfig+0x15e>
 8002be6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002bea:	d817      	bhi.n	8002c1c <UART_SetConfig+0x170>
 8002bec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002bf0:	d011      	beq.n	8002c16 <UART_SetConfig+0x16a>
 8002bf2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002bf6:	d811      	bhi.n	8002c1c <UART_SetConfig+0x170>
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <UART_SetConfig+0x158>
 8002bfc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c00:	d006      	beq.n	8002c10 <UART_SetConfig+0x164>
 8002c02:	e00b      	b.n	8002c1c <UART_SetConfig+0x170>
 8002c04:	2300      	movs	r3, #0
 8002c06:	75fb      	strb	r3, [r7, #23]
 8002c08:	e061      	b.n	8002cce <UART_SetConfig+0x222>
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	75fb      	strb	r3, [r7, #23]
 8002c0e:	e05e      	b.n	8002cce <UART_SetConfig+0x222>
 8002c10:	2304      	movs	r3, #4
 8002c12:	75fb      	strb	r3, [r7, #23]
 8002c14:	e05b      	b.n	8002cce <UART_SetConfig+0x222>
 8002c16:	2308      	movs	r3, #8
 8002c18:	75fb      	strb	r3, [r7, #23]
 8002c1a:	e058      	b.n	8002cce <UART_SetConfig+0x222>
 8002c1c:	2310      	movs	r3, #16
 8002c1e:	75fb      	strb	r3, [r7, #23]
 8002c20:	e055      	b.n	8002cce <UART_SetConfig+0x222>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a68      	ldr	r2, [pc, #416]	; (8002dc8 <UART_SetConfig+0x31c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d124      	bne.n	8002c76 <UART_SetConfig+0x1ca>
 8002c2c:	4b63      	ldr	r3, [pc, #396]	; (8002dbc <UART_SetConfig+0x310>)
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c30:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002c34:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c38:	d011      	beq.n	8002c5e <UART_SetConfig+0x1b2>
 8002c3a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c3e:	d817      	bhi.n	8002c70 <UART_SetConfig+0x1c4>
 8002c40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c44:	d011      	beq.n	8002c6a <UART_SetConfig+0x1be>
 8002c46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c4a:	d811      	bhi.n	8002c70 <UART_SetConfig+0x1c4>
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <UART_SetConfig+0x1ac>
 8002c50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c54:	d006      	beq.n	8002c64 <UART_SetConfig+0x1b8>
 8002c56:	e00b      	b.n	8002c70 <UART_SetConfig+0x1c4>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	75fb      	strb	r3, [r7, #23]
 8002c5c:	e037      	b.n	8002cce <UART_SetConfig+0x222>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	75fb      	strb	r3, [r7, #23]
 8002c62:	e034      	b.n	8002cce <UART_SetConfig+0x222>
 8002c64:	2304      	movs	r3, #4
 8002c66:	75fb      	strb	r3, [r7, #23]
 8002c68:	e031      	b.n	8002cce <UART_SetConfig+0x222>
 8002c6a:	2308      	movs	r3, #8
 8002c6c:	75fb      	strb	r3, [r7, #23]
 8002c6e:	e02e      	b.n	8002cce <UART_SetConfig+0x222>
 8002c70:	2310      	movs	r3, #16
 8002c72:	75fb      	strb	r3, [r7, #23]
 8002c74:	e02b      	b.n	8002cce <UART_SetConfig+0x222>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a54      	ldr	r2, [pc, #336]	; (8002dcc <UART_SetConfig+0x320>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d124      	bne.n	8002cca <UART_SetConfig+0x21e>
 8002c80:	4b4e      	ldr	r3, [pc, #312]	; (8002dbc <UART_SetConfig+0x310>)
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002c88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c8c:	d011      	beq.n	8002cb2 <UART_SetConfig+0x206>
 8002c8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c92:	d817      	bhi.n	8002cc4 <UART_SetConfig+0x218>
 8002c94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c98:	d011      	beq.n	8002cbe <UART_SetConfig+0x212>
 8002c9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c9e:	d811      	bhi.n	8002cc4 <UART_SetConfig+0x218>
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <UART_SetConfig+0x200>
 8002ca4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ca8:	d006      	beq.n	8002cb8 <UART_SetConfig+0x20c>
 8002caa:	e00b      	b.n	8002cc4 <UART_SetConfig+0x218>
 8002cac:	2300      	movs	r3, #0
 8002cae:	75fb      	strb	r3, [r7, #23]
 8002cb0:	e00d      	b.n	8002cce <UART_SetConfig+0x222>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	75fb      	strb	r3, [r7, #23]
 8002cb6:	e00a      	b.n	8002cce <UART_SetConfig+0x222>
 8002cb8:	2304      	movs	r3, #4
 8002cba:	75fb      	strb	r3, [r7, #23]
 8002cbc:	e007      	b.n	8002cce <UART_SetConfig+0x222>
 8002cbe:	2308      	movs	r3, #8
 8002cc0:	75fb      	strb	r3, [r7, #23]
 8002cc2:	e004      	b.n	8002cce <UART_SetConfig+0x222>
 8002cc4:	2310      	movs	r3, #16
 8002cc6:	75fb      	strb	r3, [r7, #23]
 8002cc8:	e001      	b.n	8002cce <UART_SetConfig+0x222>
 8002cca:	2310      	movs	r3, #16
 8002ccc:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cd6:	d17b      	bne.n	8002dd0 <UART_SetConfig+0x324>
  {
    switch (clocksource)
 8002cd8:	7dfb      	ldrb	r3, [r7, #23]
 8002cda:	2b08      	cmp	r3, #8
 8002cdc:	d856      	bhi.n	8002d8c <UART_SetConfig+0x2e0>
 8002cde:	a201      	add	r2, pc, #4	; (adr r2, 8002ce4 <UART_SetConfig+0x238>)
 8002ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce4:	08002d09 	.word	0x08002d09
 8002ce8:	08002d25 	.word	0x08002d25
 8002cec:	08002d41 	.word	0x08002d41
 8002cf0:	08002d8d 	.word	0x08002d8d
 8002cf4:	08002d5b 	.word	0x08002d5b
 8002cf8:	08002d8d 	.word	0x08002d8d
 8002cfc:	08002d8d 	.word	0x08002d8d
 8002d00:	08002d8d 	.word	0x08002d8d
 8002d04:	08002d77 	.word	0x08002d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d08:	f7fe fb92 	bl	8001430 <HAL_RCC_GetPCLK1Freq>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	005a      	lsls	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	085b      	lsrs	r3, r3, #1
 8002d16:	441a      	add	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d20:	82bb      	strh	r3, [r7, #20]
        break;
 8002d22:	e036      	b.n	8002d92 <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d24:	f7ff fd24 	bl	8002770 <HAL_RCC_GetPCLK2Freq>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	005a      	lsls	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	085b      	lsrs	r3, r3, #1
 8002d32:	441a      	add	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3c:	82bb      	strh	r3, [r7, #20]
        break;
 8002d3e:	e028      	b.n	8002d92 <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002d4a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6852      	ldr	r2, [r2, #4]
 8002d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d56:	82bb      	strh	r3, [r7, #20]
        break;
 8002d58:	e01b      	b.n	8002d92 <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d5a:	f7fe fb61 	bl	8001420 <HAL_RCC_GetSysClockFreq>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	005a      	lsls	r2, r3, #1
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	441a      	add	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	82bb      	strh	r3, [r7, #20]
        break;
 8002d74:	e00d      	b.n	8002d92 <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	085b      	lsrs	r3, r3, #1
 8002d7c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d88:	82bb      	strh	r3, [r7, #20]
        break;
 8002d8a:	e002      	b.n	8002d92 <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	74fb      	strb	r3, [r7, #19]
        break;
 8002d90:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002d92:	8abb      	ldrh	r3, [r7, #20]
 8002d94:	f023 030f 	bic.w	r3, r3, #15
 8002d98:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d9a:	8abb      	ldrh	r3, [r7, #20]
 8002d9c:	105b      	asrs	r3, r3, #1
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	897b      	ldrh	r3, [r7, #10]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	897a      	ldrh	r2, [r7, #10]
 8002db2:	60da      	str	r2, [r3, #12]
 8002db4:	e075      	b.n	8002ea2 <UART_SetConfig+0x3f6>
 8002db6:	bf00      	nop
 8002db8:	40013800 	.word	0x40013800
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40004400 	.word	0x40004400
 8002dc4:	40004800 	.word	0x40004800
 8002dc8:	40004c00 	.word	0x40004c00
 8002dcc:	40005000 	.word	0x40005000
  }
  else
  {
    switch (clocksource)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b08      	cmp	r3, #8
 8002dd4:	d862      	bhi.n	8002e9c <UART_SetConfig+0x3f0>
 8002dd6:	a201      	add	r2, pc, #4	; (adr r2, 8002ddc <UART_SetConfig+0x330>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002e01 	.word	0x08002e01
 8002de0:	08002e21 	.word	0x08002e21
 8002de4:	08002e41 	.word	0x08002e41
 8002de8:	08002e9d 	.word	0x08002e9d
 8002dec:	08002e61 	.word	0x08002e61
 8002df0:	08002e9d 	.word	0x08002e9d
 8002df4:	08002e9d 	.word	0x08002e9d
 8002df8:	08002e9d 	.word	0x08002e9d
 8002dfc:	08002e81 	.word	0x08002e81
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e00:	f7fe fb16 	bl	8001430 <HAL_RCC_GetPCLK1Freq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	441a      	add	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	60da      	str	r2, [r3, #12]
        break;
 8002e1e:	e040      	b.n	8002ea2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002e20:	f7ff fca6 	bl	8002770 <HAL_RCC_GetPCLK2Freq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	085b      	lsrs	r3, r3, #1
 8002e2c:	441a      	add	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	60da      	str	r2, [r3, #12]
        break;
 8002e3e:	e030      	b.n	8002ea2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	085b      	lsrs	r3, r3, #1
 8002e46:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002e4a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6852      	ldr	r2, [r2, #4]
 8002e52:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	60da      	str	r2, [r3, #12]
        break;
 8002e5e:	e020      	b.n	8002ea2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e60:	f7fe fade 	bl	8001420 <HAL_RCC_GetSysClockFreq>
 8002e64:	4602      	mov	r2, r0
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	085b      	lsrs	r3, r3, #1
 8002e6c:	441a      	add	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	60da      	str	r2, [r3, #12]
        break;
 8002e7e:	e010      	b.n	8002ea2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	085b      	lsrs	r3, r3, #1
 8002e86:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	60da      	str	r2, [r3, #12]
        break;
 8002e9a:	e002      	b.n	8002ea2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	74fb      	strb	r3, [r7, #19]
        break;
 8002ea0:	bf00      	nop
    }
  }

  return ret;
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]

}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af02      	add	r7, sp, #8
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ebe:	f7fe faa1 	bl	8001404 <HAL_GetTick>
 8002ec2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	2b08      	cmp	r3, #8
 8002ed0:	d10e      	bne.n	8002ef0 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ed2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f873 	bl	8002fcc <UART_WaitOnFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e022      	b.n	8002f36 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0304 	and.w	r3, r3, #4
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	d10e      	bne.n	8002f1c <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002efe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f85d 	bl	8002fcc <UART_WaitOnFlagUntilTimeout>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e00c      	b.n	8002f36 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e039      	b.n	8002fc4 <HAL_UART_Init+0x86>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d103      	bne.n	8002f64 <HAL_UART_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    //HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2224      	movs	r2, #36	; 0x24
 8002f68:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0201 	bic.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f7ff fd95 	bl	8002aac <UART_SetConfig>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e01b      	b.n	8002fc4 <HAL_UART_Init+0x86>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002faa:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return UART_CheckIdleState(huart);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ff75 	bl	8002eac <UART_CheckIdleState>
 8002fc2:	4603      	mov	r3, r0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	603b      	str	r3, [r7, #0]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fdc:	e02c      	b.n	8003038 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fe4:	d028      	beq.n	8003038 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d007      	beq.n	8002ffc <UART_WaitOnFlagUntilTimeout+0x30>
 8002fec:	f7fe fa0a 	bl	8001404 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d21d      	bcs.n	8003038 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800300a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0201 	bic.w	r2, r2, #1
 800301a:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e00f      	b.n	8003058 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	69da      	ldr	r2, [r3, #28]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	4013      	ands	r3, r2
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	429a      	cmp	r2, r3
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	429a      	cmp	r2, r3
 8003054:	d0c3      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	4613      	mov	r3, r2
 800306e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b20      	cmp	r3, #32
 800307e:	d177      	bne.n	8003170 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d002      	beq.n	800308c <HAL_UART_Transmit+0x2c>
 8003086:	88fb      	ldrh	r3, [r7, #6]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e070      	b.n	8003172 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <HAL_UART_Transmit+0x3e>
 800309a:	2302      	movs	r3, #2
 800309c:	e069      	b.n	8003172 <HAL_UART_Transmit+0x112>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2221      	movs	r2, #33	; 0x21
 80030b0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80030b4:	f7fe f9a6 	bl	8001404 <HAL_GetTick>
 80030b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	88fa      	ldrh	r2, [r7, #6]
 80030be:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	88fa      	ldrh	r2, [r7, #6]
 80030c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80030ca:	e034      	b.n	8003136 <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	2200      	movs	r2, #0
 80030e6:	2180      	movs	r1, #128	; 0x80
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f7ff ff6f 	bl	8002fcc <UART_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e03c      	b.n	8003172 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003100:	d111      	bne.n	8003126 <HAL_UART_Transmit+0xc6>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10d      	bne.n	8003126 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	881a      	ldrh	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800311a:	b292      	uxth	r2, r2
 800311c:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	3302      	adds	r3, #2
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	e007      	b.n	8003136 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	60ba      	str	r2, [r7, #8]
 800312c:	781a      	ldrb	r2, [r3, #0]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	b292      	uxth	r2, r2
 8003134:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800313c:	b29b      	uxth	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1c4      	bne.n	80030cc <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	2200      	movs	r2, #0
 800314a:	2140      	movs	r1, #64	; 0x40
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff ff3d 	bl	8002fcc <UART_WaitOnFlagUntilTimeout>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e00a      	b.n	8003172 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	e000      	b.n	8003172 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8003170:	2302      	movs	r3, #2
  }
}
 8003172:	4618      	mov	r0, r3
 8003174:	3718      	adds	r7, #24
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b08a      	sub	sp, #40	; 0x28
 800317e:	af02      	add	r7, sp, #8
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	4613      	mov	r3, r2
 8003188:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b20      	cmp	r3, #32
 8003198:	f040 809f 	bne.w	80032da <HAL_UART_Receive+0x160>
  {
    if((pData == NULL ) || (Size == 0U))
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d002      	beq.n	80031a8 <HAL_UART_Receive+0x2e>
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e097      	b.n	80032dc <HAL_UART_Receive+0x162>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_UART_Receive+0x40>
 80031b6:	2302      	movs	r3, #2
 80031b8:	e090      	b.n	80032dc <HAL_UART_Receive+0x162>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031ca:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2222      	movs	r2, #34	; 0x22
 80031d6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80031da:	f7fe f913 	bl	8001404 <HAL_GetTick>
 80031de:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	88fa      	ldrh	r2, [r7, #6]
 80031e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	88fa      	ldrh	r2, [r7, #6]
 80031ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031f8:	d10e      	bne.n	8003218 <HAL_UART_Receive+0x9e>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d105      	bne.n	800320e <HAL_UART_Receive+0x94>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003208:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800320c:	e015      	b.n	800323a <HAL_UART_Receive+0xc0>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	22ff      	movs	r2, #255	; 0xff
 8003212:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003216:	e010      	b.n	800323a <HAL_UART_Receive+0xc0>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10c      	bne.n	800323a <HAL_UART_Receive+0xc0>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d104      	bne.n	8003232 <HAL_UART_Receive+0xb8>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	22ff      	movs	r2, #255	; 0xff
 800322c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003230:	e003      	b.n	800323a <HAL_UART_Receive+0xc0>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	227f      	movs	r2, #127	; 0x7f
 8003236:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003240:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8003242:	e03a      	b.n	80032ba <HAL_UART_Receive+0x140>
    {
      huart->RxXferCount--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	2200      	movs	r2, #0
 800325e:	2120      	movs	r1, #32
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f7ff feb3 	bl	8002fcc <UART_WaitOnFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_UART_Receive+0xf6>
      {
        return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e035      	b.n	80032dc <HAL_UART_Receive+0x162>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003278:	d112      	bne.n	80032a0 <HAL_UART_Receive+0x126>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10e      	bne.n	80032a0 <HAL_UART_Receive+0x126>
      {
        tmp = (uint16_t*) pData ;
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800328c:	b29a      	uxth	r2, r3
 800328e:	8b7b      	ldrh	r3, [r7, #26]
 8003290:	4013      	ands	r3, r2
 8003292:	b29a      	uxth	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	3302      	adds	r3, #2
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	e00c      	b.n	80032ba <HAL_UART_Receive+0x140>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	b2d9      	uxtb	r1, r3
 80032aa:	8b7b      	ldrh	r3, [r7, #26]
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	1c58      	adds	r0, r3, #1
 80032b2:	60b8      	str	r0, [r7, #8]
 80032b4:	400a      	ands	r2, r1
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1be      	bne.n	8003244 <HAL_UART_Receive+0xca>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	e000      	b.n	80032dc <HAL_UART_Receive+0x162>
  }
  else
  {
    return HAL_BUSY;
 80032da:	2302      	movs	r3, #2
  }
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3720      	adds	r7, #32
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <Reset_Handler>:
 80032e4:	2100      	movs	r1, #0
 80032e6:	e003      	b.n	80032f0 <LoopCopyDataInit>

080032e8 <CopyDataInit>:
 80032e8:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <LoopForever+0x2>)
 80032ea:	585b      	ldr	r3, [r3, r1]
 80032ec:	5043      	str	r3, [r0, r1]
 80032ee:	3104      	adds	r1, #4

080032f0 <LoopCopyDataInit>:
 80032f0:	480a      	ldr	r0, [pc, #40]	; (800331c <LoopForever+0x6>)
 80032f2:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <LoopForever+0xa>)
 80032f4:	1842      	adds	r2, r0, r1
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d3f6      	bcc.n	80032e8 <CopyDataInit>
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <LoopForever+0xe>)
 80032fc:	e002      	b.n	8003304 <LoopFillZerobss>

080032fe <FillZerobss>:
 80032fe:	2300      	movs	r3, #0
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	3204      	adds	r2, #4

08003304 <LoopFillZerobss>:
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <LoopForever+0x12>)
 8003306:	429a      	cmp	r2, r3
 8003308:	d3f9      	bcc.n	80032fe <FillZerobss>
 800330a:	f3af 8000 	nop.w
 800330e:	f7fc ff7f 	bl	8000210 <__libc_init_array>
 8003312:	f7fd fc97 	bl	8000c44 <main>

08003316 <LoopForever>:
 8003316:	e7fe      	b.n	8003316 <LoopForever>
 8003318:	0800336c 	.word	0x0800336c
 800331c:	20000000 	.word	0x20000000
 8003320:	20003d94 	.word	0x20003d94
 8003324:	20003d94 	.word	0x20003d94
 8003328:	20003f30 	.word	0x20003f30

0800332c <BusFault_Handler>:
 800332c:	e7fe      	b.n	800332c <BusFault_Handler>
 800332e:	0000      	movs	r0, r0

08003330 <_init>:
 8003330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003332:	bf00      	nop
 8003334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003336:	bc08      	pop	{r3}
 8003338:	469e      	mov	lr, r3
 800333a:	4770      	bx	lr

0800333c <_fini>:
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	bf00      	nop
 8003340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003342:	bc08      	pop	{r3}
 8003344:	469e      	mov	lr, r3
 8003346:	4770      	bx	lr
