

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Mon May 27 18:41:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134  |getinstream_Pipeline_VITIS_LOOP_48_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     139|    347|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    106|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     243|    648|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134  |getinstream_Pipeline_VITIS_LOOP_48_1  |        0|   0|  139|  347|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0|  139|  347|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_176_p2   |         +|   0|  0|  39|          32|           1|
    |sub_i_i52_fu_164_p2  |         +|   0|  0|  40|          33|           2|
    |empty_fu_182_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln56_fu_202_p2  |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_231_p2    |        or|   0|  0|   2|           1|           1|
    |umax_fu_188_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln58_fu_226_p2   |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 195|         133|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |inStreamTop_TREADY_int_regslice  |   9|          2|    1|          2|
    |in_len                           |   9|          2|   32|         64|
    |inbuf_write                      |   9|          2|    1|          2|
    |incount_write                    |   9|          2|    1|          2|
    |s2m_enb_clrsts_c_blk_n           |   9|          2|    1|          2|
    |s2m_err                          |  14|          3|    1|          3|
    |s2m_err_preg                     |   9|          2|    1|          2|
    |s2m_len_c_blk_n                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 106|         23|   41|         85|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_275                                             |   1|   0|    1|          0|
    |in_len                                                        |  32|   0|   32|          0|
    |s2m_err_preg                                                  |   1|   0|    1|          0|
    |sub_i_i52_reg_259                                             |  33|   0|   33|          0|
    |umax_reg_269                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 104|   0|  104|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|inStreamTop_TDATA                |   in|   32|        axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TVALID               |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY               |  out|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST                |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP                |   in|    4|        axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB                |   in|    4|        axis|  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER                |   in|    7|        axis|  inStreamTop_V_user_V|       pointer|
|in_en_clrsts                     |   in|    1|     ap_none|          in_en_clrsts|        scalar|
|in_s2m_len                       |   in|   32|     ap_none|            in_s2m_len|        scalar|
|s2m_err                          |  out|    1|      ap_vld|               s2m_err|       pointer|
|s2m_err_ap_vld                   |  out|    1|      ap_vld|               s2m_err|       pointer|
|in_Img_width                     |   in|   32|     ap_none|          in_Img_width|        scalar|
|inbuf_din                        |  out|   33|     ap_fifo|                 inbuf|       pointer|
|inbuf_num_data_valid             |   in|   11|     ap_fifo|                 inbuf|       pointer|
|inbuf_fifo_cap                   |   in|   11|     ap_fifo|                 inbuf|       pointer|
|inbuf_full_n                     |   in|    1|     ap_fifo|                 inbuf|       pointer|
|inbuf_write                      |  out|    1|     ap_fifo|                 inbuf|       pointer|
|incount_din                      |  out|   32|     ap_fifo|               incount|       pointer|
|incount_num_data_valid           |   in|    7|     ap_fifo|               incount|       pointer|
|incount_fifo_cap                 |   in|    7|     ap_fifo|               incount|       pointer|
|incount_full_n                   |   in|    1|     ap_fifo|               incount|       pointer|
|incount_write                    |  out|    1|     ap_fifo|               incount|       pointer|
|s2m_len_c_din                    |  out|   32|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_num_data_valid         |   in|    2|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_fifo_cap               |   in|    2|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_full_n                 |   in|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_write                  |  out|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_enb_clrsts_c_din             |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_num_data_valid  |   in|    2|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_fifo_cap        |   in|    2|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_full_n          |   in|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_write           |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
+---------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_Img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_Img_width"   --->   Operation 4 'read' 'in_Img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 5 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 6 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%and_ln61_loc = alloca i64 1"   --->   Operation 7 'alloca' 'and_ln61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_val_user_loc = alloca i64 1"   --->   Operation 8 'alloca' 'in_val_user_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %s2m_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %s2m_len_c, i32 %in_s2m_len_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 0, i1 0, void @empty_20"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i7 %inStreamTop_V_user_V, i4 %inStreamTop_V_strb_V, i4 %inStreamTop_V_keep_V, i32 %inStreamTop_V_data_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_48_1, void %if.else39" [userdma.cpp:47]   --->   Operation 17 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_Img_width_cast = zext i32 %in_Img_width_read"   --->   Operation 18 'zext' 'in_Img_width_cast' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%sub_i_i52 = add i33 %in_Img_width_cast, i33 8589934591"   --->   Operation 19 'add' 'sub_i_i52' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_len_load = load i32 %in_len" [userdma.cpp:70]   --->   Operation 20 'load' 'in_len_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %in_len_load, i32 1" [userdma.cpp:48]   --->   Operation 21 'add' 'add_ln48' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%empty = icmp_ult  i32 %add_ln48, i32 %in_s2m_len_read" [userdma.cpp:48]   --->   Operation 22 'icmp' 'empty' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%umax = select i1 %empty, i32 %in_s2m_len_read, i32 %add_ln48" [userdma.cpp:48]   --->   Operation 23 'select' 'umax' <Predicate = (!in_en_clrsts_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_63' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.50ns)   --->   "%call_ln70 = call void @getinstream_Pipeline_VITIS_LOOP_48_1, i32 %in_len_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i33 %sub_i_i52, i32 %in_s2m_len_read, i32 %incount, i3 %in_val_user_loc, i1 %and_ln61_loc, i32 %width_count" [userdma.cpp:70]   --->   Operation 25 'call' 'call_ln70' <Predicate = (!in_en_clrsts_read)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 0, i32 %in_len" [userdma.cpp:77]   --->   Operation 26 'store' 'store_ln77' <Predicate = (in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 0" [userdma.cpp:78]   --->   Operation 27 'write' 'write_ln78' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end41"   --->   Operation 28 'br' 'br_ln0' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln70 = call void @getinstream_Pipeline_VITIS_LOOP_48_1, i32 %in_len_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i33 %sub_i_i52, i32 %in_s2m_len_read, i32 %incount, i3 %in_val_user_loc, i1 %and_ln61_loc, i32 %width_count" [userdma.cpp:70]   --->   Operation 29 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%icmp_ln56 = icmp_eq  i32 %umax, i32 1" [userdma.cpp:56]   --->   Operation 30 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %umax, i32 %in_len" [userdma.cpp:70]   --->   Operation 31 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in_val_user_loc_load = load i3 %in_val_user_loc"   --->   Operation 32 'load' 'in_val_user_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%and_ln61_loc_load = load i1 %and_ln61_loc"   --->   Operation 33 'load' 'and_ln61_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %in_val_user_loc_load, i32 2" [userdma.cpp:58]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%xor_ln58 = xor i1 %tmp, i1 %icmp_ln56" [userdma.cpp:58]   --->   Operation 35 'xor' 'xor_ln58' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln61 = or i1 %and_ln61_loc_load, i1 %xor_ln58" [userdma.cpp:61]   --->   Operation 36 'or' 'or_ln61' <Predicate = (!in_en_clrsts_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 %or_ln61" [userdma.cpp:54]   --->   Operation 37 'write' 'write_ln54' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln76 = br void %if.end41" [userdma.cpp:76]   --->   Operation 38 'br' 'br_ln76' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [userdma.cpp:80]   --->   Operation 39 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_Img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_len_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_Img_width_read       (read               ) [ 0000]
in_s2m_len_read         (read               ) [ 0010]
in_en_clrsts_read       (read               ) [ 0111]
and_ln61_loc            (alloca             ) [ 0111]
in_val_user_loc         (alloca             ) [ 0111]
specinterface_ln0       (specinterface      ) [ 0000]
write_ln0               (write              ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
write_ln0               (write              ) [ 0000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
br_ln47                 (br                 ) [ 0000]
in_Img_width_cast       (zext               ) [ 0000]
sub_i_i52               (add                ) [ 0010]
in_len_load             (load               ) [ 0010]
add_ln48                (add                ) [ 0000]
empty                   (icmp               ) [ 0000]
umax                    (select             ) [ 0010]
empty_63                (wait               ) [ 0000]
store_ln77              (store              ) [ 0000]
write_ln78              (write              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
call_ln70               (call               ) [ 0000]
icmp_ln56               (icmp               ) [ 0001]
store_ln70              (store              ) [ 0000]
in_val_user_loc_load    (load               ) [ 0000]
and_ln61_loc_load       (load               ) [ 0000]
tmp                     (bitselect          ) [ 0000]
xor_ln58                (xor                ) [ 0000]
or_ln61                 (or                 ) [ 0000]
write_ln54              (write              ) [ 0000]
br_ln76                 (br                 ) [ 0000]
ret_ln80                (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_s2m_len">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2m_err">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_Img_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_Img_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inbuf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="incount">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2m_len_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s2m_enb_clrsts_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="width_count">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="and_ln61_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="and_ln61_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_val_user_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_val_user_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_Img_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_Img_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_s2m_len_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_en_clrsts_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/1 write_ln54/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="4" slack="0"/>
<pin id="139" dir="0" index="4" bw="4" slack="0"/>
<pin id="140" dir="0" index="5" bw="7" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="33" slack="0"/>
<pin id="143" dir="0" index="8" bw="33" slack="0"/>
<pin id="144" dir="0" index="9" bw="32" slack="0"/>
<pin id="145" dir="0" index="10" bw="32" slack="0"/>
<pin id="146" dir="0" index="11" bw="3" slack="0"/>
<pin id="147" dir="0" index="12" bw="1" slack="0"/>
<pin id="148" dir="0" index="13" bw="32" slack="0"/>
<pin id="149" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="in_Img_width_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_Img_width_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_i_i52_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i52/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="in_len_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_len_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln48_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="umax_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln77_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln56_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln70_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_val_user_loc_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="2"/>
<pin id="214" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_val_user_loc_load/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln61_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="2"/>
<pin id="217" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="and_ln61_loc_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln58_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln61_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="in_s2m_len_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="in_en_clrsts_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="and_ln61_loc_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln61_loc "/>
</bind>
</comp>

<comp id="253" class="1005" name="in_val_user_loc_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="in_val_user_loc "/>
</bind>
</comp>

<comp id="259" class="1005" name="sub_i_i52_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="33" slack="1"/>
<pin id="261" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i52 "/>
</bind>
</comp>

<comp id="264" class="1005" name="in_len_load_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_len_load "/>
</bind>
</comp>

<comp id="269" class="1005" name="umax_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="umax "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln56_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="98" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="157"><net_src comp="98" pin="2"/><net_sink comp="134" pin=9"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="134" pin=13"/></net>

<net id="163"><net_src comp="92" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="72" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="134" pin=8"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="98" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="98" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="215" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="241"><net_src comp="98" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="134" pin=9"/></net>

<net id="246"><net_src comp="104" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="84" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="134" pin=12"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="256"><net_src comp="88" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="134" pin=11"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="262"><net_src comp="164" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="134" pin=8"/></net>

<net id="267"><net_src comp="171" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="272"><net_src comp="188" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="278"><net_src comp="202" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStreamTop_V_data_V | {}
	Port: inStreamTop_V_keep_V | {}
	Port: inStreamTop_V_strb_V | {}
	Port: inStreamTop_V_user_V | {}
	Port: inStreamTop_V_last_V | {}
	Port: s2m_err | {1 3 }
	Port: inbuf | {1 2 }
	Port: incount | {1 2 }
	Port: s2m_len_c | {1 }
	Port: s2m_enb_clrsts_c | {1 }
	Port: in_len | {1 2 }
	Port: width_count | {1 2 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {1 2 }
	Port: getinstream : inStreamTop_V_keep_V | {1 2 }
	Port: getinstream : inStreamTop_V_strb_V | {1 2 }
	Port: getinstream : inStreamTop_V_user_V | {1 2 }
	Port: getinstream : inStreamTop_V_last_V | {1 2 }
	Port: getinstream : in_en_clrsts | {1 }
	Port: getinstream : in_s2m_len | {1 }
	Port: getinstream : s2m_err | {}
	Port: getinstream : in_Img_width | {1 }
	Port: getinstream : in_len | {1 }
	Port: getinstream : width_count | {1 2 }
  - Chain level:
	State 1
		sub_i_i52 : 1
		add_ln48 : 1
		empty : 2
		umax : 3
		call_ln70 : 2
	State 2
	State 3
		tmp : 1
		xor_ln58 : 2
		or_ln61 : 2
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134 |   167   |   267   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 sub_i_i52_fu_164                |    0    |    39   |
|          |                 add_ln48_fu_176                 |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                   empty_fu_182                  |    0    |    39   |
|          |                 icmp_ln56_fu_202                |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                   umax_fu_188                   |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|
|    xor   |                 xor_ln58_fu_226                 |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|    or    |                  or_ln61_fu_231                 |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|          |           in_Img_width_read_read_fu_92          |    0    |    0    |
|   read   |            in_s2m_len_read_read_fu_98           |    0    |    0    |
|          |          in_en_clrsts_read_read_fu_104          |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              write_ln0_write_fu_110             |    0    |    0    |
|   write  |              write_ln0_write_fu_118             |    0    |    0    |
|          |                 grp_write_fu_126                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |             in_Img_width_cast_fu_160            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_218                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   167   |   459   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln61_loc_reg_247  |    1   |
|    icmp_ln56_reg_275    |    1   |
|in_en_clrsts_read_reg_243|    1   |
|   in_len_load_reg_264   |   32   |
| in_s2m_len_read_reg_238 |   32   |
| in_val_user_loc_reg_253 |    3   |
|    sub_i_i52_reg_259    |   33   |
|       umax_reg_269      |   32   |
+-------------------------+--------+
|          Total          |   135  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_write_fu_126                |  p2  |   2  |   1  |    2   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134 |  p1  |   2  |  32  |   64   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134 |  p8  |   2  |  33  |   66   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_134 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   196  ||  6.352  ||    36   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   167  |   459  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   302  |   495  |
+-----------+--------+--------+--------+
