"use strict";(self.webpackChunkcs_notes=self.webpackChunkcs_notes||[]).push([[2853],{43234:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>c,contentTitle:()=>a,default:()=>u,frontMatter:()=>i,metadata:()=>o,toc:()=>d});var r=t(85893),s=t(11151);const i={slug:"/computer-organization-and-architecture/von-neumann",id:"von-neumann",title:"Von Neumann",description:"Von Neumann"},a=void 0,o={id:"computer-organization-and-architecture/von-neumann/von-neumann",title:"Von Neumann",description:"Von Neumann",source:"@site/docs/computer-organization-and-architecture/09-von-neumann/von-neumann.md",sourceDirName:"computer-organization-and-architecture/09-von-neumann",slug:"/computer-organization-and-architecture/von-neumann",permalink:"/cs-notes/computer-organization-and-architecture/von-neumann",draft:!1,unlisted:!1,editUrl:"https://github.com/glennhenry/cs-notes/tree/main/docs/computer-organization-and-architecture/09-von-neumann/von-neumann.md",tags:[],version:"current",lastUpdatedBy:"glennhenry",lastUpdatedAt:1704626335,formattedLastUpdatedAt:"Jan 7, 2024",frontMatter:{slug:"/computer-organization-and-architecture/von-neumann",id:"von-neumann",title:"Von Neumann",description:"Von Neumann"},sidebar:"sidebar",previous:{title:"Assembly Language",permalink:"/cs-notes/computer-organization-and-architecture/assembly-language"},next:{title:"Harvard",permalink:"/cs-notes/computer-organization-and-architecture/harvard"}},c={},d=[{value:"System Buses",id:"system-buses",level:3},{value:"Architecture",id:"architecture",level:3},{value:"Bottleneck",id:"bottleneck",level:4}];function h(e){const n={a:"a",br:"br",h3:"h3",h4:"h4",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,s.a)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.p,{children:(0,r.jsx)(n.strong,{children:"Main Source :"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.strong,{children:(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/System_bus",children:"System bus"})})}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.strong,{children:(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/Von_Neumann_architecture",children:"Von Neumann architecture - Wikipedia"})})}),"\n"]}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"Von Neumann architecture"})," is a fundamental computer architecture design, which consists of CPU including control unit and ALU, memory unit, and input/output devices."]}),"\n",(0,r.jsx)(n.h3,{id:"system-buses",children:"System Buses"}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"System buses"})," is an important component in computer system. Its primary function is to provide a communication pathway used to transfer data, instructions, and control signals between the components of a computer system. It serves as a physical connection that allows different hardware components to interact and exchange information."]}),"\n",(0,r.jsx)(n.p,{children:"The system bus combines several other buses :"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"Data Bus"})," : The data bus carries the actual data being transferred between components. It is bidirectional, meaning it can transmit data in both directions. The width of the data bus determines the amount of data that can be transferred simultaneously."]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"Address Bus"})," : The address bus is responsible for transmitting memory addresses. It carries the location information of data or instructions in the system's memory. The width of the address bus determines the maximum addressable memory capacity."]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.strong,{children:"Control Bus"})," : The control bus carries control signals that coordinate and synchronize the activities of various components in the system. It includes signals such as read/write signals, interrupt signals, clock signals, and bus control signals."]}),"\n"]}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.img,{alt:"System Bus",src:t(30475).Z+"",width:"625",height:"396"}),(0,r.jsx)(n.br,{}),"\n","Source : ",(0,r.jsx)(n.a,{href:"https://www.learncomputerscienceonline.com/computer-bus/",children:"https://www.learncomputerscienceonline.com/computer-bus/"})]}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.img,{alt:"System Bus in hardware",src:t(99913).Z+"",width:"425",height:"252"}),(0,r.jsx)(n.br,{}),"\n","Source : ",(0,r.jsx)(n.a,{href:"https://winstartechnologies.com/introduction-to-computer-bus/",children:"https://winstartechnologies.com/introduction-to-computer-bus/"})]}),"\n",(0,r.jsx)(n.h3,{id:"architecture",children:"Architecture"}),"\n",(0,r.jsx)(n.p,{children:"The von Neumann architecture is a theoretical framework for designing and constructing digital computers. The architecture proposes a digital computer consists of :"}),"\n",(0,r.jsxs)(n.ol,{children:["\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"Central Processing Unit (CPU)"})," : The main processing unit, which includes the ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/alu",children:"ALU"})," for mathematical and logical operations and ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/control-unit",children:"control unit"})," that interprets and coordinates instructions."]}),"\n",(0,r.jsxs)(n.p,{children:["The CPU will also contain some ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/registers-and-ram#registers",children:"registers"})," such as ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/registers-and-ram#type-of-registers",children:"instruction register and program counter register"})," that will store necessary processing information."]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"Memory"})," : Main memory such as ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/registers-and-ram#ram",children:"RAM"})," that will store the data and instructions from the program."]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:"Larger Memory"})," : Larger memory such as hard disk to store larger volume of data."]}),"\n"]}),"\n",(0,r.jsxs)(n.li,{children:["\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.strong,{children:(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/input-output",children:"Input/Output"})})," : Component that will handle the necessary input and output process between computer with I/O devices including keyboards, mice, displays, printers, disk drives, and network interfaces."]}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(n.p,{children:[(0,r.jsx)(n.img,{alt:"Von Neumann architecture diagram",src:t(59354).Z+"",width:"529",height:"314"}),(0,r.jsx)(n.br,{}),"\n","Source : ",(0,r.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/Von_Neumann_architecture",children:"https://en.wikipedia.org/wiki/Von_Neumann_architecture"})]}),"\n",(0,r.jsxs)(n.p,{children:["The von Neumann architecture is based on the ",(0,r.jsx)(n.strong,{children:"stored-program concept"}),", which states that both instructions and data are stored in the same memory and treated the same way, allowing programs to be modified easily."]}),"\n",(0,r.jsx)(n.p,{children:"Prior to the stored-program concept, computers were typically designed to perform specific tasks and had their instructions and data hardwired into the machine. This limited their flexibility and made it difficult to modify or reprogram them for different tasks."}),"\n",(0,r.jsx)(n.p,{children:"The stored-program concept allows for greater flexibility, CPU fetches instructions from memory, decode them, and execute them. To make a computer execute different task or programs, we can simply load different instructions into memory."}),"\n",(0,r.jsx)(n.h4,{id:"bottleneck",children:"Bottleneck"}),"\n",(0,r.jsx)(n.p,{children:"The data and instructions are stored in the same memory, the retrieval of data is done via a bus. The bus acts as a communication pathway between the CPU and memory for data transfer."}),"\n",(0,r.jsx)(n.p,{children:"The problem come from the limitation of the bus, a bus can't be accessed multiple times simultaneously, due to some physical and electrical characteristics. The bottleneck occurs because the bus has limited bandwidth and can only transfer a certain amount of data at a time. This limitation can slow down the overall performance of the system. When the CPU needs to fetch data or instructions from memory, it has to wait for the bus to be available. Similarly, when the CPU wants to write data back to memory, it needs to wait for the bus to be free."}),"\n",(0,r.jsxs)(n.p,{children:["One way to mitigate the performance bottleneck is providing a ",(0,r.jsx)(n.a,{href:"/computer-organization-and-architecture/cpu-design#cache--memory",children:"cache memory"})," between the CPU and the main memory. The cache memory is located closer to the CPU, it stores frequently accessed data and instructions. By having a faster cache memory, the CPU can access data and instructions more quickly, reducing the need to access the main memory via the bus."]})]})}function u(e={}){const{wrapper:n}={...(0,s.a)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(h,{...e})}):h(e)}},99913:(e,n,t)=>{t.d(n,{Z:()=>r});const r=t.p+"assets/images/system-bus-img-39e35ab14cc199c8e8b96c99885133c4.png"},30475:(e,n,t)=>{t.d(n,{Z:()=>r});const r=t.p+"assets/images/system-bus-1045e8fd42524def765a8d71778e2199.png"},59354:(e,n,t)=>{t.d(n,{Z:()=>r});const r=t.p+"assets/images/von-neumann-architecture-6917f1036328421c66a82a19c3665a8d.png"},11151:(e,n,t)=>{t.d(n,{Z:()=>o,a:()=>a});var r=t(67294);const s={},i=r.createContext(s);function a(e){const n=r.useContext(i);return r.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function o(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),r.createElement(i.Provider,{value:n},e.children)}}}]);