                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:49:53 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND2_X1.v'
Parsing design file './test_bench/AND2_X1_tb.v'
Top Level Modules:
       AND2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 6.7 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .112 seconds to compile + .028 seconds to elab + .188 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:03 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND2_X2.v'
Parsing design file './test_bench/AND2_X2_tb.v'
Top Level Modules:
       AND2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:06 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND2_X4.v'
Parsing design file './test_bench/AND2_X4_tb.v'
Top Level Modules:
       AND2_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND2_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:09 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND3_X1.v'
Parsing design file './test_bench/AND3_X1_tb.v'
Top Level Modules:
       AND3_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND3_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:13 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND3_X2.v'
Parsing design file './test_bench/AND3_X2_tb.v'
Top Level Modules:
       AND3_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND3_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:16 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND3_X4.v'
Parsing design file './test_bench/AND3_X4_tb.v'
Top Level Modules:
       AND3_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND3_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:19 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND4_X1.v'
Parsing design file './test_bench/AND4_X1_tb.v'
Top Level Modules:
       AND4_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND4_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:23 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND4_X2.v'
Parsing design file './test_bench/AND4_X2_tb.v'
Top Level Modules:
       AND4_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND4_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:26 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AND4_X4.v'
Parsing design file './test_bench/AND4_X4_tb.v'
Top Level Modules:
       AND4_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AND4_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:29 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI211_X1.v'
Parsing design file './test_bench/AOI211_X1_tb.v'
Top Level Modules:
       AOI211_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI211_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:33 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI211_X2.v'
Parsing design file './test_bench/AOI211_X2_tb.v'
Top Level Modules:
       AOI211_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI211_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:36 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI211_X4.v'
Parsing design file './test_bench/AOI211_X4_tb.v'
Top Level Modules:
       AOI211_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI211_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:39 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI21_X1.v'
Parsing design file './test_bench/AOI21_X1_tb.v'
Top Level Modules:
       AOI21_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI21_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:43 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI21_X2.v'
Parsing design file './test_bench/AOI21_X2_tb.v'
Top Level Modules:
       AOI21_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI21_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:46 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI21_X4.v'
Parsing design file './test_bench/AOI21_X4_tb.v'
Top Level Modules:
       AOI21_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI21_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:49 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI221_X1.v'
Parsing design file './test_bench/AOI221_X1_tb.v'
Top Level Modules:
       AOI221_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI221_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:53 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI221_X2.v'
Parsing design file './test_bench/AOI221_X2_tb.v'
Top Level Modules:
       AOI221_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI221_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:56 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI221_X4.v'
Parsing design file './test_bench/AOI221_X4_tb.v'
Top Level Modules:
       AOI221_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI221_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:50:59 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI222_X1.v'
Parsing design file './test_bench/AOI222_X1_tb.v'
Top Level Modules:
       AOI222_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI222_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .116 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:03 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI222_X2.v'
Parsing design file './test_bench/AOI222_X2_tb.v'
Top Level Modules:
       AOI222_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI222_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .116 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:06 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI222_X4.v'
Parsing design file './test_bench/AOI222_X4_tb.v'
Top Level Modules:
       AOI222_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI222_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .116 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:09 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI22_X1.v'
Parsing design file './test_bench/AOI22_X1_tb.v'
Top Level Modules:
       AOI22_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI22_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:13 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI22_X2.v'
Parsing design file './test_bench/AOI22_X2_tb.v'
Top Level Modules:
       AOI22_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI22_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:16 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/AOI22_X4.v'
Parsing design file './test_bench/AOI22_X4_tb.v'
Top Level Modules:
       AOI22_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module AOI22_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:19 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X16.v'
Parsing design file './test_bench/BUF_X16_tb.v'
Top Level Modules:
       BUF_X16_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X16_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:23 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X1.v'
Parsing design file './test_bench/BUF_X1_tb.v'
Top Level Modules:
       BUF_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:26 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X2.v'
Parsing design file './test_bench/BUF_X2_tb.v'
Top Level Modules:
       BUF_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:30 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X32.v'
Parsing design file './test_bench/BUF_X32_tb.v'
Top Level Modules:
       BUF_X32_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X32_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:33 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X4.v'
Parsing design file './test_bench/BUF_X4_tb.v'
Top Level Modules:
       BUF_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:36 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/BUF_X8.v'
Parsing design file './test_bench/BUF_X8_tb.v'
Top Level Modules:
       BUF_X8_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module BUF_X8_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:39 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKBUF_X1.v'
Parsing design file './test_bench/CLKBUF_X1_tb.v'
Top Level Modules:
       CLKBUF_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module CLKBUF_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:43 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKBUF_X2.v'
Parsing design file './test_bench/CLKBUF_X2_tb.v'
Top Level Modules:
       CLKBUF_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module CLKBUF_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:46 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKBUF_X3.v'
Parsing design file './test_bench/CLKBUF_X3_tb.v'
Top Level Modules:
       CLKBUF_X3_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module CLKBUF_X3_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:49 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATETST_X1.v'
Parsing design file './test_bench/CLKGATETST_X1_tb.v'
Top Level Modules:
       CLKGATETST_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATETST_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:53 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATETST_X2.v'
Parsing design file './test_bench/CLKGATETST_X2_tb.v'
Top Level Modules:
       CLKGATETST_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATETST_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:51:57 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATETST_X4.v'
Parsing design file './test_bench/CLKGATETST_X4_tb.v'
Top Level Modules:
       CLKGATETST_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATETST_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:00 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATETST_X8.v'
Parsing design file './test_bench/CLKGATETST_X8_tb.v'
Top Level Modules:
       CLKGATETST_X8_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATETST_X8_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.3 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:04 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATE_X1.v'
Parsing design file './test_bench/CLKGATE_X1_tb.v'
Top Level Modules:
       CLKGATE_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATE_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:07 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATE_X2.v'
Parsing design file './test_bench/CLKGATE_X2_tb.v'
Top Level Modules:
       CLKGATE_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATE_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:10 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATE_X4.v'
Parsing design file './test_bench/CLKGATE_X4_tb.v'
Top Level Modules:
       CLKGATE_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATE_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.6 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:14 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/CLKGATE_X8.v'
Parsing design file './test_bench/CLKGATE_X8_tb.v'
Top Level Modules:
       CLKGATE_X8_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module CLKGATE_X8_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:18 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFRS_X1.v'
Parsing design file './test_bench/DFFRS_X1_tb.v'
Top Level Modules:
       DFFRS_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
recompiling module DFFRS_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:21 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFRS_X2.v'
Parsing design file './test_bench/DFFRS_X2_tb.v'
Top Level Modules:
       DFFRS_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module DFFRS_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.9 s in the future
ld -r -m elf_i386 -o pre_vcsobj_0_1.o --whole-archive pre_vcsobj_0_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_0_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .108 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:24 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFR_X1.v'
Parsing design file './test_bench/DFFR_X1_tb.v'
Top Level Modules:
       DFFR_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module DFFR_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:28 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFR_X2.v'
Parsing design file './test_bench/DFFR_X2_tb.v'
Top Level Modules:
       DFFR_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module DFFR_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.7 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:34 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFS_X1.v'
Parsing design file './test_bench/DFFS_X1_tb.v'
Top Level Modules:
       DFFS_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module DFFS_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:38 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFFS_X2.v'
Parsing design file './test_bench/DFFS_X2_tb.v'
Top Level Modules:
       DFFS_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module DFFS_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.6 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:43 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFF_X1.v'
Parsing design file './test_bench/DFF_X1_tb.v'
Top Level Modules:
       DFF_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DFF_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:47 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DFF_X2.v'
Parsing design file './test_bench/DFF_X2_tb.v'
Top Level Modules:
       DFF_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DFF_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:50 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DLH_X1.v'
Parsing design file './test_bench/DLH_X1_tb.v'
Top Level Modules:
       DLH_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DLH_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.2 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:54 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DLH_X2.v'
Parsing design file './test_bench/DLH_X2_tb.v'
Top Level Modules:
       DLH_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DLH_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:52:58 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DLL_X1.v'
Parsing design file './test_bench/DLL_X1_tb.v'
Top Level Modules:
       DLL_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DLL_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:02 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/DLL_X2.v'
Parsing design file './test_bench/DLL_X2_tb.v'
Top Level Modules:
       DLL_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module DLL_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:05 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/FA_X1.v'
Parsing design file './test_bench/FA_X1_tb.v'
Top Level Modules:
       FA_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module FA_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.6 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:08 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/HA_X1.v'
Parsing design file './test_bench/HA_X1_tb.v'
Top Level Modules:
       HA_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module HA_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:12 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X16.v'
Parsing design file './test_bench/INV_X16_tb.v'
Top Level Modules:
       INV_X16_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X16_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:15 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X1.v'
Parsing design file './test_bench/INV_X1_tb.v'
Top Level Modules:
       INV_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:19 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X2.v'
Parsing design file './test_bench/INV_X2_tb.v'
Top Level Modules:
       INV_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:22 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X32.v'
Parsing design file './test_bench/INV_X32_tb.v'
Top Level Modules:
       INV_X32_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X32_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:25 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X4.v'
Parsing design file './test_bench/INV_X4_tb.v'
Top Level Modules:
       INV_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.3 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .088 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:29 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/INV_X8.v'
Parsing design file './test_bench/INV_X8_tb.v'
Top Level Modules:
       INV_X8_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module INV_X8_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:32 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/MUX2_X1.v'
Parsing design file './test_bench/MUX2_X1_tb.v'
Top Level Modules:
       MUX2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module MUX2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.9 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:35 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/MUX2_X2.v'
Parsing design file './test_bench/MUX2_X2_tb.v'
Top Level Modules:
       MUX2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module MUX2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:40 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND2_X1.v'
Parsing design file './test_bench/NAND2_X1_tb.v'
Top Level Modules:
       NAND2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.7 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:43 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND2_X2.v'
Parsing design file './test_bench/NAND2_X2_tb.v'
Top Level Modules:
       NAND2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 5.9 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:53 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND2_X4.v'
Parsing design file './test_bench/NAND2_X4_tb.v'
Top Level Modules:
       NAND2_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND2_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:56 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND3_X1.v'
Parsing design file './test_bench/NAND3_X1_tb.v'
Top Level Modules:
       NAND3_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND3_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:53:59 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND3_X2.v'
Parsing design file './test_bench/NAND3_X2_tb.v'
Top Level Modules:
       NAND3_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND3_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:03 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND3_X4.v'
Parsing design file './test_bench/NAND3_X4_tb.v'
Top Level Modules:
       NAND3_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND3_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:06 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND4_X1.v'
Parsing design file './test_bench/NAND4_X1_tb.v'
Top Level Modules:
       NAND4_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND4_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:09 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND4_X2.v'
Parsing design file './test_bench/NAND4_X2_tb.v'
Top Level Modules:
       NAND4_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND4_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:13 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NAND4_X4.v'
Parsing design file './test_bench/NAND4_X4_tb.v'
Top Level Modules:
       NAND4_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NAND4_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:16 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR2_X1.v'
Parsing design file './test_bench/NOR2_X1_tb.v'
Top Level Modules:
       NOR2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:19 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR2_X2.v'
Parsing design file './test_bench/NOR2_X2_tb.v'
Top Level Modules:
       NOR2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:23 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR2_X4.v'
Parsing design file './test_bench/NOR2_X4_tb.v'
Top Level Modules:
       NOR2_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR2_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:26 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR3_X1.v'
Parsing design file './test_bench/NOR3_X1_tb.v'
Top Level Modules:
       NOR3_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR3_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:29 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR3_X2.v'
Parsing design file './test_bench/NOR3_X2_tb.v'
Top Level Modules:
       NOR3_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR3_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:33 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR3_X4.v'
Parsing design file './test_bench/NOR3_X4_tb.v'
Top Level Modules:
       NOR3_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR3_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:36 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR4_X1.v'
Parsing design file './test_bench/NOR4_X1_tb.v'
Top Level Modules:
       NOR4_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR4_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:39 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR4_X2.v'
Parsing design file './test_bench/NOR4_X2_tb.v'
Top Level Modules:
       NOR4_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR4_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:43 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/NOR4_X4.v'
Parsing design file './test_bench/NOR4_X4_tb.v'
Top Level Modules:
       NOR4_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module NOR4_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:46 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI211_X1.v'
Parsing design file './test_bench/OAI211_X1_tb.v'
Top Level Modules:
       OAI211_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI211_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:49 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI211_X2.v'
Parsing design file './test_bench/OAI211_X2_tb.v'
Top Level Modules:
       OAI211_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI211_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:53 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI211_X4.v'
Parsing design file './test_bench/OAI211_X4_tb.v'
Top Level Modules:
       OAI211_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI211_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:56 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI21_X1.v'
Parsing design file './test_bench/OAI21_X1_tb.v'
Top Level Modules:
       OAI21_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI21_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:54:59 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI21_X2.v'
Parsing design file './test_bench/OAI21_X2_tb.v'
Top Level Modules:
       OAI21_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI21_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:03 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI21_X4.v'
Parsing design file './test_bench/OAI21_X4_tb.v'
Top Level Modules:
       OAI21_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI21_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:06 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI221_X1.v'
Parsing design file './test_bench/OAI221_X1_tb.v'
Top Level Modules:
       OAI221_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI221_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:10 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI221_X2.v'
Parsing design file './test_bench/OAI221_X2_tb.v'
Top Level Modules:
       OAI221_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI221_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.5 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:14 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI221_X4.v'
Parsing design file './test_bench/OAI221_X4_tb.v'
Top Level Modules:
       OAI221_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI221_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:17 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI222_X1.v'
Parsing design file './test_bench/OAI222_X1_tb.v'
Top Level Modules:
       OAI222_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI222_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .120 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:20 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI222_X2.v'
Parsing design file './test_bench/OAI222_X2_tb.v'
Top Level Modules:
       OAI222_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI222_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .120 seconds to compile + .028 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:25 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI222_X4.v'
Parsing design file './test_bench/OAI222_X4_tb.v'
Top Level Modules:
       OAI222_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI222_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .116 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:29 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI22_X1.v'
Parsing design file './test_bench/OAI22_X1_tb.v'
Top Level Modules:
       OAI22_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI22_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:32 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI22_X2.v'
Parsing design file './test_bench/OAI22_X2_tb.v'
Top Level Modules:
       OAI22_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI22_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:35 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI22_X4.v'
Parsing design file './test_bench/OAI22_X4_tb.v'
Top Level Modules:
       OAI22_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI22_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.6 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:39 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OAI33_X1.v'
Parsing design file './test_bench/OAI33_X1_tb.v'
Top Level Modules:
       OAI33_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OAI33_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .120 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:42 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR2_X1.v'
Parsing design file './test_bench/OR2_X1_tb.v'
Top Level Modules:
       OR2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:45 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR2_X2.v'
Parsing design file './test_bench/OR2_X2_tb.v'
Top Level Modules:
       OR2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:49 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR2_X4.v'
Parsing design file './test_bench/OR2_X4_tb.v'
Top Level Modules:
       OR2_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR2_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:52 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR3_X1.v'
Parsing design file './test_bench/OR3_X1_tb.v'
Top Level Modules:
       OR3_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR3_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:55:56 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR3_X2.v'
Parsing design file './test_bench/OR3_X2_tb.v'
Top Level Modules:
       OR3_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR3_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:00 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR3_X4.v'
Parsing design file './test_bench/OR3_X4_tb.v'
Top Level Modules:
       OR3_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR3_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.3 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:03 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR4_X1.v'
Parsing design file './test_bench/OR4_X1_tb.v'
Top Level Modules:
       OR4_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR4_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.9 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:08 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR4_X2.v'
Parsing design file './test_bench/OR4_X2_tb.v'
Top Level Modules:
       OR4_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR4_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.3 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:14 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/OR4_X4.v'
Parsing design file './test_bench/OR4_X4_tb.v'
Top Level Modules:
       OR4_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module OR4_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:17 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFRS_X1.v'
Parsing design file './test_bench/SDFFRS_X1_tb.v'
Top Level Modules:
       SDFFRS_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
recompiling module SDFFRS_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .132 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:20 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFRS_X2.v'
Parsing design file './test_bench/SDFFRS_X2_tb.v'
Top Level Modules:
       SDFFRS_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFFRS_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.4 s in the future
ld -r -m elf_i386 -o pre_vcsobj_0_1.o --whole-archive pre_vcsobj_0_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_0_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .132 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:24 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFR_X1.v'
Parsing design file './test_bench/SDFFR_X1_tb.v'
Top Level Modules:
       SDFFR_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFFR_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .112 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:28 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFR_X2.v'
Parsing design file './test_bench/SDFFR_X2_tb.v'
Top Level Modules:
       SDFFR_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFFR_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .112 seconds to compile + .028 seconds to elab + .184 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:32 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFS_X1.v'
Parsing design file './test_bench/SDFFS_X1_tb.v'
Top Level Modules:
       SDFFS_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFFS_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .112 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:35 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFFS_X2.v'
Parsing design file './test_bench/SDFFS_X2_tb.v'
Top Level Modules:
       SDFFS_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFFS_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.5 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .112 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:39 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFF_X1.v'
Parsing design file './test_bench/SDFF_X1_tb.v'
Top Level Modules:
       SDFF_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFF_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:42 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/SDFF_X2.v'
Parsing design file './test_bench/SDFF_X2_tb.v'
Top Level Modules:
       SDFF_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 2 UDPs read.
	However, due to incremental compilation, only 1 module and 1 UDP need to be compiled.
recompiling module SDFF_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:45 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TBUF_X16.v'
Parsing design file './test_bench/TBUF_X16_tb.v'
Top Level Modules:
       TBUF_X16_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TBUF_X16_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.7 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:49 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TBUF_X1.v'
Parsing design file './test_bench/TBUF_X1_tb.v'
Top Level Modules:
       TBUF_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TBUF_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:52 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TBUF_X2.v'
Parsing design file './test_bench/TBUF_X2_tb.v'
Top Level Modules:
       TBUF_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TBUF_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:55 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TBUF_X4.v'
Parsing design file './test_bench/TBUF_X4_tb.v'
Top Level Modules:
       TBUF_X4_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TBUF_X4_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:56:59 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TBUF_X8.v'
Parsing design file './test_bench/TBUF_X8_tb.v'
Top Level Modules:
       TBUF_X8_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TBUF_X8_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .104 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:04 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TINV_X1.v'
Parsing design file './test_bench/TINV_X1_tb.v'
Top Level Modules:
       TINV_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TINV_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:07 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/TLAT_X1.v'
Parsing design file './test_bench/TLAT_X1_tb.v'
Top Level Modules:
       TLAT_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 1 UDP read.
recompiling module TLAT_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .100 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:10 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/XNOR2_X1.v'
Parsing design file './test_bench/XNOR2_X1_tb.v'
Top Level Modules:
       XNOR2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module XNOR2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.6 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:14 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/XNOR2_X2.v'
Parsing design file './test_bench/XNOR2_X2_tb.v'
Top Level Modules:
       XNOR2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module XNOR2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:17 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/XOR2_X1.v'
Parsing design file './test_bench/XOR2_X1_tb.v'
Top Level Modules:
       XOR2_X1_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module XOR2_X1_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 8.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .096 seconds to compile + .024 seconds to elab + .180 seconds to link
                         Chronologic VCS (TM)
            Version H-2013.06 -- Sun Aug 10 20:57:20 2014
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './verilog_gates/XOR2_X2.v'
Parsing design file './test_bench/XOR2_X2_tb.v'
Top Level Modules:
       XOR2_X2_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module XOR2_X2_tb because:
	This module or some inlined child module(s) has/have been modified.
make: Warning: File `filelist.hsopt' has modification time 7.1 s in the future
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libzerosoft_rt_stubs.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvirsim.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/librterrorinf.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libsnpsmalloc.so     /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsnew.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libvcsucli.so /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/libuclinative.so           /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/vcs_save_restore_new.o /opt/CAD/Synopsys/H-2013.06/vcs-mx/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .092 seconds to compile + .024 seconds to elab + .176 seconds to link
