//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 10/07/2024 12:14:03 PM
//// Design Name: 
//// Module Name: aru_test
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module aru_test();

//timeunit 10ns;	
//timeprecision 1ns;

//logic clk;
//logic [1:0] addr2mux;
//logic addr1mux;
    
//logic [15:0] pc_in;
//logic [15:0] sr1_in;
//logic [15:0] ir;
//logic [15:0] aru_out;

//initial begin
// addr2mux = 2'b0;
// addr1mux = 1'b0;
// pc_in = 16'b1;
// sr1_in = 16'b0;
// ir = 16'b0;
 
 
//end

//always begin : CLOCK_GENERATION
//#1 clk = ~clk;
//end

//initial begin: CLOCK_INITIALIZATION
//    clk = 0;
//end 

//aru dut(.*);


//#5
//addr2mux = 2'b1;


//endmodule
