Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/ADDSUB_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/ADDMACC_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/MACC_MACRO.v'
Parsing design file '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro/MULT_MACRO.v'
