// Seed: 1146511073
module module_0 ();
  assign id_1 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri id_6
);
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
  generate
    wire id_8;
  endgenerate
  wire id_9, id_10;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output logic id_3,
    input supply0 id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output wire id_8,
    output tri id_9,
    input tri id_10,
    output wor id_11,
    output supply0 id_12,
    input wand id_13,
    output tri id_14,
    output wor id_15,
    output tri1 id_16,
    input wire id_17,
    output wire id_18,
    input tri1 id_19
);
  assign id_16 = 1;
  module_0 modCall_1 ();
  always @(posedge id_17.id_19, 1) id_3 <= 1;
  or primCall (id_0, id_1, id_10, id_13, id_17, id_19, id_2, id_4, id_5, id_6, id_7);
  wire id_21;
endmodule
