{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461615487228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461615487232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 16:18:06 2016 " "Processing started: Mon Apr 25 16:18:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461615487232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461615487232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master_example -c master_example " "Command: quartus_sta master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461615487233 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461615488595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461615489297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461615489356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461615489356 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h0k1 " "Entity dcfifo_h0k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491498 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491498 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1461615491498 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1461615491498 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1461615491592 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1461615491669 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1461615491703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491745 ""}  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1461615491745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491753 ""}  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1461615491753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491759 ""}  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1461615491759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491759 ""}
{ "Info" "ISTA_SDC_FOUND" "master_example.sdc " "Reading SDC File: 'master_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1461615491782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *central_clk_div0* clock " "Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *_hssi_pcie_hip* clock " "Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 refclk*clkout clock " "Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 *div0*coreclkout clock " "Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" "" { Text "/home/ecegrid/a/mg75/ece337/ECE337_Project/sourceFiles/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1461615491784 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461615491799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1461615491800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615492425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615492425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615492425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461615492425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461615492488 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461615492492 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1461615492558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461615492997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461615492997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.978 " "Worst-case setup slack is -0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978             -65.487 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.978             -65.487 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.289               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   10.289               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.503               0.000 clock_50_1  " "   10.503               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.074               0.000 n/a  " "   14.074               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.742               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   33.742               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615493009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.276               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.330               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clock_50_1  " "    0.376               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.393               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.301               0.000 n/a  " "    5.301               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615493086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.751 " "Worst-case recovery slack is 3.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.751               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.751               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.139               0.000 clock_50_1  " "   14.139               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.544               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   14.544               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615493122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.210 " "Worst-case removal slack is 1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.210               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.707               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    1.707               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.337               0.000 clock_50_1  " "    4.337               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615493160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.580               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.580               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.980               0.000 pcie_ref_clk  " "    4.980               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.618               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723               0.000 clock_50_1  " "    9.723               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.623               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.623               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615493183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.222 ns " "Worst Case Available Settling Time: 10.222 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615494373 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461615494405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461615494467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461615496651 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615497844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615497844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615497844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461615497844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461615497845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461615498091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461615498091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.248 " "Worst-case setup slack is -0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -2.264 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.248              -2.264 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.035               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   11.035               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.190               0.000 clock_50_1  " "   11.190               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.559               0.000 n/a  " "   14.559               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.325               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   34.325               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615498117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.277               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.304               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clock_50_1  " "    0.329               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.345               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.842               0.000 n/a  " "    4.842               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615498225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.161 " "Worst-case recovery slack is 4.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.161               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.665               0.000 clock_50_1  " "   14.665               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.025               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   15.025               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615498269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.116 " "Worst-case removal slack is 1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.116               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    1.531               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.862               0.000 clock_50_1  " "    3.862               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615498316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.523               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.523               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 pcie_ref_clk  " "    4.975               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.607               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.607               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.712               0.000 clock_50_1  " "    9.712               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.613               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.613               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615498348 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.749 ns " "Worst Case Available Settling Time: 10.749 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615499832 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461615499877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501057 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461615501057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.467 " "Worst-case setup slack is 3.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.467               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.467               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.537               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   14.537               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.096               0.000 clock_50_1  " "   15.096               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.944               0.000 n/a  " "   16.944               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.150               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   37.150               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615501169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.097               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.124               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clock_50_1  " "    0.167               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.175               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.678               0.000 n/a  " "    2.678               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615501276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.771 " "Worst-case recovery slack is 5.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.771               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.771               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.804               0.000 clock_50_1  " "   16.804               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.044               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   17.044               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615501331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.566               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.807               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 clock_50_1  " "    2.268               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615501399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.682               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989               0.000 pcie_ref_clk  " "    4.989               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.455               0.000 clock_50_1  " "    9.455               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.728               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.728               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.732               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461615501439 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.230 ns " "Worst Case Available Settling Time: 13.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1461615503162 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461615504548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461615504552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1161 " "Peak virtual memory: 1161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461615505737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 16:18:25 2016 " "Processing ended: Mon Apr 25 16:18:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461615505737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461615505737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461615505737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461615505737 ""}
