[{"name": "\u5289\u5fe0\u967d", "email": "cyliu@mail.mcu.edu.tw", "latestUpdate": "2009-09-11 23:21:46", "objective": "\u5e03\u6797\u4ee3\u6578\u8207\u908f\u8f2f\u9598\uff0c\u7d44\u5408\u908f\u8f2f\uff0c\u7b97\u8853\u6f14\u7b97\u908f\u8f2f\uff0c\u540c\u6b65\u5faa\u5e8f\u908f\r\n\u8f2f\uff0c\u6f14\u7e79\u72c0\u614b\u6a5f\uff0c\u975e\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\u3002", "schedule": "1.(9/16) Introduction\r\n2.(9/23) digital systems and binary numbers\r\n3.(9/30) boolean algebra\r\n4.(10/7) logic gates\r\n5.(10/14) gate_level minimization\r\n6.(10/21) karnaugh map\r\n7.(10/28) combinational logic\r\n8.(11/4) combinational logic\r\n9.(11/11) mid-term exam\r\n10.(11/18)synchronous sequential logic\r\n11.(11/25) sequential logic\r\n12.(12/2) registers\r\n13.(12/9) counters\r\n14.(12/16) memorys\r\n15.(12/23) programmable logic\r\n16.(12/30) asychronous sequential logic\r\n17.(1/6) VLSI\r\n18.(1/13) final term exam.", "scorePolicy": "exercise 20%\r\nmid-term 30%\r\nfinal-term 40%\r\nothers 10%", "materials": "M. Morris Mano & Michael D. Cletti,\u201dDigital Design,\u201d 4th edition", "foreignLanguageTextbooks": false}]