#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 29 16:41:13 2022
# Process ID: 16840
# Current directory: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12388 F:\Verilog_Learn\sim_131_uart_decode\vivado_prj_model\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.gen/sources_1', nor could it be found using path 'F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
add_files -norecurse {F:/Verilog_Learn/sim_131_uart_decode/design/m_s2p.v F:/Verilog_Learn/sim_131_uart_decode/design/vlg_design.v F:/Verilog_Learn/sim_131_uart_decode/design/m_led.v F:/Verilog_Learn/sim_131_uart_decode/design/m_bps.v F:/Verilog_Learn/sim_131_uart_decode/design/m_decoder.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Verilog_Learn/sim_131_uart_decode/testbench/testbench_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:42:39 on Nov 29,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/m_bps.v ../../../../../../design/m_decoder.v ../../../../../../design/m_led.v ../../../../../../design/m_s2p.v ../../../../../../design/vlg_design.v ../../../../../../testbench/testbench_top.v 
# -- Compiling module m_bps
# -- Compiling module m_decoder
# -- Compiling module m_led
# -- Compiling module m_s2p
# -- Compiling module vlg_design
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 16:42:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:42:39 on Nov 29,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:42:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=7532)
file mkdir F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1
file mkdir F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new
close [ open F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pins.xdc w ]
add_files -fileset constrs_1 F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pins.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Nov 29 16:54:17 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Tue Nov 29 16:54:17 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp to F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Nov 29 17:03:51 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Tue Nov 29 17:03:51 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.832 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B18D88B
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3069.555 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3092.449 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B18D88B
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1/vlg_design.dcp with file F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Nov 29 17:19:27 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Tue Nov 29 17:19:27 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3092.449 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B18D88B
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3095.461 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:34:34 on Nov 29,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/m_bps.v ../../../../../../design/m_decoder.v ../../../../../../design/m_led.v ../../../../../../design/m_s2p.v ../../../../../../design/vlg_design.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module m_bps
# -- Skipping module m_decoder
# -- Compiling module m_led
# -- Skipping module m_s2p
# -- Compiling module vlg_design
# -- Skipping module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 17:34:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:34:34 on Nov 29,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:34:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=12764)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:37:01 on Nov 29,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/m_bps.v ../../../../../../design/m_decoder.v ../../../../../../design/m_led.v ../../../../../../design/m_s2p.v ../../../../../../design/vlg_design.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module m_bps
# -- Skipping module m_decoder
# -- Skipping module m_led
# -- Skipping module m_s2p
# -- Compiling module vlg_design
# -- Skipping module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 17:37:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:37:01 on Nov 29,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:37:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=14956)
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1/vlg_design.dcp with file F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Nov 29 17:37:41 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Tue Nov 29 17:37:41 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3130.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B18D88B
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.203 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1/vlg_design.dcp with file F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Tue Nov 29 17:42:11 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Tue Nov 29 17:42:11 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B18D88B
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.203 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B18D88B
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 17:47:14 2022...
