<stg><name>adpcm_main</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="32" op_9_bw="15" op_10_bw="16" op_11_bw="15" op_12_bw="31" op_13_bw="31" op_14_bw="32" op_15_bw="32" op_16_bw="15" op_17_bw="16" op_18_bw="15" op_19_bw="31" op_20_bw="31" op_21_bw="32" op_22_bw="32" op_23_bw="15" op_24_bw="16" op_25_bw="15" op_26_bw="31" op_27_bw="31" op_28_bw="32" op_29_bw="32" op_30_bw="15" op_31_bw="16" op_32_bw="15" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32">
<![CDATA[
entry:9 %call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:10 %store_ln212 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln207"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %encoded

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %decoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %decoded

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="31" op_6_bw="31" op_7_bw="32" op_8_bw="32" op_9_bw="15" op_10_bw="16" op_11_bw="15" op_12_bw="31" op_13_bw="31" op_14_bw="32" op_15_bw="32" op_16_bw="15" op_17_bw="16" op_18_bw="15" op_19_bw="31" op_20_bw="31" op_21_bw="32" op_22_bw="32" op_23_bw="15" op_24_bw="16" op_25_bw="15" op_26_bw="31" op_27_bw="31" op_28_bw="32" op_29_bw="32" op_30_bw="15" op_31_bw="16" op_32_bw="15" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32">
<![CDATA[
entry:9 %call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln217 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_18 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:1 %icmp_ln217 = icmp_eq  i6 %i_18, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %add_ln217 = add i6 %i_18, i6 1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln217 = br i1 %icmp_ln217, void %for.inc.split, void %for.inc18.preheader

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:4 %zext_ln219 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %in_data_addr = getelementptr i32 %in_data, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="in_data_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_data_load = load i7 %in_data_addr

]]></Node>
<StgValue><ssdm name="in_data_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:7 %or_ln219 = or i7 %shl_ln, i7 1

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:8 %zext_ln219_1 = zext i7 %or_ln219

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %in_data_addr_1 = getelementptr i32 %in_data, i64 0, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="in_data_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:10 %in_data_load_1 = load i7 %in_data_addr_1

]]></Node>
<StgValue><ssdm name="in_data_load_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln212 = store i6 %add_ln217, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32">
<![CDATA[
for.inc18.preheader:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc18.preheader:1 %store_ln212 = store i6 0, i6 %i_11

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.preheader:2 %br_ln223 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_data_load = load i7 %in_data_addr

]]></Node>
<StgValue><ssdm name="in_data_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:10 %in_data_load_1 = load i7 %in_data_addr_1

]]></Node>
<StgValue><ssdm name="in_data_load_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="15" op_5_bw="32" op_6_bw="16" op_7_bw="31" op_8_bw="16" op_9_bw="31" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="16" op_17_bw="15" op_18_bw="13" op_19_bw="12" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="16" op_24_bw="31" op_25_bw="16" op_26_bw="31" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.inc.split:11 %tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:0 %zext_ln217 = zext i6 %i_18

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln218"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="15" op_5_bw="32" op_6_bw="16" op_7_bw="31" op_8_bw="16" op_9_bw="31" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="16" op_17_bw="15" op_18_bw="13" op_19_bw="12" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="16" op_24_bw="31" op_25_bw="16" op_26_bw="31" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.inc.split:11 %tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:12 %zext_ln219_2 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln219_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %encoded_addr = getelementptr i32 %encoded, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="encoded_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.split:14 %store_ln219 = store i32 %zext_ln219_2, i6 %encoded_addr

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln217 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc18:0 %i_19 = load i6 %i_11

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc18:1 %icmp_ln223 = icmp_eq  i6 %i_19, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc18:2 %add_ln223 = add i6 %i_19, i6 1

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18:3 %br_ln223 = br i1 %icmp_ln223, void %for.inc18.split, void %for.end20

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
for.inc18.split:0 %zext_ln223 = zext i6 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.split:3 %encoded_addr_1 = getelementptr i32 %encoded, i64 0, i64 %zext_ln223

]]></Node>
<StgValue><ssdm name="encoded_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc18.split:4 %encoded_load = load i6 %encoded_addr_1

]]></Node>
<StgValue><ssdm name="encoded_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.split:17 %store_ln212 = store i6 %add_ln223, i6 %i_11

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
for.end20:0 %ret_ln229 = ret

]]></Node>
<StgValue><ssdm name="ret_ln229"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc18.split:4 %encoded_load = load i6 %encoded_addr_1

]]></Node>
<StgValue><ssdm name="encoded_load"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
for.inc18.split:5 %trunc_ln225 = trunc i32 %encoded_load

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="31" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="16" op_19_bw="31" op_20_bw="16" op_21_bw="31" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="15" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.inc18.split:6 %call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="31" op_7_bw="15" op_8_bw="15" op_9_bw="16" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="16" op_19_bw="31" op_20_bw="16" op_21_bw="31" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="15" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0">
<![CDATA[
for.inc18.split:6 %call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc18.split:1 %speclooptripcount_ln224 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln224"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc18.split:2 %specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln228"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc18.split:7 %xout1_load = load i32 %xout1

]]></Node>
<StgValue><ssdm name="xout1_load"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc18.split:8 %shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_19, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="7">
<![CDATA[
for.inc18.split:9 %zext_ln226 = zext i7 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.split:10 %decoded_addr = getelementptr i32 %decoded, i64 0, i64 %zext_ln226

]]></Node>
<StgValue><ssdm name="decoded_addr"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc18.split:11 %store_ln226 = store i32 %xout1_load, i7 %decoded_addr

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc18.split:12 %xout2_load = load i32 %xout2

]]></Node>
<StgValue><ssdm name="xout2_load"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc18.split:13 %or_ln227 = or i7 %shl_ln5, i7 1

]]></Node>
<StgValue><ssdm name="or_ln227"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
for.inc18.split:14 %zext_ln227 = zext i7 %or_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.split:15 %decoded_addr_1 = getelementptr i32 %decoded, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="decoded_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc18.split:16 %store_ln227 = store i32 %xout2_load, i7 %decoded_addr_1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.split:18 %br_ln223 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
