--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
alu1_source<0>   |    2.894(R)|      SLOW  |   -0.376(R)|      SLOW  |clk_BUFGP         |   0.000|
alu1_source<1>   |    3.118(R)|      SLOW  |   -0.807(R)|      SLOW  |clk_BUFGP         |   0.000|
alu1_source<2>   |    3.001(R)|      SLOW  |   -0.521(R)|      SLOW  |clk_BUFGP         |   0.000|
alu2_source<0>   |    2.600(R)|      SLOW  |   -0.977(R)|      FAST  |clk_BUFGP         |   0.000|
alu2_source<1>   |    2.683(R)|      SLOW  |   -1.009(R)|      FAST  |clk_BUFGP         |   0.000|
alu2_source<2>   |    2.477(R)|      SLOW  |   -0.877(R)|      FAST  |clk_BUFGP         |   0.000|
alu_operation<0> |    1.935(R)|      SLOW  |   -0.165(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_operation<1> |    2.481(R)|      SLOW  |    0.246(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<0>  |    3.784(R)|      SLOW  |   -0.268(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<1>  |    5.148(R)|      SLOW  |   -0.701(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<2>  |    4.145(R)|      SLOW  |   -0.453(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<3>  |    4.187(R)|      SLOW  |   -0.096(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<4>  |    4.007(R)|      SLOW  |   -0.265(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<5>  |    4.163(R)|      SLOW  |   -0.089(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<6>  |    3.927(R)|      SLOW  |   -0.235(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<7>  |    4.163(R)|      SLOW  |   -0.355(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<8>  |    3.975(R)|      SLOW  |   -0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<9>  |    4.411(R)|      SLOW  |   -0.046(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<10> |    1.392(R)|      SLOW  |   -0.134(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<11> |    1.443(R)|      SLOW  |   -0.175(R)|      SLOW  |clk_BUFGP         |   0.000|
main_buss_in<12> |    1.190(R)|      FAST  |    0.050(R)|      SLOW  |clk_BUFGP         |   0.000|
memory2_read     |    2.137(R)|      SLOW  |    0.040(R)|      SLOW  |clk_BUFGP         |   0.000|
memory2_source<0>|    3.488(R)|      SLOW  |    0.377(R)|      SLOW  |clk_BUFGP         |   0.000|
memory2_source<1>|    3.420(R)|      SLOW  |    0.060(R)|      SLOW  |clk_BUFGP         |   0.000|
memory2_write    |    3.797(R)|      SLOW  |   -0.768(R)|      FAST  |clk_BUFGP         |   0.000|
memory3_read     |    3.011(R)|      SLOW  |   -0.870(R)|      SLOW  |clk_BUFGP         |   0.000|
memory3_source<0>|    4.863(R)|      SLOW  |   -0.219(R)|      SLOW  |clk_BUFGP         |   0.000|
memory3_source<1>|    4.492(R)|      SLOW  |   -0.052(R)|      SLOW  |clk_BUFGP         |   0.000|
memory3_write    |    4.908(R)|      SLOW  |   -1.430(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
alu1_zeroFlag    |         7.301(R)|      SLOW  |         3.854(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<0> |         8.621(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<1> |         9.017(R)|      SLOW  |         3.889(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<2> |         9.500(R)|      SLOW  |         3.716(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<3> |         9.302(R)|      SLOW  |         4.148(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<4> |         8.799(R)|      SLOW  |         3.799(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<5> |         9.583(R)|      SLOW  |         4.399(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<6> |         9.108(R)|      SLOW  |         4.093(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<7> |         9.548(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<8> |         9.624(R)|      SLOW  |         4.217(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<9> |         9.465(R)|      SLOW  |         4.427(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<10>|         9.386(R)|      SLOW  |         4.302(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<11>|         9.721(R)|      SLOW  |         4.338(R)|      FAST  |clk_BUFGP         |   0.000|
main_buss_out<12>|         9.528(R)|      SLOW  |         4.144(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.514|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
----------------+-----------------+---------+
Source Pad      |Destination Pad  |  Delay  |
----------------+-----------------+---------+
buss_output<0>  |main_buss_out<0> |    8.215|
buss_output<0>  |main_buss_out<1> |    8.519|
buss_output<0>  |main_buss_out<2> |    8.531|
buss_output<0>  |main_buss_out<3> |    8.405|
buss_output<0>  |main_buss_out<4> |    7.201|
buss_output<0>  |main_buss_out<5> |    8.629|
buss_output<0>  |main_buss_out<6> |    7.876|
buss_output<0>  |main_buss_out<7> |    7.947|
buss_output<0>  |main_buss_out<8> |    8.373|
buss_output<0>  |main_buss_out<9> |    9.112|
buss_output<0>  |main_buss_out<10>|    8.335|
buss_output<0>  |main_buss_out<11>|    8.555|
buss_output<0>  |main_buss_out<12>|    8.339|
buss_output<1>  |main_buss_out<0> |    7.676|
buss_output<1>  |main_buss_out<1> |    7.612|
buss_output<1>  |main_buss_out<2> |    7.504|
buss_output<1>  |main_buss_out<3> |    8.083|
buss_output<1>  |main_buss_out<4> |    6.693|
buss_output<1>  |main_buss_out<5> |    7.688|
buss_output<1>  |main_buss_out<6> |    7.561|
buss_output<1>  |main_buss_out<7> |    7.833|
buss_output<1>  |main_buss_out<8> |    7.877|
buss_output<1>  |main_buss_out<9> |    8.288|
buss_output<1>  |main_buss_out<10>|    7.712|
buss_output<1>  |main_buss_out<11>|    7.652|
buss_output<1>  |main_buss_out<12>|    8.154|
buss_output<2>  |main_buss_out<0> |    8.524|
buss_output<2>  |main_buss_out<1> |    8.386|
buss_output<2>  |main_buss_out<2> |    8.666|
buss_output<2>  |main_buss_out<3> |    8.937|
buss_output<2>  |main_buss_out<4> |    7.751|
buss_output<2>  |main_buss_out<5> |    8.420|
buss_output<2>  |main_buss_out<6> |    8.138|
buss_output<2>  |main_buss_out<7> |    8.020|
buss_output<2>  |main_buss_out<8> |    8.834|
buss_output<2>  |main_buss_out<9> |    9.215|
buss_output<2>  |main_buss_out<10>|    8.457|
buss_output<2>  |main_buss_out<11>|    8.546|
buss_output<2>  |main_buss_out<12>|    8.759|
main_buss_in<0> |main_buss_out<0> |    8.022|
main_buss_in<1> |main_buss_out<1> |    7.686|
main_buss_in<2> |main_buss_out<2> |    7.373|
main_buss_in<3> |main_buss_out<3> |    8.148|
main_buss_in<4> |main_buss_out<4> |    7.519|
main_buss_in<5> |main_buss_out<5> |    7.911|
main_buss_in<6> |main_buss_out<6> |    7.624|
main_buss_in<7> |main_buss_out<7> |    8.017|
main_buss_in<8> |main_buss_out<8> |    7.614|
main_buss_in<9> |main_buss_out<9> |    8.350|
main_buss_in<10>|main_buss_out<10>|    7.594|
main_buss_in<11>|main_buss_out<11>|    7.621|
main_buss_in<12>|main_buss_out<12>|    7.982|
----------------+-----------------+---------+


Analysis completed Tue Apr 17 23:34:12 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



