Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 15 11:16:57 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_clocks -file reports/clocks.rpt
| Design       : fpgaTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock                                                                                                                                                      Period(ns)  Waveform(ns)    Attributes  Sources
default_100mhz_clk                                                                                                                                         10.000      {0.000 5.000}   P           {default_100mhz_clk}
phy_rx_clk                                                                                                                                                 40.000      {0.000 20.000}  P           {phy_rx_clk}
phy_tx_clk                                                                                                                                                 40.000      {0.000 20.000}  P           {phy_tx_clk}
clk_div2_bufg_in                                                                                                                                           6.000       {0.000 3.000}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT1}
clk_out1_mmcm                                                                                                                                              6.000       {0.000 3.000}   P,G,A       {mmcm/inst/mmcm_adv_inst/CLKOUT0}
clk_out2_mmcm                                                                                                                                              5.000       {0.000 2.500}   P,G,A       {mmcm/inst/mmcm_adv_inst/CLKOUT1}
clk_out3_mmcm                                                                                                                                              50.000      {0.000 25.000}  P,G,A       {mmcm/inst/mmcm_adv_inst/CLKOUT2}
clk_out4_mmcm                                                                                                                                              40.000      {0.000 20.000}  P,G,A       {mmcm/inst/mmcm_adv_inst/CLKOUT3}
clk_pll_i                                                                                                                                                  12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT}
clkfbout_mmcm                                                                                                                                              10.000      {0.000 5.000}   P,G,A       {mmcm/inst/mmcm_adv_inst/CLKFBOUT}
freq_refclk                                                                                                                                                1.500       {0.000 0.750}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0}
iserdes_clkdiv                                                                                                                                             12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV}
iserdes_clkdiv_1                                                                                                                                           12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV}
mem_refclk                                                                                                                                                 3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1}
mmcm_ps_clk_bufg_in                                                                                                                                        24.000      {0.000 12.000}  P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0}
oserdes_clk                                                                                                                                                3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK}
oserdes_clk_1                                                                                                                                              3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK}
oserdes_clk_2                                                                                                                                              3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK}
oserdes_clk_3                                                                                                                                              3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK}
oserdes_clkdiv                                                                                                                                             12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV}
oserdes_clkdiv_1                                                                                                                                           12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV}
oserdes_clkdiv_2                                                                                                                                           6.000       {0.000 3.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV}
oserdes_clkdiv_3                                                                                                                                           6.000       {0.000 3.000}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV}
pll_clk3_out                                                                                                                                               12.000      {0.000 6.000}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3}
pll_clkfbout                                                                                                                                               6.000       {0.000 3.000}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT}
sync_pulse                                                                                                                                                 48.000      {1.312 4.312}   P,G,A       {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2}
u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK}
u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  3.000       {0.000 1.500}   P,G,A       {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK}


====================================================
Generated Clocks
====================================================

Generated Clock     : clk_div2_bufg_in
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Master Clock        : pll_clk3_out
Multiply By         : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT1}

Generated Clock     : clk_out1_mmcm
Master Source       : mmcm/inst/mmcm_adv_inst/CLKIN1
Master Clock        : default_100mhz_clk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 -2.000 -4.000}
Generated Sources   : {mmcm/inst/mmcm_adv_inst/CLKOUT0}

Generated Clock     : clk_out2_mmcm
Master Source       : mmcm/inst/mmcm_adv_inst/CLKIN1
Master Clock        : default_100mhz_clk
Multiply By         : 2
Generated Sources   : {mmcm/inst/mmcm_adv_inst/CLKOUT1}

Generated Clock     : clk_out3_mmcm
Master Source       : mmcm/inst/mmcm_adv_inst/CLKIN1
Master Clock        : default_100mhz_clk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 20.000 40.000}
Generated Sources   : {mmcm/inst/mmcm_adv_inst/CLKOUT2}

Generated Clock     : clk_out4_mmcm
Master Source       : mmcm/inst/mmcm_adv_inst/CLKIN1
Master Clock        : default_100mhz_clk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 15.000 30.000}
Generated Sources   : {mmcm/inst/mmcm_adv_inst/CLKOUT3}

Generated Clock     : clk_pll_i
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Master Clock        : pll_clk3_out
Multiply By         : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT}

Generated Clock     : clkfbout_mmcm
Master Source       : mmcm/inst/mmcm_adv_inst/CLKIN1
Master Clock        : default_100mhz_clk
Multiply By         : 1
Generated Sources   : {mmcm/inst/mmcm_adv_inst/CLKFBOUT}

Generated Clock     : freq_refclk
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Master Clock        : clk_out1_mmcm
Multiply By         : 4
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0}

Generated Clock     : iserdes_clkdiv
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
Master Clock        : u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Divide By           : 4
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV}

Generated Clock     : iserdes_clkdiv_1
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
Master Clock        : u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Divide By           : 4
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV}

Generated Clock     : mem_refclk
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Master Clock        : clk_out1_mmcm
Multiply By         : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1}

Generated Clock     : mmcm_ps_clk_bufg_in
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Master Clock        : pll_clk3_out
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 6.000 12.000}
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0}

Generated Clock     : oserdes_clk
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
Master Clock        : mem_refclk
Divide By           : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK}

Generated Clock     : oserdes_clk_1
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
Master Clock        : mem_refclk
Divide By           : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK}

Generated Clock     : oserdes_clk_2
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
Master Clock        : mem_refclk
Divide By           : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK}

Generated Clock     : oserdes_clk_3
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
Master Clock        : mem_refclk
Divide By           : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK}

Generated Clock     : oserdes_clkdiv
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
Master Clock        : oserdes_clk
Divide By           : 4
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV}

Generated Clock     : oserdes_clkdiv_1
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
Master Clock        : oserdes_clk_1
Divide By           : 4
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV}

Generated Clock     : oserdes_clkdiv_2
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
Master Clock        : oserdes_clk_2
Divide By           : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV}

Generated Clock     : oserdes_clkdiv_3
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
Master Clock        : oserdes_clk_3
Divide By           : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV}

Generated Clock     : pll_clk3_out
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Master Clock        : clk_out1_mmcm
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 3.000 6.000}
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3}

Generated Clock     : pll_clkfbout
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Master Clock        : clk_out1_mmcm
Multiply By         : 1
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT}

Generated Clock     : sync_pulse
Master Source       : ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Master Clock        : clk_out1_mmcm
Edges               : {1 2 3}
Edge Shifts(ns)     : {1.312 1.313 43.312}
Generated Sources   : {ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2}

Generated Clock     : u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
Master Clock        : freq_refclk
Divide By           : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK}

Generated Clock     : u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Master Source       : ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
Master Clock        : freq_refclk
Divide By           : 2
Generated Sources   : {ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK}



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================

Clock               Jitter(ns)
default_100mhz_clk  0.010

