define_attribute {p:gpio[1]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:gpio[1]} {PAP_IO_LOC} {T12}
define_attribute {p:gpio[1]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:gpio[1]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:gpio[1]} {PAP_IO_DRIVE} {8}
define_attribute {p:gpio[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:gpio[1]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:gpio[0]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:gpio[0]} {PAP_IO_LOC} {U12}
define_attribute {p:gpio[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:gpio[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:gpio[0]} {PAP_IO_DRIVE} {8}
define_attribute {p:gpio[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:gpio[0]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:halted_ind} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:halted_ind} {PAP_IO_LOC} {B3}
define_attribute {p:halted_ind} {PAP_IO_VCCIO} {3.3}
define_attribute {p:halted_ind} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:halted_ind} {PAP_IO_DRIVE} {8}
define_attribute {p:halted_ind} {PAP_IO_NONE} {TRUE}
define_attribute {p:halted_ind} {PAP_IO_SLEW} {SLOW}
define_attribute {p:over} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:over} {PAP_IO_LOC} {A2}
define_attribute {p:over} {PAP_IO_VCCIO} {3.3}
define_attribute {p:over} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:over} {PAP_IO_DRIVE} {8}
define_attribute {p:over} {PAP_IO_NONE} {TRUE}
define_attribute {p:over} {PAP_IO_SLEW} {SLOW}
define_attribute {p:spi_clk} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:spi_clk} {PAP_IO_LOC} {R11}
define_attribute {p:spi_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_clk} {PAP_IO_DRIVE} {8}
define_attribute {p:spi_clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_clk} {PAP_IO_SLEW} {SLOW}
define_attribute {p:spi_mosi} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:spi_mosi} {PAP_IO_LOC} {W10}
define_attribute {p:spi_mosi} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_mosi} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_mosi} {PAP_IO_DRIVE} {8}
define_attribute {p:spi_mosi} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_mosi} {PAP_IO_SLEW} {SLOW}
define_attribute {p:spi_ss} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:spi_ss} {PAP_IO_LOC} {Y10}
define_attribute {p:spi_ss} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_ss} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_ss} {PAP_IO_DRIVE} {8}
define_attribute {p:spi_ss} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_ss} {PAP_IO_SLEW} {SLOW}
define_attribute {p:succ} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:succ} {PAP_IO_LOC} {B2}
define_attribute {p:succ} {PAP_IO_VCCIO} {3.3}
define_attribute {p:succ} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:succ} {PAP_IO_DRIVE} {8}
define_attribute {p:succ} {PAP_IO_NONE} {TRUE}
define_attribute {p:succ} {PAP_IO_SLEW} {SLOW}
define_attribute {p:uart_tx_pin} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:uart_tx_pin} {PAP_IO_LOC} {R9}
define_attribute {p:uart_tx_pin} {PAP_IO_VCCIO} {3.3}
define_attribute {p:uart_tx_pin} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:uart_tx_pin} {PAP_IO_DRIVE} {8}
define_attribute {p:uart_tx_pin} {PAP_IO_NONE} {TRUE}
define_attribute {p:uart_tx_pin} {PAP_IO_SLEW} {SLOW}
define_attribute {p:clk} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:clk} {PAP_IO_LOC} {P20}
define_attribute {p:clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:rst} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:rst} {PAP_IO_LOC} {K18}
define_attribute {p:rst} {PAP_IO_VCCIO} {3.3}
define_attribute {p:rst} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:rst} {PAP_IO_NONE} {TRUE}
define_attribute {p:spi_miso} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:spi_miso} {PAP_IO_LOC} {T11}
define_attribute {p:spi_miso} {PAP_IO_VCCIO} {3.3}
define_attribute {p:spi_miso} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:spi_miso} {PAP_IO_NONE} {TRUE}
define_attribute {p:uart_debug_pin} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:uart_debug_pin} {PAP_IO_LOC} {L15}
define_attribute {p:uart_debug_pin} {PAP_IO_VCCIO} {3.3}
define_attribute {p:uart_debug_pin} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:uart_debug_pin} {PAP_IO_NONE} {TRUE}
define_attribute {p:uart_rx_pin} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:uart_rx_pin} {PAP_IO_LOC} {R8}
define_attribute {p:uart_rx_pin} {PAP_IO_VCCIO} {3.3}
define_attribute {p:uart_rx_pin} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:uart_rx_pin} {PAP_IO_NONE} {TRUE}
create_clock -name {clk} [get_ports {clk}] -period {20.000} -waveform {0.000 10.000}
