

================================================================
== Vivado HLS Report for 'pooling2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Thu Aug 11 23:24:56 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.835 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30421|    30421| 0.152 ms | 0.152 ms |  30421|  30421|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    30420|    30420|      2028|          -|          -|    15|    no    |
        | + Loop 1.1      |     1020|     1020|        34|          -|          -|    30|    no    |
        |  ++ Loop 1.1.1  |       32|       32|         1|          -|          -|    32|    no    |
        | + Loop 1.2      |     1005|     1005|        67|          -|          -|    15|    no    |
        |  ++ Loop 1.2.1  |       32|       32|         1|          -|          -|    32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      465|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|        8|     0|
|Multiplexer          |        -|      -|        -|      717|     -|
|Register             |        -|      -|      104|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      136|     1190|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |memory2_V_U    |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbll  |        0|  32|   8|    0|    32|   16|     1|          512|
    |memory1_0_V_U  |pooling2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_mebnm  |        1|   0|   0|    0|   480|   16|     1|         7680|
    |memory1_1_V_U  |pooling2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_mebnm  |        1|   0|   0|    0|   480|   16|     1|         7680|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                              |        2|  32|   8|    0|   992|   48|     3|        15872|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_1139_p2    |     +    |      0|  0|  10|          10|          10|
    |i_fu_1079_p2            |     +    |      0|  0|   6|           4|           1|
    |j_1_fu_1156_p2          |     +    |      0|  0|   6|           4|           1|
    |j_fu_1091_p2            |     +    |      0|  0|   6|           5|           1|
    |k_1_fu_1129_p2          |     +    |      0|  0|   6|           6|           1|
    |k_fu_1168_p2            |     +    |      0|  0|   6|           6|           1|
    |ap_block_state4         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_1026_p2          |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_1040_p2          |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_1058_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln628_fu_1073_p2   |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln630_fu_1085_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln631_fu_1123_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln646_fu_1150_p2   |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln647_fu_1162_p2   |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10        |    or    |      0|  0|   2|           1|           1|
    |or_ln203_10_fu_1343_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_11_fu_1358_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_12_fu_1373_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_13_fu_1388_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_14_fu_1403_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_15_fu_1418_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_16_fu_1433_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_17_fu_1448_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_18_fu_1463_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_19_fu_1478_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_1_fu_1208_p2   |    or    |      0|  0|   9|           9|           2|
    |or_ln203_20_fu_1493_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_21_fu_1508_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_22_fu_1523_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_23_fu_1538_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_24_fu_1553_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_25_fu_1568_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_26_fu_1583_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_27_fu_1598_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_28_fu_1613_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_29_fu_1628_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_2_fu_1223_p2   |    or    |      0|  0|   9|           9|           2|
    |or_ln203_30_fu_1643_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_3_fu_1238_p2   |    or    |      0|  0|   9|           9|           3|
    |or_ln203_4_fu_1253_p2   |    or    |      0|  0|   9|           9|           3|
    |or_ln203_5_fu_1268_p2   |    or    |      0|  0|   9|           9|           3|
    |or_ln203_6_fu_1283_p2   |    or    |      0|  0|   9|           9|           3|
    |or_ln203_7_fu_1298_p2   |    or    |      0|  0|   9|           9|           4|
    |or_ln203_8_fu_1313_p2   |    or    |      0|  0|   9|           9|           4|
    |or_ln203_9_fu_1328_p2   |    or    |      0|  0|   9|           9|           4|
    |or_ln203_fu_1193_p2     |    or    |      0|  0|   9|           9|           1|
    |grp_fu_1032_p3          |  select  |      0|  0|  16|           1|          16|
    |grp_fu_1046_p3          |  select  |      0|  0|  16|           1|          16|
    |res_V_V_din             |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 465|         394|         265|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  177|         40|    1|         40|
    |ap_done               |    9|          2|    1|          2|
    |data_V_V_blk_n        |    9|          2|    1|          2|
    |i_0_reg_970           |    9|          2|    4|          8|
    |j7_0_reg_1003         |    9|          2|    4|          8|
    |j_0_reg_981           |    9|          2|    5|         10|
    |k8_0_reg_1015         |    9|          2|    6|         12|
    |k_0_reg_992           |    9|          2|    6|         12|
    |memory1_0_V_address0  |  153|         34|    9|        306|
    |memory1_1_V_address0  |  153|         34|    9|        306|
    |memory2_V_address0    |  153|         34|    5|        170|
    |real_start            |    9|          2|    1|          2|
    |res_V_V_blk_n         |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  717|        160|   53|        880|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  39|   0|   39|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_0_reg_970           |   4|   0|    4|          0|
    |i_reg_1821            |   4|   0|    4|          0|
    |j7_0_reg_1003         |   4|   0|    4|          0|
    |j_0_reg_981           |   5|   0|    5|          0|
    |j_1_reg_1854          |   4|   0|    4|          0|
    |j_reg_1829            |   5|   0|    5|          0|
    |k8_0_reg_1015         |   6|   0|    6|          0|
    |k_0_reg_992           |   6|   0|    6|          0|
    |reg_1054              |  16|   0|   16|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |tmp_1_reg_1867        |   4|   0|    9|          5|
    |trunc_ln203_reg_1834  |   1|   0|    1|          0|
    |zext_ln631_reg_1838   |   4|   0|   10|          6|
    +----------------------+----+----+-----+-----------+
    |Total                 | 104|   0|  115|         11|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config8> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

