
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.239643                       # Number of seconds simulated
sim_ticks                                2239642618500                       # Number of ticks simulated
final_tick                               2239642618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173808                       # Simulator instruction rate (inst/s)
host_op_rate                                   286215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              778533895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2876.74                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533602112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533701664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532085216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532085216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16675066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16678177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16627663                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16627663                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              44450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238253241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238297691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         44450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            44450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       237575947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            237575947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       237575947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             44450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238253241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475873638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16678177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16627663                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16678177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16627663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067382720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534625984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533701664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532085216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8274117                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        15366                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1044148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521990                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2239629600500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16678177                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16627663                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16677854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2013941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    795.459601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   609.777562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.665356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       247254     12.28%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61546      3.06%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63268      3.14%     18.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81841      4.06%     22.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70499      3.50%     26.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54511      2.71%     28.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        65819      3.27%     32.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        85415      4.24%     36.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1283788     63.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2013941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.986803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.905006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.055823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521391    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.206474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515838     98.93%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5505      1.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521398                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122739803750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435449585000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83389275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7359.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26109.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       476.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15325948                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7691497                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67244.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7627314240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4161729000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65049418200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27067128480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146282198400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         613985618925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         805198449750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1669371856995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.376014                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1328091803000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   74786400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  836759020750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7598079720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4145777625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65037850800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27063752400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         146282198400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         608381850600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         810114036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1668623545545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            745.041893                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1336299581750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   74786400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  828551242000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4479285237                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4479285237                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16848974                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.929825                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254824562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16849998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.123121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         435815500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.929825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2190246478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2190246478                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157037578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157037578                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97786984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97786984                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254824562                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254824562                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254824562                       # number of overall hits
system.cpu.dcache.overall_hits::total       254824562                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       176812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        176812                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16673186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16673186                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16849998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16849998                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16849998                       # number of overall misses
system.cpu.dcache.overall_misses::total      16849998                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8855635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8855635500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1300299074500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1300299074500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1309154710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1309154710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1309154710000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1309154710000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145668                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062023                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50085.036649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50085.036649                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77987.438903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77987.438903                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77694.650765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77694.650765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77694.650765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77694.650765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16772264                       # number of writebacks
system.cpu.dcache.writebacks::total          16772264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       176812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       176812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16673186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16673186                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16849998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16849998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16849998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16849998                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8678823500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8678823500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1283625888500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1283625888500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1292304712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1292304712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1292304712000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1292304712000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49085.036649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49085.036649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76987.438903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76987.438903                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76694.650765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76694.650765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76694.650765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76694.650765                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              5684                       # number of replacements
system.cpu.icache.tags.tagsinuse          1453.583188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675345514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8148                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          82884.820079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1453.583188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.354879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.354879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         675361810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        675361810                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675345514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675345514                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675345514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675345514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675345514                       # number of overall hits
system.cpu.icache.overall_hits::total       675345514                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8148                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8148                       # number of overall misses
system.cpu.icache.overall_misses::total          8148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    318263500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318263500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    318263500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318263500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    318263500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318263500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39060.321551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39060.321551                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 39060.321551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39060.321551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 39060.321551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39060.321551                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         5684                       # number of writebacks
system.cpu.icache.writebacks::total              5684                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8148                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8148                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    310115500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    310115500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    310115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    310115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    310115500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    310115500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 38060.321551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38060.321551                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 38060.321551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38060.321551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 38060.321551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38060.321551                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16648646                       # number of replacements
system.l2.tags.tagsinuse                 31880.069521                       # Cycle average of tags in use
system.l2.tags.total_refs                      341473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16681103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.020471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25500.694980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        212.528704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6166.845836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.778219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.188197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972903                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990509                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67067093                       # Number of tag accesses
system.l2.tags.data_accesses                 67067093                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16772264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16772264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5684                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              82933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82933                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            5037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5037                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          91999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             91999                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  5037                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                174932                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179969                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5037                       # number of overall hits
system.l2.overall_hits::cpu.data               174932                       # number of overall hits
system.l2.overall_hits::total                  179969                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16590253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16590253                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3111                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        84813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84813                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16675066                       # number of demand (read+write) misses
system.l2.demand_misses::total               16678177                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3111                       # number of overall misses
system.l2.overall_misses::cpu.data           16675066                       # number of overall misses
system.l2.overall_misses::total              16678177                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257745313000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257745313000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    245005000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245005000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7447615500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7447615500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     245005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1265192928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1265437933500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    245005000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1265192928500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1265437933500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16772264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16772264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5684                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16673186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16673186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         8148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       176812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        176812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8148                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16849998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16858146                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8148                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16849998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16858146                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995026                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.381811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.381811                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.479679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479679                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.381811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.989618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989325                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.381811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.989618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989325                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75812.304550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75812.304550                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78754.419801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78754.419801                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87812.192706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87812.192706                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78754.419801                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75873.338582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75873.875994                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78754.419801                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75873.338582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75873.875994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16627663                       # number of writebacks
system.l2.writebacks::total                  16627663                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2830                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2830                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16590253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16590253                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3111                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        84813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84813                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16675066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16678177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16675066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16678177                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091842783000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091842783000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    213895000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213895000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6599485500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6599485500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    213895000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1098442268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1098656163500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    213895000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1098442268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1098656163500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.381811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.381811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.479679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479679                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.381811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.989618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989325                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.381811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.989618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989325                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65812.304550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65812.304550                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68754.419801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68754.419801                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77812.192706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77812.192706                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68754.419801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65873.338582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65873.875994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68754.419801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65873.338582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65873.875994                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              87924                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16627663                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15366                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16590253                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16590253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87924                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49999383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49999383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49999383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065786880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065786880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065786880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33321206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33321206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33321206                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66576560500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54456216000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33712804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16854658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8447                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            184960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33399927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16673186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16673186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       176812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50548970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50570950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       442624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075912384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1076355008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16648646                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33506792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33498345     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8447      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33506792                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25245376000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8148000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16849998000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
