module p_SSYNC2DO_C_PP(clk, d, clr_, q);
  input clk;
  input clr_;
  input d;
  reg d0;
  output q;
  reg q;
  always @(posedge clk or negedge clr_)
    if (!clr_)
      q <= 1'b0;
    else
      q <= d0;
  always @(posedge clk or negedge clr_)
    if (!clr_)
      d0 <= 1'b0;
    else
      d0 <= d;
endmodule
