// Seed: 145749495
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wor id_5, id_6;
  supply0 id_7 = id_2;
  id_8(
      id_4, 1, id_7, 1'b0
  );
  assign id_1 = 1;
  id_9(
      1, id_4, 1'h0, id_5(1, id_4) - 1
  );
  wire id_10;
  assign id_3 = id_5;
  integer id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    output tri1 id_3,
    output supply0 id_4,
    output wand id_5,
    input wand id_6,
    output wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    output tri1 id_10,
    output logic id_11,
    output uwire id_12,
    input wire id_13,
    output wand id_14,
    input supply1 id_15
);
  always id_11 <= 1;
  assign id_14 = id_6;
  wire id_17;
  wire id_18;
  id_19(
      id_7
  ); module_0(
      id_18, id_17, id_17
  );
  wire id_20, id_21;
  assign id_3 = id_6;
endmodule
