{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504537777737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504537777739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 17:09:37 2017 " "Processing started: Mon Sep  4 17:09:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504537777739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537777739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DRFM -c DRFM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DRFM -c DRFM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537777740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504537778550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504537778550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scaler " "Found entity 1: Scaler" {  } { { "Scaler.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file Arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arbiter " "Found entity 1: Arbiter" {  } { { "Arbiter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/NCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Frequency_Shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file Frequency_Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Shifter " "Found entity 1: Frequency_Shifter" {  } { { "Frequency_Shifter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/myQsys/synthesis/myQsys.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/myQsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys " "Found entity 1: myQsys" {  } { { "Qsys/myQsys/synthesis/myQsys.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/myQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: myQsys_new_sdram_controller_0_input_efifo_module" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795433 ""} { "Info" "ISGN_ENTITY_NAME" "2 myQsys_new_sdram_controller_0 " "Found entity 2: myQsys_new_sdram_controller_0" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myQsys_new_sdram_controller_0_test_component.v(236) " "Verilog HDL warning at myQsys_new_sdram_controller_0_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504537795434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myQsys_new_sdram_controller_0_test_component.v(237) " "Verilog HDL warning at myQsys_new_sdram_controller_0_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504537795434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys_new_sdram_controller_0_test_component_ram_module " "Found entity 1: myQsys_new_sdram_controller_0_test_component_ram_module" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795435 ""} { "Info" "ISGN_ENTITY_NAME" "2 myQsys_new_sdram_controller_0_test_component " "Found entity 2: myQsys_new_sdram_controller_0_test_component" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAMRAMAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAMRAMAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMRAMAM " "Found entity 1: RAMRAMAM" {  } { { "RAM/RAMRAMAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VirtualJTAG_MM_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file VirtualJTAG_MM_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 VirtualJTAG_MM_Write " "Found entity 1: VirtualJTAG_MM_Write" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Seven_Seg_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myQsys.v 1 1 " "Found 1 design units, including 1 entities, in source file myQsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys " "Found entity 1: myQsys" {  } { { "myQsys.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DRFM.v 1 1 " "Found 1 design units, including 1 entities, in source file DRFM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM/Sine_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM/Sine_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sine_LUT " "Found entity 1: Sine_LUT" {  } { { "ROM/Sine_LUT.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready Arbiter.v(41) " "Verilog HDL Implicit Net warning at Arbiter.v(41): created implicit net for \"ready\"" {  } { { "Arbiter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795445 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504537795448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504537795448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504537795448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504537795450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504537795515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:my_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:my_PLL\"" {  } { { "DRFM.v" "my_PLL" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:my_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:my_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:my_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:my_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 64 " "Parameter \"clk2_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795695 ""}  } { { "PLL/PLL.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537795695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537795746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:my_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:my_Controller\"" {  } { { "DRFM.v" "my_Controller" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795777 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Read_WriteData Controller.v(53) " "Verilog HDL warning at Controller.v(53): object Read_WriteData used but never assigned" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1504537795778 "|PWM|Controller:my_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Read_WriteData 0 Controller.v(53) " "Net \"Read_WriteData\" at Controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1504537795783 "|PWM|Controller:my_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualJTAG_MM_Write Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write " "Elaborating entity \"VirtualJTAG_MM_Write\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\"" {  } { { "Controller.v" "my_VirtualJTAG_MM_Write" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JTAG_Busy VirtualJTAG_MM_Write.v(159) " "Verilog HDL or VHDL warning at VirtualJTAG_MM_Write.v(159): object \"JTAG_Busy\" assigned a value but never read" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504537795800 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TDO VirtualJTAG_MM_Write.v(201) " "Verilog HDL Always Construct warning at VirtualJTAG_MM_Write.v(201): inferring latch(es) for variable \"TDO\", which holds its previous value in one or more paths through the always construct" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 201 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504537795802 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDO VirtualJTAG_MM_Write.v(201) " "Inferred latch for \"TDO\" at VirtualJTAG_MM_Write.v(201)" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537795810 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "virtual_jtag_0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537795838 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537795838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537795853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "altsyncram_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537796877 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537796877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgl1 " "Found entity 1: altsyncram_sgl1" {  } { { "db/altsyncram_sgl1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_sgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537796921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537796921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgl1 Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated " "Elaborating entity \"altsyncram_sgl1\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "VirtualJTAG_MM_Write.v" "Seven_Seg_Driver_inst" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys Controller:my_Controller\|myQsys:my_myQsys " "Elaborating entity \"myQsys\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\"" {  } { { "Controller.v" "my_myQsys" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys_new_sdram_controller_0 Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"myQsys_new_sdram_controller_0\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "myQsys.v" "new_sdram_controller_0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537796945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys_new_sdram_controller_0_input_efifo_module Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"myQsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "the_myQsys_new_sdram_controller_0_input_efifo_module" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\"" {  } { { "myQsys.v" "rst_controller" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMRAMAM Controller:my_Controller\|RAMRAMAM:my_RAM " "Elaborating entity \"RAMRAMAM\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\"" {  } { { "Controller.v" "my_RAM" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAMRAMAM.v" "altsyncram_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAMRAMAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797106 ""}  } { { "RAM/RAMRAMAM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537797106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpn1 " "Found entity 1: altsyncram_tpn1" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_tpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpn1 Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\|altsyncram_tpn1:auto_generated " "Elaborating entity \"altsyncram_tpn1\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\|altsyncram_tpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbiter Controller:my_Controller\|Arbiter:my_Arbiter " "Elaborating entity \"Arbiter\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\"" {  } { { "Controller.v" "my_Arbiter" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Arbiter.v(61) " "Verilog HDL assignment warning at Arbiter.v(61): truncated value with size 33 to match size of target (32)" {  } { { "Arbiter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504537797170 "|PWM|Controller:my_Controller|Arbiter:my_Arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO " "Elaborating entity \"NCO\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\"" {  } { { "Arbiter.v" "my_NCO" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sine_LUT Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT " "Elaborating entity \"Sine_LUT\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\"" {  } { { "NCO.v" "my_Sine_LUT" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/NCO.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\"" {  } { { "ROM/Sine_LUT.v" "altsyncram_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\"" {  } { { "ROM/Sine_LUT.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Matlab scripts/sin.mif " "Parameter \"init_file\" = \"./Matlab scripts/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797237 ""}  } { { "ROM/Sine_LUT.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537797237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck22 " "Found entity 1: altsyncram_ck22" {  } { { "db/altsyncram_ck22.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_ck22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ck22 Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated " "Elaborating entity \"altsyncram_ck22\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797287 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./Matlab scripts/sin.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./Matlab scripts/sin.mif -- setting all initial values to 0" {  } { { "ROM/Sine_LUT.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v" 94 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1504537797293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Shifter Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter " "Elaborating entity \"Frequency_Shifter\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\"" {  } { { "Arbiter.v" "my_Frequency_Shifter" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Controller:my_Controller\|Arbiter:my_Arbiter\|Adder:my_Adder " "Elaborating entity \"Adder\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|Adder:my_Adder\"" {  } { { "Arbiter.v" "my_Adder" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scaler Controller:my_Controller\|Scaler:my_Scaler " "Elaborating entity \"Scaler\" for hierarchy \"Controller:my_Controller\|Scaler:my_Scaler\"" {  } { { "Controller.v" "my_Scaler" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO Controller:my_Controller\|FIFO:my_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\"" {  } { { "Controller.v" "my_FIFO" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO/FIFO.v" "scfifo_component" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537797698 ""}  } { { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537797698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d21 " "Found entity 1: scfifo_8d21" {  } { { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d21 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated " "Elaborating entity \"scfifo_8d21\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fj21 " "Found entity 1: a_dpfifo_fj21" {  } { { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fj21 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo " "Elaborating entity \"a_dpfifo_fj21\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\"" {  } { { "db/scfifo_8d21.tdf" "dpfifo" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_fefifo_t7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state " "Elaborating entity \"a_fefifo_t7f\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_fj21.tdf" "fifo_state" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_437.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_437.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_437 " "Found entity 1: cntr_437" {  } { { "db/cntr_437.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_437.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_437 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_437:count_usedw " "Elaborating entity \"cntr_437\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_437:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_fefifo_t7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2m1 " "Found entity 1: altsyncram_g2m1" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2m1 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram " "Elaborating entity \"altsyncram_g2m1\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\"" {  } { { "db/a_dpfifo_fj21.tdf" "FIFOram" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2b " "Found entity 1: cntr_o2b" {  } { { "db/cntr_o2b.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_o2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537797955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537797955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2b Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|cntr_o2b:rd_ptr_count " "Elaborating entity \"cntr_o2b\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|cntr_o2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_fj21.tdf" "rd_ptr_count" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537797955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_go14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_go14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_go14 " "Found entity 1: altsyncram_go14" {  } { { "db/altsyncram_go14.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_go14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537800831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537800831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lth " "Found entity 1: cntr_lth" {  } { { "db/cntr_lth.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_lth.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537801698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537801698 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537802303 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504537802665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.09.04.17:10:09 Progress: Loading sld6e24906c/alt_sld_fab_wrapper_hw.tcl " "2017.09.04.17:10:09 Progress: Loading sld6e24906c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537809437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537813536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537813766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537815491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537815673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537815866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537816078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537816086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537816086 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504537816821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6e24906c/alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817500 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537817599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537817599 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[0\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 40 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[1\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 70 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[2\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 100 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[3\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 130 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[4\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 160 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[5\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 190 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[6\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 220 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[7\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 250 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[8\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 280 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[9\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 310 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[10\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 340 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[11\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 370 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[12\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 400 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[13\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 430 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[14\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 460 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[15\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 490 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[16\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 520 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[17\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 550 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[18\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 580 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[19\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 610 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[20\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 640 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[21\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 670 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[22\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 700 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[23\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 730 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1000 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[33\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1030 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1060 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[35\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1090 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[36\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1120 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[37\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1150 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[38\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1180 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[39\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1210 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[40\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1240 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[41\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1270 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[42\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1300 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[43\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1330 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[44\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1360 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[45\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1390 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[46\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1420 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[47\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1450 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[48\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1480 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[49\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1510 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[50\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1540 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[51\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1570 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[52\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1600 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[53\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1630 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[54\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1660 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[55\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1690 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[56\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1720 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[57\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1750 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[58\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1780 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[59\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1810 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[60\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1840 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[61\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1870 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[62\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1900 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[63\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf" 1930 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537819002 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1504537819002 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1504537819002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult0\"" {  } { { "Frequency_Shifter.v" "Mult0" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537820421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult1\"" {  } { { "Frequency_Shifter.v" "Mult1" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537820421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Scaler:my_Scaler\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Scaler:my_Scaler\|Mult2\"" {  } { { "Scaler.v" "Mult2" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537820421 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1504537820421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0\"" {  } { { "Frequency_Shifter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537820467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0 " "Instantiated megafunction \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820468 ""}  } { { "Frequency_Shifter.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537820468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgs " "Found entity 1: mult_rgs" {  } { { "db/mult_rgs.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_rgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537820527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537820527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2\"" {  } { { "Scaler.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537820555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2 " "Instantiated megafunction \"Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 48 " "Parameter \"LPM_WIDTHA\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504537820555 ""}  } { { "Scaler.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504537820555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6os " "Found entity 1: mult_6os" {  } { { "db/mult_6os.tdf" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_6os.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504537820598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537820598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1504537823417 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "86 " "Ignored 86 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "86 " "Ignored 86 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1504537823537 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1504537823537 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 442 -1 0 } } { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 356 -1 0 } } { "Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504537823547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1504537823548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Clock_Enable VCC " "Pin \"OP_DRAM_Clock_Enable\" is stuck at VCC" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504537823856 "|PWM|OP_DRAM_Clock_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[0\] GND " "Pin \"OP_DRAM_Data_Mask\[0\]\" is stuck at GND" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504537823856 "|PWM|OP_DRAM_Data_Mask[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[1\] GND " "Pin \"OP_DRAM_Data_Mask\[1\]\" is stuck at GND" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504537823856 "|PWM|OP_DRAM_Data_Mask[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504537823856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537824009 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1504537824963 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504537825216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1504537825216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537826276 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504537829741 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1504537829741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537829918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/output_files/DRFM.map.smsg " "Generated suppressed messages file /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/output_files/DRFM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537830885 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 507 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 507 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1504537833230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504537833459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504537833459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "DRFM.v" "" { Text "/home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504537834633 "|PWM|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1504537834633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5433 " "Implemented 5433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5025 " "Implemented 5025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_RAMS" "278 " "Implemented 278 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1504537834634 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1504537834634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504537834634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504537834689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 17:10:34 2017 " "Processing ended: Mon Sep  4 17:10:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504537834689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504537834689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504537834689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504537834689 ""}
