// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/13/2020 19:27:48"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module dpsd_simu (
	dds_fir_out,
	clk,
	fre_w,
	pha_w);
output 	[11:0] dds_fir_out;
input 	clk;
input 	[27:0] fre_w;
input 	[9:0] pha_w;

// Design Ports Information
// dds_fir_out[0]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[2]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[3]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[4]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[5]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[6]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[7]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[8]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[9]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[10]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dds_fir_out[11]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[1]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[2]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[3]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[4]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[5]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[6]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[7]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[8]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pha_w[9]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[16]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[15]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[14]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[13]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[12]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[11]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[10]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[9]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[8]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[7]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[5]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[4]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[3]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[2]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[17]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[18]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[19]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[20]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[21]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[22]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[23]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[24]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[25]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[26]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fre_w[27]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pha_w[0]~input_o ;
wire \pha_w[1]~input_o ;
wire \pha_w[2]~input_o ;
wire \pha_w[3]~input_o ;
wire \pha_w[4]~input_o ;
wire \pha_w[5]~input_o ;
wire \pha_w[6]~input_o ;
wire \pha_w[7]~input_o ;
wire \pha_w[8]~input_o ;
wire \pha_w[9]~input_o ;
wire \dds_fir_out[0]~output_o ;
wire \dds_fir_out[1]~output_o ;
wire \dds_fir_out[2]~output_o ;
wire \dds_fir_out[3]~output_o ;
wire \dds_fir_out[4]~output_o ;
wire \dds_fir_out[5]~output_o ;
wire \dds_fir_out[6]~output_o ;
wire \dds_fir_out[7]~output_o ;
wire \dds_fir_out[8]~output_o ;
wire \dds_fir_out[9]~output_o ;
wire \dds_fir_out[10]~output_o ;
wire \dds_fir_out[11]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \fre_w[16]~input_o ;
wire \ddsi0|reg_Fword[16]~feeder_combout ;
wire \fre_w[15]~input_o ;
wire \ddsi0|reg_Fword[15]~feeder_combout ;
wire \fre_w[14]~input_o ;
wire \ddsi0|reg_Fword[14]~feeder_combout ;
wire \fre_w[13]~input_o ;
wire \ddsi0|reg_Fword[13]~feeder_combout ;
wire \fre_w[12]~input_o ;
wire \fre_w[11]~input_o ;
wire \ddsi0|reg_Fword[11]~feeder_combout ;
wire \fre_w[10]~input_o ;
wire \ddsi0|reg_Fword[10]~feeder_combout ;
wire \fre_w[9]~input_o ;
wire \ddsi0|reg_Fword[9]~feeder_combout ;
wire \fre_w[8]~input_o ;
wire \fre_w[7]~input_o ;
wire \ddsi0|reg_Fword[7]~feeder_combout ;
wire \fre_w[6]~input_o ;
wire \ddsi0|reg_Fword[6]~feeder_combout ;
wire \fre_w[5]~input_o ;
wire \ddsi0|reg_Fword[5]~feeder_combout ;
wire \fre_w[4]~input_o ;
wire \ddsi0|reg_Fword[4]~feeder_combout ;
wire \fre_w[3]~input_o ;
wire \fre_w[2]~input_o ;
wire \ddsi0|reg_Fword[2]~feeder_combout ;
wire \fre_w[1]~input_o ;
wire \fre_w[0]~input_o ;
wire \ddsi0|reg_Fword[0]~feeder_combout ;
wire \ddsi0|address_reg[0]~28_combout ;
wire \ddsi0|address_reg[0]~29 ;
wire \ddsi0|address_reg[1]~30_combout ;
wire \ddsi0|address_reg[1]~31 ;
wire \ddsi0|address_reg[2]~32_combout ;
wire \ddsi0|address_reg[2]~33 ;
wire \ddsi0|address_reg[3]~34_combout ;
wire \ddsi0|address_reg[3]~35 ;
wire \ddsi0|address_reg[4]~36_combout ;
wire \ddsi0|address_reg[4]~37 ;
wire \ddsi0|address_reg[5]~38_combout ;
wire \ddsi0|address_reg[5]~39 ;
wire \ddsi0|address_reg[6]~40_combout ;
wire \ddsi0|address_reg[6]~41 ;
wire \ddsi0|address_reg[7]~42_combout ;
wire \ddsi0|address_reg[7]~43 ;
wire \ddsi0|address_reg[8]~44_combout ;
wire \ddsi0|address_reg[8]~45 ;
wire \ddsi0|address_reg[9]~46_combout ;
wire \ddsi0|address_reg[9]~47 ;
wire \ddsi0|address_reg[10]~48_combout ;
wire \ddsi0|address_reg[10]~49 ;
wire \ddsi0|address_reg[11]~50_combout ;
wire \ddsi0|address_reg[11]~51 ;
wire \ddsi0|address_reg[12]~52_combout ;
wire \ddsi0|address_reg[12]~53 ;
wire \ddsi0|address_reg[13]~54_combout ;
wire \ddsi0|address_reg[13]~55 ;
wire \ddsi0|address_reg[14]~56_combout ;
wire \ddsi0|address_reg[14]~57 ;
wire \ddsi0|address_reg[15]~58_combout ;
wire \ddsi0|address_reg[15]~59 ;
wire \ddsi0|address_reg[16]~60_combout ;
wire \fre_w[17]~input_o ;
wire \ddsi0|reg_Fword[17]~feeder_combout ;
wire \ddsi0|address_reg[16]~61 ;
wire \ddsi0|address_reg[17]~62_combout ;
wire \fre_w[18]~input_o ;
wire \ddsi0|reg_Fword[18]~feeder_combout ;
wire \ddsi0|address_reg[17]~63 ;
wire \ddsi0|address_reg[18]~64_combout ;
wire \fre_w[19]~input_o ;
wire \ddsi0|reg_Fword[19]~feeder_combout ;
wire \ddsi0|address_reg[18]~65 ;
wire \ddsi0|address_reg[19]~66_combout ;
wire \fre_w[20]~input_o ;
wire \ddsi0|address_reg[19]~67 ;
wire \ddsi0|address_reg[20]~68_combout ;
wire \fre_w[21]~input_o ;
wire \ddsi0|reg_Fword[21]~feeder_combout ;
wire \ddsi0|address_reg[20]~69 ;
wire \ddsi0|address_reg[21]~70_combout ;
wire \fre_w[22]~input_o ;
wire \ddsi0|address_reg[21]~71 ;
wire \ddsi0|address_reg[22]~72_combout ;
wire \fre_w[23]~input_o ;
wire \ddsi0|reg_Fword[23]~feeder_combout ;
wire \ddsi0|address_reg[22]~73 ;
wire \ddsi0|address_reg[23]~74_combout ;
wire \fre_w[24]~input_o ;
wire \ddsi0|address_reg[23]~75 ;
wire \ddsi0|address_reg[24]~76_combout ;
wire \fre_w[25]~input_o ;
wire \ddsi0|reg_Fword[25]~feeder_combout ;
wire \ddsi0|address_reg[24]~77 ;
wire \ddsi0|address_reg[25]~78_combout ;
wire \fre_w[26]~input_o ;
wire \ddsi0|address_reg[25]~79 ;
wire \ddsi0|address_reg[26]~80_combout ;
wire \fre_w[27]~input_o ;
wire \ddsi0|reg_Fword[27]~feeder_combout ;
wire \ddsi0|address_reg[26]~81 ;
wire \ddsi0|address_reg[27]~82_combout ;
wire [11:0] \ddsi0|ROM1|altsyncram_component|auto_generated|q_a ;
wire [27:0] \ddsi0|address_reg ;
wire [27:0] \ddsi0|reg_Fword ;

wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [0] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [1] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [2] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [3] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [4] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [5] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [6] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [7] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [8] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [9] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [10] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \ddsi0|ROM1|altsyncram_component|auto_generated|q_a [11] = \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \dds_fir_out[0]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[0]~output .bus_hold = "false";
defparam \dds_fir_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \dds_fir_out[1]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[1]~output .bus_hold = "false";
defparam \dds_fir_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \dds_fir_out[2]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[2]~output .bus_hold = "false";
defparam \dds_fir_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \dds_fir_out[3]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[3]~output .bus_hold = "false";
defparam \dds_fir_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \dds_fir_out[4]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[4]~output .bus_hold = "false";
defparam \dds_fir_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \dds_fir_out[5]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[5]~output .bus_hold = "false";
defparam \dds_fir_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \dds_fir_out[6]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[6]~output .bus_hold = "false";
defparam \dds_fir_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \dds_fir_out[7]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[7]~output .bus_hold = "false";
defparam \dds_fir_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \dds_fir_out[8]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[8]~output .bus_hold = "false";
defparam \dds_fir_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \dds_fir_out[9]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[9]~output .bus_hold = "false";
defparam \dds_fir_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \dds_fir_out[10]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[10]~output .bus_hold = "false";
defparam \dds_fir_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \dds_fir_out[11]~output (
	.i(\ddsi0|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dds_fir_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dds_fir_out[11]~output .bus_hold = "false";
defparam \dds_fir_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \fre_w[16]~input (
	.i(fre_w[16]),
	.ibar(gnd),
	.o(\fre_w[16]~input_o ));
// synopsys translate_off
defparam \fre_w[16]~input .bus_hold = "false";
defparam \fre_w[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \ddsi0|reg_Fword[16]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[16]~feeder_combout  = \fre_w[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[16]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[16]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \ddsi0|reg_Fword[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[16] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \fre_w[15]~input (
	.i(fre_w[15]),
	.ibar(gnd),
	.o(\fre_w[15]~input_o ));
// synopsys translate_off
defparam \fre_w[15]~input .bus_hold = "false";
defparam \fre_w[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \ddsi0|reg_Fword[15]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[15]~feeder_combout  = \fre_w[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[15]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[15]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \ddsi0|reg_Fword[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[15] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \fre_w[14]~input (
	.i(fre_w[14]),
	.ibar(gnd),
	.o(\fre_w[14]~input_o ));
// synopsys translate_off
defparam \fre_w[14]~input .bus_hold = "false";
defparam \fre_w[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \ddsi0|reg_Fword[14]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[14]~feeder_combout  = \fre_w[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[14]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[14]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \ddsi0|reg_Fword[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[14] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \fre_w[13]~input (
	.i(fre_w[13]),
	.ibar(gnd),
	.o(\fre_w[13]~input_o ));
// synopsys translate_off
defparam \fre_w[13]~input .bus_hold = "false";
defparam \fre_w[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \ddsi0|reg_Fword[13]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[13]~feeder_combout  = \fre_w[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[13]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[13]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \ddsi0|reg_Fword[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[13] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \fre_w[12]~input (
	.i(fre_w[12]),
	.ibar(gnd),
	.o(\fre_w[12]~input_o ));
// synopsys translate_off
defparam \fre_w[12]~input .bus_hold = "false";
defparam \fre_w[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \ddsi0|reg_Fword[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[12] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \fre_w[11]~input (
	.i(fre_w[11]),
	.ibar(gnd),
	.o(\fre_w[11]~input_o ));
// synopsys translate_off
defparam \fre_w[11]~input .bus_hold = "false";
defparam \fre_w[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \ddsi0|reg_Fword[11]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[11]~feeder_combout  = \fre_w[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[11]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[11]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \ddsi0|reg_Fword[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[11] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \fre_w[10]~input (
	.i(fre_w[10]),
	.ibar(gnd),
	.o(\fre_w[10]~input_o ));
// synopsys translate_off
defparam \fre_w[10]~input .bus_hold = "false";
defparam \fre_w[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \ddsi0|reg_Fword[10]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[10]~feeder_combout  = \fre_w[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[10]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[10]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \ddsi0|reg_Fword[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[10] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \fre_w[9]~input (
	.i(fre_w[9]),
	.ibar(gnd),
	.o(\fre_w[9]~input_o ));
// synopsys translate_off
defparam \fre_w[9]~input .bus_hold = "false";
defparam \fre_w[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \ddsi0|reg_Fword[9]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[9]~feeder_combout  = \fre_w[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[9]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[9]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \ddsi0|reg_Fword[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[9] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \fre_w[8]~input (
	.i(fre_w[8]),
	.ibar(gnd),
	.o(\fre_w[8]~input_o ));
// synopsys translate_off
defparam \fre_w[8]~input .bus_hold = "false";
defparam \fre_w[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \ddsi0|reg_Fword[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[8] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \fre_w[7]~input (
	.i(fre_w[7]),
	.ibar(gnd),
	.o(\fre_w[7]~input_o ));
// synopsys translate_off
defparam \fre_w[7]~input .bus_hold = "false";
defparam \fre_w[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \ddsi0|reg_Fword[7]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[7]~feeder_combout  = \fre_w[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[7]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[7]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \ddsi0|reg_Fword[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[7] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \fre_w[6]~input (
	.i(fre_w[6]),
	.ibar(gnd),
	.o(\fre_w[6]~input_o ));
// synopsys translate_off
defparam \fre_w[6]~input .bus_hold = "false";
defparam \fre_w[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \ddsi0|reg_Fword[6]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[6]~feeder_combout  = \fre_w[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[6]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[6]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \ddsi0|reg_Fword[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[6] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \fre_w[5]~input (
	.i(fre_w[5]),
	.ibar(gnd),
	.o(\fre_w[5]~input_o ));
// synopsys translate_off
defparam \fre_w[5]~input .bus_hold = "false";
defparam \fre_w[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \ddsi0|reg_Fword[5]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[5]~feeder_combout  = \fre_w[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[5]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[5]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \ddsi0|reg_Fword[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[5] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \fre_w[4]~input (
	.i(fre_w[4]),
	.ibar(gnd),
	.o(\fre_w[4]~input_o ));
// synopsys translate_off
defparam \fre_w[4]~input .bus_hold = "false";
defparam \fre_w[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \ddsi0|reg_Fword[4]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[4]~feeder_combout  = \fre_w[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[4]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[4]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \ddsi0|reg_Fword[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[4] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \fre_w[3]~input (
	.i(fre_w[3]),
	.ibar(gnd),
	.o(\fre_w[3]~input_o ));
// synopsys translate_off
defparam \fre_w[3]~input .bus_hold = "false";
defparam \fre_w[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \ddsi0|reg_Fword[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[3] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \fre_w[2]~input (
	.i(fre_w[2]),
	.ibar(gnd),
	.o(\fre_w[2]~input_o ));
// synopsys translate_off
defparam \fre_w[2]~input .bus_hold = "false";
defparam \fre_w[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \ddsi0|reg_Fword[2]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[2]~feeder_combout  = \fre_w[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[2]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[2]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \ddsi0|reg_Fword[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[2] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \fre_w[1]~input (
	.i(fre_w[1]),
	.ibar(gnd),
	.o(\fre_w[1]~input_o ));
// synopsys translate_off
defparam \fre_w[1]~input .bus_hold = "false";
defparam \fre_w[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \ddsi0|reg_Fword[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[1] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \fre_w[0]~input (
	.i(fre_w[0]),
	.ibar(gnd),
	.o(\fre_w[0]~input_o ));
// synopsys translate_off
defparam \fre_w[0]~input .bus_hold = "false";
defparam \fre_w[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \ddsi0|reg_Fword[0]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[0]~feeder_combout  = \fre_w[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[0]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[0]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \ddsi0|reg_Fword[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[0] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \ddsi0|address_reg[0]~28 (
// Equation(s):
// \ddsi0|address_reg[0]~28_combout  = (\ddsi0|address_reg [0] & (\ddsi0|reg_Fword [0] $ (VCC))) # (!\ddsi0|address_reg [0] & (\ddsi0|reg_Fword [0] & VCC))
// \ddsi0|address_reg[0]~29  = CARRY((\ddsi0|address_reg [0] & \ddsi0|reg_Fword [0]))

	.dataa(\ddsi0|address_reg [0]),
	.datab(\ddsi0|reg_Fword [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ddsi0|address_reg[0]~28_combout ),
	.cout(\ddsi0|address_reg[0]~29 ));
// synopsys translate_off
defparam \ddsi0|address_reg[0]~28 .lut_mask = 16'h6688;
defparam \ddsi0|address_reg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \ddsi0|address_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[0] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \ddsi0|address_reg[1]~30 (
// Equation(s):
// \ddsi0|address_reg[1]~30_combout  = (\ddsi0|address_reg [1] & ((\ddsi0|reg_Fword [1] & (\ddsi0|address_reg[0]~29  & VCC)) # (!\ddsi0|reg_Fword [1] & (!\ddsi0|address_reg[0]~29 )))) # (!\ddsi0|address_reg [1] & ((\ddsi0|reg_Fword [1] & 
// (!\ddsi0|address_reg[0]~29 )) # (!\ddsi0|reg_Fword [1] & ((\ddsi0|address_reg[0]~29 ) # (GND)))))
// \ddsi0|address_reg[1]~31  = CARRY((\ddsi0|address_reg [1] & (!\ddsi0|reg_Fword [1] & !\ddsi0|address_reg[0]~29 )) # (!\ddsi0|address_reg [1] & ((!\ddsi0|address_reg[0]~29 ) # (!\ddsi0|reg_Fword [1]))))

	.dataa(\ddsi0|address_reg [1]),
	.datab(\ddsi0|reg_Fword [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[0]~29 ),
	.combout(\ddsi0|address_reg[1]~30_combout ),
	.cout(\ddsi0|address_reg[1]~31 ));
// synopsys translate_off
defparam \ddsi0|address_reg[1]~30 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \ddsi0|address_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[1] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \ddsi0|address_reg[2]~32 (
// Equation(s):
// \ddsi0|address_reg[2]~32_combout  = ((\ddsi0|address_reg [2] $ (\ddsi0|reg_Fword [2] $ (!\ddsi0|address_reg[1]~31 )))) # (GND)
// \ddsi0|address_reg[2]~33  = CARRY((\ddsi0|address_reg [2] & ((\ddsi0|reg_Fword [2]) # (!\ddsi0|address_reg[1]~31 ))) # (!\ddsi0|address_reg [2] & (\ddsi0|reg_Fword [2] & !\ddsi0|address_reg[1]~31 )))

	.dataa(\ddsi0|address_reg [2]),
	.datab(\ddsi0|reg_Fword [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[1]~31 ),
	.combout(\ddsi0|address_reg[2]~32_combout ),
	.cout(\ddsi0|address_reg[2]~33 ));
// synopsys translate_off
defparam \ddsi0|address_reg[2]~32 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \ddsi0|address_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[2] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \ddsi0|address_reg[3]~34 (
// Equation(s):
// \ddsi0|address_reg[3]~34_combout  = (\ddsi0|address_reg [3] & ((\ddsi0|reg_Fword [3] & (\ddsi0|address_reg[2]~33  & VCC)) # (!\ddsi0|reg_Fword [3] & (!\ddsi0|address_reg[2]~33 )))) # (!\ddsi0|address_reg [3] & ((\ddsi0|reg_Fword [3] & 
// (!\ddsi0|address_reg[2]~33 )) # (!\ddsi0|reg_Fword [3] & ((\ddsi0|address_reg[2]~33 ) # (GND)))))
// \ddsi0|address_reg[3]~35  = CARRY((\ddsi0|address_reg [3] & (!\ddsi0|reg_Fword [3] & !\ddsi0|address_reg[2]~33 )) # (!\ddsi0|address_reg [3] & ((!\ddsi0|address_reg[2]~33 ) # (!\ddsi0|reg_Fword [3]))))

	.dataa(\ddsi0|address_reg [3]),
	.datab(\ddsi0|reg_Fword [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[2]~33 ),
	.combout(\ddsi0|address_reg[3]~34_combout ),
	.cout(\ddsi0|address_reg[3]~35 ));
// synopsys translate_off
defparam \ddsi0|address_reg[3]~34 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \ddsi0|address_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[3] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \ddsi0|address_reg[4]~36 (
// Equation(s):
// \ddsi0|address_reg[4]~36_combout  = ((\ddsi0|address_reg [4] $ (\ddsi0|reg_Fword [4] $ (!\ddsi0|address_reg[3]~35 )))) # (GND)
// \ddsi0|address_reg[4]~37  = CARRY((\ddsi0|address_reg [4] & ((\ddsi0|reg_Fword [4]) # (!\ddsi0|address_reg[3]~35 ))) # (!\ddsi0|address_reg [4] & (\ddsi0|reg_Fword [4] & !\ddsi0|address_reg[3]~35 )))

	.dataa(\ddsi0|address_reg [4]),
	.datab(\ddsi0|reg_Fword [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[3]~35 ),
	.combout(\ddsi0|address_reg[4]~36_combout ),
	.cout(\ddsi0|address_reg[4]~37 ));
// synopsys translate_off
defparam \ddsi0|address_reg[4]~36 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \ddsi0|address_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[4] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \ddsi0|address_reg[5]~38 (
// Equation(s):
// \ddsi0|address_reg[5]~38_combout  = (\ddsi0|reg_Fword [5] & ((\ddsi0|address_reg [5] & (\ddsi0|address_reg[4]~37  & VCC)) # (!\ddsi0|address_reg [5] & (!\ddsi0|address_reg[4]~37 )))) # (!\ddsi0|reg_Fword [5] & ((\ddsi0|address_reg [5] & 
// (!\ddsi0|address_reg[4]~37 )) # (!\ddsi0|address_reg [5] & ((\ddsi0|address_reg[4]~37 ) # (GND)))))
// \ddsi0|address_reg[5]~39  = CARRY((\ddsi0|reg_Fword [5] & (!\ddsi0|address_reg [5] & !\ddsi0|address_reg[4]~37 )) # (!\ddsi0|reg_Fword [5] & ((!\ddsi0|address_reg[4]~37 ) # (!\ddsi0|address_reg [5]))))

	.dataa(\ddsi0|reg_Fword [5]),
	.datab(\ddsi0|address_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[4]~37 ),
	.combout(\ddsi0|address_reg[5]~38_combout ),
	.cout(\ddsi0|address_reg[5]~39 ));
// synopsys translate_off
defparam \ddsi0|address_reg[5]~38 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \ddsi0|address_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[5] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \ddsi0|address_reg[6]~40 (
// Equation(s):
// \ddsi0|address_reg[6]~40_combout  = ((\ddsi0|reg_Fword [6] $ (\ddsi0|address_reg [6] $ (!\ddsi0|address_reg[5]~39 )))) # (GND)
// \ddsi0|address_reg[6]~41  = CARRY((\ddsi0|reg_Fword [6] & ((\ddsi0|address_reg [6]) # (!\ddsi0|address_reg[5]~39 ))) # (!\ddsi0|reg_Fword [6] & (\ddsi0|address_reg [6] & !\ddsi0|address_reg[5]~39 )))

	.dataa(\ddsi0|reg_Fword [6]),
	.datab(\ddsi0|address_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[5]~39 ),
	.combout(\ddsi0|address_reg[6]~40_combout ),
	.cout(\ddsi0|address_reg[6]~41 ));
// synopsys translate_off
defparam \ddsi0|address_reg[6]~40 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \ddsi0|address_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[6] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \ddsi0|address_reg[7]~42 (
// Equation(s):
// \ddsi0|address_reg[7]~42_combout  = (\ddsi0|reg_Fword [7] & ((\ddsi0|address_reg [7] & (\ddsi0|address_reg[6]~41  & VCC)) # (!\ddsi0|address_reg [7] & (!\ddsi0|address_reg[6]~41 )))) # (!\ddsi0|reg_Fword [7] & ((\ddsi0|address_reg [7] & 
// (!\ddsi0|address_reg[6]~41 )) # (!\ddsi0|address_reg [7] & ((\ddsi0|address_reg[6]~41 ) # (GND)))))
// \ddsi0|address_reg[7]~43  = CARRY((\ddsi0|reg_Fword [7] & (!\ddsi0|address_reg [7] & !\ddsi0|address_reg[6]~41 )) # (!\ddsi0|reg_Fword [7] & ((!\ddsi0|address_reg[6]~41 ) # (!\ddsi0|address_reg [7]))))

	.dataa(\ddsi0|reg_Fword [7]),
	.datab(\ddsi0|address_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[6]~41 ),
	.combout(\ddsi0|address_reg[7]~42_combout ),
	.cout(\ddsi0|address_reg[7]~43 ));
// synopsys translate_off
defparam \ddsi0|address_reg[7]~42 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \ddsi0|address_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[7] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \ddsi0|address_reg[8]~44 (
// Equation(s):
// \ddsi0|address_reg[8]~44_combout  = ((\ddsi0|reg_Fword [8] $ (\ddsi0|address_reg [8] $ (!\ddsi0|address_reg[7]~43 )))) # (GND)
// \ddsi0|address_reg[8]~45  = CARRY((\ddsi0|reg_Fword [8] & ((\ddsi0|address_reg [8]) # (!\ddsi0|address_reg[7]~43 ))) # (!\ddsi0|reg_Fword [8] & (\ddsi0|address_reg [8] & !\ddsi0|address_reg[7]~43 )))

	.dataa(\ddsi0|reg_Fword [8]),
	.datab(\ddsi0|address_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[7]~43 ),
	.combout(\ddsi0|address_reg[8]~44_combout ),
	.cout(\ddsi0|address_reg[8]~45 ));
// synopsys translate_off
defparam \ddsi0|address_reg[8]~44 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \ddsi0|address_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[8] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \ddsi0|address_reg[9]~46 (
// Equation(s):
// \ddsi0|address_reg[9]~46_combout  = (\ddsi0|address_reg [9] & ((\ddsi0|reg_Fword [9] & (\ddsi0|address_reg[8]~45  & VCC)) # (!\ddsi0|reg_Fword [9] & (!\ddsi0|address_reg[8]~45 )))) # (!\ddsi0|address_reg [9] & ((\ddsi0|reg_Fword [9] & 
// (!\ddsi0|address_reg[8]~45 )) # (!\ddsi0|reg_Fword [9] & ((\ddsi0|address_reg[8]~45 ) # (GND)))))
// \ddsi0|address_reg[9]~47  = CARRY((\ddsi0|address_reg [9] & (!\ddsi0|reg_Fword [9] & !\ddsi0|address_reg[8]~45 )) # (!\ddsi0|address_reg [9] & ((!\ddsi0|address_reg[8]~45 ) # (!\ddsi0|reg_Fword [9]))))

	.dataa(\ddsi0|address_reg [9]),
	.datab(\ddsi0|reg_Fword [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[8]~45 ),
	.combout(\ddsi0|address_reg[9]~46_combout ),
	.cout(\ddsi0|address_reg[9]~47 ));
// synopsys translate_off
defparam \ddsi0|address_reg[9]~46 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \ddsi0|address_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[9] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \ddsi0|address_reg[10]~48 (
// Equation(s):
// \ddsi0|address_reg[10]~48_combout  = ((\ddsi0|reg_Fword [10] $ (\ddsi0|address_reg [10] $ (!\ddsi0|address_reg[9]~47 )))) # (GND)
// \ddsi0|address_reg[10]~49  = CARRY((\ddsi0|reg_Fword [10] & ((\ddsi0|address_reg [10]) # (!\ddsi0|address_reg[9]~47 ))) # (!\ddsi0|reg_Fword [10] & (\ddsi0|address_reg [10] & !\ddsi0|address_reg[9]~47 )))

	.dataa(\ddsi0|reg_Fword [10]),
	.datab(\ddsi0|address_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[9]~47 ),
	.combout(\ddsi0|address_reg[10]~48_combout ),
	.cout(\ddsi0|address_reg[10]~49 ));
// synopsys translate_off
defparam \ddsi0|address_reg[10]~48 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \ddsi0|address_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[10] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \ddsi0|address_reg[11]~50 (
// Equation(s):
// \ddsi0|address_reg[11]~50_combout  = (\ddsi0|reg_Fword [11] & ((\ddsi0|address_reg [11] & (\ddsi0|address_reg[10]~49  & VCC)) # (!\ddsi0|address_reg [11] & (!\ddsi0|address_reg[10]~49 )))) # (!\ddsi0|reg_Fword [11] & ((\ddsi0|address_reg [11] & 
// (!\ddsi0|address_reg[10]~49 )) # (!\ddsi0|address_reg [11] & ((\ddsi0|address_reg[10]~49 ) # (GND)))))
// \ddsi0|address_reg[11]~51  = CARRY((\ddsi0|reg_Fword [11] & (!\ddsi0|address_reg [11] & !\ddsi0|address_reg[10]~49 )) # (!\ddsi0|reg_Fword [11] & ((!\ddsi0|address_reg[10]~49 ) # (!\ddsi0|address_reg [11]))))

	.dataa(\ddsi0|reg_Fword [11]),
	.datab(\ddsi0|address_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[10]~49 ),
	.combout(\ddsi0|address_reg[11]~50_combout ),
	.cout(\ddsi0|address_reg[11]~51 ));
// synopsys translate_off
defparam \ddsi0|address_reg[11]~50 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \ddsi0|address_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[11] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \ddsi0|address_reg[12]~52 (
// Equation(s):
// \ddsi0|address_reg[12]~52_combout  = ((\ddsi0|reg_Fword [12] $ (\ddsi0|address_reg [12] $ (!\ddsi0|address_reg[11]~51 )))) # (GND)
// \ddsi0|address_reg[12]~53  = CARRY((\ddsi0|reg_Fword [12] & ((\ddsi0|address_reg [12]) # (!\ddsi0|address_reg[11]~51 ))) # (!\ddsi0|reg_Fword [12] & (\ddsi0|address_reg [12] & !\ddsi0|address_reg[11]~51 )))

	.dataa(\ddsi0|reg_Fword [12]),
	.datab(\ddsi0|address_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[11]~51 ),
	.combout(\ddsi0|address_reg[12]~52_combout ),
	.cout(\ddsi0|address_reg[12]~53 ));
// synopsys translate_off
defparam \ddsi0|address_reg[12]~52 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \ddsi0|address_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[12] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \ddsi0|address_reg[13]~54 (
// Equation(s):
// \ddsi0|address_reg[13]~54_combout  = (\ddsi0|reg_Fword [13] & ((\ddsi0|address_reg [13] & (\ddsi0|address_reg[12]~53  & VCC)) # (!\ddsi0|address_reg [13] & (!\ddsi0|address_reg[12]~53 )))) # (!\ddsi0|reg_Fword [13] & ((\ddsi0|address_reg [13] & 
// (!\ddsi0|address_reg[12]~53 )) # (!\ddsi0|address_reg [13] & ((\ddsi0|address_reg[12]~53 ) # (GND)))))
// \ddsi0|address_reg[13]~55  = CARRY((\ddsi0|reg_Fword [13] & (!\ddsi0|address_reg [13] & !\ddsi0|address_reg[12]~53 )) # (!\ddsi0|reg_Fword [13] & ((!\ddsi0|address_reg[12]~53 ) # (!\ddsi0|address_reg [13]))))

	.dataa(\ddsi0|reg_Fword [13]),
	.datab(\ddsi0|address_reg [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[12]~53 ),
	.combout(\ddsi0|address_reg[13]~54_combout ),
	.cout(\ddsi0|address_reg[13]~55 ));
// synopsys translate_off
defparam \ddsi0|address_reg[13]~54 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \ddsi0|address_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[13] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \ddsi0|address_reg[14]~56 (
// Equation(s):
// \ddsi0|address_reg[14]~56_combout  = ((\ddsi0|address_reg [14] $ (\ddsi0|reg_Fword [14] $ (!\ddsi0|address_reg[13]~55 )))) # (GND)
// \ddsi0|address_reg[14]~57  = CARRY((\ddsi0|address_reg [14] & ((\ddsi0|reg_Fword [14]) # (!\ddsi0|address_reg[13]~55 ))) # (!\ddsi0|address_reg [14] & (\ddsi0|reg_Fword [14] & !\ddsi0|address_reg[13]~55 )))

	.dataa(\ddsi0|address_reg [14]),
	.datab(\ddsi0|reg_Fword [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[13]~55 ),
	.combout(\ddsi0|address_reg[14]~56_combout ),
	.cout(\ddsi0|address_reg[14]~57 ));
// synopsys translate_off
defparam \ddsi0|address_reg[14]~56 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \ddsi0|address_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[14] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \ddsi0|address_reg[15]~58 (
// Equation(s):
// \ddsi0|address_reg[15]~58_combout  = (\ddsi0|reg_Fword [15] & ((\ddsi0|address_reg [15] & (\ddsi0|address_reg[14]~57  & VCC)) # (!\ddsi0|address_reg [15] & (!\ddsi0|address_reg[14]~57 )))) # (!\ddsi0|reg_Fword [15] & ((\ddsi0|address_reg [15] & 
// (!\ddsi0|address_reg[14]~57 )) # (!\ddsi0|address_reg [15] & ((\ddsi0|address_reg[14]~57 ) # (GND)))))
// \ddsi0|address_reg[15]~59  = CARRY((\ddsi0|reg_Fword [15] & (!\ddsi0|address_reg [15] & !\ddsi0|address_reg[14]~57 )) # (!\ddsi0|reg_Fword [15] & ((!\ddsi0|address_reg[14]~57 ) # (!\ddsi0|address_reg [15]))))

	.dataa(\ddsi0|reg_Fword [15]),
	.datab(\ddsi0|address_reg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[14]~57 ),
	.combout(\ddsi0|address_reg[15]~58_combout ),
	.cout(\ddsi0|address_reg[15]~59 ));
// synopsys translate_off
defparam \ddsi0|address_reg[15]~58 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \ddsi0|address_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[15] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \ddsi0|address_reg[16]~60 (
// Equation(s):
// \ddsi0|address_reg[16]~60_combout  = ((\ddsi0|reg_Fword [16] $ (\ddsi0|address_reg [16] $ (!\ddsi0|address_reg[15]~59 )))) # (GND)
// \ddsi0|address_reg[16]~61  = CARRY((\ddsi0|reg_Fword [16] & ((\ddsi0|address_reg [16]) # (!\ddsi0|address_reg[15]~59 ))) # (!\ddsi0|reg_Fword [16] & (\ddsi0|address_reg [16] & !\ddsi0|address_reg[15]~59 )))

	.dataa(\ddsi0|reg_Fword [16]),
	.datab(\ddsi0|address_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[15]~59 ),
	.combout(\ddsi0|address_reg[16]~60_combout ),
	.cout(\ddsi0|address_reg[16]~61 ));
// synopsys translate_off
defparam \ddsi0|address_reg[16]~60 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \ddsi0|address_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[16] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \fre_w[17]~input (
	.i(fre_w[17]),
	.ibar(gnd),
	.o(\fre_w[17]~input_o ));
// synopsys translate_off
defparam \fre_w[17]~input .bus_hold = "false";
defparam \fre_w[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \ddsi0|reg_Fword[17]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[17]~feeder_combout  = \fre_w[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[17]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[17]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \ddsi0|reg_Fword[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[17] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \ddsi0|address_reg[17]~62 (
// Equation(s):
// \ddsi0|address_reg[17]~62_combout  = (\ddsi0|address_reg [17] & ((\ddsi0|reg_Fword [17] & (\ddsi0|address_reg[16]~61  & VCC)) # (!\ddsi0|reg_Fword [17] & (!\ddsi0|address_reg[16]~61 )))) # (!\ddsi0|address_reg [17] & ((\ddsi0|reg_Fword [17] & 
// (!\ddsi0|address_reg[16]~61 )) # (!\ddsi0|reg_Fword [17] & ((\ddsi0|address_reg[16]~61 ) # (GND)))))
// \ddsi0|address_reg[17]~63  = CARRY((\ddsi0|address_reg [17] & (!\ddsi0|reg_Fword [17] & !\ddsi0|address_reg[16]~61 )) # (!\ddsi0|address_reg [17] & ((!\ddsi0|address_reg[16]~61 ) # (!\ddsi0|reg_Fword [17]))))

	.dataa(\ddsi0|address_reg [17]),
	.datab(\ddsi0|reg_Fword [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[16]~61 ),
	.combout(\ddsi0|address_reg[17]~62_combout ),
	.cout(\ddsi0|address_reg[17]~63 ));
// synopsys translate_off
defparam \ddsi0|address_reg[17]~62 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \ddsi0|address_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[17] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \fre_w[18]~input (
	.i(fre_w[18]),
	.ibar(gnd),
	.o(\fre_w[18]~input_o ));
// synopsys translate_off
defparam \fre_w[18]~input .bus_hold = "false";
defparam \fre_w[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \ddsi0|reg_Fword[18]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[18]~feeder_combout  = \fre_w[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[18]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[18]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \ddsi0|reg_Fword[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[18] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \ddsi0|address_reg[18]~64 (
// Equation(s):
// \ddsi0|address_reg[18]~64_combout  = ((\ddsi0|reg_Fword [18] $ (\ddsi0|address_reg [18] $ (!\ddsi0|address_reg[17]~63 )))) # (GND)
// \ddsi0|address_reg[18]~65  = CARRY((\ddsi0|reg_Fword [18] & ((\ddsi0|address_reg [18]) # (!\ddsi0|address_reg[17]~63 ))) # (!\ddsi0|reg_Fword [18] & (\ddsi0|address_reg [18] & !\ddsi0|address_reg[17]~63 )))

	.dataa(\ddsi0|reg_Fword [18]),
	.datab(\ddsi0|address_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[17]~63 ),
	.combout(\ddsi0|address_reg[18]~64_combout ),
	.cout(\ddsi0|address_reg[18]~65 ));
// synopsys translate_off
defparam \ddsi0|address_reg[18]~64 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \ddsi0|address_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[18] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \fre_w[19]~input (
	.i(fre_w[19]),
	.ibar(gnd),
	.o(\fre_w[19]~input_o ));
// synopsys translate_off
defparam \fre_w[19]~input .bus_hold = "false";
defparam \fre_w[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \ddsi0|reg_Fword[19]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[19]~feeder_combout  = \fre_w[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[19]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[19]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \ddsi0|reg_Fword[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[19] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \ddsi0|address_reg[19]~66 (
// Equation(s):
// \ddsi0|address_reg[19]~66_combout  = (\ddsi0|address_reg [19] & ((\ddsi0|reg_Fword [19] & (\ddsi0|address_reg[18]~65  & VCC)) # (!\ddsi0|reg_Fword [19] & (!\ddsi0|address_reg[18]~65 )))) # (!\ddsi0|address_reg [19] & ((\ddsi0|reg_Fword [19] & 
// (!\ddsi0|address_reg[18]~65 )) # (!\ddsi0|reg_Fword [19] & ((\ddsi0|address_reg[18]~65 ) # (GND)))))
// \ddsi0|address_reg[19]~67  = CARRY((\ddsi0|address_reg [19] & (!\ddsi0|reg_Fword [19] & !\ddsi0|address_reg[18]~65 )) # (!\ddsi0|address_reg [19] & ((!\ddsi0|address_reg[18]~65 ) # (!\ddsi0|reg_Fword [19]))))

	.dataa(\ddsi0|address_reg [19]),
	.datab(\ddsi0|reg_Fword [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[18]~65 ),
	.combout(\ddsi0|address_reg[19]~66_combout ),
	.cout(\ddsi0|address_reg[19]~67 ));
// synopsys translate_off
defparam \ddsi0|address_reg[19]~66 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \ddsi0|address_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[19] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \fre_w[20]~input (
	.i(fre_w[20]),
	.ibar(gnd),
	.o(\fre_w[20]~input_o ));
// synopsys translate_off
defparam \fre_w[20]~input .bus_hold = "false";
defparam \fre_w[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \ddsi0|reg_Fword[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[20] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \ddsi0|address_reg[20]~68 (
// Equation(s):
// \ddsi0|address_reg[20]~68_combout  = ((\ddsi0|address_reg [20] $ (\ddsi0|reg_Fword [20] $ (!\ddsi0|address_reg[19]~67 )))) # (GND)
// \ddsi0|address_reg[20]~69  = CARRY((\ddsi0|address_reg [20] & ((\ddsi0|reg_Fword [20]) # (!\ddsi0|address_reg[19]~67 ))) # (!\ddsi0|address_reg [20] & (\ddsi0|reg_Fword [20] & !\ddsi0|address_reg[19]~67 )))

	.dataa(\ddsi0|address_reg [20]),
	.datab(\ddsi0|reg_Fword [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[19]~67 ),
	.combout(\ddsi0|address_reg[20]~68_combout ),
	.cout(\ddsi0|address_reg[20]~69 ));
// synopsys translate_off
defparam \ddsi0|address_reg[20]~68 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \ddsi0|address_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[20] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \fre_w[21]~input (
	.i(fre_w[21]),
	.ibar(gnd),
	.o(\fre_w[21]~input_o ));
// synopsys translate_off
defparam \fre_w[21]~input .bus_hold = "false";
defparam \fre_w[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \ddsi0|reg_Fword[21]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[21]~feeder_combout  = \fre_w[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[21]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[21]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \ddsi0|reg_Fword[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[21] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \ddsi0|address_reg[21]~70 (
// Equation(s):
// \ddsi0|address_reg[21]~70_combout  = (\ddsi0|reg_Fword [21] & ((\ddsi0|address_reg [21] & (\ddsi0|address_reg[20]~69  & VCC)) # (!\ddsi0|address_reg [21] & (!\ddsi0|address_reg[20]~69 )))) # (!\ddsi0|reg_Fword [21] & ((\ddsi0|address_reg [21] & 
// (!\ddsi0|address_reg[20]~69 )) # (!\ddsi0|address_reg [21] & ((\ddsi0|address_reg[20]~69 ) # (GND)))))
// \ddsi0|address_reg[21]~71  = CARRY((\ddsi0|reg_Fword [21] & (!\ddsi0|address_reg [21] & !\ddsi0|address_reg[20]~69 )) # (!\ddsi0|reg_Fword [21] & ((!\ddsi0|address_reg[20]~69 ) # (!\ddsi0|address_reg [21]))))

	.dataa(\ddsi0|reg_Fword [21]),
	.datab(\ddsi0|address_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[20]~69 ),
	.combout(\ddsi0|address_reg[21]~70_combout ),
	.cout(\ddsi0|address_reg[21]~71 ));
// synopsys translate_off
defparam \ddsi0|address_reg[21]~70 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \ddsi0|address_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[21] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \fre_w[22]~input (
	.i(fre_w[22]),
	.ibar(gnd),
	.o(\fre_w[22]~input_o ));
// synopsys translate_off
defparam \fre_w[22]~input .bus_hold = "false";
defparam \fre_w[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \ddsi0|reg_Fword[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[22] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \ddsi0|address_reg[22]~72 (
// Equation(s):
// \ddsi0|address_reg[22]~72_combout  = ((\ddsi0|reg_Fword [22] $ (\ddsi0|address_reg [22] $ (!\ddsi0|address_reg[21]~71 )))) # (GND)
// \ddsi0|address_reg[22]~73  = CARRY((\ddsi0|reg_Fword [22] & ((\ddsi0|address_reg [22]) # (!\ddsi0|address_reg[21]~71 ))) # (!\ddsi0|reg_Fword [22] & (\ddsi0|address_reg [22] & !\ddsi0|address_reg[21]~71 )))

	.dataa(\ddsi0|reg_Fword [22]),
	.datab(\ddsi0|address_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[21]~71 ),
	.combout(\ddsi0|address_reg[22]~72_combout ),
	.cout(\ddsi0|address_reg[22]~73 ));
// synopsys translate_off
defparam \ddsi0|address_reg[22]~72 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \ddsi0|address_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[22] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \fre_w[23]~input (
	.i(fre_w[23]),
	.ibar(gnd),
	.o(\fre_w[23]~input_o ));
// synopsys translate_off
defparam \fre_w[23]~input .bus_hold = "false";
defparam \fre_w[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \ddsi0|reg_Fword[23]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[23]~feeder_combout  = \fre_w[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[23]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[23]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \ddsi0|reg_Fword[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[23] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \ddsi0|address_reg[23]~74 (
// Equation(s):
// \ddsi0|address_reg[23]~74_combout  = (\ddsi0|reg_Fword [23] & ((\ddsi0|address_reg [23] & (\ddsi0|address_reg[22]~73  & VCC)) # (!\ddsi0|address_reg [23] & (!\ddsi0|address_reg[22]~73 )))) # (!\ddsi0|reg_Fword [23] & ((\ddsi0|address_reg [23] & 
// (!\ddsi0|address_reg[22]~73 )) # (!\ddsi0|address_reg [23] & ((\ddsi0|address_reg[22]~73 ) # (GND)))))
// \ddsi0|address_reg[23]~75  = CARRY((\ddsi0|reg_Fword [23] & (!\ddsi0|address_reg [23] & !\ddsi0|address_reg[22]~73 )) # (!\ddsi0|reg_Fword [23] & ((!\ddsi0|address_reg[22]~73 ) # (!\ddsi0|address_reg [23]))))

	.dataa(\ddsi0|reg_Fword [23]),
	.datab(\ddsi0|address_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[22]~73 ),
	.combout(\ddsi0|address_reg[23]~74_combout ),
	.cout(\ddsi0|address_reg[23]~75 ));
// synopsys translate_off
defparam \ddsi0|address_reg[23]~74 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \ddsi0|address_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[23] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \fre_w[24]~input (
	.i(fre_w[24]),
	.ibar(gnd),
	.o(\fre_w[24]~input_o ));
// synopsys translate_off
defparam \fre_w[24]~input .bus_hold = "false";
defparam \fre_w[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \ddsi0|reg_Fword[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[24] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \ddsi0|address_reg[24]~76 (
// Equation(s):
// \ddsi0|address_reg[24]~76_combout  = ((\ddsi0|address_reg [24] $ (\ddsi0|reg_Fword [24] $ (!\ddsi0|address_reg[23]~75 )))) # (GND)
// \ddsi0|address_reg[24]~77  = CARRY((\ddsi0|address_reg [24] & ((\ddsi0|reg_Fword [24]) # (!\ddsi0|address_reg[23]~75 ))) # (!\ddsi0|address_reg [24] & (\ddsi0|reg_Fword [24] & !\ddsi0|address_reg[23]~75 )))

	.dataa(\ddsi0|address_reg [24]),
	.datab(\ddsi0|reg_Fword [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[23]~75 ),
	.combout(\ddsi0|address_reg[24]~76_combout ),
	.cout(\ddsi0|address_reg[24]~77 ));
// synopsys translate_off
defparam \ddsi0|address_reg[24]~76 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \ddsi0|address_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[24] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \fre_w[25]~input (
	.i(fre_w[25]),
	.ibar(gnd),
	.o(\fre_w[25]~input_o ));
// synopsys translate_off
defparam \fre_w[25]~input .bus_hold = "false";
defparam \fre_w[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \ddsi0|reg_Fword[25]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[25]~feeder_combout  = \fre_w[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[25]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[25]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \ddsi0|reg_Fword[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[25] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \ddsi0|address_reg[25]~78 (
// Equation(s):
// \ddsi0|address_reg[25]~78_combout  = (\ddsi0|address_reg [25] & ((\ddsi0|reg_Fword [25] & (\ddsi0|address_reg[24]~77  & VCC)) # (!\ddsi0|reg_Fword [25] & (!\ddsi0|address_reg[24]~77 )))) # (!\ddsi0|address_reg [25] & ((\ddsi0|reg_Fword [25] & 
// (!\ddsi0|address_reg[24]~77 )) # (!\ddsi0|reg_Fword [25] & ((\ddsi0|address_reg[24]~77 ) # (GND)))))
// \ddsi0|address_reg[25]~79  = CARRY((\ddsi0|address_reg [25] & (!\ddsi0|reg_Fword [25] & !\ddsi0|address_reg[24]~77 )) # (!\ddsi0|address_reg [25] & ((!\ddsi0|address_reg[24]~77 ) # (!\ddsi0|reg_Fword [25]))))

	.dataa(\ddsi0|address_reg [25]),
	.datab(\ddsi0|reg_Fword [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[24]~77 ),
	.combout(\ddsi0|address_reg[25]~78_combout ),
	.cout(\ddsi0|address_reg[25]~79 ));
// synopsys translate_off
defparam \ddsi0|address_reg[25]~78 .lut_mask = 16'h9617;
defparam \ddsi0|address_reg[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \ddsi0|address_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[25] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \fre_w[26]~input (
	.i(fre_w[26]),
	.ibar(gnd),
	.o(\fre_w[26]~input_o ));
// synopsys translate_off
defparam \fre_w[26]~input .bus_hold = "false";
defparam \fre_w[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \ddsi0|reg_Fword[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fre_w[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[26] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \ddsi0|address_reg[26]~80 (
// Equation(s):
// \ddsi0|address_reg[26]~80_combout  = ((\ddsi0|reg_Fword [26] $ (\ddsi0|address_reg [26] $ (!\ddsi0|address_reg[25]~79 )))) # (GND)
// \ddsi0|address_reg[26]~81  = CARRY((\ddsi0|reg_Fword [26] & ((\ddsi0|address_reg [26]) # (!\ddsi0|address_reg[25]~79 ))) # (!\ddsi0|reg_Fword [26] & (\ddsi0|address_reg [26] & !\ddsi0|address_reg[25]~79 )))

	.dataa(\ddsi0|reg_Fword [26]),
	.datab(\ddsi0|address_reg [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ddsi0|address_reg[25]~79 ),
	.combout(\ddsi0|address_reg[26]~80_combout ),
	.cout(\ddsi0|address_reg[26]~81 ));
// synopsys translate_off
defparam \ddsi0|address_reg[26]~80 .lut_mask = 16'h698E;
defparam \ddsi0|address_reg[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \ddsi0|address_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[26] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \fre_w[27]~input (
	.i(fre_w[27]),
	.ibar(gnd),
	.o(\fre_w[27]~input_o ));
// synopsys translate_off
defparam \fre_w[27]~input .bus_hold = "false";
defparam \fre_w[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \ddsi0|reg_Fword[27]~feeder (
// Equation(s):
// \ddsi0|reg_Fword[27]~feeder_combout  = \fre_w[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fre_w[27]~input_o ),
	.cin(gnd),
	.combout(\ddsi0|reg_Fword[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|reg_Fword[27]~feeder .lut_mask = 16'hFF00;
defparam \ddsi0|reg_Fword[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \ddsi0|reg_Fword[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|reg_Fword[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|reg_Fword [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|reg_Fword[27] .is_wysiwyg = "true";
defparam \ddsi0|reg_Fword[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \ddsi0|address_reg[27]~82 (
// Equation(s):
// \ddsi0|address_reg[27]~82_combout  = \ddsi0|address_reg [27] $ (\ddsi0|address_reg[26]~81  $ (\ddsi0|reg_Fword [27]))

	.dataa(\ddsi0|address_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ddsi0|reg_Fword [27]),
	.cin(\ddsi0|address_reg[26]~81 ),
	.combout(\ddsi0|address_reg[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ddsi0|address_reg[27]~82 .lut_mask = 16'hA55A;
defparam \ddsi0|address_reg[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \ddsi0|address_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ddsi0|address_reg[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ddsi0|address_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ddsi0|address_reg[27] .is_wysiwyg = "true";
defparam \ddsi0|address_reg[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h1B1AC6C1B1AC6C1B1AC6C5B1BC6C6B1B16C6C1B1B06C6C1B1B06C6C5B1B1BC6C6C6F1B1B1B16C6C6C6C6C6B1B1B1B1B1B1B1B1B1B1B1B6C6C6C6C6CB1B1B186C6C71B186C6DB1B6C61B1C6DB1C6DB1C61B2C71C61B6DB2CB1C71C71C71CB2CB6D861C72DB61CB2D872D872D872DCB61D8721C8761D8B72DC8B721DC87722DD8877622DDD888B777622221DDDDDDDDDDDDDDDDDDDE222227777888DDD2277489DE23788DE2748DE3789E378D2349E349E349278D349279E79E79E79E4934E39E4D3924E793924E4E4E793939393A4E4E4E5393A4E5390E4394E93E53A43A43A53E90F943E943E943E943FA543FA940FEA9500FFAA55003FFEAAA9555540000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h000000055555AAAAFFF00156ABFC015AAFC05ABF056BF05AF05AF05AF05BC1AF16B06B06B16F1AC5B06C1B16C6B1B16C6C6C6B1B1B1B1B6C6C6C61B1B6C61B1C6DB2C7186DB6DB6DB6DB61871CB61872D872D8721CB72D8B72DC8762DC8B722DD8877621DDC88B777622222DDDDDDDDDDDDDDDDDDDD2222277778889DDE2277489DE23748DD23788DE3789D2748D2349D278DE349E349E349E38D279E34D249E78E38D34D34D34D38E39E7924934E3924D39E4D39E4D3924E7939E4E493934E4E49393938E4E4E4E4E79393939393939393939393A4E4E4E4E4E53939393E4E4E4F939394E4E439390E4E439390E4E5393A4E4F9394E4E9390E4E9390E4E9393;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hE4E5393E4E5393E4E5393A4E439394E4E9393E4E4F9393E4E4F9393A4E4E43939390E4E4E4E939393939394E4E4E4E4E4E4E4E4E4E4E493939393934E4E4E793938E4E793924E4939E4E3924E3924E39E4D38E39E4924D34E38E38E38E34D349279E38D249E34D278D278D278D2349E278DE3789E2748D23748DE23788DD2277889DD22277748889DDDDE22222222222222222221DDDDD8888777222DD88B7621DC87721D8B721C8761C872DCB61CB61CB6D872CB6D861861861861B6CB1C61B2C6DB186C6DB1B1B186C6C6C6C5B1B1B1AC6C5B1AC6F1BC6B16C1AC5BC5BC5AC16F06BC16BC16BC16BC05ABC056BF0156AFF0055AAFFC0015556AAAABFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFAAAAA5555000FFEA95403FEA5503FA540FA940FA50FA50FA50FA43E50E94F94F94E90E53A4F93E4E9394E4E93939394E4E4E4E49393939E4E4939E4E3924D38E79249249249249E78E349E78D278D278DE348D2748D23789D23748DD2277889DE2237748889DDDDD22222222222222222222DDDDD88887776221DD88B7621DC8B722DC87721C8762D8B72DCB62D8721CB61CB61CB61C72D861CB2DB61871C72CB2CB2CB2C71C6186DB6CB1C6DB2C61B2C61B2C6DB186C61B1B6C6CB1B1B6C6C6C71B1B1B1B186C6C6C6C6C6C6C6C6C6C6C5B1B1B1B1B1AC6C6C6C1B1B1B06C6C6B1B1BC6C6F1B1BC6C6F1B1AC6C5B1B06C6B1B16C6F1B16C6F1B16C6C;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hE4390E5394E53A4E93A4F93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E5394E93E4390E53A4F90E4394E93E4394E93E4394E93E53A4F90E53E4394F90E53E43A4F90E93E53E43A4F94F90E90E93E53E53E43A43A43A43A43A43A43A43A53E53E53E90E90F94FA43A53E50E94FA43E50E94FA43E50F943E50F943E50FA43E94FA50FA43E943E943A50FA50FA50FA50FA50FE943E943EA50FA543E950FA543EA50FE950FA940FA940FE950FEA503FA940FEA543FA9503FA9500FEA540FFA9540FEA9540FFAA5403FEA95400FFAA55403FFAA955003FFAA9554003FFEAA95550003FFFEAAA9555400003FFFFFAAAAAAA5555555540000000000000000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000555555556AAAAAABFFFFF000005555AAAAFFFF0001555AAAFFF000555AABFF00155AABFF00556ABFC0055AAFF0056ABFC055AAFC055ABFC056AFC015ABF015ABF056AFC05ABF016AFC15AFC05ABC05ABC15AFC16AF056BC15AF056BC16AF05AF05AFC16BC16BC16BC16BC16B05AF05AF06BC16BC5AF06BC16F05BC16F05BC16F06BC5AC16F06BC5AC16F16B06BC5BC1AC1AF16F16F16B06B06B06B06B06B06B06B06F16F16F1AC1AC1BC5BC6B06F16F1AC1BC6B06F16C1BC5B06F16C1BC6B16F1AC5B06F1AC5B06F1AC5B06C1BC6B16C1B06F1AC5B16C1BC6F1AC6B16C5B06C1BC6F1AC6B16C5B06C1BC6F1BC6B1AC6B16C5B16C1B06F;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h1BC6F1AC6B1AC5B16C5B06C1B06F1BC6B1AC5B16C1B06F1BC6B1AC5B16C1B06F1AC6B16C1BC6F1AC5B06F1BC6B16C1BC6B16C1BC6B16C1AC5B06F1AC1BC6B06F1AC1BC5B06F16C1AC1BC5B06B06F16F16C1AC1AC1BC5BC5BC5BC5BC5BC5BC5BC5AC1AC1AC16F16F06B05BC5AC1AF16B05BC1AF16B05BC1AF06BC1AF06BC1AF05BC16B05AF05BC16BC16BC5AF05AF05AF05AF05AF016BC16BC15AF05ABC16AF05ABC15AF016AF056BF056BF016AF015AFC056BF015ABC056AFC056AFF015ABF0056ABF0156ABF0055ABFC0156ABFF0055AABFC00556AAFFC00556AABFFC001556AAAFFFC00015556AAABFFFFC000005555555AAAAAAAABFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFAAAAAAAA9555555400000FFFFFAAAA55550000FFFEAAA555000FFFAAA55400FFEAA55400FFAA95403FFAA5500FFA95403FAA5503FAA5403FA9503FEA540FEA540FA9503FA540FE9503EA503FA543FA543EA503E950FA943EA50FA943E950FA50FA503E943E943E943E943E94FA50FA50F943E943A50F943E90FA43E90FA43E90F943A53E90F943A53E90E94F943A43E53E50E90E90E94F94F94F94F94F94F94F94F90E90E90E53E53E43A4394F90E90E53E4394F90E93E43A4F90E93E4394E90E53A4F90E53A4F90E53A4F93E4394E93E4F90E53A4E93E4390E5394E93A4F93E4390E5394E93A4F93E4390E4394E5394E93A4E93E4F90;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFEAA55400FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA55400FFFAA955003FFEAA55400FFFAA955003FFEAA554003FFAA955400FFFAA955400FFFAA955400FFFAA9554003FFAAA555000FFEAA9554003FFEAA9554003FFEAA9554003FFEAA9555000FFFAAA9554000FFFAAA9555000FFFEAAA5554000FFFEAAA5554000FFFFAAA955540003FFFAAAA55550000FFFFAAAA955540000FFFFEAAAA555540000FFFFFAAAAA5555500000FFFFFEAAAAA555554000003FFFFFFAAAAAA55555550000000FFFFFFFEAAAAAAAA5555555540000000003FFFFFFFFFFEAAAAAAAAAAAA9555555555555555540000000000000000000000000000000000000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000000000000000000000000055555555555555555AAAAAAAAAAAAAFFFFFFFFFFF0000000000555555556AAAAAAAAFFFFFFFC00000015555556AAAAABFFFFFF000000555556AAAAAFFFFFC0000155556AAAABFFFFC000055556AAAAFFFFC00005555AAAABFFFC00015556AAABFFF00005555AAABFFFC0005556AAAFFFC0005556AAAFFFC001555AAABFFC000555AAABFFC001555AAAFFF000555AAAFFF000555AAAFFF000555AAAFFC001556AABFF000555AABFFC00555AABFFC00555AABFFC00555AABFF000556AAFFF00155AABFFC00556AAFFF00155AABFFC00556AAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC00556AAFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00155AABFF00155AABFF00155AAAFFC00556AAFFC00555AABFF00155AABFF000556AAFFC00155AABFF000556AAFFC00155AABFFC00556AABFF000556AABFF000556AABFF000556AABFFC00555AAAFFF001556AABFFC001556AABFFC001556AABFFC001556AAAFFF0005556AABFFF0005556AAAFFF0001555AAABFFF0001555AAABFFF00005556AAABFFFC0005555AAAAFFFF000055556AAABFFFF000015555AAAABFFFF0000055555AAAAAFFFFF00000155555AAAAABFFFFFC000000555555AAAAAAAFFFFFFF0000000155555555AAAAAAAABFFFFFFFFFC000000000015555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA555555555555500000000000FFFFFFFFFFAAAAAAAA95555555500000003FFFFFFEAAAAAA9555554000000FFFFFFAAAAA955555000003FFFFEAAAA95555400003FFFFAAAA9555500003FFFFAAAA555540003FFFEAAA95554000FFFFAAAA55540003FFFAAA95550003FFFAAA95550003FFEAAA5554003FFFAAA5554003FFEAAA555000FFFAAA555000FFFAAA555000FFFAAA555003FFEAA955400FFFAAA554003FFAAA554003FFAAA554003FFAAA55400FFFAA955000FFEAA554003FFAA955000FFEAA554003FFAA955003FFAA955400FFEAA55400FFEAA955003FFAA955003FFAA955000;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFAAAAAAAAAA555555555540000000003FFFFFFFFFFAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA9555555555500000000000FFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFEAAAAAAAAAAA95555555555550000000000000FFFFFFFFFFFFFAAAAAAAAAAAAAA555555555555550000000000000003FFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA55555555555555555500000000000000000000FFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001555555555555555556AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFF000000000000000155555555555556AAAAAAAAAAAAABFFFFFFFFFFFFC0000000000001555555555555AAAAAAAAAAAAFFFFFFFFFFFF00000000000155555555555AAAAAAAAAAABFFFFFFFFFFC000000000015555555555AAAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAABFFFFFFFFFF000000000055555555556AAAAAAAAABFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000005555555555AAAAAAAAAABFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAAFFFFFFFFFFF00000000000555555555556AAAAAAAAAAAFFFFFFFFFFFC000000000001555555555556AAAAAAAAAAAAFFFFFFFFFFFFF000000000000055555555555555AAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000000055555555555555555AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFF0000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555500000000000000000000003FFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAA955555555555555554000000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAA9555555555555540000000000003FFFFFFFFFFFFEAAAAAAAAAAAA555555555555000000000000FFFFFFFFFFFEAAAAAAAAAAA55555555555400000000003FFFFFFFFFFEAAAAAAAAAA5555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA955555555540000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555550000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000015555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000000000000000155555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555500000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\ddsi0|address_reg [27],\ddsi0|address_reg [26],\ddsi0|address_reg [25],\ddsi0|address_reg [24],\ddsi0|address_reg [23],\ddsi0|address_reg [22],\ddsi0|address_reg [21],\ddsi0|address_reg [20],\ddsi0|address_reg [19],\ddsi0|address_reg [18],\ddsi0|address_reg [17],\ddsi0|address_reg [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dpsd_simu.mif";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds:ddsi0|ROM_SIN_3:ROM1|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ddsi0|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \pha_w[0]~input (
	.i(pha_w[0]),
	.ibar(gnd),
	.o(\pha_w[0]~input_o ));
// synopsys translate_off
defparam \pha_w[0]~input .bus_hold = "false";
defparam \pha_w[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \pha_w[1]~input (
	.i(pha_w[1]),
	.ibar(gnd),
	.o(\pha_w[1]~input_o ));
// synopsys translate_off
defparam \pha_w[1]~input .bus_hold = "false";
defparam \pha_w[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \pha_w[2]~input (
	.i(pha_w[2]),
	.ibar(gnd),
	.o(\pha_w[2]~input_o ));
// synopsys translate_off
defparam \pha_w[2]~input .bus_hold = "false";
defparam \pha_w[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \pha_w[3]~input (
	.i(pha_w[3]),
	.ibar(gnd),
	.o(\pha_w[3]~input_o ));
// synopsys translate_off
defparam \pha_w[3]~input .bus_hold = "false";
defparam \pha_w[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \pha_w[4]~input (
	.i(pha_w[4]),
	.ibar(gnd),
	.o(\pha_w[4]~input_o ));
// synopsys translate_off
defparam \pha_w[4]~input .bus_hold = "false";
defparam \pha_w[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \pha_w[5]~input (
	.i(pha_w[5]),
	.ibar(gnd),
	.o(\pha_w[5]~input_o ));
// synopsys translate_off
defparam \pha_w[5]~input .bus_hold = "false";
defparam \pha_w[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \pha_w[6]~input (
	.i(pha_w[6]),
	.ibar(gnd),
	.o(\pha_w[6]~input_o ));
// synopsys translate_off
defparam \pha_w[6]~input .bus_hold = "false";
defparam \pha_w[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \pha_w[7]~input (
	.i(pha_w[7]),
	.ibar(gnd),
	.o(\pha_w[7]~input_o ));
// synopsys translate_off
defparam \pha_w[7]~input .bus_hold = "false";
defparam \pha_w[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \pha_w[8]~input (
	.i(pha_w[8]),
	.ibar(gnd),
	.o(\pha_w[8]~input_o ));
// synopsys translate_off
defparam \pha_w[8]~input .bus_hold = "false";
defparam \pha_w[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \pha_w[9]~input (
	.i(pha_w[9]),
	.ibar(gnd),
	.o(\pha_w[9]~input_o ));
// synopsys translate_off
defparam \pha_w[9]~input .bus_hold = "false";
defparam \pha_w[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign dds_fir_out[0] = \dds_fir_out[0]~output_o ;

assign dds_fir_out[1] = \dds_fir_out[1]~output_o ;

assign dds_fir_out[2] = \dds_fir_out[2]~output_o ;

assign dds_fir_out[3] = \dds_fir_out[3]~output_o ;

assign dds_fir_out[4] = \dds_fir_out[4]~output_o ;

assign dds_fir_out[5] = \dds_fir_out[5]~output_o ;

assign dds_fir_out[6] = \dds_fir_out[6]~output_o ;

assign dds_fir_out[7] = \dds_fir_out[7]~output_o ;

assign dds_fir_out[8] = \dds_fir_out[8]~output_o ;

assign dds_fir_out[9] = \dds_fir_out[9]~output_o ;

assign dds_fir_out[10] = \dds_fir_out[10]~output_o ;

assign dds_fir_out[11] = \dds_fir_out[11]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
