// Seed: 2297217737
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    output tri id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wand id_13,
    output wand id_14,
    input wire id_15,
    output tri id_16,
    output wand id_17,
    input tri1 id_18,
    input uwire id_19,
    output supply0 id_20,
    output tri0 id_21,
    output wor id_22,
    output tri1 id_23[-1  ==  -1 : -1]
);
  wire id_25, id_26;
  assign id_6 = 1;
  logic id_27 = 1;
  assign {1} = (1);
  wire [-1 : -1 'b0] id_28;
endmodule
module module_1 #(
    parameter id_10 = 32'd92,
    parameter id_5  = 32'd91,
    parameter id_8  = 32'd57
) (
    input wire id_0,
    input uwire id_1,
    output tri id_2,
    output wire id_3,
    output uwire id_4,
    input uwire _id_5,
    output wand id_6,
    output wand id_7,
    output uwire _id_8,
    output wand id_9
    , id_14,
    input tri0 _id_10[id_8  -  id_5 : id_10],
    input supply1 id_11,
    input wor id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_11,
      id_1,
      id_1,
      id_3,
      id_3,
      id_11,
      id_4,
      id_0,
      id_9,
      id_1,
      id_1,
      id_6,
      id_3,
      id_0,
      id_3,
      id_7,
      id_0,
      id_11,
      id_4,
      id_6,
      id_2,
      id_7
  );
  assign modCall_1.id_12 = 0;
endmodule
