<dec f='llvm/build/lib/Target/RISCV/RISCVGenInstrInfo.inc' l='283' type='268'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc' l='55' c='_ZN12_GLOBAL__N_115RISCVAsmPrinter27emitPseudoExpansionLoweringERN4llvm10MCStreamerEPKNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCallLowering.cpp' l='28' u='r' c='_ZNK4llvm17RISCVCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='832' u='r' c='_ZNK4llvm18RISCVFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15Mutabl9084290'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430182' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='430182' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
