library ieee;
use ieee.std_logic_1164.all;

entity g03_rand is
	port()
		clk : in std_logic;
		rst : in std_logic;
		rand : out std_logic_vector(5 downto 0)
	);