// Seed: 1436302920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  assign module_1.type_11 = 0;
  wire id_7 = id_6[1 : 1'b0||-1'b0], id_8;
  logic [7:0] id_9 = id_6;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    output wand id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
