{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735031225520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735031225520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 17:07:05 2024 " "Processing started: Tue Dec 24 17:07:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735031225520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735031225520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mineswepper -c Mineswepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mineswepper -c Mineswepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735031225520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735031225753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mineswepper.v(179) " "Verilog HDL information at Mineswepper.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735031225780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mineswepper.v 3 3 " "Found 3 design units, including 3 entities, in source file mineswepper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mineswepper " "Found entity 1: Mineswepper" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225782 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD2Seg " "Found entity 2: BCD2Seg" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225782 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD2Seg_2 " "Found entity 3: BCD2Seg_2" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735031225782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.v 4 4 " "Found 4 design units, including 4 entities, in source file div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq_1 " "Found entity 1: divfreq_1" {  } { { "div_freq.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225783 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq_100 " "Found entity 2: divfreq_100" {  } { { "div_freq.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/div_freq.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225783 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq_1000 " "Found entity 3: divfreq_1000" {  } { { "div_freq.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/div_freq.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225783 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq_10000 " "Found entity 4: divfreq_10000" {  } { { "div_freq.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/div_freq.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031225783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735031225783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_1Hz Mineswepper.v(168) " "Verilog HDL Implicit Net warning at Mineswepper.v(168): created implicit net for \"CLK_1Hz\"" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031225783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_100Hz Mineswepper.v(169) " "Verilog HDL Implicit Net warning at Mineswepper.v(169): created implicit net for \"CLK_100Hz\"" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031225783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_1000Hz Mineswepper.v(170) " "Verilog HDL Implicit Net warning at Mineswepper.v(170): created implicit net for \"CLK_1000Hz\"" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031225783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_10000Hz Mineswepper.v(171) " "Verilog HDL Implicit Net warning at Mineswepper.v(171): created implicit net for \"CLK_10000Hz\"" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031225783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mineswepper " "Elaborating entity \"Mineswepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735031225802 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mineswepper.v(180) " "Verilog HDL Case Statement information at Mineswepper.v(180): all case item expressions in this case statement are onehot" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1735031225895 "|Mineswepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Mineswepper.v(361) " "Verilog HDL assignment warning at Mineswepper.v(361): truncated value with size 32 to match size of target (3)" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031225913 "|Mineswepper"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mine_map " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mine_map\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1735031226088 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mineNum_map " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mineNum_map\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1735031226088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_1 divfreq_1:Hz1 " "Elaborating entity \"divfreq_1\" for hierarchy \"divfreq_1:Hz1\"" {  } { { "Mineswepper.v" "Hz1" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_100 divfreq_100:Hz100 " "Elaborating entity \"divfreq_100\" for hierarchy \"divfreq_100:Hz100\"" {  } { { "Mineswepper.v" "Hz100" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_1000 divfreq_1000:Hz1000 " "Elaborating entity \"divfreq_1000\" for hierarchy \"divfreq_1000:Hz1000\"" {  } { { "Mineswepper.v" "Hz1000" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_10000 divfreq_10000:Hz10000 " "Elaborating entity \"divfreq_10000\" for hierarchy \"divfreq_10000:Hz10000\"" {  } { { "Mineswepper.v" "Hz10000" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2Seg BCD2Seg:BCD2Seg_1 " "Elaborating entity \"BCD2Seg\" for hierarchy \"BCD2Seg:BCD2Seg_1\"" {  } { { "Mineswepper.v" "BCD2Seg_1" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2Seg_2 BCD2Seg_2:BCD2Seg_2 " "Elaborating entity \"BCD2Seg_2\" for hierarchy \"BCD2Seg_2:BCD2Seg_2\"" {  } { { "Mineswepper.v" "BCD2Seg_2" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735031226139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[0\] VCC " "Pin \"mled_b\[0\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[1\] VCC " "Pin \"mled_b\[1\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[2\] VCC " "Pin \"mled_b\[2\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[3\] VCC " "Pin \"mled_b\[3\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[4\] VCC " "Pin \"mled_b\[4\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[5\] VCC " "Pin \"mled_b\[5\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[6\] VCC " "Pin \"mled_b\[6\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_b\[7\] VCC " "Pin \"mled_b\[7\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mled_COM\[3\] VCC " "Pin \"mled_COM\[3\]\" is stuck at VCC" {  } { { "Mineswepper.v" "" { Text "D:/windows/SourceCode/Quartus/Mineswepper/Mineswepper.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031231743 "|Mineswepper|mled_COM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1735031231743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735031231915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/windows/SourceCode/Quartus/Mineswepper/output_files/Mineswepper.map.smsg " "Generated suppressed messages file D:/windows/SourceCode/Quartus/Mineswepper/output_files/Mineswepper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735031234625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735031234773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031234773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2612 " "Implemented 2612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735031234975 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735031234975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2566 " "Implemented 2566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735031234975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735031234975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101848 " "Peak virtual memory: 2101848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735031235005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 17:07:15 2024 " "Processing ended: Tue Dec 24 17:07:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735031235005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735031235005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735031235005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735031235005 ""}
