--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -ise /home/lixica/thig/fpga/lcd_counter/lcd_counter.ise -intstyle ise -e 3
-s 4 -xml lcd lcd.ncd -o lcd.twr lcd.pcf -ucf constraints.ucf

Design file:              lcd.ncd
Physical constraint file: lcd.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    1.870(R)|    0.301(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_E       |   13.250(R)|clk_BUFGP         |   0.000|
LCD_RS      |   13.220(R)|clk_BUFGP         |   0.000|
LED<0>      |   10.073(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.509(R)|clk_BUFGP         |   0.000|
LED<2>      |   10.158(R)|clk_BUFGP         |   0.000|
LED<3>      |   11.546(R)|clk_BUFGP         |   0.000|
LED<4>      |   10.059(R)|clk_BUFGP         |   0.000|
LED<5>      |   10.447(R)|clk_BUFGP         |   0.000|
LED<7>      |    9.805(R)|clk_BUFGP         |   0.000|
SF_D<0>     |   14.738(R)|clk_BUFGP         |   0.000|
SF_D<1>     |   14.107(R)|clk_BUFGP         |   0.000|
SF_D<2>     |   14.047(R)|clk_BUFGP         |   0.000|
SF_D<3>     |   14.633(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.963|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 15 23:41:34 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



