

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Tue Jun 20 15:44:18 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      136|  1.050 us|  1.360 us|  106|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351  |crc24a_Pipeline_VITIS_LOOP_19_1  |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365  |crc24a_Pipeline_VITIS_LOOP_24_2  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393  |crc24a_Pipeline_VITIS_LOOP_31_3  |       10|       10|   0.100 us|  0.100 us|   10|   10|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463  |crc24a_Pipeline_VITIS_LOOP_43_5  |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501  |crc24a_Pipeline_VITIS_LOOP_51_6  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540  |crc24a_Pipeline_VITIS_LOOP_58_7  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       8|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     121|    1415|    -|
|Memory           |        0|     -|       1|       1|    0|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|      69|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     191|    1570|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351  |crc24a_Pipeline_VITIS_LOOP_19_1  |        0|   0|  14|   48|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365  |crc24a_Pipeline_VITIS_LOOP_24_2  |        0|   0|   8|   50|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393  |crc24a_Pipeline_VITIS_LOOP_31_3  |        0|   0|  38|  768|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463  |crc24a_Pipeline_VITIS_LOOP_43_5  |        0|   0|   9|  235|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501  |crc24a_Pipeline_VITIS_LOOP_51_6  |        0|   0|   7|  213|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540  |crc24a_Pipeline_VITIS_LOOP_58_7  |        0|   0|  45|  101|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0| 121| 1415|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |f_V_U  |f_V_RAM_AUTO_1R1W  |        0|  1|   1|    0|    24|    1|     1|           24|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  1|   1|    0|    24|    1|     1|           24|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln43_fu_813_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   8|           4|           4|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |f_V_address0                 |  14|          3|    5|         15|
    |f_V_ce0                      |  14|          3|    1|          3|
    |f_V_we0                      |   9|          2|    1|          2|
    |input_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_blk_n         |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice  |  26|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 146|         33|   18|         80|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |and_ln43_reg_1466                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                |  15|   0|   15|          0|
    |crc_V_135_loc_fu_100                                     |   1|   0|    1|          0|
    |crc_V_136_loc_fu_120                                     |   1|   0|    1|          0|
    |crc_V_137_loc_fu_124                                     |   1|   0|    1|          0|
    |crc_V_138_loc_fu_136                                     |   1|   0|    1|          0|
    |crc_V_139_loc_fu_148                                     |   1|   0|    1|          0|
    |crc_V_140_loc_fu_152                                     |   1|   0|    1|          0|
    |crc_V_141_loc_fu_164                                     |   1|   0|    1|          0|
    |crc_V_142_loc_fu_168                                     |   1|   0|    1|          0|
    |crc_V_143_loc_fu_172                                     |   1|   0|    1|          0|
    |crc_V_144_loc_fu_176                                     |   1|   0|    1|          0|
    |crc_V_145_loc_fu_180                                     |   1|   0|    1|          0|
    |crc_V_146_loc_fu_188                                     |   1|   0|    1|          0|
    |crc_V_147_loc_fu_192                                     |   1|   0|    1|          0|
    |crc_V_65_loc_fu_72                                       |   1|   0|    1|          0|
    |crc_V_66_loc_fu_76                                       |   1|   0|    1|          0|
    |crc_V_67_loc_fu_80                                       |   1|   0|    1|          0|
    |crc_V_68_loc_fu_84                                       |   1|   0|    1|          0|
    |crc_V_69_loc_fu_88                                       |   1|   0|    1|          0|
    |crc_V_70_loc_fu_92                                       |   1|   0|    1|          0|
    |crc_V_71_loc_fu_96                                       |   1|   0|    1|          0|
    |crc_V_73_loc_fu_104                                      |   1|   0|    1|          0|
    |crc_V_74_loc_fu_108                                      |   1|   0|    1|          0|
    |crc_V_75_loc_fu_112                                      |   1|   0|    1|          0|
    |crc_V_76_loc_fu_116                                      |   1|   0|    1|          0|
    |crc_V_79_loc_fu_128                                      |   1|   0|    1|          0|
    |crc_V_80_loc_fu_132                                      |   1|   0|    1|          0|
    |crc_V_82_loc_fu_140                                      |   1|   0|    1|          0|
    |crc_V_83_loc_fu_144                                      |   1|   0|    1|          0|
    |crc_V_86_loc_fu_156                                      |   1|   0|    1|          0|
    |crc_V_87_loc_fu_160                                      |   1|   0|    1|          0|
    |crc_V_93_loc_fu_184                                      |   1|   0|    1|          0|
    |crc_V_96_loc_fu_196                                      |   1|   0|    1|          0|
    |d_V_reg_1255                                             |   8|   0|    8|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln43_loc_fu_64                                      |   1|   0|    1|          0|
    |startIdx_loc_fu_68                                       |   5|   0|    5|          0|
    |targetBlock_reg_1458                                     |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  69|   0|   69|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|input_r_TDATA    |   in|    8|        axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|       input_r|       pointer|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
|last             |   in|    1|     ap_none|          last|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

