TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc4f3b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;    voicemenu.c:
                               96 ; 1    |// Copyright (C) SigmaTel, Inc. 2001-2005
                               97 ; 2    |// Filename: voicemenu.c (LCDexample)
                               98 ; 3    |//
                               99 ; 4    |//
                              100 ; 5    |#include "types.h"
                              101 
                              103 
                              104 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              105 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              106 ; 3    |//
                              107 ; 4    |// Filename: types.h
                              108 ; 5    |// Description: Standard data types
                              109 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              110 ; 7    |
                              111 ; 8    |#ifndef _TYPES_H
                              112 ; 9    |#define _TYPES_H
                              113 ; 10   |
                              114 ; 11   |// TODO:  move this outta here!
                              115 ; 12   |#if !defined(NOERROR)
                              116 ; 13   |#define NOERROR 0
                              117 ; 14   |#define SUCCESS 0
                              118 ; 15   |#endif 
                              119 ; 16   |#if !defined(SUCCESS)
                              120 ; 17   |#define SUCCESS  0
                              121 ; 18   |#endif
                              122 ; 19   |#if !defined(ERROR)
                              123 ; 20   |#define ERROR   -1
                              124 ; 21   |#endif
                              125 ; 22   |#if !defined(FALSE)
                              126 ; 23   |#define FALSE 0
                              127 ; 24   |#endif
                              128 ; 25   |#if !defined(TRUE)
                              129 ; 26   |#define TRUE  1
                              130 ; 27   |#endif
                              131 ; 28   |
                              132 ; 29   |#if !defined(NULL)
                              133 ; 30   |#define NULL 0
                              134 ; 31   |#endif
                              135 ; 32   |
                              136 ; 33   |#define MAX_INT     0x7FFFFF
                              137 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              138 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              139 ; 36   |#define MAX_ULONG   (-1) 
                              140 ; 37   |
                              141 ; 38   |#define WORD_SIZE   24              // word size in bits
                              142 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              143 ; 40   |
                              144 ; 41   |
                              145 ; 42   |#define BYTE    unsigned char       // btVarName
                              146 ; 43   |#define CHAR    signed char         // cVarName
                              147 ; 44   |#define USHORT  unsigned short      // usVarName
                              148 ; 45   |#define SHORT   unsigned short      // sVarName
                              149 ; 46   |#define WORD    unsigned int        // wVarName
                              150 ; 47   |#define INT     signed int          // iVarName
                              151 ; 48   |#define DWORD   unsigned long       // dwVarName
                              152 ; 49   |#define LONG    signed long         // lVarName
                              153 ; 50   |#define BOOL    unsigned int        // bVarName
                              154 ; 51   |#define FRACT   _fract              // frVarName
                              155 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              156 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              157 ; 54   |#define FLOAT   float               // fVarName
                              158 ; 55   |#define DBL     double              // dVarName
                              159 ; 56   |#define ENUM    enum                // eVarName
                              160 ; 57   |#define CMX     _complex            // cmxVarName
                              161 ; 58   |typedef WORD UCS3;                   // 
                              162 ; 59   |
                              163 ; 60   |#define UINT16  unsigned short
                              164 ; 61   |#define UINT8   unsigned char   
                              165 ; 62   |#define UINT32  unsigned long
                              166 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              167 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              168 ; 65   |#define WCHAR   UINT16
                              169 ; 66   |
                              170 ; 67   |//UINT128 is 16 bytes or 6 words
                              171 ; 68   |typedef struct UINT128_3500 {   
                              172 ; 69   |    int val[6];     
                              173 ; 70   |} UINT128_3500;
                              174 ; 71   |
                              175 ; 72   |#define UINT128   UINT128_3500
                              176 ; 73   |
                              177 ; 74   |// Little endian word packed byte strings:   
                              178 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              179 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              180 ; 77   |// Little endian word packed byte strings:   
                              181 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              182 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              183 ; 80   |
                              184 ; 81   |// Declare Memory Spaces To Use When Coding
                              185 ; 82   |// A. Sector Buffers
                              186 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              187 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              188 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              189 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              190 
                              192 
                              193 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              194 ; 88   |// B. Media DDI Memory
                              195 ; 89   |#define MEDIA_DDI_MEM _Y
                              196 ; 90   |
                              197 ; 91   |
                              198 ; 92   |
                              199 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              200 ; 94   |// Examples of circular pointers:
                              201 ; 95   |//    INT CIRC cpiVarName
                              202 ; 96   |//    DWORD CIRC cpdwVarName
                              203 ; 97   |
                              204 ; 98   |#define RETCODE INT                 // rcVarName
                              205 ; 99   |
                              206 ; 100  |// generic bitfield structure
                              207 ; 101  |struct Bitfield {
                              208 ; 102  |    unsigned int B0  :1;
                              209 ; 103  |    unsigned int B1  :1;
                              210 ; 104  |    unsigned int B2  :1;
                              211 ; 105  |    unsigned int B3  :1;
                              212 ; 106  |    unsigned int B4  :1;
                              213 ; 107  |    unsigned int B5  :1;
                              214 ; 108  |    unsigned int B6  :1;
                              215 ; 109  |    unsigned int B7  :1;
                              216 ; 110  |    unsigned int B8  :1;
                              217 ; 111  |    unsigned int B9  :1;
                              218 ; 112  |    unsigned int B10 :1;
                              219 ; 113  |    unsigned int B11 :1;
                              220 ; 114  |    unsigned int B12 :1;
                              221 ; 115  |    unsigned int B13 :1;
                              222 ; 116  |    unsigned int B14 :1;
                              223 ; 117  |    unsigned int B15 :1;
                              224 ; 118  |    unsigned int B16 :1;
                              225 ; 119  |    unsigned int B17 :1;
                              226 ; 120  |    unsigned int B18 :1;
                              227 ; 121  |    unsigned int B19 :1;
                              228 ; 122  |    unsigned int B20 :1;
                              229 ; 123  |    unsigned int B21 :1;
                              230 ; 124  |    unsigned int B22 :1;
                              231 ; 125  |    unsigned int B23 :1;
                              232 ; 126  |};
                              233 ; 127  |
                              234 ; 128  |union BitInt {
                              235 ; 129  |        struct Bitfield B;
                              236 ; 130  |        int        I;
                              237 ; 131  |};
                              238 ; 132  |
                              239 ; 133  |#define MAX_MSG_LENGTH 10
                              240 ; 134  |struct CMessage
                              241 ; 135  |{
                              242 ; 136  |        unsigned int m_uLength;
                              243 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              244 ; 138  |};
                              245 ; 139  |
                              246 ; 140  |typedef struct {
                              247 ; 141  |    WORD m_wLength;
                              248 ; 142  |    WORD m_wMessage;
                              249 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              250 ; 144  |} Message;
                              251 ; 145  |
                              252 ; 146  |struct MessageQueueDescriptor
                              253 ; 147  |{
                              254 ; 148  |        int *m_pBase;
                              255 ; 149  |        int m_iModulo;
                              256 ; 150  |        int m_iSize;
                              257 ; 151  |        int *m_pHead;
                              258 ; 152  |        int *m_pTail;
                              259 ; 153  |};
                              260 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                              261 ; 155  |struct ModuleEntry
                              262 ; 156  |{
                              263 ; 157  |    int m_iSignaledEventMask;
                              264 ; 158  |    int m_iWaitEventMask;
                              265 ; 159  |    int m_iResourceOfCode;
                              266 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              267 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              268 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              269 ; 163  |    int m_uTimeOutHigh;
                              270 ; 164  |    int m_uTimeOutLow;
                              271 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              272 ; 166  |};
                              273 ; 167  |
                              274 ; 168  |union WaitMask{
                              275 ; 169  |    struct B{
                              276 ; 170  |        unsigned int m_bNone     :1;
                              277 ; 171  |        unsigned int m_bMessage  :1;
                              278 ; 172  |        unsigned int m_bTimer    :1;
                              279 ; 173  |        unsigned int m_bButton   :1;
                              280 ; 174  |    } B;
                              281 ; 175  |    int I;
                              282 ; 176  |} ;
                              283 ; 177  |
                              284 ; 178  |
                              285 ; 179  |struct Button {
                              286 ; 180  |        WORD wButtonEvent;
                              287 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              288 ; 182  |};
                              289 ; 183  |
                              290 ; 184  |struct Message {
                              291 ; 185  |        WORD wMsgLength;
                              292 ; 186  |        WORD wMsgCommand;
                              293 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              294 ; 188  |};
                              295 ; 189  |
                              296 ; 190  |union EventTypes {
                              297 ; 191  |        struct CMessage msg;
                              298 ; 192  |        struct Button Button ;
                              299 ; 193  |        struct Message Message;
                              300 ; 194  |};
                              301 ; 195  |
                              302 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              303 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              304 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              305 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              306 ; 200  |
                              307 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              308 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              309 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              310 ; 204  |
                              311 ; 205  |#if DEBUG
                              312 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              313 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              314 ; 208  |#else 
                              315 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              316 ; 210  |#define DebugBuildAssert(x)    
                              317 ; 211  |#endif
                              318 ; 212  |
                              319 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              320 ; 214  |//  #pragma asm
                              321 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              322 ; 216  |//  #pragma endasm
                              323 ; 217  |
                              324 ; 218  |
                              325 ; 219  |#ifdef COLOR_262K
                              326 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              327 ; 221  |#elif defined(COLOR_65K)
                              328 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              329 ; 223  |#else
                              330 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              331 ; 225  |#endif
                              332 ; 226  |    
                              333 ; 227  |#endif // #ifndef _TYPES_H
                              334 
                              336 
                              337 ; 6    |#include "exec.h"
                              338 
                              340 
                              341 ; 1    |#ifndef EXEC_H
                              342 ; 2    |#define EXEC_H
                              343 ; 3    |
                              344 ; 4    |
                              345 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              346 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              347 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              348 ; 8    |
                              349 ; 9    |
                              350 ; 10   |#endif
                              351 
                              353 
                              354 ; 7    |#include "menumanager.h"
                              355 
                              357 
                              358 ; 1    |#ifndef _EXEC_H
                              359 ; 2    |#define _EXEC_H
                              360 ; 3    |
                              361 ; 4    |#include "types.h"
                              362 
                              364 
                              365 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              366 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              367 ; 3    |//
                              368 ; 4    |// Filename: types.h
                              369 ; 5    |// Description: Standard data types
                              370 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              371 ; 7    |
                              372 ; 8    |#ifndef _TYPES_H
                              373 ; 9    |#define _TYPES_H
                              374 ; 10   |
                              375 ; 11   |// TODO:  move this outta here!
                              376 ; 12   |#if !defined(NOERROR)
                              377 ; 13   |#define NOERROR 0
                              378 ; 14   |#define SUCCESS 0
                              379 ; 15   |#endif 
                              380 ; 16   |#if !defined(SUCCESS)
                              381 ; 17   |#define SUCCESS  0
                              382 ; 18   |#endif
                              383 ; 19   |#if !defined(ERROR)
                              384 ; 20   |#define ERROR   -1
                              385 ; 21   |#endif
                              386 ; 22   |#if !defined(FALSE)
                              387 ; 23   |#define FALSE 0
                              388 ; 24   |#endif
                              389 ; 25   |#if !defined(TRUE)
                              390 ; 26   |#define TRUE  1
                              391 ; 27   |#endif
                              392 ; 28   |
                              393 ; 29   |#if !defined(NULL)
                              394 ; 30   |#define NULL 0
                              395 ; 31   |#endif
                              396 ; 32   |
                              397 ; 33   |#define MAX_INT     0x7FFFFF
                              398 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              399 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              400 ; 36   |#define MAX_ULONG   (-1) 
                              401 ; 37   |
                              402 ; 38   |#define WORD_SIZE   24              // word size in bits
                              403 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              404 ; 40   |
                              405 ; 41   |
                              406 ; 42   |#define BYTE    unsigned char       // btVarName
                              407 ; 43   |#define CHAR    signed char         // cVarName
                              408 ; 44   |#define USHORT  unsigned short      // usVarName
                              409 ; 45   |#define SHORT   unsigned short      // sVarName
                              410 ; 46   |#define WORD    unsigned int        // wVarName
                              411 ; 47   |#define INT     signed int          // iVarName
                              412 ; 48   |#define DWORD   unsigned long       // dwVarName
                              413 ; 49   |#define LONG    signed long         // lVarName
                              414 ; 50   |#define BOOL    unsigned int        // bVarName
                              415 ; 51   |#define FRACT   _fract              // frVarName
                              416 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              417 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              418 ; 54   |#define FLOAT   float               // fVarName
                              419 ; 55   |#define DBL     double              // dVarName
                              420 ; 56   |#define ENUM    enum                // eVarName
                              421 ; 57   |#define CMX     _complex            // cmxVarName
                              422 ; 58   |typedef WORD UCS3;                   // 
                              423 ; 59   |
                              424 ; 60   |#define UINT16  unsigned short
                              425 ; 61   |#define UINT8   unsigned char   
                              426 ; 62   |#define UINT32  unsigned long
                              427 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              428 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              429 ; 65   |#define WCHAR   UINT16
                              430 ; 66   |
                              431 ; 67   |//UINT128 is 16 bytes or 6 words
                              432 ; 68   |typedef struct UINT128_3500 {   
                              433 ; 69   |    int val[6];     
                              434 ; 70   |} UINT128_3500;
                              435 ; 71   |
                              436 ; 72   |#define UINT128   UINT128_3500
                              437 ; 73   |
                              438 ; 74   |// Little endian word packed byte strings:   
                              439 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              440 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              441 ; 77   |// Little endian word packed byte strings:   
                              442 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              443 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              444 ; 80   |
                              445 ; 81   |// Declare Memory Spaces To Use When Coding
                              446 ; 82   |// A. Sector Buffers
                              447 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              448 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              449 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              450 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              451 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              452 ; 88   |// B. Media DDI Memory
                              453 ; 89   |#define MEDIA_DDI_MEM _Y
                              454 ; 90   |
                              455 ; 91   |
                              456 ; 92   |
                              457 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              458 ; 94   |// Examples of circular pointers:
                              459 ; 95   |//    INT CIRC cpiVarName
                              460 ; 96   |//    DWORD CIRC cpdwVarName
                              461 ; 97   |
                              462 ; 98   |#define RETCODE INT                 // rcVarName
                              463 ; 99   |
                              464 ; 100  |// generic bitfield structure
                              465 ; 101  |struct Bitfield {
                              466 ; 102  |    unsigned int B0  :1;
                              467 ; 103  |    unsigned int B1  :1;
                              468 ; 104  |    unsigned int B2  :1;
                              469 ; 105  |    unsigned int B3  :1;
                              470 ; 106  |    unsigned int B4  :1;
                              471 ; 107  |    unsigned int B5  :1;
                              472 ; 108  |    unsigned int B6  :1;
                              473 ; 109  |    unsigned int B7  :1;
                              474 ; 110  |    unsigned int B8  :1;
                              475 ; 111  |    unsigned int B9  :1;
                              476 ; 112  |    unsigned int B10 :1;
                              477 ; 113  |    unsigned int B11 :1;
                              478 ; 114  |    unsigned int B12 :1;
                              479 ; 115  |    unsigned int B13 :1;
                              480 ; 116  |    unsigned int B14 :1;
                              481 ; 117  |    unsigned int B15 :1;
                              482 ; 118  |    unsigned int B16 :1;
                              483 ; 119  |    unsigned int B17 :1;
                              484 ; 120  |    unsigned int B18 :1;
                              485 ; 121  |    unsigned int B19 :1;
                              486 ; 122  |    unsigned int B20 :1;
                              487 ; 123  |    unsigned int B21 :1;
                              488 ; 124  |    unsigned int B22 :1;
                              489 ; 125  |    unsigned int B23 :1;
                              490 ; 126  |};
                              491 ; 127  |
                              492 ; 128  |union BitInt {
                              493 ; 129  |        struct Bitfield B;
                              494 ; 130  |        int        I;
                              495 ; 131  |};
                              496 ; 132  |
                              497 ; 133  |#define MAX_MSG_LENGTH 10
                              498 ; 134  |struct CMessage
                              499 ; 135  |{
                              500 ; 136  |        unsigned int m_uLength;
                              501 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              502 ; 138  |};
                              503 ; 139  |
                              504 ; 140  |typedef struct {
                              505 ; 141  |    WORD m_wLength;
                              506 ; 142  |    WORD m_wMessage;
                              507 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              508 ; 144  |} Message;
                              509 ; 145  |
                              510 ; 146  |struct MessageQueueDescriptor
                              511 ; 147  |{
                              512 ; 148  |        int *m_pBase;
                              513 ; 149  |        int m_iModulo;
                              514 ; 150  |        int m_iSize;
                              515 ; 151  |        int *m_pHead;
                              516 ; 152  |        int *m_pTail;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              517 ; 153  |};
                              518 ; 154  |
                              519 ; 155  |struct ModuleEntry
                              520 ; 156  |{
                              521 ; 157  |    int m_iSignaledEventMask;
                              522 ; 158  |    int m_iWaitEventMask;
                              523 ; 159  |    int m_iResourceOfCode;
                              524 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              525 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              526 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              527 ; 163  |    int m_uTimeOutHigh;
                              528 ; 164  |    int m_uTimeOutLow;
                              529 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              530 ; 166  |};
                              531 ; 167  |
                              532 ; 168  |union WaitMask{
                              533 ; 169  |    struct B{
                              534 ; 170  |        unsigned int m_bNone     :1;
                              535 ; 171  |        unsigned int m_bMessage  :1;
                              536 ; 172  |        unsigned int m_bTimer    :1;
                              537 ; 173  |        unsigned int m_bButton   :1;
                              538 ; 174  |    } B;
                              539 ; 175  |    int I;
                              540 ; 176  |} ;
                              541 ; 177  |
                              542 ; 178  |
                              543 ; 179  |struct Button {
                              544 ; 180  |        WORD wButtonEvent;
                              545 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              546 ; 182  |};
                              547 ; 183  |
                              548 ; 184  |struct Message {
                              549 ; 185  |        WORD wMsgLength;
                              550 ; 186  |        WORD wMsgCommand;
                              551 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              552 ; 188  |};
                              553 ; 189  |
                              554 ; 190  |union EventTypes {
                              555 ; 191  |        struct CMessage msg;
                              556 ; 192  |        struct Button Button ;
                              557 ; 193  |        struct Message Message;
                              558 ; 194  |};
                              559 ; 195  |
                              560 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              561 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              562 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              563 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              564 ; 200  |
                              565 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              566 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              567 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              568 ; 204  |
                              569 ; 205  |#if DEBUG
                              570 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              571 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              572 ; 208  |#else 
                              573 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              574 ; 210  |#define DebugBuildAssert(x)    
                              575 ; 211  |#endif
                              576 ; 212  |
                              577 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              578 ; 214  |//  #pragma asm
                              579 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              580 ; 216  |//  #pragma endasm
                              581 ; 217  |
                              582 ; 218  |
                              583 ; 219  |#ifdef COLOR_262K
                              584 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              585 ; 221  |#elif defined(COLOR_65K)
                              586 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              587 ; 223  |#else
                              588 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              589 ; 225  |#endif
                              590 ; 226  |    
                              591 ; 227  |#endif // #ifndef _TYPES_H
                              592 
                              594 
                              595 ; 5    |
                              596 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              597 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, int, int *);
                              598 ; 8    |
                              599 ; 9    |#if !defined(NULL)
                              600 ; 10   |#define NULL 0
                              601 ; 11   |#endif 
                              602 ; 12   |
                              603 ; 13   |#if !defined(FALSE)
                              604 ; 14   |#define FALSE 0
                              605 ; 15   |#endif
                              606 ; 16   |#if !defined(TRUE)
                              607 ; 17   |#define TRUE  !FALSE
                              608 ; 18   |#endif
                              609 ; 19   |
                              610 ; 20   |// The same memory location contains either a menu message or button event. 
                              611 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              612 ; 22   |
                              613 ; 23   |// CMessage is kept for backards compatibility.
                              614 ; 24   |// The union and 2 new structures are added to aid in readability.
                              615 ; 25   |
                              616 ; 26   |
                              617 ; 27   |#include "messages.h"
                              618 
                              620 
                              621 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              622 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              623 ; 3    |// Message defs
                              624 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              625 ; 5    |
                              626 ; 6    |#if (!defined(MSGEQU_INC))
                              627 ; 7    |#define MSGEQU_INC 1
                              628 ; 8    |
                              629 ; 9    |
                              630 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              631 ; 11   |
                              632 ; 12   |
                              633 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              634 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              635 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              636 ; 16   |#define MSG_TYPE_LCD 0x030000
                              637 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              638 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              639 ; 19   |#define MSG_TYPE_MENU 0x060000
                              640 ; 20   |#define MSG_TYPE_LED 0x070000
                              641 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              642 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              643 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              644 ; 24   |// Equalizer and other effects
                              645 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              646 ; 26   |#if (defined(USE_PLAYLIST3))
                              647 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              648 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              649 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              650 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              651 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              652 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              653 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              654 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              655 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              656 ; 36   |#if defined(USE_PLAYLIST5)
                              657 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              658 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              659 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              660 ; 40   |
                              661 ; 41   |// Message Structure Offsets
                              662 ; 42   |#define MSG_Length 0
                              663 ; 43   |#define MSG_ID 1
                              664 ; 44   |#define MSG_Argument1 2
                              665 ; 45   |#define MSG_Argument2 3
                              666 ; 46   |#define MSG_Argument3 4
                              667 ; 47   |#define MSG_Argument4 5
                              668 ; 48   |#define MSG_Argument5 6
                              669 ; 49   |#define MSG_Argument6 7
                              670 ; 50   |
                              671 ; 51   |
                              672 ; 52   |
                              673 ; 53   |// LCD Message IDs
                              674 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              675 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              676 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              677 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              678 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              679 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              680 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              681 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              682 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              683 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              684 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              685 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              686 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              687 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              688 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              689 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              690 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              691 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              692 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              693 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              694 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              695 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              696 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              697 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              698 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              699 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              700 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              701 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              702 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              703 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              704 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              705 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              706 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              707 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              708 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              709 ; 89   |//Param1 = left
                              710 ; 90   |//Param2 = top
                              711 ; 91   |//Param3 = right
                              712 ; 92   |//Param4 = bottom
                              713 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              714 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              715 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              716 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              717 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              718 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              719 ; 99   |
                              720 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              721 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              722 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              723 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              724 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              725 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              726 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              727 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              728 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              729 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              730 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              731 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              732 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              733 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              734 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              735 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              736 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              737 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              738 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              739 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              740 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              741 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              742 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              743 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              744 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              745 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              746 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              747 ; 127  |
                              748 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              749 ; 129  |
                              750 ; 130  |#if defined(CLCD_16BIT)
                              751 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              752 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              753 ; 133  |
                              754 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              755 ; 135  |#else 
                              756 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              757 ; 137  |#endif
                              758 ; 138  |
                              759 ; 139  |// If you change the LCD message ID's then you must
                              760 ; 140  |// also change the jump table in lcdapi.asm
                              761 ; 141  |
                              762 ; 142  |// Character LCD Message IDs
                              763 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              764 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              765 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              766 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              767 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              768 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              769 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              770 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              771 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              772 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              773 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              774 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              775 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              776 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              777 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              778 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              779 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              780 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              781 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              782 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              783 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              784 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              785 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              786 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              787 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              788 ; 168  |// also change the jump table in lcdapi.asm
                              789 ; 169  |
                              790 ; 170  |// Decoder Message IDs
                              791 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              792 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              793 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              794 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              795 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              796 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              797 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              798 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              799 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              800 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              801 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              802 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              803 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              804 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              805 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              806 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              807 ; 187  |// If you change the Decoder message ID's, then you must
                              808 ; 188  |// also change the jump table in decoder_overlay.asm
                              809 ; 189  |// and in dec_adpcm_overlay.asm.
                              810 ; 190  |
                              811 ; 191  |// Encoder Message IDs
                              812 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              813 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              814 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              815 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              816 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              817 ; 197  |// If you change the Encoder message ID's, then you must
                              818 ; 198  |// also change the jump table in all encoder overlay modules.
                              819 ; 199  |
                              820 ; 200  |// Parser Message IDs
                              821 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              822 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              823 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              824 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              825 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              826 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              827 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              828 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              829 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              830 ; 210  |// If you change the Parser message ID's, then you must
                              831 ; 211  |// also change the jump table in parser.asm
                              832 ; 212  |
                              833 ; 213  |// Button Message IDs
                              834 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              835 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              836 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              837 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              838 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              839 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              840 ; 220  |
                              841 ; 221  |// Mixer Message IDs
                              842 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              843 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              844 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              845 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              846 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              847 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              848 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              849 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              850 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              851 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              852 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              853 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              854 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              855 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              856 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              857 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              858 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              859 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              860 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              861 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              862 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              863 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              864 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              865 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              866 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              867 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              868 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              869 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              870 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              871 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              872 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              873 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              874 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              875 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              876 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              877 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              878 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              879 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              880 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              881 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              882 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              883 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              884 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              885 ; 265  |// If you change the mixer message ID's then you must
                              886 ; 266  |// also change the jump table in mixer.asm
                              887 ; 267  |#define MIXER_ON 0
                              888 ; 268  |#define MIXER_OFF 1
                              889 ; 269  |
                              890 ; 270  |
                              891 ; 271  |// System Message IDs
                              892 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              893 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              894 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              895 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              896 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              897 ; 277  |// If you change the system message ID's then you must
                              898 ; 278  |// also change the jump table in systemapi.asm
                              899 ; 279  |
                              900 ; 280  |// Menu IDs
                              901 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              902 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              903 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              904 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              905 ; 285  |//sub parameters for this message:
                              906 ; 286  |#define RECORDER_START 0
                              907 ; 287  |#define RECORDER_PAUSE 0x2000
                              908 ; 288  |#define RECORDER_RESUME 0x4000
                              909 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              910 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              911 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              912 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              913 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              914 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              915 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              916 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              917 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              918 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              919 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              920 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              921 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              922 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              923 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              924 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              925 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              926 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              927 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              928 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              929 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              930 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              931 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              932 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              933 ; 313  |
                              934 ; 314  |// Note that other versions of this file have different msg equates.
                              935 ; 315  |// If you change the system message ID's then you must
                              936 ; 316  |// also change the jump table in all menu *.asm
                              937 ; 317  |
                              938 ; 318  |// LED Message IDs
                              939 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              940 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              941 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              942 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              943 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              944 ; 324  |// If you change the LeD message ID's then you must
                              945 ; 325  |// also change the jump table in ledapi.asm
                              946 ; 326  |
                              947 ; 327  |#if (!defined(REMOVE_FM))
                              948 ; 328  |// FM Tuner Message IDs
                              949 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              950 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              951 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              952 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              953 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              954 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              955 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              956 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              957 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              958 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              959 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              960 ; 340  |//one parameter--the sensitivity in uV
                              961 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              962 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              963 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              964 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              965 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              966 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              967 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              968 ; 348  |#endif
                              969 ; 349  |
                              970 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              971 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              972 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              973 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              974 ; 354  |
                              975 ; 355  |
                              976 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              977 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              978 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              979 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              980 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              981 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              982 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              983 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              984 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              985 ; 365  |
                              986 ; 366  |#if (defined(USE_PLAYLIST3))
                              987 ; 367  |// Music Library
                              988 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              989 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              990 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              991 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              992 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              993 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              994 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              995 ; 375  |
                              996 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              997 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                              998 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                              999 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1000 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1001 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1002 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1003 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1004 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1005 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1006 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1007 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1008 ; 388  |
                             1009 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1010 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1011 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1012 ; 392  |
                             1013 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1014 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1015 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1016 ; 396  |
                             1017 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1018 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1019 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1020 ; 400  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1021 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1022 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1023 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1024 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1025 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1026 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1027 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1028 ; 408  |
                             1029 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1030 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1031 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1032 ; 412  |
                             1033 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1034 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1035 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1036 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1037 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1038 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1039 ; 419  |
                             1040 ; 420  |#if defined(USE_PLAYLIST5)
                             1041 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1042 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1043 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1044 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1045 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1046 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1047 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1048 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1049 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1050 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1051 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1052 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1053 ; 433  |
                             1054 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1055 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1056 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1057 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1058 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1059 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1060 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1061 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1062 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1063 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1064 ; 444  |// Events
                             1065 ; 445  |// No event
                             1066 ; 446  |#define EVENT_NONE 0x000001   
                             1067 ; 447  |// A message has been posted
                             1068 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1069 ; 449  |// Run if wait time elapsed
                             1070 ; 450  |#define EVENT_TIMER 0x000004   
                             1071 ; 451  |// Run if a button event occured
                             1072 ; 452  |#define EVENT_BUTTON 0x000008   
                             1073 ; 453  |// Run if a background event occured
                             1074 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1075 ; 455  |// The executive should immediately repeat this module
                             1076 ; 456  |#define EVENT_REPEAT 0x000020   
                             1077 ; 457  |// Run the module's init routine
                             1078 ; 458  |#define EVENT_INIT 0x800000   
                             1079 ; 459  |
                             1080 ; 460  |#define EVENT_NONE_BITPOS 0
                             1081 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1082 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1083 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1084 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1085 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1086 ; 466  |#define EVENT_INIT_BITPOS 23
                             1087 ; 467  |
                             1088 ; 468  |// Parser Message Buffers
                             1089 ; 469  |#define ParserPlayBit 0
                             1090 ; 470  |#define ButtonPressBit 1
                             1091 ; 471  |#define ParserRwndBit 1
                             1092 ; 472  |#define ParserFfwdBit 2
                             1093 ; 473  |
                             1094 ; 474  |//NextSong Message Parameters
                             1095 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1096 ; 476  |#define NEXT_SONG 2             
                             1097 ; 477  |// ButtonPressBit1 cleared
                             1098 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1099 ; 479  |// ButtonPressBit1 set
                             1100 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1101 ; 481  |// NextSong + Ffwd
                             1102 ; 482  |#define NEXT_SONG_FFWD 4          
                             1103 ; 483  |
                             1104 ; 484  |//PrevSong Message Parameters
                             1105 ; 485  |// PrevSong + Stopped
                             1106 ; 486  |#define PREV_SONG 0          
                             1107 ; 487  |// PrevSong + Play
                             1108 ; 488  |#define PREV_SONG_PLAY 1          
                             1109 ; 489  |// PrevSong + Rwnd
                             1110 ; 490  |#define PREV_SONG_RWND 2          
                             1111 ; 491  |
                             1112 ; 492  |
                             1113 ; 493  |
                             1114 ; 494  |
                             1115 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1116 ; 496  |
                             1117 ; 497  |
                             1118 
                             1120 
                             1121 ; 28   |
                             1122 ; 29   |#endif 
                             1123 
                             1125 
                             1126 ; 8    |#include "messages.h"
                             1127 
                             1129 
                             1130 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1131 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1132 ; 3    |// Message defs
                             1133 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1134 ; 5    |
                             1135 ; 6    |#if (!defined(MSGEQU_INC))
                             1136 ; 7    |#define MSGEQU_INC 1
                             1137 ; 8    |
                             1138 ; 9    |
                             1139 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1140 ; 11   |
                             1141 ; 12   |
                             1142 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1143 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1144 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1145 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1146 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1147 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1148 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1149 ; 20   |#define MSG_TYPE_LED 0x070000
                             1150 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1151 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1152 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1153 ; 24   |// Equalizer and other effects
                             1154 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1155 ; 26   |#if (defined(USE_PLAYLIST3))
                             1156 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1157 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1158 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1159 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1160 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1161 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1162 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1163 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1164 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1165 ; 36   |#if defined(USE_PLAYLIST5)
                             1166 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1167 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1168 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1169 ; 40   |
                             1170 ; 41   |// Message Structure Offsets
                             1171 ; 42   |#define MSG_Length 0
                             1172 ; 43   |#define MSG_ID 1
                             1173 ; 44   |#define MSG_Argument1 2
                             1174 ; 45   |#define MSG_Argument2 3
                             1175 ; 46   |#define MSG_Argument3 4
                             1176 ; 47   |#define MSG_Argument4 5
                             1177 ; 48   |#define MSG_Argument5 6
                             1178 ; 49   |#define MSG_Argument6 7
                             1179 ; 50   |
                             1180 ; 51   |
                             1181 ; 52   |
                             1182 ; 53   |// LCD Message IDs
                             1183 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1184 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1185 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1186 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1187 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1188 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1189 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1190 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1191 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1192 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1193 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1194 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1195 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1196 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1197 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1198 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1199 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1200 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1201 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1202 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1203 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1204 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1205 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1206 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1207 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1208 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1209 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1210 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1211 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1212 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1213 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1214 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1215 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1216 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1217 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1218 ; 89   |//Param1 = left
                             1219 ; 90   |//Param2 = top
                             1220 ; 91   |//Param3 = right
                             1221 ; 92   |//Param4 = bottom
                             1222 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1223 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1224 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1225 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1226 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1227 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1228 ; 99   |
                             1229 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1230 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1231 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1232 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1233 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1234 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1235 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1236 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1237 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1238 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1239 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1240 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1241 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1242 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1243 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1244 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1245 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1246 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1247 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1248 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1249 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1250 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1251 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1252 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1253 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1254 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1255 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1256 ; 127  |
                             1257 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1258 ; 129  |
                             1259 ; 130  |#if defined(CLCD_16BIT)
                             1260 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1261 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1262 ; 133  |
                             1263 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1264 ; 135  |#else 
                             1265 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1266 ; 137  |#endif
                             1267 ; 138  |
                             1268 ; 139  |// If you change the LCD message ID's then you must
                             1269 ; 140  |// also change the jump table in lcdapi.asm
                             1270 ; 141  |
                             1271 ; 142  |// Character LCD Message IDs
                             1272 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1273 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1274 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1275 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1276 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1277 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1278 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1279 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1280 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1281 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1282 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1283 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1284 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1285 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1286 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1287 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1288 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1289 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1290 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1291 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1292 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1293 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1294 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1295 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1296 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1297 ; 168  |// also change the jump table in lcdapi.asm
                             1298 ; 169  |
                             1299 ; 170  |// Decoder Message IDs
                             1300 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1301 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1302 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1303 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1304 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1305 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1306 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1307 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1308 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1309 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1310 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1311 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1312 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1313 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1314 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1315 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1316 ; 187  |// If you change the Decoder message ID's, then you must
                             1317 ; 188  |// also change the jump table in decoder_overlay.asm
                             1318 ; 189  |// and in dec_adpcm_overlay.asm.
                             1319 ; 190  |
                             1320 ; 191  |// Encoder Message IDs
                             1321 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1322 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1323 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1324 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1325 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1326 ; 197  |// If you change the Encoder message ID's, then you must
                             1327 ; 198  |// also change the jump table in all encoder overlay modules.
                             1328 ; 199  |
                             1329 ; 200  |// Parser Message IDs
                             1330 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1331 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1332 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1333 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1334 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1335 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1336 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1337 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1338 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1339 ; 210  |// If you change the Parser message ID's, then you must
                             1340 ; 211  |// also change the jump table in parser.asm
                             1341 ; 212  |
                             1342 ; 213  |// Button Message IDs
                             1343 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1344 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1345 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1346 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1347 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1348 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1349 ; 220  |
                             1350 ; 221  |// Mixer Message IDs
                             1351 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1352 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1353 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1354 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1355 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1356 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1357 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1358 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1359 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1360 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1361 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1362 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1363 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1364 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1365 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1366 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1367 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1368 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1369 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1370 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1371 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1372 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1373 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1374 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1375 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1376 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1377 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1378 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1379 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1380 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1381 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1382 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1383 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1384 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1385 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1386 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1387 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1388 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1389 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1390 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1391 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1392 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1393 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1394 ; 265  |// If you change the mixer message ID's then you must
                             1395 ; 266  |// also change the jump table in mixer.asm
                             1396 ; 267  |#define MIXER_ON 0
                             1397 ; 268  |#define MIXER_OFF 1
                             1398 ; 269  |
                             1399 ; 270  |
                             1400 ; 271  |// System Message IDs
                             1401 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1402 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1403 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1404 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1405 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1406 ; 277  |// If you change the system message ID's then you must
                             1407 ; 278  |// also change the jump table in systemapi.asm
                             1408 ; 279  |
                             1409 ; 280  |// Menu IDs
                             1410 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1411 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1412 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1413 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1414 ; 285  |//sub parameters for this message:
                             1415 ; 286  |#define RECORDER_START 0
                             1416 ; 287  |#define RECORDER_PAUSE 0x2000
                             1417 ; 288  |#define RECORDER_RESUME 0x4000
                             1418 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1419 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1420 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1421 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1422 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1423 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1424 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1425 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1426 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1427 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1428 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1429 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1430 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1431 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1432 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1433 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1434 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1435 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1436 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1437 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1438 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1439 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1440 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1441 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1442 ; 313  |
                             1443 ; 314  |// Note that other versions of this file have different msg equates.
                             1444 ; 315  |// If you change the system message ID's then you must
                             1445 ; 316  |// also change the jump table in all menu *.asm
                             1446 ; 317  |
                             1447 ; 318  |// LED Message IDs
                             1448 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1449 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1450 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1451 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1452 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1453 ; 324  |// If you change the LeD message ID's then you must
                             1454 ; 325  |// also change the jump table in ledapi.asm
                             1455 ; 326  |
                             1456 ; 327  |#if (!defined(REMOVE_FM))
                             1457 ; 328  |// FM Tuner Message IDs
                             1458 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1459 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1460 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1461 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1462 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1463 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1464 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1465 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1466 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1467 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1468 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1469 ; 340  |//one parameter--the sensitivity in uV
                             1470 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1471 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1472 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1473 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1474 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1475 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1476 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1477 ; 348  |#endif
                             1478 ; 349  |
                             1479 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1480 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1481 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1482 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1483 ; 354  |
                             1484 ; 355  |
                             1485 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1486 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1487 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1488 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1489 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1490 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1491 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1492 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1493 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1494 ; 365  |
                             1495 ; 366  |#if (defined(USE_PLAYLIST3))
                             1496 ; 367  |// Music Library
                             1497 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1498 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1499 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1500 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1501 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1502 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1503 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1504 ; 375  |
                             1505 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1506 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1507 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1508 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1509 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1510 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1511 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1512 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1513 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1514 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1515 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1516 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1517 ; 388  |
                             1518 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1519 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1520 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1521 ; 392  |
                             1522 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1523 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1524 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1525 ; 396  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1526 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1527 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1528 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1529 ; 400  |
                             1530 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1531 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1532 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1533 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1534 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1535 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1536 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1537 ; 408  |
                             1538 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1539 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1540 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1541 ; 412  |
                             1542 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1543 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1544 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1545 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1546 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1547 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1548 ; 419  |
                             1549 ; 420  |#if defined(USE_PLAYLIST5)
                             1550 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1551 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1552 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1553 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1554 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1555 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1556 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1557 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1558 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1559 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1560 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1561 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1562 ; 433  |
                             1563 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1564 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1565 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1566 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1567 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1568 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1569 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1570 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1571 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1572 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1573 ; 444  |// Events
                             1574 ; 445  |// No event
                             1575 ; 446  |#define EVENT_NONE 0x000001   
                             1576 ; 447  |// A message has been posted
                             1577 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1578 ; 449  |// Run if wait time elapsed
                             1579 ; 450  |#define EVENT_TIMER 0x000004   
                             1580 ; 451  |// Run if a button event occured
                             1581 ; 452  |#define EVENT_BUTTON 0x000008   
                             1582 ; 453  |// Run if a background event occured
                             1583 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1584 ; 455  |// The executive should immediately repeat this module
                             1585 ; 456  |#define EVENT_REPEAT 0x000020   
                             1586 ; 457  |// Run the module's init routine
                             1587 ; 458  |#define EVENT_INIT 0x800000   
                             1588 ; 459  |
                             1589 ; 460  |#define EVENT_NONE_BITPOS 0
                             1590 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1591 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1592 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1593 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1594 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1595 ; 466  |#define EVENT_INIT_BITPOS 23
                             1596 ; 467  |
                             1597 ; 468  |// Parser Message Buffers
                             1598 ; 469  |#define ParserPlayBit 0
                             1599 ; 470  |#define ButtonPressBit 1
                             1600 ; 471  |#define ParserRwndBit 1
                             1601 ; 472  |#define ParserFfwdBit 2
                             1602 ; 473  |
                             1603 ; 474  |//NextSong Message Parameters
                             1604 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1605 ; 476  |#define NEXT_SONG 2             
                             1606 ; 477  |// ButtonPressBit1 cleared
                             1607 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1608 ; 479  |// ButtonPressBit1 set
                             1609 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1610 ; 481  |// NextSong + Ffwd
                             1611 ; 482  |#define NEXT_SONG_FFWD 4          
                             1612 ; 483  |
                             1613 ; 484  |//PrevSong Message Parameters
                             1614 ; 485  |// PrevSong + Stopped
                             1615 ; 486  |#define PREV_SONG 0          
                             1616 ; 487  |// PrevSong + Play
                             1617 ; 488  |#define PREV_SONG_PLAY 1          
                             1618 ; 489  |// PrevSong + Rwnd
                             1619 ; 490  |#define PREV_SONG_RWND 2          
                             1620 ; 491  |
                             1621 ; 492  |
                             1622 ; 493  |
                             1623 ; 494  |
                             1624 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1625 ; 496  |
                             1626 ; 497  |
                             1627 
                             1629 
                             1630 ; 9    |#include "resource.h"
                             1631 
                             1633 
                             1634 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1635 ; 2    |//  Do not edit it directly.
                             1636 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1637 ; 4    |
                             1638 ; 5    |
                             1639 ; 6    |
                             1640 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1641 ; 8    |//  Do not edit it directly.
                             1642 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1643 ; 10   |
                             1644 ; 11   |
                             1645 ; 12   |
                             1646 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1647 ; 14   |//  Do not edit it directly.
                             1648 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1649 ; 16   |
                             1650 ; 17   |
                             1651 ; 18   |
                             1652 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1653 ; 20   |//  Do not edit it directly.
                             1654 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1655 ; 22   |
                             1656 ; 23   |
                             1657 ; 24   |
                             1658 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1659 ; 26   |//  Do not edit it directly.
                             1660 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1661 ; 28   |
                             1662 ; 29   |
                             1663 ; 30   |
                             1664 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1665 ; 32   |//  Do not edit it directly.
                             1666 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1667 ; 34   |
                             1668 ; 35   |
                             1669 ; 36   |
                             1670 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1671 ; 38   |//  Do not edit it directly.
                             1672 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1673 ; 40   |
                             1674 ; 41   |
                             1675 ; 42   |
                             1676 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1677 ; 44   |//  Do not edit it directly.
                             1678 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1679 ; 46   |
                             1680 ; 47   |
                             1681 ; 48   |
                             1682 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1683 ; 50   |//  Do not edit it directly.
                             1684 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1685 ; 52   |
                             1686 ; 53   |
                             1687 ; 54   |
                             1688 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1689 ; 56   |//  Do not edit it directly.
                             1690 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1691 ; 58   |
                             1692 ; 59   |
                             1693 ; 60   |
                             1694 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1695 ; 62   |//  Do not edit it directly.
                             1696 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1697 ; 64   |
                             1698 ; 65   |
                             1699 ; 66   |
                             1700 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1701 ; 68   |//  Do not edit it directly.
                             1702 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1703 ; 70   |
                             1704 ; 71   |
                             1705 ; 72   |
                             1706 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1707 ; 74   |//  Do not edit it directly.
                             1708 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1709 ; 76   |
                             1710 ; 77   |
                             1711 ; 78   |
                             1712 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1713 ; 80   |//  Do not edit it directly.
                             1714 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1715 ; 82   |
                             1716 ; 83   |
                             1717 ; 84   |
                             1718 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1719 ; 86   |//  Do not edit it directly.
                             1720 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1721 ; 88   |
                             1722 ; 89   |
                             1723 ; 90   |
                             1724 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1725 ; 92   |//  Do not edit it directly.
                             1726 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1727 ; 94   |
                             1728 ; 95   |
                             1729 ; 96   |
                             1730 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1731 ; 98   |//  Do not edit it directly.
                             1732 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1733 ; 100  |
                             1734 ; 101  |
                             1735 ; 102  |
                             1736 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1737 ; 104  |//  Do not edit it directly.
                             1738 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1739 ; 106  |
                             1740 ; 107  |
                             1741 ; 108  |
                             1742 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1743 ; 110  |//  Do not edit it directly.
                             1744 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1745 ; 112  |
                             1746 ; 113  |
                             1747 ; 114  |
                             1748 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1749 ; 116  |//  Do not edit it directly.
                             1750 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1751 ; 118  |
                             1752 ; 119  |
                             1753 ; 120  |
                             1754 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1755 ; 122  |//  Do not edit it directly.
                             1756 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1757 ; 124  |
                             1758 ; 125  |
                             1759 ; 126  |
                             1760 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1761 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1762 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1763 ; 130  |// LCD example resource listing
                             1764 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1765 ; 132  |
                             1766 ; 133  |#if (!defined(resources))
                             1767 ; 134  |#define resources 1
                             1768 ; 135  |
                             1769 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1770 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1771 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1772 ; 139  |
                             1773 ; 140  |#define VERSION_MAJOR 3
                             1774 ; 141  |#define VERSION_MIDDLE 200
                             1775 ; 142  |#define VERSION_MINOR 910
                             1776 ; 143  |
                             1777 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1778 ; 145  |#define NUMBER_OF_PRESETS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1779 ; 146  |
                             1780 ; 147  |
                             1781 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1782 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1783 ; 150  |//  the resource index cache if it was added.
                             1784 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1785 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1786 ; 153  |
                             1787 ; 154  |//$FILENAME searchdirectory.src
                             1788 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1789 ; 156  |//$FILENAME shortdirmatch.src
                             1790 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1791 ; 158  |//$FILENAME fopen.src
                             1792 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1793 ; 160  |//$FILENAME musicmenu.src
                             1794 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1795 ; 162  |//$FILENAME changepath.src
                             1796 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1797 ; 164  |//$FILENAME _openandverifyslot.src
                             1798 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1799 ; 166  |//$FILENAME _loadslot.src
                             1800 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1801 ; 168  |//$FILENAME getname.src
                             1802 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1803 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1804 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1805 ; 172  |//$FILENAME sethandleforsearch.src
                             1806 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1807 ; 174  |//$FILENAME wmaWrap.src
                             1808 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1809 ; 176  |//$FILENAME extractfilename.src
                             1810 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1811 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1812 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1813 ; 180  |//$FILENAME SoftTimerMod.src
                             1814 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1815 ; 182  |//$FILENAME GetShortfilename.src
                             1816 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1817 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1818 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1819 ; 186  |//$FILENAME playerstatemachine.src
                             1820 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1821 ; 188  |//$FILENAME SysMod.src
                             1822 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1823 ; 190  |//$FILENAME drm_b64_decodew.src
                             1824 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1825 ; 192  |//$FILENAME discardtrailigperiods.src
                             1826 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1827 ; 194  |//$FILENAME uppercase.src
                             1828 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1829 ; 196  |//$FILENAME strlength.src
                             1830 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1831 ; 198  |//$FILENAME ConverToShortname.src
                             1832 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1833 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1834 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1835 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1836 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1837 ; 204  |//$FILENAME drm_sst_closekey.src
                             1838 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1839 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1840 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1841 ; 208  |//$FILENAME freehandle.src
                             1842 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1843 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1844 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1845 ; 212  |//$FILENAME _parselicenseattributes.src
                             1846 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1847 ; 214  |//$FILENAME variablesecstategetorset.src
                             1848 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1849 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1850 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1851 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1852 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1853 ; 220  |//$FILENAME display.src
                             1854 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1855 ; 222  |//$FILENAME DisplayModule.src
                             1856 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1857 ; 224  |//$FILENAME extractpath.src
                             1858 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1859 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1860 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1861 ; 228  |//$FILENAME _getprivatekey.src
                             1862 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1863 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1864 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1865 ; 232  |//$FILENAME drm_hds_openslot.src
                             1866 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1867 ; 234  |//$FILENAME fclose.src
                             1868 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1869 ; 236  |//$FILENAME drm_cphr_init.src
                             1870 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1871 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1872 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1873 ; 240  |//$FILENAME drm_mgr_bind.src
                             1874 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1875 ; 242  |//$FILENAME _decryptcontentkey.src
                             1876 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1877 ; 244  |//$FILENAME drm_mac_inv32.src
                             1878 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1879 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1880 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1881 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1882 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1883 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1884 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1885 ; 252  |//$FILENAME effectsmodules.src
                             1886 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1887 ; 254  |//$FILENAME janusx.src
                             1888 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1889 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1890 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1891 ; 258  |//$FILENAME eval.src
                             1892 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1893 ; 260  |//$FILENAME _verifyslothash.src
                             1894 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1895 ; 262  |//$FILENAME januscommon.src
                             1896 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1897 ; 264  |//$FILENAME changecase.src
                             1898 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1899 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1900 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1901 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1902 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1903 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1904 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1905 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1906 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1907 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1908 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1909 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1910 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1911 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1912 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1913 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1914 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1915 ; 282  |//$FILENAME oem_writefile.src
                             1916 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1917 ; 284  |//$FILENAME drm_sst_getdata.src
                             1918 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1919 ; 286  |//$FILENAME updatehandlemode.src
                             1920 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1921 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1922 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1923 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1924 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1925 ; 292  |//$FILENAME doplay_p.src
                             1926 ; 293  |#define RSRC_DOPLAY_P 70    
                             1927 ; 294  |//$FILENAME fatwritep.src
                             1928 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1929 ; 296  |//$FILENAME findfirst.src
                             1930 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1931 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1932 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1933 ; 300  |//$FILENAME changetorootdirectory.src
                             1934 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1935 ; 302  |//$FILENAME _findkeypair.src
                             1936 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1937 ; 304  |//$FILENAME variablemachinegetorset.src
                             1938 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1939 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1940 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1941 ; 308  |//$FILENAME getlspubkey.src
                             1942 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1943 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1944 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1945 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1946 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1947 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1948 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1949 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1950 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1951 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1952 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1953 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1954 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1955 ; 322  |//$FILENAME aes_enc.src
                             1956 ; 323  |#define RSRC_AES_ENC 85    
                             1957 ; 324  |//$FILENAME getprivkey.src
                             1958 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1959 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1960 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1961 ; 328  |//$FILENAME playlist_codebank.src
                             1962 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1963 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1964 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1965 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1966 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1967 ; 334  |//$FILENAME _getdevicecert.src
                             1968 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1969 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1970 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1971 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1972 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1973 ; 340  |//$FILENAME _basicheaderchecks.src
                             1974 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1975 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1976 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1977 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1978 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1979 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1980 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1981 ; 348  |//$FILENAME drm_lst_open.src
                             1982 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1983 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1984 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1985 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1986 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1987 ; 354  |//$FILENAME oem_openfile.src
                             1988 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1989 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1990 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1991 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1992 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1993 ; 360  |//$FILENAME _applydiffstostore.src
                             1994 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1995 ; 362  |//$FILENAME drm_sst_setdata.src
                             1996 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1997 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             1998 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             1999 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2000 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2001 ; 368  |//$FILENAME playerlib_extra.src
                             2002 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2003 ; 370  |//$FILENAME wmaCommon.src
                             2004 ; 371  |#define RSRC_WMA_COMMON 109    
                             2005 ; 372  |//$FILENAME wmainit.src
                             2006 ; 373  |#define RSRC_WMA_INIT 110    
                             2007 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2008 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2009 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2010 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2011 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2012 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2013 ; 380  |//$FILENAME drm_hds_closestore.src
                             2014 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2015 ; 382  |//$FILENAME _hdsloadsrn.src
                             2016 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2017 ; 384  |//$FILENAME _loadproritizedlist.src
                             2018 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2019 ; 386  |//$FILENAME drm_lst_initenum.src
                             2020 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2021 ; 388  |//$FILENAME _loadattributesintocache.src
                             2022 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2023 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2024 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2025 ; 392  |
                             2026 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2027 ; 394  |//  Menu Modules (codebanks)
                             2028 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2029 ; 396  |//$FILENAME mainmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2030 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2031 ; 398  |//$FILENAME displaylists.src
                             2032 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2033 ; 400  |
                             2034 ; 401  |//$FILENAME voicemenu.src
                             2035 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2036 ; 403  |//$FILENAME fmtunermenu.src
                             2037 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2038 ; 405  |//$FILENAME recorderstatemachine.src
                             2039 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2040 ; 407  |
                             2041 ; 408  |//$FILENAME eqmenu.src
                             2042 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2043 ; 410  |//$FILENAME playmodemenu.src
                             2044 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2045 ; 412  |//$FILENAME contrastmenu.src
                             2046 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2047 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2048 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2049 ; 416  |//$FILENAME timedatemenu.src
                             2050 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2051 ; 418  |//$FILENAME settimemenu.src
                             2052 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2053 ; 420  |//$FILENAME setdatemenu.src
                             2054 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2055 ; 422  |//$FILENAME settingsmenu.src
                             2056 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2057 ; 424  |//$FILENAME string_system_menu.src
                             2058 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2059 ; 426  |//$FILENAME deletemenu.src
                             2060 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2061 ; 428  |//$FILENAME aboutmenu.src
                             2062 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2063 ; 430  |
                             2064 ; 431  |//$FILENAME spectrogram.src
                             2065 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2066 ; 433  |
                             2067 ; 434  |//$FILENAME motionvideomenu.src
                             2068 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2069 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2070 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2071 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2072 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2073 ; 440  |//$FILENAME jpegmanualmenu.src
                             2074 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2075 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2076 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2077 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2078 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2079 ; 446  |//$FILENAME albumartmenu.src
                             2080 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2081 ; 448  |//$FILENAME jpegfileutilextra.src
                             2082 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2083 ; 450  |
                             2084 ; 451  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2085 ; 452  |// General Modules
                             2086 ; 453  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2087 ; 454  |//$FILENAME MixMod.src
                             2088 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2089 ; 456  |//$FILENAME TunerModule.src
                             2090 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2091 ; 458  |//$FILENAME geqoverlay.src
                             2092 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2093 ; 460  |
                             2094 ; 461  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2095 ; 462  |// Decoders/Encoders
                             2096 ; 463  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2097 ; 464  |//$FILENAME DecMod.src
                             2098 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2099 ; 466  |//$FILENAME mp3p.src
                             2100 ; 467  |#define RSRC_MP3P_CODE 149    
                             2101 ; 468  |//$FILENAME mp3x.src
                             2102 ; 469  |#define RSRC_MP3X_CODE 150    
                             2103 ; 470  |//$FILENAME mp3y.src
                             2104 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2105 ; 472  |//$FILENAME janusp.src
                             2106 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2107 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2108 ; 475  |
                             2109 ; 476  |//$FILENAME decadpcmimamod.src
                             2110 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2111 ; 478  |//$FILENAME dec_adpcmp.src
                             2112 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2113 ; 480  |//$FILENAME dec_adpcmx.src
                             2114 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2115 ; 482  |//$FILENAME dec_adpcmy.src
                             2116 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2117 ; 484  |
                             2118 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2119 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2120 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2121 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2122 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2123 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2124 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2125 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2126 ; 493  |
                             2127 ; 494  |//$FILENAME encadpcmimamod.src
                             2128 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2129 ; 496  |//$FILENAME enc_adpcmp.src
                             2130 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2131 ; 498  |//$FILENAME enc_adpcmx.src
                             2132 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2133 ; 500  |//$FILENAME enc_adpcmy.src
                             2134 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2135 ; 502  |
                             2136 ; 503  |//$FILENAME jpeg_p.src
                             2137 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2138 ; 505  |//$FILENAME jpeg_x.src
                             2139 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2140 ; 507  |//$FILENAME jpeg_y.src
                             2141 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2142 ; 509  |//$FILENAME jpeg2_y.src
                             2143 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2144 ; 511  |//$FILENAME bmp2_y.src
                             2145 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2146 ; 513  |//$FILENAME bmp_p.src
                             2147 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2148 ; 515  |
                             2149 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2150 ; 517  |//$FILENAME smvjpeg_x.src
                             2151 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2152 ; 519  |//$FILENAME smvjpeg_y.src
                             2153 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2154 ; 521  |
                             2155 ; 522  |
                             2156 ; 523  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2157 ; 524  |// System Settings
                             2158 ; 525  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2159 ; 526  |//$FILENAME settings.src
                             2160 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2161 ; 528  |
                             2162 ; 529  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2163 ; 530  |// Media Device Drivers
                             2164 ; 531  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2165 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2166 ; 533  |//$FILENAME null.src
                             2167 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2168 ; 535  |//$FILENAME null.src
                             2169 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2170 ; 537  |
                             2171 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2172 ; 539  |//  PlayState resources
                             2173 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2174 ; 541  |//$FILENAME play_icon_with_border.src
                             2175 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2176 ; 543  |//$FILENAME pause_icon_with_border.src
                             2177 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2178 ; 545  |//$FILENAME stop_icon_with_border.src
                             2179 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2180 ; 547  |//$FILENAME record_icon_with_border.src
                             2181 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2182 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2183 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2184 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2185 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2186 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2187 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2188 ; 555  |
                             2189 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2190 ; 557  |//  PlayMode resources
                             2191 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2192 ; 559  |//$FILENAME repeatall_icon.src
                             2193 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2194 ; 561  |//$FILENAME repeatsong_icon.src
                             2195 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2196 ; 563  |//$FILENAME shuffle_icon.src
                             2197 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2198 ; 565  |//$FILENAME random_icon.src
                             2199 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2200 ; 567  |//$FILENAME repeatallclear_icon.src
                             2201 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2202 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2203 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2204 ; 571  |//$FILENAME shuffleclear_icon.src
                             2205 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2206 ; 573  |
                             2207 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2208 ; 575  |//  Battery Status
                             2209 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2210 ; 577  |//$FILENAME battery_00.src
                             2211 ; 578  |#define RSRC_BATTERY_00 190    
                             2212 ; 579  |//$FILENAME battery_01.src
                             2213 ; 580  |#define RSRC_BATTERY_01 191    
                             2214 ; 581  |//$FILENAME battery_02.src
                             2215 ; 582  |#define RSRC_BATTERY_02 192    
                             2216 ; 583  |//$FILENAME battery_03.src
                             2217 ; 584  |#define RSRC_BATTERY_03 193    
                             2218 ; 585  |//$FILENAME battery_04.src
                             2219 ; 586  |#define RSRC_BATTERY_04 194    
                             2220 ; 587  |//$FILENAME battery_05.src
                             2221 ; 588  |#define RSRC_BATTERY_05 195    
                             2222 ; 589  |//$FILENAME battery_06.src
                             2223 ; 590  |#define RSRC_BATTERY_06 196    
                             2224 ; 591  |//$FILENAME battery_07.src
                             2225 ; 592  |#define RSRC_BATTERY_07 197    
                             2226 ; 593  |//$FILENAME battery_08.src
                             2227 ; 594  |#define RSRC_BATTERY_08 198    
                             2228 ; 595  |//$FILENAME battery_09.src
                             2229 ; 596  |#define RSRC_BATTERY_09 199    
                             2230 ; 597  |//$FILENAME battery_10.src
                             2231 ; 598  |#define RSRC_BATTERY_10 200    
                             2232 ; 599  |
                             2233 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2234 ; 601  |//  System Icons
                             2235 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2236 ; 603  |//$FILENAME disk_small.src
                             2237 ; 604  |#define RSRC_DISK_ICON 201    
                             2238 ; 605  |//$FILENAME lock_small.src
                             2239 ; 606  |#define RSRC_LOCK_ICON 202    
                             2240 ; 607  |//$FILENAME icon_music_mode.src
                             2241 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2242 ; 609  |//$FILENAME icon_voice_mode.src
                             2243 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2244 ; 611  |
                             2245 ; 612  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2246 ; 613  |// Volume Bitmaps
                             2247 ; 614  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2248 ; 615  |//$FILENAME icon_vol_00.src
                             2249 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2250 ; 617  |//$FILENAME icon_vol_01.src
                             2251 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2252 ; 619  |//$FILENAME icon_vol_02.src
                             2253 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2254 ; 621  |//$FILENAME icon_vol_03.src
                             2255 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2256 ; 623  |//$FILENAME icon_vol_04.src
                             2257 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2258 ; 625  |//$FILENAME icon_vol_05.src
                             2259 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2260 ; 627  |//$FILENAME icon_vol_06.src
                             2261 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2262 ; 629  |//$FILENAME icon_vol_07.src
                             2263 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2264 ; 631  |//$FILENAME icon_vol_08.src
                             2265 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2266 ; 633  |//$FILENAME icon_vol_09.src
                             2267 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2268 ; 635  |//$FILENAME icon_vol_10.src
                             2269 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2270 ; 637  |//$FILENAME icon_vol_11.src
                             2271 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2272 ; 639  |//$FILENAME icon_vol_12.src
                             2273 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2274 ; 641  |//$FILENAME icon_vol_13.src
                             2275 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2276 ; 643  |//$FILENAME icon_vol_14.src
                             2277 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2278 ; 645  |//$FILENAME icon_vol_15.src
                             2279 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2280 ; 647  |//$FILENAME icon_vol_16.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2281 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2282 ; 649  |//$FILENAME icon_vol_17.src
                             2283 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2284 ; 651  |//$FILENAME icon_vol_18.src
                             2285 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2286 ; 653  |//$FILENAME icon_vol_19.src
                             2287 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2288 ; 655  |//$FILENAME icon_vol_20.src
                             2289 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2290 ; 657  |//$FILENAME icon_vol_21.src
                             2291 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2292 ; 659  |//$FILENAME icon_vol_22.src
                             2293 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2294 ; 661  |//$FILENAME icon_vol_23.src
                             2295 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2296 ; 663  |//$FILENAME icon_vol_24.src
                             2297 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2298 ; 665  |//$FILENAME icon_vol_25.src
                             2299 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2300 ; 667  |//$FILENAME icon_vol_26.src
                             2301 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2302 ; 669  |//$FILENAME icon_vol_27.src
                             2303 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2304 ; 671  |//$FILENAME icon_vol_28.src
                             2305 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2306 ; 673  |//$FILENAME icon_vol_29.src
                             2307 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2308 ; 675  |//$FILENAME icon_vol_30.src
                             2309 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2310 ; 677  |//$FILENAME icon_vol_31.src
                             2311 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2312 ; 679  |
                             2313 ; 680  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2314 ; 681  |// Splash Screen Stuff
                             2315 ; 682  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2316 ; 683  |//$FILENAME st_bw1.src
                             2317 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2318 ; 685  |//$FILENAME siglogo1.src
                             2319 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2320 ; 687  |//$FILENAME siglogo2.src
                             2321 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2322 ; 689  |//$FILENAME siglogo3.src
                             2323 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2324 ; 691  |//$FILENAME siglogo4.src
                             2325 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2326 ; 693  |//$FILENAME siglogo5.src
                             2327 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2328 ; 695  |//$FILENAME siglogo6.src
                             2329 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2330 ; 697  |//$FILENAME siglogo7.src
                             2331 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2332 ; 699  |//$FILENAME siglogo8.src
                             2333 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2334 ; 701  |//$FILENAME siglogo9.src
                             2335 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2336 ; 703  |//$FILENAME siglogo10.src
                             2337 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2338 ; 705  |//$FILENAME siglogo11.src
                             2339 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2340 ; 707  |//$FILENAME siglogo12.src
                             2341 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2342 ; 709  |//$FILENAME siglogo13.src
                             2343 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2344 ; 711  |//$FILENAME siglogo.src
                             2345 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2346 ; 713  |
                             2347 ; 714  |//$FILENAME locked.src
                             2348 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2349 ; 716  |
                             2350 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2351 ; 718  |//  Shutdown
                             2352 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2353 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2354 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2355 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2356 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2357 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2358 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2359 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2360 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2361 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2362 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2363 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2364 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2365 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2366 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2367 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2368 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2369 ; 736  |
                             2370 ; 737  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2371 ; 738  |// EQ
                             2372 ; 739  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2373 ; 740  |//$FILENAME eq_clear_icon.src
                             2374 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2375 ; 742  |//$FILENAME rock_icon.src
                             2376 ; 743  |#define RSRC_ROCK_ICON 262    
                             2377 ; 744  |//$FILENAME jazz_icon.src
                             2378 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2379 ; 746  |//$FILENAME classic_icon.src
                             2380 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2381 ; 748  |//$FILENAME pop_icon.src
                             2382 ; 749  |#define RSRC_POP_ICON 265    
                             2383 ; 750  |//$FILENAME custom_icon.src
                             2384 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2385 ; 752  |
                             2386 ; 753  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2387 ; 754  |// AB
                             2388 ; 755  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2389 ; 756  |//$FILENAME ab_mark_a.src
                             2390 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2391 ; 758  |//$FILENAME ab_mark_b.src
                             2392 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2393 ; 760  |
                             2394 ; 761  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2395 ; 762  |// Menu Display Resources
                             2396 ; 763  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2397 ; 764  |//$FILENAME string_music_menu.src
                             2398 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2399 ; 766  |//$FILENAME string_mvideo_menu.src
                             2400 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2401 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2402 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2403 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2404 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2405 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2406 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2407 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2408 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2409 ; 776  |//$FILENAME string_voice_menu.src
                             2410 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2411 ; 778  |//$FILENAME string_audible_menu.src
                             2412 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2413 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2414 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2415 ; 782  |//$FILENAME string_settings_menu.src
                             2416 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2417 ; 784  |//$FILENAME string_eq_menu.src
                             2418 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2419 ; 786  |//$FILENAME string_playmode_menu.src
                             2420 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2421 ; 788  |//$FILENAME string_contrast_menu.src
                             2422 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2423 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2424 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2425 ; 792  |//$FILENAME string_time_date_menu.src
                             2426 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2427 ; 794  |//$FILENAME string_set_time_menu.src
                             2428 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2429 ; 796  |//$FILENAME string_set_date_menu.src
                             2430 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2431 ; 798  |//$FILENAME string_exit_menu.src
                             2432 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2433 ; 800  |//$FILENAME string_rock_menu.src
                             2434 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2435 ; 802  |//$FILENAME string_pop_menu.src
                             2436 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2437 ; 804  |//$FILENAME string_classic_menu.src
                             2438 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2439 ; 806  |//$FILENAME string_normal_menu.src
                             2440 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2441 ; 808  |//$FILENAME string_jazz_menu.src
                             2442 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2443 ; 810  |//$FILENAME string_repeat1_menu.src
                             2444 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2445 ; 812  |//$FILENAME string_repeatall_menu.src
                             2446 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2447 ; 814  |//$FILENAME string_shuffle_menu.src
                             2448 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2449 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2450 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2451 ; 818  |//$FILENAME string_disable_menu.src
                             2452 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2453 ; 820  |//$FILENAME string_1min_menu.src
                             2454 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2455 ; 822  |//$FILENAME string_2min_menu.src
                             2456 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2457 ; 824  |//$FILENAME string_5min_menu.src
                             2458 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2459 ; 826  |//$FILENAME string_10min_menu.src
                             2460 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2461 ; 828  |//$FILENAME string_system_menu.src
                             2462 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2463 ; 830  |//$FILENAME string_about_menu.src
                             2464 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2465 ; 832  |//$FILENAME string_delete_menu.src
                             2466 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2467 ; 834  |//$FILENAME string_record_menu.src
                             2468 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2469 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2470 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2471 ; 838  |
                             2472 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2473 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2474 ; 841  |
                             2475 ; 842  |//$FILENAME string_mb.src
                             2476 ; 843  |#define RSRC_STRING_MB 307    
                             2477 ; 844  |
                             2478 ; 845  |//$FILENAME internal_media.src
                             2479 ; 846  |#define RSRC_INT_MEDIA 308    
                             2480 ; 847  |//$FILENAME external_media.src
                             2481 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2482 ; 849  |
                             2483 ; 850  |//$FILENAME about_title.src
                             2484 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2485 ; 852  |//$FILENAME player_name.src
                             2486 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2487 ; 854  |
                             2488 ; 855  |//$FILENAME settings_title.src
                             2489 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2490 ; 857  |//$FILENAME jpeg_display_title.src
                             2491 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2492 ; 859  |//$FILENAME erase_title.src
                             2493 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2494 ; 861  |
                             2495 ; 862  |//$FILENAME del_warning_no.src
                             2496 ; 863  |#define RSRC_DELETE_NO 315    
                             2497 ; 864  |//$FILENAME del_warning_yes.src
                             2498 ; 865  |#define RSRC_DELETE_YES 316    
                             2499 ; 866  |//$FILENAME del_warning_line1.src
                             2500 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2501 ; 868  |//$FILENAME del_warning_line2.src
                             2502 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2503 ; 870  |//$FILENAME lowbattery.src
                             2504 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2505 ; 872  |//$FILENAME vbr.src
                             2506 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2507 ; 874  |
                             2508 ; 875  |//$FILENAME string_song.src
                             2509 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2510 ; 877  |//$FILENAME string_voice.src
                             2511 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2512 ; 879  |
                             2513 ; 880  |//$FILENAME time_date_title.src
                             2514 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2515 ; 882  |//$FILENAME set_time_title.src
                             2516 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2517 ; 884  |//$FILENAME set_date_title.src
                             2518 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2519 ; 886  |//$FILENAME string_searching.src
                             2520 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2521 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2522 ; 889  |//  Save Changes
                             2523 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2524 ; 891  |//$FILENAME save_changes_yes.src
                             2525 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2526 ; 893  |//$FILENAME save_changes_no.src
                             2527 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2528 ; 895  |//$FILENAME save_changes_cancel.src
                             2529 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2530 ; 897  |//$FILENAME save_changes_clear.src
                             2531 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2532 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2533 ; 900  |//  Contrast
                             2534 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2535 ; 902  |//$FILENAME contrast_title.src
                             2536 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2537 ; 904  |//$FILENAME contrast_frame.src
                             2538 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2539 ; 906  |//$FILENAME contrast_level0.src
                             2540 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2541 ; 908  |//$FILENAME contrast_level1.src
                             2542 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2543 ; 910  |//$FILENAME contrast_level2.src
                             2544 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2545 ; 912  |//$FILENAME contrast_level3.src
                             2546 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2547 ; 914  |//$FILENAME contrast_level4.src
                             2548 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2549 ; 916  |//$FILENAME contrast_level5.src
                             2550 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2551 ; 918  |//$FILENAME contrast_level6.src
                             2552 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2553 ; 920  |//$FILENAME contrast_level7.src
                             2554 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2555 ; 922  |//$FILENAME contrast_level8.src
                             2556 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2557 ; 924  |//$FILENAME contrast_level9.src
                             2558 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2559 ; 926  |//$FILENAME contrast_level10.src
                             2560 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2561 ; 928  |
                             2562 ; 929  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2563 ; 930  |// Funclets
                             2564 ; 931  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2565 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2566 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2567 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2568 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2569 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2570 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2571 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2572 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2573 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2574 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2575 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2576 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2577 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2578 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2579 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2580 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2581 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2582 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2583 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2584 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2585 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2586 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2587 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2588 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2589 ; 956  |//$FILENAME Funclet_StartProject.src
                             2590 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2591 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2592 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2593 ; 960  |//$FILENAME null.src
                             2594 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2595 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2596 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2597 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2598 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2599 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2600 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2601 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2602 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2603 ; 970  |//$FILENAME null.src
                             2604 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2605 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2606 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2607 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2608 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2609 ; 976  |//$FILENAME null.src
                             2610 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2611 ; 978  |//$FILENAME null.src
                             2612 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2613 ; 980  |//$FILENAME null.src
                             2614 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2615 ; 982  |//$FILENAME null.src
                             2616 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2617 ; 984  |//$FILENAME null.src
                             2618 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2619 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2620 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2621 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2622 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2623 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2624 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2625 ; 992  |//$FILENAME null.src
                             2626 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2627 ; 994  |//$FILENAME null.src
                             2628 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2629 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2630 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2631 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2632 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2633 ; 1000 |///////////////////////////////////////////////////////////////
                             2634 ; 1001 |// Sanyo FM Tuner Fuclet
                             2635 ; 1002 |///////////////////////////////////////////////////////////////
                             2636 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                             2637 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations.src
                             2638 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.src
                             2639 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoStereo.src
                             2640 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                             2641 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2642 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.src
                             2643 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2644 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.src
                             2645 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFieldStrength.src
                             2646 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapOsc.src
                             2647 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmStation.src
                             2648 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPreset.src
                             2649 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2650 ; 1017 |
                             2651 ; 1018 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2652 ; 1019 |// WMA Resources
                             2653 ; 1020 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2654 ; 1021 |//$FILENAME wmaCore.src
                             2655 ; 1022 |#define RSRC_WMA_CORE 378    
                             2656 ; 1023 |//$FILENAME wmaMidLow.src
                             2657 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2658 ; 1025 |//$FILENAME wmaHigh.src
                             2659 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2660 ; 1027 |//$FILENAME wmaHighMid.src
                             2661 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2662 ; 1029 |//$FILENAME wmaMid.src
                             2663 ; 1030 |#define RSRC_WMA_MID 382    
                             2664 ; 1031 |//$FILENAME wmaLow.src
                             2665 ; 1032 |#define RSRC_WMA_LOW 383    
                             2666 ; 1033 |//$FILENAME wmaX1mem.src
                             2667 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2668 ; 1035 |//$FILENAME wmaYmem.src
                             2669 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2670 ; 1037 |//$FILENAME wmaLXmem.src
                             2671 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2672 ; 1039 |//$FILENAME wmaLYmem.src
                             2673 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2674 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2675 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2676 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2677 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2678 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2679 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2680 ; 1047 |//$FILENAME drmpdcommon.src
                             2681 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2682 ; 1049 |//$FILENAME januswmasupport.src
                             2683 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2684 ; 1051 |//$FILENAME wmalicenseinit.src
                             2685 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2686 ; 1053 |//$FILENAME wma_tables.src
                             2687 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2688 ; 1055 |//$FILENAME janus_tables.src
                             2689 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2690 ; 1057 |//$FILENAME wma_constants.src
                             2691 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2692 ; 1059 |//$FILENAME janus_constants.src
                             2693 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2694 ; 1061 |//$FILENAME janus_xmem.src
                             2695 ; 1062 |#define RSRC_JANUS_X 398    
                             2696 ; 1063 |//$FILENAME janusy_data.src
                             2697 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2698 ; 1065 |
                             2699 ; 1066 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2700 ; 1067 |// Fonts -- these are last because they are very large
                             2701 ; 1068 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2702 ; 1069 |//$FILENAME font_table.src
                             2703 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2704 ; 1071 |//$FILENAME font_PGM.src
                             2705 ; 1072 |#define RSRC_PGM_8 401    
                             2706 ; 1073 |//$FILENAME font_SGMs.src
                             2707 ; 1074 |#define RSRC_SGMS_8 402    
                             2708 ; 1075 |//$FILENAME font_script_00.src
                             2709 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2710 ; 1077 |//$FILENAME font_scripts.src
                             2711 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2712 ; 1079 |//$FILENAME font_PDM.src
                             2713 ; 1080 |#define RSRC_PDM 405    
                             2714 ; 1081 |//$FILENAME font_SDMs.src
                             2715 ; 1082 |#define RSRC_SDMS 406    
                             2716 ; 1083 |//$FILENAME bitmap_warning.src
                             2717 ; 1084 |#define RSRC_WARNING 407    
                             2718 ; 1085 |//$FILENAME bitmap_device_full.src
                             2719 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2720 ; 1087 |
                             2721 ; 1088 |
                             2722 ; 1089 |//$FILENAME lcd_controller_init.src
                             2723 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2724 ; 1091 |
                             2725 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2726 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2727 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2728 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2729 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2730 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2731 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2732 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2733 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2734 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2735 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2736 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2737 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2738 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2739 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2740 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2741 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2742 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2743 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2744 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2745 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2746 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2747 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2748 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2749 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2750 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2751 ; 1118 |
                             2752 ; 1119 |
                             2753 ; 1120 |//$FILENAME sysrecord.src
                             2754 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2755 ; 1122 |
                             2756 ; 1123 |//$FILENAME string_record_settings.src
                             2757 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2758 ; 1125 |//$FILENAME string_sample_rate.src
                             2759 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2760 ; 1127 |//$FILENAME string_encoder.src
                             2761 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2762 ; 1129 |//$FILENAME string_adpcm.src
                             2763 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2764 ; 1131 |//$FILENAME string_msadpcm.src
                             2765 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2766 ; 1133 |//$FILENAME string_imadpcm.src
                             2767 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2768 ; 1135 |//$FILENAME string_pcm.src
                             2769 ; 1136 |#define RSRC_STRING_PCM 430    
                             2770 ; 1137 |//$FILENAME string_internal.src
                             2771 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2772 ; 1139 |//$FILENAME string_external.src
                             2773 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2774 ; 1141 |//$FILENAME string_device.src
                             2775 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2776 ; 1143 |//$FILENAME string_source.src
                             2777 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2778 ; 1145 |//$FILENAME string_microphone.src
                             2779 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2780 ; 1147 |//$FILENAME string_linein.src
                             2781 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2782 ; 1149 |//$FILENAME string_bits.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2783 ; 1150 |#define RSRC_STRING_BITS 437    
                             2784 ; 1151 |//$FILENAME string_4.src
                             2785 ; 1152 |#define RSRC_STRING_4 438    
                             2786 ; 1153 |//$FILENAME string_8.src
                             2787 ; 1154 |#define RSRC_STRING_8 439    
                             2788 ; 1155 |//$FILENAME string_16.src
                             2789 ; 1156 |#define RSRC_STRING_16 440    
                             2790 ; 1157 |//$FILENAME string_24.src
                             2791 ; 1158 |#define RSRC_STRING_24 441    
                             2792 ; 1159 |//$FILENAME string_fm.src
                             2793 ; 1160 |#define RSRC_STRING_FM 442    
                             2794 ; 1161 |//$FILENAME string_mono.src
                             2795 ; 1162 |#define RSRC_STRING_MONO 443    
                             2796 ; 1163 |//$FILENAME string_stereo.src
                             2797 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2798 ; 1165 |//$FILENAME string_8000hz.src
                             2799 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2800 ; 1167 |//$FILENAME string_11025hz.src
                             2801 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2802 ; 1169 |//$FILENAME string_16000hz.src
                             2803 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2804 ; 1171 |//$FILENAME string_22050hz.src
                             2805 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2806 ; 1173 |//$FILENAME string_32000hz.src
                             2807 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2808 ; 1175 |//$FILENAME string_44100hz.src
                             2809 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2810 ; 1177 |//$FILENAME string_48000hz.src
                             2811 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2812 ; 1179 |//$FILENAME string_channels.src
                             2813 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2814 ; 1181 |//$FILENAME string_spaces.src
                             2815 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2816 ; 1183 |//$FILENAME slider_bar.src
                             2817 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2818 ; 1185 |//$FILENAME slider_bar_inv.src
                             2819 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2820 ; 1187 |//$FILENAME slider_track.src
                             2821 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2822 ; 1189 |//$FILENAME string_no_files.src
                             2823 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2824 ; 1191 |
                             2825 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2826 ; 1193 |//  Time and Date Resource Strings
                             2827 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2828 ; 1195 |//$FILENAME string_sunday.src
                             2829 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2830 ; 1197 |//$FILENAME string_monday.src
                             2831 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2832 ; 1199 |//$FILENAME string_tuesday.src
                             2833 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2834 ; 1201 |//$FILENAME string_wednesday.src
                             2835 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2836 ; 1203 |//$FILENAME string_thursday.src
                             2837 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2838 ; 1205 |//$FILENAME string_friday.src
                             2839 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2840 ; 1207 |//$FILENAME string_saturday.src
                             2841 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2842 ; 1209 |//$FILENAME string_am.src
                             2843 ; 1210 |#define RSRC_STRING_AM 465    
                             2844 ; 1211 |//$FILENAME string_pm.src
                             2845 ; 1212 |#define RSRC_STRING_PM 466    
                             2846 ; 1213 |//$FILENAME string_amclear.src
                             2847 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2848 ; 1215 |//$FILENAME string_slash.src
                             2849 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2850 ; 1217 |//$FILENAME string_colon.src
                             2851 ; 1218 |#define RSRC_STRING_COLON 469    
                             2852 ; 1219 |//$FILENAME string_12hour.src
                             2853 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2854 ; 1221 |//$FILENAME string_24hour.src
                             2855 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2856 ; 1223 |//$FILENAME string_format.src
                             2857 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2858 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2859 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2860 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2861 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2862 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2863 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2864 ; 1231 |//$FILENAME string_ok.src
                             2865 ; 1232 |#define RSRC_STRING_OK 476    
                             2866 ; 1233 |//$FILENAME string_cancel.src
                             2867 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2868 ; 1235 |//$FILENAME negative_sign.src
                             2869 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2870 ; 1237 |//$FILENAME string_dec_pt5.src
                             2871 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2872 ; 1239 |//$FILENAME string_dec_pt0.src
                             2873 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2874 ; 1241 |//$FILENAME string_db.src
                             2875 ; 1242 |#define RSRC_DB_STRING 481    
                             2876 ; 1243 |//$FILENAME string_hz2.src
                             2877 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2878 ; 1245 |
                             2879 ; 1246 |
                             2880 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2881 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2882 ; 1249 |//$FILENAME metadata_codebank.src
                             2883 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2884 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2885 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2886 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2887 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2888 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2889 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2890 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2891 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2892 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2893 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2894 ; 1261 |
                             2895 ; 1262 |//$FILENAME delete_successful.src
                             2896 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2897 ; 1264 |//$FILENAME delete_error.src
                             2898 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2899 ; 1266 |//$FILENAME lic_expired.src
                             2900 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2901 ; 1268 |//$FILENAME id3v2_codebank.src
                             2902 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2903 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2904 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2905 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2906 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2907 ; 1274 |//$FILENAME lrc_codebank.src
                             2908 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2909 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2910 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2911 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2912 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2913 ; 1280 |//$FILENAME apicframe_codebank.src
                             2914 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2915 ; 1282 |
                             2916 ; 1283 |//$FILENAME exmediaerror1.src
                             2917 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2918 ; 1285 |//$FILENAME exmediaerror2.src
                             2919 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2920 ; 1287 |//$FILENAME inmediaerror1.src
                             2921 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2922 ; 1289 |
                             2923 ; 1290 |//$FILENAME backlight_title.src
                             2924 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2925 ; 1292 |//$FILENAME backlight_state_on.src
                             2926 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2927 ; 1294 |//$FILENAME backlight_state_off.src
                             2928 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2929 ; 1296 |//$FILENAME backlightmenu.src
                             2930 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2931 ; 1298 |//$FILENAME string_backlight_menu.src
                             2932 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2933 ; 1300 |
                             2934 ; 1301 |//$FILENAME enc_mp3mod.src
                             2935 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2936 ; 1303 |//$FILENAME enc_mp3p.src
                             2937 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2938 ; 1305 |//$FILENAME enc_mp3x.src
                             2939 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2940 ; 1307 |//$FILENAME enc_mp3y.src
                             2941 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2942 ; 1309 |//$FILENAME mp3_implementation.src
                             2943 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2944 ; 1311 |//$FILENAME string_mp3.src
                             2945 ; 1312 |#define RSRC_STRING_MP3 513    
                             2946 ; 1313 |//$FILENAME string_all.src
                             2947 ; 1314 |#define RSRC_STRING_ALL 514    
                             2948 ; 1315 |
                             2949 ; 1316 |//$FILENAME mediastartup.src
                             2950 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2951 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2952 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2953 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2954 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2955 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2956 ; 1323 |
                             2957 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2958 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2959 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2960 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2961 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2962 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2963 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2964 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2965 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2966 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2967 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2968 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2969 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2970 ; 1337 |
                             2971 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2972 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2973 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2974 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2975 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2976 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2977 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2978 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2979 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2980 ; 1347 |
                             2981 ; 1348 |//$FILENAME vbr_codebank.src
                             2982 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2983 ; 1350 |
                             2984 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2985 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2986 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2987 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2988 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2989 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2990 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2991 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2992 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2993 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2994 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2995 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2996 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2997 ; 1364 |#define RSRC_STRING_TIME300 525    
                             2998 ; 1365 |//$FILENAME string_recordtest_time600.src
                             2999 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3000 ; 1367 |
                             3001 ; 1368 |//$FILENAME test_title.src
                             3002 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3003 ; 1370 |//$FILENAME testmenu.src
                             3004 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3005 ; 1372 |
                             3006 ; 1373 |
                             3007 ; 1374 |//$FILENAME mmcmediastartup.src
                             3008 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3009 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3010 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3011 ; 1378 |//$FILENAME mmcinfo.src
                             3012 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3013 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3014 ; 1381 |//$FILENAME mmcerase.src
                             3015 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3016 ; 1383 |
                             3017 ; 1384 |
                             3018 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3019 ; 1386 |
                             3020 ; 1387 |//$FILENAME mmcenumerate.src
                             3021 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3022 ; 1389 |//$FILENAME mmcresetdevice.src
                             3023 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3024 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3025 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3026 ; 1393 |//$FILENAME mmcprocesscid.src
                             3027 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3028 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3029 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3030 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3031 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3032 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3033 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3034 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3035 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3036 ; 1403 |
                             3037 ; 1404 |//$FILENAME mmcread.src
                             3038 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3039 ; 1406 |//$FILENAME mmcmediainit.src
                             3040 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3041 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3042 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3043 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3044 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3045 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3046 ; 1413 |
                             3047 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3048 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3049 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3050 ; 1417 |
                             3051 ; 1418 |
                             3052 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3053 ; 1420 |//  File system
                             3054 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3055 ; 1422 |//$FILENAME arrangefilename.src
                             3056 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3057 ; 1424 |//$FILENAME clearcluster.src
                             3058 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3059 ; 1426 |//$FILENAME createdirectory.src
                             3060 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3061 ; 1428 |//$FILENAME deletecontent.src
                             3062 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3063 ; 1430 |//$FILENAME deleterecord.src
                             3064 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3065 ; 1432 |//$FILENAME fastopen.src
                             3066 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3067 ; 1434 |//$FILENAME fcreate.src
                             3068 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3069 ; 1436 |//$FILENAME filegetattrib.src
                             3070 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3071 ; 1438 |//$FILENAME filegetdate.src
                             3072 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3073 ; 1440 |//$FILENAME filesetattrib.src
                             3074 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3075 ; 1442 |//$FILENAME filesetdate.src
                             3076 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3077 ; 1444 |//$FILENAME fsinit.src
                             3078 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3079 ; 1446 |//$FILENAME fsshutdown.src
                             3080 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3081 ; 1448 |//$FILENAME readdevicerecord.src
                             3082 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3083 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3084 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3085 ; 1452 |//$FILENAME setcwdhandle.src
                             3086 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3087 ; 1454 |//$FILENAME fsdriveinit.src
                             3088 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3089 ; 1456 |//$FILENAME fsclearBuf.src
                             3090 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3091 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3092 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.src
                             3093 ; 1460 |//$FILENAME fgetfasthandle.src
                             3094 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3095 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3096 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3097 ; 1464 |//$FILENAME isfileopen.src
                             3098 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3099 ; 1466 |//$FILENAME iscurrworkdir.src
                             3100 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3101 ; 1468 |//$FILENAME chdir.src
                             3102 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3103 ; 1470 |//$FILENAME chdirFromOffset.src
                             3104 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3105 ; 1472 |//$FILENAME deletetree.src
                             3106 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3107 ; 1474 |//$FILENAME deleteallrecords.src
                             3108 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3109 ; 1476 |//$FILENAME cleardata.src
                             3110 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3111 ; 1478 |//$FILENAME changetolowleveldir.src
                             3112 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3113 ; 1480 |//$FILENAME getrecordnumber.src
                             3114 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3115 ; 1482 |//$FILENAME fileremove.src
                             3116 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3117 ; 1484 |//$FILENAME charactersearch.src
                             3118 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3119 ; 1486 |//$FILENAME stringcompare.src
                             3120 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3121 ; 1488 |//$FILENAME fopenw.src
                             3122 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3123 ; 1490 |//$FILENAME fremove.src
                             3124 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3125 ; 1492 |//$FILENAME fremovew.src
                             3126 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3127 ; 1494 |//$FILENAME mkdir.src
                             3128 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3129 ; 1496 |//$FILENAME mkdirw.src
                             3130 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3131 ; 1498 |//$FILENAME rmdir.src
                             3132 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3133 ; 1500 |//$FILENAME rmdirw.src
                             3134 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3135 ; 1502 |//$FILENAME fgetc.src
                             3136 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3137 ; 1504 |//$FILENAME fgets.src
                             3138 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3139 ; 1506 |//$FILENAME fputc.src
                             3140 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3141 ; 1508 |//$FILENAME fputs.src
                             3142 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3143 ; 1510 |//$FILENAME arrangelongfilename.src
                             3144 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3145 ; 1512 |//$FILENAME convert_itoa.src
                             3146 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3147 ; 1514 |//$FILENAME createdirrecord.src
                             3148 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3149 ; 1516 |//$FILENAME chksum.src
                             3150 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3151 ; 1518 |//$FILENAME createshortdirrecord.src
                             3152 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3153 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3154 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3155 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3156 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3157 ; 1524 |//$FILENAME extractfilenamew.src
                             3158 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3159 ; 1526 |//$FILENAME extractpathw.src
                             3160 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3161 ; 1528 |//$FILENAME findfreerecord.src
                             3162 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3163 ; 1530 |//$FILENAME getnamew.src
                             3164 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3165 ; 1532 |//$FILENAME isdirectoryempty.src
                             3166 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3167 ; 1534 |//$FILENAME isshortnamevalid.src
                             3168 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3169 ; 1536 |//$FILENAME longdirmatch.src
                             3170 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3171 ; 1538 |//$FILENAME unicodetooem.src
                             3172 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3173 ; 1540 |//$FILENAME matchdirrecordw.src
                             3174 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3175 ; 1542 |//$FILENAME setcwd.src
                             3176 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3177 ; 1544 |//$FILENAME setshortfilename.src
                             3178 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3179 ; 1546 |//$FILENAME generatefilenametail.src
                             3180 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3181 ; 1548 |//$FILENAME dbcstounicode.src
                             3182 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3183 ; 1550 |//$FILENAME strcpy.src
                             3184 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3185 ; 1552 |//$FILENAME strcpyw.src
                             3186 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3187 ; 1554 |//$FILENAME strlengthw.src
                             3188 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3189 ; 1556 |//$FILENAME filesystempresent.src
                             3190 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3191 ; 1558 |//$FILENAME DataDriveInit.src
                             3192 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3193 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3194 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3195 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3196 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3197 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3198 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3199 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3200 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3201 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3202 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3203 ; 1570 |//$FILENAME getvolumelabel.src
                             3204 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3205 ; 1572 |//$FILENAME setvolumelabel.src
                             3206 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3207 ; 1574 |//$FILENAME disk_full.src
                             3208 ; 1575 |#define RSRC_DISK_FULL 619    
                             3209 ; 1576 |//$FILENAME chkdskstartup.src
                             3210 ; 1577 |#define RSRC_CHECKDISK 620    
                             3211 ; 1578 |//$FILENAME chkdskstartupy.src
                             3212 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3213 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3214 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3215 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3216 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3217 ; 1584 |//$FILENAME string_bit_rate.src
                             3218 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3219 ; 1586 |//$FILENAME string_96000hz.src
                             3220 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3221 ; 1588 |//$FILENAME string_112000hz.src
                             3222 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3223 ; 1590 |//$FILENAME string_128000hz.src
                             3224 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3225 ; 1592 |//$FILENAME string_160000hz.src
                             3226 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3227 ; 1594 |//$FILENAME string_192000hz.src
                             3228 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3229 ; 1596 |//$FILENAME string_224000hz.src
                             3230 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3231 ; 1598 |//$FILENAME string_256000hz.src
                             3232 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3233 ; 1600 |//$FILENAME string_320000hz.src
                             3234 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3235 ; 1602 |//$FILENAME string_hz.src
                             3236 ; 1603 |#define RSRC_STRING_HZ 633    
                             3237 ; 1604 |//$FILENAME EncCommonp.src
                             3238 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3239 ; 1606 |//$FILENAME adc_adcx.src
                             3240 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3241 ; 1608 |//$FILENAME adc_adcy.src
                             3242 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3243 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3244 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3245 ; 1612 |//$FILENAME string_album.src
                             3246 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3247 ; 1614 |//$FILENAME string_encoder_song.src
                             3248 ; 1615 |#define RSRC_STRING_SONG 639    
                             3249 ; 1616 |//$FILENAME string_mode.src
                             3250 ; 1617 |#define RSRC_STRING_MODE 640    
                             3251 ; 1618 |
                             3252 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3253 ; 1620 |// display related
                             3254 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3255 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3256 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3257 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3258 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3259 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3260 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3261 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3262 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3263 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3264 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3265 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3266 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3267 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3268 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3269 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3270 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3271 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3272 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3273 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3274 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3275 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3276 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3277 ; 1644 |
                             3278 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3279 ; 1646 |//WMDRM Related
                             3280 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3281 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3282 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3283 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3284 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3285 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3286 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3287 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3288 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3289 ; 1656 |//$FILENAME verifychecksum.src
                             3290 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3291 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3292 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3293 ; 1660 |//$FILENAME _performactions.src
                             3294 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3295 ; 1662 |//$FILENAME _processendofchain.src
                             3296 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3297 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3298 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3299 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3300 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3301 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3302 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3303 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3304 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3305 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3306 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3307 ; 1674 |//$FILENAME performoperation_part1.src
                             3308 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3309 ; 1676 |//$FILENAME performoperation_part2.src
                             3310 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3311 ; 1678 |//$FILENAME performoperation_part3.src
                             3312 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3313 ; 1680 |//$FILENAME performoperation_part4.src
                             3314 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3315 ; 1682 |//$FILENAME performoperation_part5.src
                             3316 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3317 ; 1684 |//$FILENAME performoperation_part6.src
                             3318 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3319 ; 1686 |//$FILENAME isvalidfunction.src
                             3320 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3321 ; 1688 |//$FILENAME functiongetvalue.src
                             3322 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3323 ; 1690 |//$FILENAME globalsetvariable.src
                             3324 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3325 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3326 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3327 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3328 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3329 ; 1696 |//$FILENAME variableappgetorset.src
                             3330 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3331 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3332 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3333 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3334 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3335 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3336 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3337 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3338 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3339 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3340 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3341 ; 1708 |//$FILENAME drm_hds_init.src
                             3342 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3343 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3344 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3345 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3346 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3347 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3348 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3349 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3350 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3351 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3352 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3353 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3354 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3355 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3356 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3357 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3358 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3359 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3360 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3361 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3362 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3363 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3364 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3365 ; 1732 |//$FILENAME drm_lst_clean.src
                             3366 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3367 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3368 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3369 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3370 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3371 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3372 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3373 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3374 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3375 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3376 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3377 ; 1744 |//$FILENAME _writesrn.src
                             3378 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3379 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3380 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3381 ; 1748 |//$FILENAME _writechildblockheader.src
                             3382 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3383 ; 1750 |//$FILENAME _readdatablockheader.src
                             3384 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3385 ; 1752 |//$FILENAME _writedatablockheader.src
                             3386 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3387 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3388 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3389 ; 1756 |//$FILENAME _hdsallocblock.src
                             3390 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3391 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3392 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3393 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3394 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3395 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3396 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3397 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3398 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3399 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3400 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3401 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3402 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3403 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3404 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3405 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3406 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3407 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3408 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3409 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3410 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3411 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3412 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3413 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3414 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3415 ; 1782 |//$FILENAME _hdsslotresize.src
                             3416 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3417 ; 1784 |//$FILENAME _isnull.src
                             3418 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3419 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3420 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3421 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3422 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3423 ; 1790 |//$FILENAME _readsrn.src
                             3424 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3425 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3426 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3427 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3428 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3429 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3430 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3431 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3432 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3433 ; 1800 |//$FILENAME drm_lst_close.src
                             3434 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3435 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3436 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3437 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3438 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3439 ; 1806 |//$FILENAME _processextensions.src
                             3440 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3441 ; 1808 |//$FILENAME _processidlist.src
                             3442 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3443 ; 1810 |//$FILENAME _processexclusions.src
                             3444 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3445 ; 1812 |//$FILENAME _processinclusions.src
                             3446 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3447 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3448 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3449 ; 1816 |//$FILENAME _getopllevel.src
                             3450 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3451 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3452 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3453 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3454 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3455 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3456 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3457 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3458 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3459 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3460 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3461 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3462 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3463 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3464 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3465 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3466 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3467 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3468 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3469 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3470 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3471 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3472 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3473 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3474 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3475 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3476 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3477 ; 1844 |//$FILENAME overlappingdates.src
                             3478 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3479 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3480 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3481 ; 1848 |//$FILENAME neginfdate.src
                             3482 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3483 ; 1850 |//$FILENAME infdate.src
                             3484 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3485 ; 1852 |//$FILENAME isexpired.src
                             3486 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3487 ; 1854 |//$FILENAME getsecstateattr.src
                             3488 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3489 ; 1856 |//$FILENAME setexpirycategory.src
                             3490 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3491 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3492 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3493 ; 1860 |//$FILENAME getnextlicense.src
                             3494 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3495 ; 1862 |//$FILENAME aggregate.src
                             3496 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3497 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3498 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3499 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3500 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3501 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3502 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3503 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3504 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3505 ; 1872 |//$FILENAME _createdevicestore.src
                             3506 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3507 ; 1874 |//$FILENAME _mapdrmerror.src
                             3508 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3509 ; 1876 |//$FILENAME _comparemachineid.src
                             3510 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3511 ; 1878 |//$FILENAME initmgrcontext.src
                             3512 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3513 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3514 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3515 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3516 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3517 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3518 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3519 ; 1886 |//$FILENAME januscleandatastore.src
                             3520 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3521 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3522 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3523 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3524 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3525 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3526 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3527 ; 1894 |//$FILENAME oem_setendoffile.src
                             3528 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3529 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3530 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3531 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3532 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3533 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3534 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3535 ; 1902 |//$FILENAME oem_setdevicecert.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3536 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3537 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3538 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3539 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3540 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3541 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3542 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3543 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3544 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3545 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3546 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3547 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3548 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3549 ; 1916 |//$FILENAME _setkidstoredata.src
                             3550 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3551 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3552 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3553 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3554 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3555 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3556 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3557 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3558 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3559 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3560 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3561 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3562 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3563 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3564 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3565 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3566 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3567 ; 1934 |//$FILENAME _hdsprealloc.src
                             3568 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3569 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3570 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3571 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3572 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3573 ; 1940 |//$FILENAME gendevicecertificate.src
                             3574 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3575 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3576 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3577 ; 1944 |//$FILENAME copyhdsdtore.src
                             3578 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3579 ; 1946 |//$FILENAME generatedevicecert.src
                             3580 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3581 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3582 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3583 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3584 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3585 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3586 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3587 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3588 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3589 ; 1956 |//$FILENAME _checksecureclock.src
                             3590 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3591 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3592 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3593 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3594 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3595 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3596 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3597 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3598 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3599 ; 1966 |//$FILENAME strtol.src
                             3600 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3601 ; 1968 |//$FILENAME mktime.src
                             3602 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3603 ; 1970 |//$FILENAME gmtime.src
                             3604 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3605 ; 1972 |//$FILENAME localtime.src
                             3606 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3607 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3608 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3609 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3610 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3611 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3612 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3613 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3614 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3615 ; 1982 |//$FILENAME const_pkcrypto.src
                             3616 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3617 ; 1984 |//$FILENAME const_y.src
                             3618 ; 1985 |#define RSRC_CONST_Y 820    
                             3619 ; 1986 |//$FILENAME aes_dec_table.src
                             3620 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3621 ; 1988 |//$FILENAME aes_key_table.src
                             3622 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3623 ; 1990 |//$FILENAME aes_enc_table.src
                             3624 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3625 ; 1992 |//$FILENAME device_cert.src
                             3626 ; 1993 |#define RSRC_DEVCERT 824    
                             3627 ; 1994 |//$FILENAME devcert_template.src
                             3628 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3629 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3630 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3631 ; 1998 |//$FILENAME _initslot.src
                             3632 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3633 ; 2000 |//$FILENAME hdsimplcommon.src
                             3634 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3635 ; 2002 |//$FILENAME hdsimpl_p.src
                             3636 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3637 ; 2004 |
                             3638 ; 2005 |
                             3639 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3640 ; 2007 |//pkcrypto Related
                             3641 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3642 ; 2009 |//$FILENAME two_adic_inverse.src
                             3643 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3644 ; 2011 |//$FILENAME mp_shift.src
                             3645 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3646 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3647 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3648 ; 2015 |//$FILENAME set_immediate.src
                             3649 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3650 ; 2017 |//$FILENAME multiply_immediate.src
                             3651 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3652 ; 2019 |//$FILENAME multiply.src
                             3653 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3654 ; 2021 |//$FILENAME divide_precondition_1.src
                             3655 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3656 ; 2023 |//$FILENAME divide_immediate.src
                             3657 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3658 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3659 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3660 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3661 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3662 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3663 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3664 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3665 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3666 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3667 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3668 ; 2035 |//$FILENAME ecaffine_addition.src
                             3669 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3670 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3671 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3672 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3673 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3674 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3675 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3676 ; 2043 |//$FILENAME kimmediate.src
                             3677 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3678 ; 2045 |//$FILENAME kprime_immediater.src
                             3679 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3680 ; 2047 |//$FILENAME kprime_sqrter.src
                             3681 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3682 ; 2049 |//$FILENAME kinitialize_prime.src
                             3683 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3684 ; 2051 |//$FILENAME mod_lucasuv.src
                             3685 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3686 ; 2053 |//$FILENAME mod_lucas.src
                             3687 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3688 ; 2055 |//$FILENAME bucket_multiply.src
                             3689 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3690 ; 2057 |//$FILENAME mod_exp2000.src
                             3691 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3692 ; 2059 |//$FILENAME mod_exp.src
                             3693 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3694 ; 2061 |//$FILENAME modmul_choices1.src
                             3695 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3696 ; 2063 |//$FILENAME mod_sqrt.src
                             3697 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3698 ; 2065 |//$FILENAME create_modulus.src
                             3699 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3700 ; 2067 |//$FILENAME from_modular.src
                             3701 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3702 ; 2069 |//$FILENAME add_immediate.src
                             3703 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3704 ; 2071 |//$FILENAME add_diff.src
                             3705 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3706 ; 2073 |//$FILENAME add_full.src
                             3707 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3708 ; 2075 |//$FILENAME compare_sum_same.src
                             3709 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3710 ; 2077 |//$FILENAME sub_immediate.src
                             3711 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3712 ; 2079 |//$FILENAME mp_initialization.src
                             3713 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3714 ; 2081 |//$FILENAME new_random_bytes.src
                             3715 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3716 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3717 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3718 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3719 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3720 ; 2087 |//$FILENAME new_random_mod.src
                             3721 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3722 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3723 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3724 ; 2091 |//$FILENAME new_random_digits.src
                             3725 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3726 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3727 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3728 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3729 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3730 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3731 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3732 ; 2099 |//$FILENAME pkinit.src
                             3733 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3734 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3735 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3736 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3737 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3738 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3739 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3740 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3741 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3742 ; 2109 |//$FILENAME fe2ipmod.src
                             3743 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3744 ; 2111 |//$FILENAME drm_pk_sign.src
                             3745 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3746 ; 2113 |//$FILENAME drm_pk_verify.src
                             3747 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3748 ; 2115 |//$FILENAME random_bytes.src
                             3749 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3750 ; 2117 |//$FILENAME mp_gcdex.src
                             3751 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3752 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3753 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3754 ; 2121 |//$FILENAME pkcrypto_p.src
                             3755 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3756 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3757 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3758 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3759 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3760 ; 2127 |//$FILENAME del_all_file_star.src
                             3761 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3762 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3763 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3764 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3765 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3766 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3767 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3768 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3769 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3770 ; 2137 |
                             3771 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3772 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3773 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3774 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3775 ; 2142 |
                             3776 ; 2143 |
                             3777 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3778 ; 2145 |//$FILENAME battery_charging.src
                             3779 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3780 ; 2147 |//$FILENAME batterychargecodebank.src
                             3781 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3782 ; 2149 |//$FILENAME updatevolume.src
                             3783 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3784 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3785 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3786 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3787 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3788 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3789 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3790 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3791 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3792 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3793 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3794 ; 2161 |//$FILENAME _iscachedevent.src
                             3795 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3796 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3797 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3798 ; 2165 |//$FILENAME oem_data.src
                             3799 ; 2166 |#define RSRC_OEM_DATA 906    
                             3800 ; 2167 |//$FILENAME gpk_p.src
                             3801 ; 2168 |#define RSRC_GPK_P 907    
                             3802 ; 2169 |//$FILENAME key_data.src
                             3803 ; 2170 |#define RSRC_KEY_DATA 908    
                             3804 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3805 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3806 ; 2173 |//$FILENAME string_working.src
                             3807 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3808 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3809 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3810 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3811 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3812 ; 2179 |
                             3813 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3814 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3815 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3816 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3817 ; 2184 |
                             3818 ; 2185 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3819 ; 2186 |// Audible ACELP Resources
                             3820 ; 2187 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3821 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3822 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3823 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3824 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3825 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3826 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3827 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3828 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3829 ; 2196 |
                             3830 ; 2197 |//$FILENAME AudibleDecMod.src
                             3831 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3832 ; 2199 |//$FILENAME audiblemp3p.src
                             3833 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3834 ; 2201 |//$FILENAME audiblemp3x.src
                             3835 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3836 ; 2203 |//$FILENAME audiblemp3y.src
                             3837 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3838 ; 2205 |
                             3839 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3840 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3841 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3842 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3843 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3844 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3845 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3846 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3847 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3848 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3849 ; 2216 |//$FILENAME audibledsa_p.src
                             3850 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3851 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3852 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3853 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3854 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3855 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3856 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3857 ; 2224 |
                             3858 ; 2225 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3859 ; 2226 |// Effects and SRS Resources
                             3860 ; 2227 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3861 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3862 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3863 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3864 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3865 ; 2232 |//$FILENAME wowctrl.src
                             3866 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3867 ; 2234 |
                             3868 ; 2235 |//$FILENAME wowmenu.src
                             3869 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3870 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3871 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3872 ; 2239 |//$FILENAME string_wow_menu.src
                             3873 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3874 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3875 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3876 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3877 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3878 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3879 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3880 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3881 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3882 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3883 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3884 ; 2251 |//$FILENAME wow_icon.src
                             3885 ; 2252 |#define RSRC_WOW_ICON 943    
                             3886 ; 2253 |
                             3887 ; 2254 |//$FILENAME wow16k.src
                             3888 ; 2255 |#define RSRC_WOW16K 944    
                             3889 ; 2256 |//$FILENAME wow32k.src
                             3890 ; 2257 |#define RSRC_WOW32K 945    
                             3891 ; 2258 |//$FILENAME wow8k.src
                             3892 ; 2259 |#define RSRC_WOW8K 946    
                             3893 ; 2260 |//$FILENAME wow11k.src
                             3894 ; 2261 |#define RSRC_WOW11K 947    
                             3895 ; 2262 |//$FILENAME wow22k.src
                             3896 ; 2263 |#define RSRC_WOW22K 948    
                             3897 ; 2264 |//$FILENAME wow24k.src
                             3898 ; 2265 |#define RSRC_WOW24K 949    
                             3899 ; 2266 |//$FILENAME wow44k.src
                             3900 ; 2267 |#define RSRC_WOW44K 950    
                             3901 ; 2268 |//$FILENAME wow48k.src
                             3902 ; 2269 |#define RSRC_WOW48K 951    
                             3903 ; 2270 |
                             3904 ; 2271 |//$FILENAME wow16k_Y.src
                             3905 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3906 ; 2273 |//$FILENAME wow32k_Y.src
                             3907 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3908 ; 2275 |//$FILENAME wow8k_Y.src
                             3909 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3910 ; 2277 |//$FILENAME wow11k_Y.src
                             3911 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3912 ; 2279 |//$FILENAME wow22k_Y.src
                             3913 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3914 ; 2281 |//$FILENAME wow24k_Y.src
                             3915 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3916 ; 2283 |//$FILENAME wow44k_Y.src
                             3917 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3918 ; 2285 |//$FILENAME wow48k_Y.src
                             3919 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3920 ; 2287 |
                             3921 ; 2288 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3922 ; 2289 |// Audible Section Navigation
                             3923 ; 2290 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3924 ; 2291 |//$FILENAME audible_secnav.src
                             3925 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3926 ; 2293 |
                             3927 ; 2294 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3928 ; 2295 |// PLAYLIST3 and Music Library
                             3929 ; 2296 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3930 ; 2297 |
                             3931 ; 2298 |//$FILENAME build_ml.src
                             3932 ; 2299 |#define RSRC_BUILD_ML 961    
                             3933 ; 2300 |//$FILENAME build_ml_warning.src
                             3934 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3935 ; 2302 |//$FILENAME build_ml_warning2.src
                             3936 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3937 ; 2304 |//$FILENAME build_flash1.src
                             3938 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3939 ; 2306 |//$FILENAME build_flash2.src
                             3940 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3941 ; 2308 |//$FILENAME build_flash3.src
                             3942 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3943 ; 2310 |//$FILENAME build_sd1.src
                             3944 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3945 ; 2312 |//$FILENAME build_sd2.src
                             3946 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3947 ; 2314 |//$FILENAME build_sd3.src
                             3948 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3949 ; 2316 |//$FILENAME build_newmusic.src
                             3950 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3951 ; 2318 |//$FILENAME sdmd.src
                             3952 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3953 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3954 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3955 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3956 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3957 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3958 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3959 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3960 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3961 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3962 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3963 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3964 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3965 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3966 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3967 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3968 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3969 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3970 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3971 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3972 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3973 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3974 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3975 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3976 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3977 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3978 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3979 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3980 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3981 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3982 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3983 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3984 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3985 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3986 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3987 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3988 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3989 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3990 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3991 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3992 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3993 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3994 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3995 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3996 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3997 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             3998 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             3999 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4000 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4001 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4002 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4003 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4004 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4005 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4006 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4007 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4008 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4009 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4010 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4011 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4012 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4013 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4014 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4015 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4016 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4017 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4018 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4019 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4020 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4021 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4022 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4023 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4024 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4025 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4026 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4027 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4028 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4029 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4030 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4031 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4032 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4033 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4034 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4035 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4036 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4037 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4038 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4039 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4040 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4041 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4042 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4043 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4044 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4045 ; 2412 |//$FILENAME playmusicmenu.src
                             4046 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4047 ; 2414 |//$FILENAME browsemenu.src
                             4048 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4049 ; 2416 |//$FILENAME browsemenu_extra.src
                             4050 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4051 ; 2418 |//$FILENAME string_play_all.src
                             4052 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4053 ; 2420 |//$FILENAME string_play.src
                             4054 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4055 ; 2422 |//$FILENAME string_unknown_year.src
                             4056 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4057 ; 2424 |//$FILENAME string_year_width.src
                             4058 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4059 ; 2426 |//$FILENAME string_artist.src
                             4060 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4061 ; 2428 |//$FILENAME string_songs.src
                             4062 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4063 ; 2430 |//$FILENAME string_on_the_fly.src
                             4064 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4065 ; 2432 |//$FILENAME string_new_music.src
                             4066 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4067 ; 2434 |//$FILENAME string_genre.src
                             4068 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4069 ; 2436 |//$FILENAME string_year.src
                             4070 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4071 ; 2438 |//$FILENAME string_playlist.src
                             4072 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4073 ; 2440 |//$FILENAME string_fm_rec.src
                             4074 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4075 ; 2442 |//$FILENAME string_linein_rec.src
                             4076 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4077 ; 2444 |//$FILENAME string_play_music.src
                             4078 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4079 ; 2446 |//$FILENAME highlight_back.src
                             4080 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4081 ; 2448 |//$FILENAME newmusicmenu.src
                             4082 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4083 ; 2450 |//$FILENAME string_1_day.src
                             4084 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4085 ; 2452 |//$FILENAME string_1_week.src
                             4086 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4087 ; 2454 |//$FILENAME string_1_month.src
                             4088 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4089 ; 2456 |//$FILENAME on_the_fly_full.src
                             4090 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4091 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4092 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4093 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4094 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4095 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4096 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4097 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4098 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4099 ; 2466 |//$FILENAME empty_favourite.src
                             4100 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4101 ; 2468 |//$FILENAME sd_remove.src
                             4102 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4103 ; 2470 |//$FILENAME sd_insert.src
                             4104 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4105 ; 2472 |//$FILENAME check_disk_1.src
                             4106 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4107 ; 2474 |//$FILENAME check_disk_2.src
                             4108 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4109 ; 2476 |//$FILENAME check_disk_3.src
                             4110 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4111 ; 2478 |//$FILENAME flash_error.src
                             4112 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4113 ; 2480 |
                             4114 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4115 ; 2482 |// STFM1000 Tuner funclet
                             4116 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4117 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4118 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4119 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4120 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4121 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4122 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4123 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4124 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4125 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4126 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4127 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4128 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4129 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4130 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4131 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4132 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4133 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4134 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4135 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4136 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4137 ; 2504 |//$FILENAME decstfmmod.src
                             4138 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4139 ; 2506 |//$FILENAME dec_stfmp.src
                             4140 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4141 ; 2508 |//$FILENAME dec_stfmx.src
                             4142 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4143 ; 2510 |//$FILENAME dec_stfmy.src
                             4144 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4145 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4146 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4147 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4148 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4149 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4150 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4151 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4152 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4153 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4154 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4155 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4156 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4157 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4158 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4159 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4160 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4161 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4162 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4163 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4164 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4165 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4166 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4167 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4168 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4169 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaBias.src
                             4170 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookForPilot.src
                             4171 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4172 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4173 ; 2540 |// for RestoreDriveFromBackup
                             4174 ; 2541 |//$FILENAME restoresysdrive.src
                             4175 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4176 ; 2543 |
                             4177 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4178 ; 2545 |// Playlist5 sources
                             4179 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4180 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4181 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4182 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4183 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4184 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4185 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4186 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4187 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4188 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4189 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4190 ; 2557 |
                             4191 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4192 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4193 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4194 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4195 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4196 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4197 ; 2564 |
                             4198 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4199 ; 2566 |// DanhNguyen added bitmaps
                             4200 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4201 ; 2568 |//$FILENAME icon_folder.src
                             4202 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4203 ; 2570 |//$FILENAME icon_song.src
                             4204 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4205 ; 2572 |
                             4206 ; 2573 |//$FILENAME menu_music.src
                             4207 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4208 ; 2575 |//$FILENAME vie_menu_music.src
                             4209 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4210 ; 2577 |
                             4211 ; 2578 |//$FILENAME menu_voice.src
                             4212 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4213 ; 2580 |//$FILENAME vie_menu_voice.src
                             4214 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4215 ; 2582 |
                             4216 ; 2583 |//$FILENAME menu_fmtuner.src
                             4217 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4218 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4219 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4220 ; 2587 |
                             4221 ; 2588 |//$FILENAME menu_record.src
                             4222 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4223 ; 2590 |//$FILENAME vie_menu_record.src
                             4224 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4225 ; 2592 |
                             4226 ; 2593 |//$FILENAME menu_settings.src
                             4227 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4228 ; 2595 |//$FILENAME vie_menu_settings.src
                             4229 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4230 ; 2597 |
                             4231 ; 2598 |//$FILENAME menu_shutdown.src
                             4232 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4233 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4234 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4235 ; 2602 |
                             4236 ; 2603 |//$FILENAME menu_clock.src
                             4237 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4238 ; 2605 |//$FILENAME vie_menu_clock.src
                             4239 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4240 ; 2607 |
                             4241 ; 2608 |//$FILENAME menu_ab.src
                             4242 ; 2609 |#define RSRC_MENU_AB 1104    
                             4243 ; 2610 |//$FILENAME vie_menu_ab.src
                             4244 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4245 ; 2612 |
                             4246 ; 2613 |//$FILENAME menu_delete.src
                             4247 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4248 ; 2615 |//$FILENAME vie_menu_delete.src
                             4249 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4250 ; 2617 |
                             4251 ; 2618 |//$FILENAME menu_about.src
                             4252 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4253 ; 2620 |//$FILENAME vie_menu_about.src
                             4254 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4255 ; 2622 |
                             4256 ; 2623 |//$FILENAME menu_exit.src
                             4257 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4258 ; 2625 |//$FILENAME vie_menu_exit.src
                             4259 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4260 ; 2627 |
                             4261 ; 2628 |//$FILENAME music_play_all.src
                             4262 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4263 ; 2630 |//$FILENAME vie_music_play_all.src
                             4264 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4265 ; 2632 |
                             4266 ; 2633 |//$FILENAME music_folder_internal.src
                             4267 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4268 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4269 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4270 ; 2637 |
                             4271 ; 2638 |//$FILENAME music_folder_external.src
                             4272 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4273 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4274 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4275 ; 2642 |
                             4276 ; 2643 |//$FILENAME music_songs.src
                             4277 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4278 ; 2645 |//$FILENAME vie_music_songs.src
                             4279 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4280 ; 2647 |
                             4281 ; 2648 |//$FILENAME music_favorites.src
                             4282 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4283 ; 2650 |//$FILENAME vie_music_favorites.src
                             4284 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4285 ; 2652 |
                             4286 ; 2653 |//$FILENAME music_fm_record.src
                             4287 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4288 ; 2655 |//$FILENAME vie_music_fm_record.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4289 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4290 ; 2657 |
                             4291 ; 2658 |//$FILENAME music_exit.src
                             4292 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4293 ; 2660 |//$FILENAME vie_music_exit.src
                             4294 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4295 ; 2662 |
                             4296 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4297 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4298 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4299 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4300 ; 2667 |
                             4301 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4302 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4303 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4304 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4305 ; 2672 |
                             4306 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4307 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4308 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4309 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4310 ; 2677 |
                             4311 ; 2678 |//$FILENAME browse_music_favourites.src
                             4312 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4313 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4314 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4315 ; 2682 |
                             4316 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4317 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4318 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4319 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4320 ; 2687 |
                             4321 ; 2688 |//$FILENAME browse_voice.src
                             4322 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4323 ; 2690 |//$FILENAME vie_browse_voice.src
                             4324 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4325 ; 2692 |
                             4326 ; 2693 |//$FILENAME favourites_list_add.src
                             4327 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4328 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4329 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4330 ; 2697 |
                             4331 ; 2698 |//$FILENAME favourites_list_remove.src
                             4332 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4333 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4334 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4335 ; 2702 |
                             4336 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4337 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4338 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4339 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4340 ; 2707 |
                             4341 ; 2708 |//$FILENAME about_screen_1.src
                             4342 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4343 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4344 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4345 ; 2712 |
                             4346 ; 2713 |//$FILENAME about_screen_2.src
                             4347 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4348 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4349 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4350 ; 2717 |
                             4351 ; 2718 |//$FILENAME about_screen_3.src
                             4352 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4353 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4354 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4355 ; 2722 |
                             4356 ; 2723 |//$FILENAME about_screen_4.src
                             4357 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4358 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4359 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4360 ; 2727 |
                             4361 ; 2728 |//$FILENAME time_date_exit_title.src
                             4362 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4363 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4364 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4365 ; 2732 |
                             4366 ; 2733 |//$FILENAME time_clean_desktop.src
                             4367 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4368 ; 2735 |//$FILENAME time_dash.src
                             4369 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4370 ; 2737 |
                             4371 ; 2738 |//$FILENAME time_day_7.src
                             4372 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4373 ; 2740 |//$FILENAME vie_time_day_7.src
                             4374 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4375 ; 2742 |//$FILENAME time_day_cn.src
                             4376 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4377 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4378 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4379 ; 2746 |//$FILENAME time_day_2.src
                             4380 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4381 ; 2748 |//$FILENAME vie_time_day_2.src
                             4382 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4383 ; 2750 |//$FILENAME time_day_3.src
                             4384 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4385 ; 2752 |//$FILENAME vie_time_day_3.src
                             4386 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4387 ; 2754 |//$FILENAME time_day_4.src
                             4388 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4389 ; 2756 |//$FILENAME vie_time_day_4.src
                             4390 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4391 ; 2758 |//$FILENAME time_day_5.src
                             4392 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4393 ; 2760 |//$FILENAME vie_time_day_5.src
                             4394 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4395 ; 2762 |//$FILENAME time_day_6.src
                             4396 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4397 ; 2764 |//$FILENAME vie_time_day_6.src
                             4398 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4399 ; 2766 |
                             4400 ; 2767 |//$FILENAME time_month_1.src
                             4401 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4402 ; 2769 |//$FILENAME vie_time_month_1.src
                             4403 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4404 ; 2771 |//$FILENAME time_month_2.src
                             4405 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4406 ; 2773 |//$FILENAME vie_time_month_2.src
                             4407 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4408 ; 2775 |//$FILENAME time_month_3.src
                             4409 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4410 ; 2777 |//$FILENAME vie_time_month_3.src
                             4411 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4412 ; 2779 |//$FILENAME time_month_4.src
                             4413 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4414 ; 2781 |//$FILENAME vie_time_month_4.src
                             4415 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4416 ; 2783 |//$FILENAME time_month_5.src
                             4417 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4418 ; 2785 |//$FILENAME vie_time_month_5.src
                             4419 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4420 ; 2787 |//$FILENAME time_month_6.src
                             4421 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4422 ; 2789 |//$FILENAME vie_time_month_6.src
                             4423 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4424 ; 2791 |//$FILENAME time_month_7.src
                             4425 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4426 ; 2793 |//$FILENAME vie_time_month_7.src
                             4427 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4428 ; 2795 |//$FILENAME time_month_8.src
                             4429 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4430 ; 2797 |//$FILENAME vie_time_month_8.src
                             4431 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4432 ; 2799 |//$FILENAME time_month_9.src
                             4433 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4434 ; 2801 |//$FILENAME vie_time_month_9.src
                             4435 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4436 ; 2803 |//$FILENAME time_month_10.src
                             4437 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4438 ; 2805 |//$FILENAME vie_time_month_10.src
                             4439 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4440 ; 2807 |//$FILENAME time_month_11.src
                             4441 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4442 ; 2809 |//$FILENAME vie_time_month_11.src
                             4443 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4444 ; 2811 |//$FILENAME time_month_12.src
                             4445 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4446 ; 2813 |//$FILENAME vie_time_month_12.src
                             4447 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4448 ; 2815 |
                             4449 ; 2816 |//$FILENAME time_num_am.src
                             4450 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4451 ; 2818 |//$FILENAME time_num_am.src
                             4452 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4453 ; 2820 |//$FILENAME settime_format_12h.src
                             4454 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4455 ; 2822 |//$FILENAME settime_format_24h.src
                             4456 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4457 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4458 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4459 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4460 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4461 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4462 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4463 ; 2830 |
                             4464 ; 2831 |//$FILENAME time_num_large_0.src
                             4465 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4466 ; 2833 |//$FILENAME time_num_large_1.src
                             4467 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4468 ; 2835 |//$FILENAME time_num_large_2.src
                             4469 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4470 ; 2837 |//$FILENAME time_num_large_3.src
                             4471 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4472 ; 2839 |//$FILENAME time_num_large_4.src
                             4473 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4474 ; 2841 |//$FILENAME time_num_large_5.src
                             4475 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4476 ; 2843 |//$FILENAME time_num_large_6.src
                             4477 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4478 ; 2845 |//$FILENAME time_num_large_7.src
                             4479 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4480 ; 2847 |//$FILENAME time_num_large_8.src
                             4481 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4482 ; 2849 |//$FILENAME time_num_large_9.src
                             4483 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4484 ; 2851 |
                             4485 ; 2852 |//$FILENAME time_num_medium_0.src
                             4486 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4487 ; 2854 |//$FILENAME time_num_medium_1.src
                             4488 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4489 ; 2856 |//$FILENAME time_num_medium_2.src
                             4490 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4491 ; 2858 |//$FILENAME time_num_medium_3.src
                             4492 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4493 ; 2860 |//$FILENAME time_num_medium_4.src
                             4494 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4495 ; 2862 |//$FILENAME time_num_medium_5.src
                             4496 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4497 ; 2864 |//$FILENAME time_num_medium_6.src
                             4498 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4499 ; 2866 |//$FILENAME time_num_medium_7.src
                             4500 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4501 ; 2868 |//$FILENAME time_num_medium_8.src
                             4502 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4503 ; 2870 |//$FILENAME time_num_medium_9.src
                             4504 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4505 ; 2872 |
                             4506 ; 2873 |//$FILENAME time_colon.src
                             4507 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4508 ; 2875 |
                             4509 ; 2876 |//$FILENAME settings_backlight_title.src
                             4510 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4511 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4512 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4513 ; 2880 |//$FILENAME settings_playmode_title.src
                             4514 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4515 ; 2882 |
                             4516 ; 2883 |//$FILENAME settings_contrast_title.src
                             4517 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4518 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4519 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4520 ; 2887 |
                             4521 ; 2888 |//$FILENAME settings_eq_title.src
                             4522 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4523 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4524 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4525 ; 2892 |
                             4526 ; 2893 |//$FILENAME settings_exit_title.src
                             4527 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4528 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4529 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4530 ; 2897 |
                             4531 ; 2898 |//$FILENAME settings_set_date_title.src
                             4532 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4533 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4534 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4535 ; 2902 |
                             4536 ; 2903 |//$FILENAME settings_set_time_title.src
                             4537 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4538 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4539 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4540 ; 2907 |
                             4541 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4542 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4543 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4544 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4545 ; 2912 |
                             4546 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4547 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4548 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4549 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4550 ; 2917 |
                             4551 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4552 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4553 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4554 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4555 ; 2922 |
                             4556 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4557 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4558 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4559 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4560 ; 2927 |
                             4561 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4562 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4563 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4564 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4565 ; 2932 |
                             4566 ; 2933 |//$FILENAME settings_backlight_on.src
                             4567 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4568 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4569 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4570 ; 2937 |
                             4571 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4572 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4573 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4574 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4575 ; 2942 |
                             4576 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4577 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4578 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4579 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4580 ; 2947 |
                             4581 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4582 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4583 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4584 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4585 ; 2952 |
                             4586 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4587 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4588 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4589 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4590 ; 2957 |
                             4591 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4592 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4593 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4594 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4595 ; 2962 |
                             4596 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4597 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4598 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4599 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4600 ; 2967 |
                             4601 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4602 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4603 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4604 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4605 ; 2972 |
                             4606 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4607 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4608 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4609 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4610 ; 2977 |
                             4611 ; 2978 |//$FILENAME settings_languages_eng.src
                             4612 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4613 ; 2980 |//$FILENAME settings_languages_vie.src
                             4614 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4615 ; 2982 |
                             4616 ; 2983 |//$FILENAME fraction_dot.src
                             4617 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4618 ; 2985 |
                             4619 ; 2986 |//$FILENAME fm_background.src
                             4620 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4621 ; 2988 |//$FILENAME vie_fm_background.src
                             4622 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4623 ; 2990 |
                             4624 ; 2991 |//$FILENAME searching_please_wait.src
                             4625 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4626 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4627 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4628 ; 2995 |
                             4629 ; 2996 |//$FILENAME fm_auto_search.src
                             4630 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4631 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4632 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4633 ; 3000 |
                             4634 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4635 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4636 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4637 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4638 ; 3005 |
                             4639 ; 3006 |#endif //IF (!@def(resources))
                             4640 ; 3007 |
                             4641 
                             4643 
                             4644 ; 10   |#include "buttons.h"
                             4645 
                             4647 
                             4648 ; 1    |#ifndef _BUTTONS_H
                             4649 ; 2    |#define _BUTTONS_H
                             4650 ; 3    |
                             4651 ; 4    |#include "types.h"
                             4652 
                             4654 
                             4655 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4656 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4657 ; 3    |//
                             4658 ; 4    |// Filename: types.h
                             4659 ; 5    |// Description: Standard data types
                             4660 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4661 ; 7    |
                             4662 ; 8    |#ifndef _TYPES_H
                             4663 ; 9    |#define _TYPES_H
                             4664 ; 10   |
                             4665 ; 11   |// TODO:  move this outta here!
                             4666 ; 12   |#if !defined(NOERROR)
                             4667 ; 13   |#define NOERROR 0
                             4668 ; 14   |#define SUCCESS 0
                             4669 ; 15   |#endif 
                             4670 ; 16   |#if !defined(SUCCESS)
                             4671 ; 17   |#define SUCCESS  0
                             4672 ; 18   |#endif
                             4673 ; 19   |#if !defined(ERROR)
                             4674 ; 20   |#define ERROR   -1
                             4675 ; 21   |#endif
                             4676 ; 22   |#if !defined(FALSE)
                             4677 ; 23   |#define FALSE 0
                             4678 ; 24   |#endif
                             4679 ; 25   |#if !defined(TRUE)
                             4680 ; 26   |#define TRUE  1
                             4681 ; 27   |#endif
                             4682 ; 28   |
                             4683 ; 29   |#if !defined(NULL)
                             4684 ; 30   |#define NULL 0
                             4685 ; 31   |#endif
                             4686 ; 32   |
                             4687 ; 33   |#define MAX_INT     0x7FFFFF
                             4688 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4689 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4690 ; 36   |#define MAX_ULONG   (-1) 
                             4691 ; 37   |
                             4692 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4693 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4694 ; 40   |
                             4695 ; 41   |
                             4696 ; 42   |#define BYTE    unsigned char       // btVarName
                             4697 ; 43   |#define CHAR    signed char         // cVarName
                             4698 ; 44   |#define USHORT  unsigned short      // usVarName
                             4699 ; 45   |#define SHORT   unsigned short      // sVarName
                             4700 ; 46   |#define WORD    unsigned int        // wVarName
                             4701 ; 47   |#define INT     signed int          // iVarName
                             4702 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4703 ; 49   |#define LONG    signed long         // lVarName
                             4704 ; 50   |#define BOOL    unsigned int        // bVarName
                             4705 ; 51   |#define FRACT   _fract              // frVarName
                             4706 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4707 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4708 ; 54   |#define FLOAT   float               // fVarName
                             4709 ; 55   |#define DBL     double              // dVarName
                             4710 ; 56   |#define ENUM    enum                // eVarName
                             4711 ; 57   |#define CMX     _complex            // cmxVarName
                             4712 ; 58   |typedef WORD UCS3;                   // 
                             4713 ; 59   |
                             4714 ; 60   |#define UINT16  unsigned short
                             4715 ; 61   |#define UINT8   unsigned char   
                             4716 ; 62   |#define UINT32  unsigned long
                             4717 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4718 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4719 ; 65   |#define WCHAR   UINT16
                             4720 ; 66   |
                             4721 ; 67   |//UINT128 is 16 bytes or 6 words
                             4722 ; 68   |typedef struct UINT128_3500 {   
                             4723 ; 69   |    int val[6];     
                             4724 ; 70   |} UINT128_3500;
                             4725 ; 71   |
                             4726 ; 72   |#define UINT128   UINT128_3500
                             4727 ; 73   |
                             4728 ; 74   |// Little endian word packed byte strings:   
                             4729 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4730 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4731 ; 77   |// Little endian word packed byte strings:   
                             4732 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4733 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4734 ; 80   |
                             4735 ; 81   |// Declare Memory Spaces To Use When Coding
                             4736 ; 82   |// A. Sector Buffers
                             4737 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4738 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4739 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4740 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4741 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4742 ; 88   |// B. Media DDI Memory
                             4743 ; 89   |#define MEDIA_DDI_MEM _Y
                             4744 ; 90   |
                             4745 ; 91   |
                             4746 ; 92   |
                             4747 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4748 ; 94   |// Examples of circular pointers:
                             4749 ; 95   |//    INT CIRC cpiVarName
                             4750 ; 96   |//    DWORD CIRC cpdwVarName
                             4751 ; 97   |
                             4752 ; 98   |#define RETCODE INT                 // rcVarName
                             4753 ; 99   |
                             4754 ; 100  |// generic bitfield structure
                             4755 ; 101  |struct Bitfield {
                             4756 ; 102  |    unsigned int B0  :1;
                             4757 ; 103  |    unsigned int B1  :1;
                             4758 ; 104  |    unsigned int B2  :1;
                             4759 ; 105  |    unsigned int B3  :1;
                             4760 ; 106  |    unsigned int B4  :1;
                             4761 ; 107  |    unsigned int B5  :1;
                             4762 ; 108  |    unsigned int B6  :1;
                             4763 ; 109  |    unsigned int B7  :1;
                             4764 ; 110  |    unsigned int B8  :1;
                             4765 ; 111  |    unsigned int B9  :1;
                             4766 ; 112  |    unsigned int B10 :1;
                             4767 ; 113  |    unsigned int B11 :1;
                             4768 ; 114  |    unsigned int B12 :1;
                             4769 ; 115  |    unsigned int B13 :1;
                             4770 ; 116  |    unsigned int B14 :1;
                             4771 ; 117  |    unsigned int B15 :1;
                             4772 ; 118  |    unsigned int B16 :1;
                             4773 ; 119  |    unsigned int B17 :1;
                             4774 ; 120  |    unsigned int B18 :1;
                             4775 ; 121  |    unsigned int B19 :1;
                             4776 ; 122  |    unsigned int B20 :1;
                             4777 ; 123  |    unsigned int B21 :1;
                             4778 ; 124  |    unsigned int B22 :1;
                             4779 ; 125  |    unsigned int B23 :1;
                             4780 ; 126  |};
                             4781 ; 127  |
                             4782 ; 128  |union BitInt {
                             4783 ; 129  |        struct Bitfield B;
                             4784 ; 130  |        int        I;
                             4785 ; 131  |};
                             4786 ; 132  |
                             4787 ; 133  |#define MAX_MSG_LENGTH 10
                             4788 ; 134  |struct CMessage
                             4789 ; 135  |{
                             4790 ; 136  |        unsigned int m_uLength;
                             4791 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4792 ; 138  |};
                             4793 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4794 ; 140  |typedef struct {
                             4795 ; 141  |    WORD m_wLength;
                             4796 ; 142  |    WORD m_wMessage;
                             4797 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4798 ; 144  |} Message;
                             4799 ; 145  |
                             4800 ; 146  |struct MessageQueueDescriptor
                             4801 ; 147  |{
                             4802 ; 148  |        int *m_pBase;
                             4803 ; 149  |        int m_iModulo;
                             4804 ; 150  |        int m_iSize;
                             4805 ; 151  |        int *m_pHead;
                             4806 ; 152  |        int *m_pTail;
                             4807 ; 153  |};
                             4808 ; 154  |
                             4809 ; 155  |struct ModuleEntry
                             4810 ; 156  |{
                             4811 ; 157  |    int m_iSignaledEventMask;
                             4812 ; 158  |    int m_iWaitEventMask;
                             4813 ; 159  |    int m_iResourceOfCode;
                             4814 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4815 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             4816 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4817 ; 163  |    int m_uTimeOutHigh;
                             4818 ; 164  |    int m_uTimeOutLow;
                             4819 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4820 ; 166  |};
                             4821 ; 167  |
                             4822 ; 168  |union WaitMask{
                             4823 ; 169  |    struct B{
                             4824 ; 170  |        unsigned int m_bNone     :1;
                             4825 ; 171  |        unsigned int m_bMessage  :1;
                             4826 ; 172  |        unsigned int m_bTimer    :1;
                             4827 ; 173  |        unsigned int m_bButton   :1;
                             4828 ; 174  |    } B;
                             4829 ; 175  |    int I;
                             4830 ; 176  |} ;
                             4831 ; 177  |
                             4832 ; 178  |
                             4833 ; 179  |struct Button {
                             4834 ; 180  |        WORD wButtonEvent;
                             4835 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4836 ; 182  |};
                             4837 ; 183  |
                             4838 ; 184  |struct Message {
                             4839 ; 185  |        WORD wMsgLength;
                             4840 ; 186  |        WORD wMsgCommand;
                             4841 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4842 ; 188  |};
                             4843 ; 189  |
                             4844 ; 190  |union EventTypes {
                             4845 ; 191  |        struct CMessage msg;
                             4846 ; 192  |        struct Button Button ;
                             4847 ; 193  |        struct Message Message;
                             4848 ; 194  |};
                             4849 ; 195  |
                             4850 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4851 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4852 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4853 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4854 ; 200  |
                             4855 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4856 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4857 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4858 ; 204  |
                             4859 ; 205  |#if DEBUG
                             4860 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4861 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4862 ; 208  |#else 
                             4863 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             4864 ; 210  |#define DebugBuildAssert(x)    
                             4865 ; 211  |#endif
                             4866 ; 212  |
                             4867 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4868 ; 214  |//  #pragma asm
                             4869 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4870 ; 216  |//  #pragma endasm
                             4871 ; 217  |
                             4872 ; 218  |
                             4873 ; 219  |#ifdef COLOR_262K
                             4874 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             4875 ; 221  |#elif defined(COLOR_65K)
                             4876 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             4877 ; 223  |#else
                             4878 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             4879 ; 225  |#endif
                             4880 ; 226  |    
                             4881 ; 227  |#endif // #ifndef _TYPES_H
                             4882 
                             4884 
                             4885 ; 5    |
                             4886 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will trigger
                             4887 ; 7    |//unexpected events.
                             4888 ; 8    |
                             4889 ; 9    |#define PR_RW           0
                             4890 ; 10   |#define PH_RW                   1
                             4891 ; 11   |#define PR_FF           2
                             4892 ; 12   |#define PH_FF           3
                             4893 ; 13   |#define PR_MENU         4
                             4894 ; 14   |#define PH_MENU         5
                             4895 ; 15   |#define PR_RV           6
                             4896 ; 16   |#define PH_RV           7
                             4897 ; 17   |#define PR_PLAY                 8
                             4898 ; 18   |#define PH_PLAY         9
                             4899 ; 19   |#define PR_HOLD         10
                             4900 ; 20   |#define PH_HOLD         11
                             4901 ; 21   |#define PR_VOL_DOWN     12
                             4902 ; 22   |#define PR_VOL_UP       13
                             4903 ; 23   |
                             4904 ; 24   |
                             4905 ; 25   |
                             4906 ; 26   |
                             4907 ; 27   |#define PH_VOL_DOWN     14
                             4908 ; 28   |#define PH_VOL_UP       15
                             4909 ; 29   |#define PR_MODE         24
                             4910 ; 30   |#define PR_STOP                 25
                             4911 ; 31   |#define PH_STOP         26
                             4912 ; 32   |#define PR_RECORD      27
                             4913 ; 33   |#define PH_RECORD       28
                             4914 ; 34   |#define PR_AB           33
                             4915 ; 35   |#define PR_ERASE        34
                             4916 ; 36   |#define PH_ERASE        35
                             4917 ; 37   |#define PR_EQ           36
                             4918 ; 38   |#define PH_EQ       37
                             4919 ; 39   |
                             4920 ; 40   |
                             4921 ; 41   |
                             4922 ; 42   |
                             4923 ; 43   |extern WORD g_wLastButton;
                             4924 ; 44   |
                             4925 ; 45   |#endif //_BUTTONS_H
                             4926 
                             4928 
                             4929 ; 11   |#include "voicemenu.h"
                             4930 
                             4932 
                             4933 ; 1    |#ifndef _VOICE_MENU_H
                             4934 ; 2    |#define _VOICE_MENU_H
                             4935 ; 3    |
                             4936 ; 4    |#ifdef USE_PLAYLIST3
                             4937 ; 5    |#include "musiclib_ghdr.h"
                             4938 
                             4940 
                             4941 ; 1    |#ifndef MUSICLIB_GHDR_H
                             4942 ; 2    |#define MUSICLIB_GHDR_H
                             4943 ; 3    |
                             4944 ; 4    |#ifdef __cplusplus
                             4945 ; 5    |extern "C" {
                             4946 ; 6    |#endif
                             4947 ; 7    |
                             4948 ; 8    |/*==================================================================================================
                             4949 ; 9    |
                             4950 ; 10   |                                        General Description
                             4951 ; 11   |
                             4952 ; 12   |====================================================================================================
                             4953 ; 13   |
                             4954 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             4955 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             4956 ; 16   |
                             4957 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             4958 ; 18   |
                             4959 ; 19   |PRODUCT NAMES: All
                             4960 ; 20   |
                             4961 ; 21   |GENERAL DESCRIPTION:
                             4962 ; 22   |
                             4963 ; 23   |    General description of this grouping of functions.
                             4964 ; 24   |
                             4965 ; 25   |Portability: All
                             4966 ; 26   |
                             4967 ; 27   |
                             4968 ; 28   |Revision History:
                             4969 ; 29   |
                             4970 ; 30   |                         Modification        Tracking
                             4971 ; 31   |Author                       Date             Number           Description of Changes
                             4972 ; 32   |---------------------    ------------        ----------        -------------------------------------
                             4973 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                             4974 ; 34   |
                             4975 ; 35   |
                             4976 ; 36   |====================================================================================================
                             4977 ; 37   |                                            DESCRIPTION
                             4978 ; 38   |====================================================================================================
                             4979 ; 39   |
                             4980 ; 40   |GLOBAL FUNCTIONS:
                             4981 ; 41   |    MF_global_func_name()
                             4982 ; 42   |
                             4983 ; 43   |TRACEABILITY MATRIX:
                             4984 ; 44   |    None
                             4985 ; 45   |
                             4986 ; 46   |==================================================================================================*/
                             4987 ; 47   |
                             4988 ; 48   |/*==================================================================================================
                             4989 ; 49   |                                                                Conditional Compilation Directives
                             4990 ; 50   |==================================================================================================*/
                             4991 ; 51   |#ifdef WIN32
                             4992 ; 52   |#define _PC_SIMULATION_
                             4993 ; 53   |#else
                             4994 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             4995 ; 55   |#endif  // WIN32
                             4996 ; 56   |
                             4997 ; 57   |#if 1
                             4998 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             4999 ; 59   |#endif
                             5000 ; 60   |
                             5001 ; 61   |#if 1
                             5002 ; 62   |#define _AUDIBLE_       /* install audible list */
                             5003 ; 63   |#endif
                             5004 ; 64   |
                             5005 ; 65   |#if 1
                             5006 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             5007 ; 67   |#endif
                             5008 ; 68   |
                             5009 ; 69   |#ifdef PL3_FB
                             5010 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             5011 ; 71   |#endif
                             5012 ; 72   |
                             5013 ; 73   |#if 1
                             5014 ; 74   |#define _SUPPORT_2000_SONGS_
                             5015 ; 75   |#endif
                             5016 ; 76   |
                             5017 ; 77   |/*==================================================================================================
                             5018 ; 78   |                                           INCLUDE FILES
                             5019 ; 79   |==================================================================================================*/
                             5020 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             5021 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             5022 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             5023 ; 83   |#define OEM_SEEK_END    SEEK_END
                             5024 ; 84   |#else
                             5025 ; 85   |#define _X
                             5026 ; 86   |#define _Y
                             5027 ; 87   |#define _packed
                             5028 ; 88   |
                             5029 ; 89   |#define _asmfunc
                             5030 ; 90   |#define _reentrant
                             5031 ; 91   |
                             5032 ; 92   |#define OEM_SEEK_CUR    1
                             5033 ; 93   |#define OEM_SEEK_SET    0
                             5034 ; 94   |#define OEM_SEEK_END    2
                             5035 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             5036 ; 96   |
                             5037 ; 97   |#include "types.h"
                             5038 
                             5040 
                             5041 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5042 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5043 ; 3    |//
                             5044 ; 4    |// Filename: types.h
                             5045 ; 5    |// Description: Standard data types
                             5046 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5047 ; 7    |
                             5048 ; 8    |#ifndef _TYPES_H
                             5049 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5050 ; 10   |
                             5051 ; 11   |// TODO:  move this outta here!
                             5052 ; 12   |#if !defined(NOERROR)
                             5053 ; 13   |#define NOERROR 0
                             5054 ; 14   |#define SUCCESS 0
                             5055 ; 15   |#endif 
                             5056 ; 16   |#if !defined(SUCCESS)
                             5057 ; 17   |#define SUCCESS  0
                             5058 ; 18   |#endif
                             5059 ; 19   |#if !defined(ERROR)
                             5060 ; 20   |#define ERROR   -1
                             5061 ; 21   |#endif
                             5062 ; 22   |#if !defined(FALSE)
                             5063 ; 23   |#define FALSE 0
                             5064 ; 24   |#endif
                             5065 ; 25   |#if !defined(TRUE)
                             5066 ; 26   |#define TRUE  1
                             5067 ; 27   |#endif
                             5068 ; 28   |
                             5069 ; 29   |#if !defined(NULL)
                             5070 ; 30   |#define NULL 0
                             5071 ; 31   |#endif
                             5072 ; 32   |
                             5073 ; 33   |#define MAX_INT     0x7FFFFF
                             5074 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5075 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5076 ; 36   |#define MAX_ULONG   (-1) 
                             5077 ; 37   |
                             5078 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5079 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5080 ; 40   |
                             5081 ; 41   |
                             5082 ; 42   |#define BYTE    unsigned char       // btVarName
                             5083 ; 43   |#define CHAR    signed char         // cVarName
                             5084 ; 44   |#define USHORT  unsigned short      // usVarName
                             5085 ; 45   |#define SHORT   unsigned short      // sVarName
                             5086 ; 46   |#define WORD    unsigned int        // wVarName
                             5087 ; 47   |#define INT     signed int          // iVarName
                             5088 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5089 ; 49   |#define LONG    signed long         // lVarName
                             5090 ; 50   |#define BOOL    unsigned int        // bVarName
                             5091 ; 51   |#define FRACT   _fract              // frVarName
                             5092 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5093 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5094 ; 54   |#define FLOAT   float               // fVarName
                             5095 ; 55   |#define DBL     double              // dVarName
                             5096 ; 56   |#define ENUM    enum                // eVarName
                             5097 ; 57   |#define CMX     _complex            // cmxVarName
                             5098 ; 58   |typedef WORD UCS3;                   // 
                             5099 ; 59   |
                             5100 ; 60   |#define UINT16  unsigned short
                             5101 ; 61   |#define UINT8   unsigned char   
                             5102 ; 62   |#define UINT32  unsigned long
                             5103 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5104 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5105 ; 65   |#define WCHAR   UINT16
                             5106 ; 66   |
                             5107 ; 67   |//UINT128 is 16 bytes or 6 words
                             5108 ; 68   |typedef struct UINT128_3500 {   
                             5109 ; 69   |    int val[6];     
                             5110 ; 70   |} UINT128_3500;
                             5111 ; 71   |
                             5112 ; 72   |#define UINT128   UINT128_3500
                             5113 ; 73   |
                             5114 ; 74   |// Little endian word packed byte strings:   
                             5115 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5116 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5117 ; 77   |// Little endian word packed byte strings:   
                             5118 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5119 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5120 ; 80   |
                             5121 ; 81   |// Declare Memory Spaces To Use When Coding
                             5122 ; 82   |// A. Sector Buffers
                             5123 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5124 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5125 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5126 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5127 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5128 ; 88   |// B. Media DDI Memory
                             5129 ; 89   |#define MEDIA_DDI_MEM _Y
                             5130 ; 90   |
                             5131 ; 91   |
                             5132 ; 92   |
                             5133 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5134 ; 94   |// Examples of circular pointers:
                             5135 ; 95   |//    INT CIRC cpiVarName
                             5136 ; 96   |//    DWORD CIRC cpdwVarName
                             5137 ; 97   |
                             5138 ; 98   |#define RETCODE INT                 // rcVarName
                             5139 ; 99   |
                             5140 ; 100  |// generic bitfield structure
                             5141 ; 101  |struct Bitfield {
                             5142 ; 102  |    unsigned int B0  :1;
                             5143 ; 103  |    unsigned int B1  :1;
                             5144 ; 104  |    unsigned int B2  :1;
                             5145 ; 105  |    unsigned int B3  :1;
                             5146 ; 106  |    unsigned int B4  :1;
                             5147 ; 107  |    unsigned int B5  :1;
                             5148 ; 108  |    unsigned int B6  :1;
                             5149 ; 109  |    unsigned int B7  :1;
                             5150 ; 110  |    unsigned int B8  :1;
                             5151 ; 111  |    unsigned int B9  :1;
                             5152 ; 112  |    unsigned int B10 :1;
                             5153 ; 113  |    unsigned int B11 :1;
                             5154 ; 114  |    unsigned int B12 :1;
                             5155 ; 115  |    unsigned int B13 :1;
                             5156 ; 116  |    unsigned int B14 :1;
                             5157 ; 117  |    unsigned int B15 :1;
                             5158 ; 118  |    unsigned int B16 :1;
                             5159 ; 119  |    unsigned int B17 :1;
                             5160 ; 120  |    unsigned int B18 :1;
                             5161 ; 121  |    unsigned int B19 :1;
                             5162 ; 122  |    unsigned int B20 :1;
                             5163 ; 123  |    unsigned int B21 :1;
                             5164 ; 124  |    unsigned int B22 :1;
                             5165 ; 125  |    unsigned int B23 :1;
                             5166 ; 126  |};
                             5167 ; 127  |
                             5168 ; 128  |union BitInt {
                             5169 ; 129  |        struct Bitfield B;
                             5170 ; 130  |        int        I;
                             5171 ; 131  |};
                             5172 ; 132  |
                             5173 ; 133  |#define MAX_MSG_LENGTH 10
                             5174 ; 134  |struct CMessage
                             5175 ; 135  |{
                             5176 ; 136  |        unsigned int m_uLength;
                             5177 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5178 ; 138  |};
                             5179 ; 139  |
                             5180 ; 140  |typedef struct {
                             5181 ; 141  |    WORD m_wLength;
                             5182 ; 142  |    WORD m_wMessage;
                             5183 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5184 ; 144  |} Message;
                             5185 ; 145  |
                             5186 ; 146  |struct MessageQueueDescriptor
                             5187 ; 147  |{
                             5188 ; 148  |        int *m_pBase;
                             5189 ; 149  |        int m_iModulo;
                             5190 ; 150  |        int m_iSize;
                             5191 ; 151  |        int *m_pHead;
                             5192 ; 152  |        int *m_pTail;
                             5193 ; 153  |};
                             5194 ; 154  |
                             5195 ; 155  |struct ModuleEntry
                             5196 ; 156  |{
                             5197 ; 157  |    int m_iSignaledEventMask;
                             5198 ; 158  |    int m_iWaitEventMask;
                             5199 ; 159  |    int m_iResourceOfCode;
                             5200 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5201 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5202 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5203 ; 163  |    int m_uTimeOutHigh;
                             5204 ; 164  |    int m_uTimeOutLow;
                             5205 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5206 ; 166  |};
                             5207 ; 167  |
                             5208 ; 168  |union WaitMask{
                             5209 ; 169  |    struct B{
                             5210 ; 170  |        unsigned int m_bNone     :1;
                             5211 ; 171  |        unsigned int m_bMessage  :1;
                             5212 ; 172  |        unsigned int m_bTimer    :1;
                             5213 ; 173  |        unsigned int m_bButton   :1;
                             5214 ; 174  |    } B;
                             5215 ; 175  |    int I;
                             5216 ; 176  |} ;
                             5217 ; 177  |
                             5218 ; 178  |
                             5219 ; 179  |struct Button {
                             5220 ; 180  |        WORD wButtonEvent;
                             5221 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5222 ; 182  |};
                             5223 ; 183  |
                             5224 ; 184  |struct Message {
                             5225 ; 185  |        WORD wMsgLength;
                             5226 ; 186  |        WORD wMsgCommand;
                             5227 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5228 ; 188  |};
                             5229 ; 189  |
                             5230 ; 190  |union EventTypes {
                             5231 ; 191  |        struct CMessage msg;
                             5232 ; 192  |        struct Button Button ;
                             5233 ; 193  |        struct Message Message;
                             5234 ; 194  |};
                             5235 ; 195  |
                             5236 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5237 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5238 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5239 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5240 ; 200  |
                             5241 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5242 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5243 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5244 ; 204  |
                             5245 ; 205  |#if DEBUG
                             5246 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5247 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5248 ; 208  |#else 
                             5249 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             5250 ; 210  |#define DebugBuildAssert(x)    
                             5251 ; 211  |#endif
                             5252 ; 212  |
                             5253 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5254 ; 214  |//  #pragma asm
                             5255 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5256 ; 216  |//  #pragma endasm
                             5257 ; 217  |
                             5258 ; 218  |
                             5259 ; 219  |#ifdef COLOR_262K
                             5260 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             5261 ; 221  |#elif defined(COLOR_65K)
                             5262 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             5263 ; 223  |#else
                             5264 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             5265 ; 225  |#endif
                             5266 ; 226  |    
                             5267 ; 227  |#endif // #ifndef _TYPES_H
                             5268 
                             5270 
                             5271 ; 98   |#include "exec.h"
                             5272 
                             5274 
                             5275 ; 1    |#ifndef EXEC_H
                             5276 ; 2    |#define EXEC_H
                             5277 ; 3    |
                             5278 ; 4    |
                             5279 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             5280 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             5281 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             5282 ; 8    |
                             5283 ; 9    |
                             5284 ; 10   |#endif
                             5285 
                             5287 
                             5288 ; 99   |#include "messages.h"
                             5289 
                             5291 
                             5292 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5293 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             5294 ; 3    |// Message defs
                             5295 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             5296 ; 5    |
                             5297 ; 6    |#if (!defined(MSGEQU_INC))
                             5298 ; 7    |#define MSGEQU_INC 1
                             5299 ; 8    |
                             5300 ; 9    |
                             5301 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             5302 ; 11   |
                             5303 ; 12   |
                             5304 ; 13   |#define MSG_TYPE_DECODER 0x000000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5305 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             5306 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             5307 ; 16   |#define MSG_TYPE_LCD 0x030000
                             5308 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             5309 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             5310 ; 19   |#define MSG_TYPE_MENU 0x060000
                             5311 ; 20   |#define MSG_TYPE_LED 0x070000
                             5312 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             5313 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             5314 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             5315 ; 24   |// Equalizer and other effects
                             5316 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             5317 ; 26   |#if (defined(USE_PLAYLIST3))
                             5318 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             5319 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             5320 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             5321 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             5322 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             5323 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             5324 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             5325 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             5326 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             5327 ; 36   |#if defined(USE_PLAYLIST5)
                             5328 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             5329 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             5330 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             5331 ; 40   |
                             5332 ; 41   |// Message Structure Offsets
                             5333 ; 42   |#define MSG_Length 0
                             5334 ; 43   |#define MSG_ID 1
                             5335 ; 44   |#define MSG_Argument1 2
                             5336 ; 45   |#define MSG_Argument2 3
                             5337 ; 46   |#define MSG_Argument3 4
                             5338 ; 47   |#define MSG_Argument4 5
                             5339 ; 48   |#define MSG_Argument5 6
                             5340 ; 49   |#define MSG_Argument6 7
                             5341 ; 50   |
                             5342 ; 51   |
                             5343 ; 52   |
                             5344 ; 53   |// LCD Message IDs
                             5345 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             5346 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             5347 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             5348 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             5349 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             5350 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             5351 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             5352 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             5353 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             5354 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             5355 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             5356 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             5357 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             5358 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             5359 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             5360 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             5361 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             5362 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             5363 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             5364 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             5365 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             5366 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             5367 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             5368 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             5369 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             5370 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             5371 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             5372 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             5373 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             5374 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             5375 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             5376 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             5377 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             5378 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             5379 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             5380 ; 89   |//Param1 = left
                             5381 ; 90   |//Param2 = top
                             5382 ; 91   |//Param3 = right
                             5383 ; 92   |//Param4 = bottom
                             5384 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             5385 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             5386 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             5387 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             5388 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             5389 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             5390 ; 99   |
                             5391 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             5392 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             5393 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             5394 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             5395 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             5396 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             5397 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             5398 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             5399 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             5400 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             5401 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             5402 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             5403 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             5404 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             5405 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             5406 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             5407 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             5408 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             5409 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             5410 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             5411 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             5412 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             5413 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             5414 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             5415 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             5416 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             5417 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             5418 ; 127  |
                             5419 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             5420 ; 129  |
                             5421 ; 130  |#if defined(CLCD_16BIT)
                             5422 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             5423 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             5424 ; 133  |
                             5425 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             5426 ; 135  |#else 
                             5427 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             5428 ; 137  |#endif
                             5429 ; 138  |
                             5430 ; 139  |// If you change the LCD message ID's then you must
                             5431 ; 140  |// also change the jump table in lcdapi.asm
                             5432 ; 141  |
                             5433 ; 142  |// Character LCD Message IDs
                             5434 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             5435 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             5436 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             5437 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             5438 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             5439 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             5440 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             5441 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             5442 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             5443 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             5444 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             5445 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             5446 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             5447 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             5448 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             5449 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             5450 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             5451 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             5452 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             5453 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             5454 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             5455 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             5456 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             5457 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             5458 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             5459 ; 168  |// also change the jump table in lcdapi.asm
                             5460 ; 169  |
                             5461 ; 170  |// Decoder Message IDs
                             5462 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             5463 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             5464 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             5465 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             5466 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             5467 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             5468 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             5469 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             5470 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             5471 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             5472 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             5473 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             5474 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             5475 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             5476 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             5477 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             5478 ; 187  |// If you change the Decoder message ID's, then you must
                             5479 ; 188  |// also change the jump table in decoder_overlay.asm
                             5480 ; 189  |// and in dec_adpcm_overlay.asm.
                             5481 ; 190  |
                             5482 ; 191  |// Encoder Message IDs
                             5483 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             5484 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             5485 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             5486 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             5487 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             5488 ; 197  |// If you change the Encoder message ID's, then you must
                             5489 ; 198  |// also change the jump table in all encoder overlay modules.
                             5490 ; 199  |
                             5491 ; 200  |// Parser Message IDs
                             5492 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             5493 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             5494 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             5495 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             5496 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             5497 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             5498 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             5499 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             5500 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             5501 ; 210  |// If you change the Parser message ID's, then you must
                             5502 ; 211  |// also change the jump table in parser.asm
                             5503 ; 212  |
                             5504 ; 213  |// Button Message IDs
                             5505 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             5506 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             5507 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             5508 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             5509 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             5510 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             5511 ; 220  |
                             5512 ; 221  |// Mixer Message IDs
                             5513 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             5514 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             5515 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             5516 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             5517 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             5518 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             5519 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             5520 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             5521 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             5522 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             5523 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             5524 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             5525 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             5526 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             5527 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             5528 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             5529 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             5530 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             5531 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             5532 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             5533 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             5534 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             5535 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             5536 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             5537 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             5538 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             5539 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             5540 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             5541 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             5542 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             5543 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             5544 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             5545 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             5546 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             5547 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             5548 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             5549 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             5550 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             5551 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             5552 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             5553 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             5554 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             5555 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5556 ; 265  |// If you change the mixer message ID's then you must
                             5557 ; 266  |// also change the jump table in mixer.asm
                             5558 ; 267  |#define MIXER_ON 0
                             5559 ; 268  |#define MIXER_OFF 1
                             5560 ; 269  |
                             5561 ; 270  |
                             5562 ; 271  |// System Message IDs
                             5563 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             5564 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             5565 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             5566 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             5567 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             5568 ; 277  |// If you change the system message ID's then you must
                             5569 ; 278  |// also change the jump table in systemapi.asm
                             5570 ; 279  |
                             5571 ; 280  |// Menu IDs
                             5572 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             5573 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             5574 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             5575 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             5576 ; 285  |//sub parameters for this message:
                             5577 ; 286  |#define RECORDER_START 0
                             5578 ; 287  |#define RECORDER_PAUSE 0x2000
                             5579 ; 288  |#define RECORDER_RESUME 0x4000
                             5580 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             5581 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             5582 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             5583 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             5584 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             5585 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             5586 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             5587 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             5588 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             5589 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             5590 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             5591 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             5592 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             5593 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             5594 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             5595 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             5596 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             5597 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             5598 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             5599 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             5600 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             5601 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             5602 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             5603 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             5604 ; 313  |
                             5605 ; 314  |// Note that other versions of this file have different msg equates.
                             5606 ; 315  |// If you change the system message ID's then you must
                             5607 ; 316  |// also change the jump table in all menu *.asm
                             5608 ; 317  |
                             5609 ; 318  |// LED Message IDs
                             5610 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             5611 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             5612 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             5613 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             5614 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             5615 ; 324  |// If you change the LeD message ID's then you must
                             5616 ; 325  |// also change the jump table in ledapi.asm
                             5617 ; 326  |
                             5618 ; 327  |#if (!defined(REMOVE_FM))
                             5619 ; 328  |// FM Tuner Message IDs
                             5620 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             5621 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             5622 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             5623 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             5624 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             5625 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             5626 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             5627 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             5628 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             5629 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             5630 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             5631 ; 340  |//one parameter--the sensitivity in uV
                             5632 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             5633 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             5634 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             5635 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             5636 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             5637 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             5638 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             5639 ; 348  |#endif
                             5640 ; 349  |
                             5641 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             5642 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             5643 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             5644 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             5645 ; 354  |
                             5646 ; 355  |
                             5647 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             5648 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             5649 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             5650 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             5651 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             5652 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             5653 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             5654 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             5655 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             5656 ; 365  |
                             5657 ; 366  |#if (defined(USE_PLAYLIST3))
                             5658 ; 367  |// Music Library
                             5659 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             5660 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             5661 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             5662 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             5663 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             5664 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             5665 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             5666 ; 375  |
                             5667 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             5668 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             5669 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             5670 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             5671 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             5672 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             5673 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             5674 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             5675 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             5676 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             5677 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             5678 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             5679 ; 388  |
                             5680 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             5681 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             5682 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             5683 ; 392  |
                             5684 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             5685 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             5686 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             5687 ; 396  |
                             5688 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             5689 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             5690 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             5691 ; 400  |
                             5692 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             5693 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             5694 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             5695 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             5696 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             5697 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             5698 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             5699 ; 408  |
                             5700 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             5701 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             5702 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             5703 ; 412  |
                             5704 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             5705 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             5706 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             5707 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             5708 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             5709 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             5710 ; 419  |
                             5711 ; 420  |#if defined(USE_PLAYLIST5)
                             5712 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             5713 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             5714 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             5715 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             5716 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             5717 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             5718 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             5719 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             5720 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             5721 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             5722 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             5723 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             5724 ; 433  |
                             5725 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             5726 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             5727 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             5728 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             5729 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             5730 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             5731 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             5732 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             5733 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             5734 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             5735 ; 444  |// Events
                             5736 ; 445  |// No event
                             5737 ; 446  |#define EVENT_NONE 0x000001   
                             5738 ; 447  |// A message has been posted
                             5739 ; 448  |#define EVENT_MESSAGE 0x000002   
                             5740 ; 449  |// Run if wait time elapsed
                             5741 ; 450  |#define EVENT_TIMER 0x000004   
                             5742 ; 451  |// Run if a button event occured
                             5743 ; 452  |#define EVENT_BUTTON 0x000008   
                             5744 ; 453  |// Run if a background event occured
                             5745 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             5746 ; 455  |// The executive should immediately repeat this module
                             5747 ; 456  |#define EVENT_REPEAT 0x000020   
                             5748 ; 457  |// Run the module's init routine
                             5749 ; 458  |#define EVENT_INIT 0x800000   
                             5750 ; 459  |
                             5751 ; 460  |#define EVENT_NONE_BITPOS 0
                             5752 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             5753 ; 462  |#define EVENT_TIMER_BITPOS 2
                             5754 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             5755 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             5756 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             5757 ; 466  |#define EVENT_INIT_BITPOS 23
                             5758 ; 467  |
                             5759 ; 468  |// Parser Message Buffers
                             5760 ; 469  |#define ParserPlayBit 0
                             5761 ; 470  |#define ButtonPressBit 1
                             5762 ; 471  |#define ParserRwndBit 1
                             5763 ; 472  |#define ParserFfwdBit 2
                             5764 ; 473  |
                             5765 ; 474  |//NextSong Message Parameters
                             5766 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             5767 ; 476  |#define NEXT_SONG 2             
                             5768 ; 477  |// ButtonPressBit1 cleared
                             5769 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             5770 ; 479  |// ButtonPressBit1 set
                             5771 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             5772 ; 481  |// NextSong + Ffwd
                             5773 ; 482  |#define NEXT_SONG_FFWD 4          
                             5774 ; 483  |
                             5775 ; 484  |//PrevSong Message Parameters
                             5776 ; 485  |// PrevSong + Stopped
                             5777 ; 486  |#define PREV_SONG 0          
                             5778 ; 487  |// PrevSong + Play
                             5779 ; 488  |#define PREV_SONG_PLAY 1          
                             5780 ; 489  |// PrevSong + Rwnd
                             5781 ; 490  |#define PREV_SONG_RWND 2          
                             5782 ; 491  |
                             5783 ; 492  |
                             5784 ; 493  |
                             5785 ; 494  |
                             5786 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             5787 ; 496  |
                             5788 ; 497  |
                             5789 
                             5791 
                             5792 ; 100  |#include "project.h"
                             5793 
                             5795 
                             5796 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5797 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             5798 ; 3    |//  Filename: project.inc
                             5799 ; 4    |//  Description: 
                             5800 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5801 ; 6    |
                             5802 ; 7    |#if (!defined(_PROJECT_INC))
                             5803 ; 8    |#define _PROJECT_INC 1
                             5804 ; 9    |
                             5805 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             5806 ; 11   |#include "hwequ.h"
                             5807 
                             5809 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5810 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5811 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             5812 ; 3    |//  File        : hwequ.inc
                             5813 ; 4    |//  Description : STMP Hardware Constants
                             5814 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5815 ; 6    |
                             5816 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             5817 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             5818 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             5819 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             5820 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             5821 ; 12   |
                             5822 ; 13   |#if (!defined(HWEQU_INC))
                             5823 ; 14   |#define HWEQU_INC 1
                             5824 ; 15   |
                             5825 ; 16   |#include "types.h"
                             5826 
                             5828 
                             5829 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5830 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5831 ; 3    |//
                             5832 ; 4    |// Filename: types.h
                             5833 ; 5    |// Description: Standard data types
                             5834 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5835 ; 7    |
                             5836 ; 8    |#ifndef _TYPES_H
                             5837 ; 9    |#define _TYPES_H
                             5838 ; 10   |
                             5839 ; 11   |// TODO:  move this outta here!
                             5840 ; 12   |#if !defined(NOERROR)
                             5841 ; 13   |#define NOERROR 0
                             5842 ; 14   |#define SUCCESS 0
                             5843 ; 15   |#endif 
                             5844 ; 16   |#if !defined(SUCCESS)
                             5845 ; 17   |#define SUCCESS  0
                             5846 ; 18   |#endif
                             5847 ; 19   |#if !defined(ERROR)
                             5848 ; 20   |#define ERROR   -1
                             5849 ; 21   |#endif
                             5850 ; 22   |#if !defined(FALSE)
                             5851 ; 23   |#define FALSE 0
                             5852 ; 24   |#endif
                             5853 ; 25   |#if !defined(TRUE)
                             5854 ; 26   |#define TRUE  1
                             5855 ; 27   |#endif
                             5856 ; 28   |
                             5857 ; 29   |#if !defined(NULL)
                             5858 ; 30   |#define NULL 0
                             5859 ; 31   |#endif
                             5860 ; 32   |
                             5861 ; 33   |#define MAX_INT     0x7FFFFF
                             5862 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5863 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5864 ; 36   |#define MAX_ULONG   (-1) 
                             5865 ; 37   |
                             5866 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5867 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5868 ; 40   |
                             5869 ; 41   |
                             5870 ; 42   |#define BYTE    unsigned char       // btVarName
                             5871 ; 43   |#define CHAR    signed char         // cVarName
                             5872 ; 44   |#define USHORT  unsigned short      // usVarName
                             5873 ; 45   |#define SHORT   unsigned short      // sVarName
                             5874 ; 46   |#define WORD    unsigned int        // wVarName
                             5875 ; 47   |#define INT     signed int          // iVarName
                             5876 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5877 ; 49   |#define LONG    signed long         // lVarName
                             5878 ; 50   |#define BOOL    unsigned int        // bVarName
                             5879 ; 51   |#define FRACT   _fract              // frVarName
                             5880 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5881 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5882 ; 54   |#define FLOAT   float               // fVarName
                             5883 ; 55   |#define DBL     double              // dVarName
                             5884 ; 56   |#define ENUM    enum                // eVarName
                             5885 ; 57   |#define CMX     _complex            // cmxVarName
                             5886 ; 58   |typedef WORD UCS3;                   // 
                             5887 ; 59   |
                             5888 ; 60   |#define UINT16  unsigned short
                             5889 ; 61   |#define UINT8   unsigned char   
                             5890 ; 62   |#define UINT32  unsigned long
                             5891 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5892 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5893 ; 65   |#define WCHAR   UINT16
                             5894 ; 66   |
                             5895 ; 67   |//UINT128 is 16 bytes or 6 words
                             5896 ; 68   |typedef struct UINT128_3500 {   
                             5897 ; 69   |    int val[6];     
                             5898 ; 70   |} UINT128_3500;
                             5899 ; 71   |
                             5900 ; 72   |#define UINT128   UINT128_3500
                             5901 ; 73   |
                             5902 ; 74   |// Little endian word packed byte strings:   
                             5903 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5904 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5905 ; 77   |// Little endian word packed byte strings:   
                             5906 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5907 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5908 ; 80   |
                             5909 ; 81   |// Declare Memory Spaces To Use When Coding
                             5910 ; 82   |// A. Sector Buffers
                             5911 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5912 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5913 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5914 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5915 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5916 ; 88   |// B. Media DDI Memory
                             5917 ; 89   |#define MEDIA_DDI_MEM _Y
                             5918 ; 90   |
                             5919 ; 91   |
                             5920 ; 92   |
                             5921 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5922 ; 94   |// Examples of circular pointers:
                             5923 ; 95   |//    INT CIRC cpiVarName
                             5924 ; 96   |//    DWORD CIRC cpdwVarName
                             5925 ; 97   |
                             5926 ; 98   |#define RETCODE INT                 // rcVarName
                             5927 ; 99   |
                             5928 ; 100  |// generic bitfield structure
                             5929 ; 101  |struct Bitfield {
                             5930 ; 102  |    unsigned int B0  :1;
                             5931 ; 103  |    unsigned int B1  :1;
                             5932 ; 104  |    unsigned int B2  :1;
                             5933 ; 105  |    unsigned int B3  :1;
                             5934 ; 106  |    unsigned int B4  :1;
                             5935 ; 107  |    unsigned int B5  :1;
                             5936 ; 108  |    unsigned int B6  :1;
                             5937 ; 109  |    unsigned int B7  :1;
                             5938 ; 110  |    unsigned int B8  :1;
                             5939 ; 111  |    unsigned int B9  :1;
                             5940 ; 112  |    unsigned int B10 :1;
                             5941 ; 113  |    unsigned int B11 :1;
                             5942 ; 114  |    unsigned int B12 :1;
                             5943 ; 115  |    unsigned int B13 :1;
                             5944 ; 116  |    unsigned int B14 :1;
                             5945 ; 117  |    unsigned int B15 :1;
                             5946 ; 118  |    unsigned int B16 :1;
                             5947 ; 119  |    unsigned int B17 :1;
                             5948 ; 120  |    unsigned int B18 :1;
                             5949 ; 121  |    unsigned int B19 :1;
                             5950 ; 122  |    unsigned int B20 :1;
                             5951 ; 123  |    unsigned int B21 :1;
                             5952 ; 124  |    unsigned int B22 :1;
                             5953 ; 125  |    unsigned int B23 :1;
                             5954 ; 126  |};
                             5955 ; 127  |
                             5956 ; 128  |union BitInt {
                             5957 ; 129  |        struct Bitfield B;
                             5958 ; 130  |        int        I;
                             5959 ; 131  |};
                             5960 ; 132  |
                             5961 ; 133  |#define MAX_MSG_LENGTH 10
                             5962 ; 134  |struct CMessage
                             5963 ; 135  |{
                             5964 ; 136  |        unsigned int m_uLength;
                             5965 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5966 ; 138  |};
                             5967 ; 139  |
                             5968 ; 140  |typedef struct {
                             5969 ; 141  |    WORD m_wLength;
                             5970 ; 142  |    WORD m_wMessage;
                             5971 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5972 ; 144  |} Message;
                             5973 ; 145  |
                             5974 ; 146  |struct MessageQueueDescriptor
                             5975 ; 147  |{
                             5976 ; 148  |        int *m_pBase;
                             5977 ; 149  |        int m_iModulo;
                             5978 ; 150  |        int m_iSize;
                             5979 ; 151  |        int *m_pHead;
                             5980 ; 152  |        int *m_pTail;
                             5981 ; 153  |};
                             5982 ; 154  |
                             5983 ; 155  |struct ModuleEntry
                             5984 ; 156  |{
                             5985 ; 157  |    int m_iSignaledEventMask;
                             5986 ; 158  |    int m_iWaitEventMask;
                             5987 ; 159  |    int m_iResourceOfCode;
                             5988 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5989 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5990 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5991 ; 163  |    int m_uTimeOutHigh;
                             5992 ; 164  |    int m_uTimeOutLow;
                             5993 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5994 ; 166  |};
                             5995 ; 167  |
                             5996 ; 168  |union WaitMask{
                             5997 ; 169  |    struct B{
                             5998 ; 170  |        unsigned int m_bNone     :1;
                             5999 ; 171  |        unsigned int m_bMessage  :1;
                             6000 ; 172  |        unsigned int m_bTimer    :1;
                             6001 ; 173  |        unsigned int m_bButton   :1;
                             6002 ; 174  |    } B;
                             6003 ; 175  |    int I;
                             6004 ; 176  |} ;
                             6005 ; 177  |
                             6006 ; 178  |
                             6007 ; 179  |struct Button {
                             6008 ; 180  |        WORD wButtonEvent;
                             6009 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6010 ; 182  |};
                             6011 ; 183  |
                             6012 ; 184  |struct Message {
                             6013 ; 185  |        WORD wMsgLength;
                             6014 ; 186  |        WORD wMsgCommand;
                             6015 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6016 ; 188  |};
                             6017 ; 189  |
                             6018 ; 190  |union EventTypes {
                             6019 ; 191  |        struct CMessage msg;
                             6020 ; 192  |        struct Button Button ;
                             6021 ; 193  |        struct Message Message;
                             6022 ; 194  |};
                             6023 ; 195  |
                             6024 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6025 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6026 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6027 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6028 ; 200  |
                             6029 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6030 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6031 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6032 ; 204  |
                             6033 ; 205  |#if DEBUG
                             6034 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6035 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6036 ; 208  |#else 
                             6037 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6038 ; 210  |#define DebugBuildAssert(x)    
                             6039 ; 211  |#endif
                             6040 ; 212  |
                             6041 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6042 ; 214  |//  #pragma asm
                             6043 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6044 ; 216  |//  #pragma endasm
                             6045 ; 217  |
                             6046 ; 218  |
                             6047 ; 219  |#ifdef COLOR_262K
                             6048 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6049 ; 221  |#elif defined(COLOR_65K)
                             6050 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6051 ; 223  |#else
                             6052 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6053 ; 225  |#endif
                             6054 ; 226  |    
                             6055 ; 227  |#endif // #ifndef _TYPES_H
                             6056 
                             6058 
                             6059 ; 17   |#include "regsclkctrl.h"
                             6060 
                             6062 
                             6063 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6064 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             6065 ; 3    |
                             6066 ; 4    |
                             6067 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6068 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             6069 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             6070 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             6071 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             6072 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             6073 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             6074 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             6075 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             6076 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             6077 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             6078 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             6079 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             6080 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             6081 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             6082 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             6083 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             6084 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             6085 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             6086 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             6087 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             6088 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             6089 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             6090 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             6091 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             6092 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             6093 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             6094 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             6095 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             6096 ; 34   |
                             6097 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             6098 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             6099 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             6100 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             6101 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             6102 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             6103 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             6104 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             6105 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             6106 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             6107 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             6108 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             6109 ; 47   |
                             6110 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             6111 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             6112 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             6113 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             6114 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             6115 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             6116 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             6117 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             6118 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             6119 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             6120 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             6121 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             6122 ; 60   |
                             6123 ; 61   |typedef union               
                             6124 ; 62   |{
                             6125 ; 63   |    struct
                             6126 ; 64   |    {
                             6127 ; 65   |        int CKRST       :1; // Clock Reset
                             6128 ; 66   |        int LTC         :1;
                             6129 ; 67   |        int PLLEN       :1;
                             6130 ; 68   |        int XTLEN       :1;
                             6131 ; 69   |        int FLB         :1;
                             6132 ; 70   |        unsigned ADIV   :3;
                             6133 ; 71   |        int CKSRC       :1;
                             6134 ; 72   |        unsigned DDIV   :3;
                             6135 ; 73   |        unsigned PDIV   :5;
                             6136 ; 74   |        int PWDN        :1;
                             6137 ; 75   |        int ACKEN       :1;
                             6138 ; 76   |        int LOCK        :1;
                             6139 ; 77   |        unsigned ADIV1  :3;
                             6140 ; 78   |        unsigned DDIV_MSB:1;
                             6141 ; 79   |    } B;
                             6142 ; 80   |
                             6143 ; 81   |    int I;
                             6144 ; 82   |    unsigned int U;
                             6145 ; 83   |
                             6146 ; 84   |} ccr_type;
                             6147 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             6148 ; 86   |
                             6149 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             6150 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             6151 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             6152 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             6153 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             6154 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             6155 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             6156 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             6157 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             6158 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             6159 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             6160 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             6161 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             6162 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             6163 ; 101  |
                             6164 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             6165 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             6166 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             6167 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             6168 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             6169 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             6170 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             6171 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             6172 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             6173 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             6174 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             6175 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             6176 ; 114  |
                             6177 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             6178 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             6179 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             6180 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             6181 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             6182 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             6183 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             6184 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             6185 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             6186 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             6187 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             6188 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             6189 ; 127  |
                             6190 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             6191 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             6192 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             6193 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             6194 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             6195 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             6196 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             6197 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             6198 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             6199 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             6200 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             6201 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             6202 ; 140  |
                             6203 ; 141  |typedef union               
                             6204 ; 142  |{
                             6205 ; 143  |    struct
                             6206 ; 144  |   {
                             6207 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             6208 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             6209 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             6210 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             6211 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             6212 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             6213 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             6214 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             6215 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             6216 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             6217 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             6218 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             6219 ; 157  |    } B;
                             6220 ; 158  |
                             6221 ; 159  |    int I;
                             6222 ; 160  |    unsigned int U;
                             6223 ; 161  |
                             6224 ; 162  |} rcr_type;
                             6225 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             6226 ; 164  |
                             6227 ; 165  |
                             6228 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             6229 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             6230 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             6231 ; 169  |
                             6232 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             6233 ; 171  |
                             6234 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             6235 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             6236 ; 174  |typedef union               
                             6237 ; 175  |{
                             6238 ; 176  |    struct
                             6239 ; 177  |   {
                             6240 ; 178  |        int LOW;
                             6241 ; 179  |    } B;
                             6242 ; 180  |
                             6243 ; 181  |    int I;
                             6244 ; 182  |    unsigned int U;
                             6245 ; 183  |
                             6246 ; 184  |} dclkcntl_type;
                             6247 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             6248 ; 186  |
                             6249 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             6250 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             6251 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             6252 ; 190  |
                             6253 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             6254 ; 192  |
                             6255 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS) 
                             6256 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             6257 ; 195  |typedef union               
                             6258 ; 196  |{
                             6259 ; 197  |    struct
                             6260 ; 198  |   {
                             6261 ; 199  |        int HIGH;
                             6262 ; 200  |    } B;
                             6263 ; 201  |
                             6264 ; 202  |    int I;
                             6265 ; 203  |    unsigned int U;
                             6266 ; 204  |
                             6267 ; 205  |} dclkcntu_type;
                             6268 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             6269 ; 207  |
                             6270 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             6271 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             6272 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             6273 ; 211  |
                             6274 ; 212  |// Clock count register (lower)
                             6275 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             6276 ; 214  |// Clock count register (upper)
                             6277 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             6278 ; 216  |// Cycle steal count register
                             6279 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             6280 ; 218  |
                             6281 ; 219  |#endif
                             6282 ; 220  |
                             6283 ; 221  |
                             6284 
                             6286 
                             6287 ; 18   |#include "regscore.h"
                             6288 
                             6290 
                             6291 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             6292 ; 2    |#define __REGS_STATUS_INC 1
                             6293 ; 3    |
                             6294 ; 4    |
                             6295 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6296 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             6297 ; 7    |#define HW_OMR_MA_BITPOS 0
                             6298 ; 8    |#define HW_OMR_MB_BITPOS 1
                             6299 ; 9    |#define HW_OMR_DE_BITPOS 2
                             6300 ; 10   |#define HW_OMR_YE_BITPOS 3
                             6301 ; 11   |#define HW_OMR_MC_BITPOS 4
                             6302 ; 12   |#define HW_OMR_SD_BITPOS 6
                             6303 ; 13   |
                             6304 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             6305 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             6306 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             6307 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             6308 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             6309 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             6310 ; 20   |
                             6311 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             6312 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             6313 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             6314 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             6315 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             6316 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6317 ; 27   |
                             6318 ; 28   |
                             6319 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             6320 ; 30   |//  Status Register (HW_SR) Bit Positions
                             6321 ; 31   |#define HW_SR_C_BITPOS 0
                             6322 ; 32   |#define HW_SR_O_BITPOS 1
                             6323 ; 33   |#define HW_SR_Z_BITPOS 2
                             6324 ; 34   |#define HW_SR_N_BITPOS 3
                             6325 ; 35   |#define HW_SR_U_BITPOS 4
                             6326 ; 36   |#define HW_SR_E_BITPOS 5
                             6327 ; 37   |#define HW_SR_L_BITPOS 6
                             6328 ; 38   |#define HW_SR_IM_BITPOS 8
                             6329 ; 39   |#define HW_SR_IM0_BITPOS 8
                             6330 ; 40   |#define HW_SR_IM1_BITPOS 9
                             6331 ; 41   |#define HW_SR_SM_BITPOS 10
                             6332 ; 42   |#define HW_SR_SM0_BITPOS 10
                             6333 ; 43   |#define HW_SR_SM1_BITPOS 11
                             6334 ; 44   |#define HW_SR_TM_BITPOS 13
                             6335 ; 45   |#define HW_SR_DP_BITPOS 14
                             6336 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             6337 ; 47   |
                             6338 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             6339 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             6340 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             6341 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             6342 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             6343 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             6344 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             6345 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             6346 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             6347 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             6348 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             6349 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             6350 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             6351 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             6352 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             6353 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             6354 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             6355 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             6356 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             6357 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             6358 ; 68   |
                             6359 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             6360 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             6361 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             6362 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             6363 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             6364 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             6365 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             6366 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             6367 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             6368 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             6369 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             6370 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             6371 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             6372 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             6373 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             6374 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             6375 ; 85   |
                             6376 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             6377 ; 87   |//  RAM/ROM Config Register Bit Positions
                             6378 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             6379 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             6380 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             6381 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             6382 ; 92   |#endif
                             6383 ; 93   |
                             6384 ; 94   |
                             6385 
                             6387 
                             6388 ; 19   |#include "regscodec.h"
                             6389 
                             6391 
                             6392 ; 1    |#if !(defined(regscodecinc))
                             6393 ; 2    |#define regscodecinc 1
                             6394 ; 3    |
                             6395 ; 4    |
                             6396 ; 5    |
                             6397 ; 6    |#include "types.h"
                             6398 
                             6400 
                             6401 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6402 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6403 ; 3    |//
                             6404 ; 4    |// Filename: types.h
                             6405 ; 5    |// Description: Standard data types
                             6406 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6407 ; 7    |
                             6408 ; 8    |#ifndef _TYPES_H
                             6409 ; 9    |#define _TYPES_H
                             6410 ; 10   |
                             6411 ; 11   |// TODO:  move this outta here!
                             6412 ; 12   |#if !defined(NOERROR)
                             6413 ; 13   |#define NOERROR 0
                             6414 ; 14   |#define SUCCESS 0
                             6415 ; 15   |#endif 
                             6416 ; 16   |#if !defined(SUCCESS)
                             6417 ; 17   |#define SUCCESS  0
                             6418 ; 18   |#endif
                             6419 ; 19   |#if !defined(ERROR)
                             6420 ; 20   |#define ERROR   -1
                             6421 ; 21   |#endif
                             6422 ; 22   |#if !defined(FALSE)
                             6423 ; 23   |#define FALSE 0
                             6424 ; 24   |#endif
                             6425 ; 25   |#if !defined(TRUE)
                             6426 ; 26   |#define TRUE  1
                             6427 ; 27   |#endif
                             6428 ; 28   |
                             6429 ; 29   |#if !defined(NULL)
                             6430 ; 30   |#define NULL 0
                             6431 ; 31   |#endif
                             6432 ; 32   |
                             6433 ; 33   |#define MAX_INT     0x7FFFFF
                             6434 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6435 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6436 ; 36   |#define MAX_ULONG   (-1) 
                             6437 ; 37   |
                             6438 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6439 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6440 ; 40   |
                             6441 ; 41   |
                             6442 ; 42   |#define BYTE    unsigned char       // btVarName
                             6443 ; 43   |#define CHAR    signed char         // cVarName
                             6444 ; 44   |#define USHORT  unsigned short      // usVarName
                             6445 ; 45   |#define SHORT   unsigned short      // sVarName
                             6446 ; 46   |#define WORD    unsigned int        // wVarName
                             6447 ; 47   |#define INT     signed int          // iVarName
                             6448 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6449 ; 49   |#define LONG    signed long         // lVarName
                             6450 ; 50   |#define BOOL    unsigned int        // bVarName
                             6451 ; 51   |#define FRACT   _fract              // frVarName
                             6452 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6453 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6454 ; 54   |#define FLOAT   float               // fVarName
                             6455 ; 55   |#define DBL     double              // dVarName
                             6456 ; 56   |#define ENUM    enum                // eVarName
                             6457 ; 57   |#define CMX     _complex            // cmxVarName
                             6458 ; 58   |typedef WORD UCS3;                   // 
                             6459 ; 59   |
                             6460 ; 60   |#define UINT16  unsigned short
                             6461 ; 61   |#define UINT8   unsigned char   
                             6462 ; 62   |#define UINT32  unsigned long
                             6463 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6464 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6465 ; 65   |#define WCHAR   UINT16
                             6466 ; 66   |
                             6467 ; 67   |//UINT128 is 16 bytes or 6 words
                             6468 ; 68   |typedef struct UINT128_3500 {   
                             6469 ; 69   |    int val[6];     
                             6470 ; 70   |} UINT128_3500;
                             6471 ; 71   |
                             6472 ; 72   |#define UINT128   UINT128_3500
                             6473 ; 73   |
                             6474 ; 74   |// Little endian word packed byte strings:   
                             6475 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6476 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6477 ; 77   |// Little endian word packed byte strings:   
                             6478 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6479 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6480 ; 80   |
                             6481 ; 81   |// Declare Memory Spaces To Use When Coding
                             6482 ; 82   |// A. Sector Buffers
                             6483 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6484 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6485 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6486 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6487 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6488 ; 88   |// B. Media DDI Memory
                             6489 ; 89   |#define MEDIA_DDI_MEM _Y
                             6490 ; 90   |
                             6491 ; 91   |
                             6492 ; 92   |
                             6493 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6494 ; 94   |// Examples of circular pointers:
                             6495 ; 95   |//    INT CIRC cpiVarName
                             6496 ; 96   |//    DWORD CIRC cpdwVarName
                             6497 ; 97   |
                             6498 ; 98   |#define RETCODE INT                 // rcVarName
                             6499 ; 99   |
                             6500 ; 100  |// generic bitfield structure
                             6501 ; 101  |struct Bitfield {
                             6502 ; 102  |    unsigned int B0  :1;
                             6503 ; 103  |    unsigned int B1  :1;
                             6504 ; 104  |    unsigned int B2  :1;
                             6505 ; 105  |    unsigned int B3  :1;
                             6506 ; 106  |    unsigned int B4  :1;
                             6507 ; 107  |    unsigned int B5  :1;
                             6508 ; 108  |    unsigned int B6  :1;
                             6509 ; 109  |    unsigned int B7  :1;
                             6510 ; 110  |    unsigned int B8  :1;
                             6511 ; 111  |    unsigned int B9  :1;
                             6512 ; 112  |    unsigned int B10 :1;
                             6513 ; 113  |    unsigned int B11 :1;
                             6514 ; 114  |    unsigned int B12 :1;
                             6515 ; 115  |    unsigned int B13 :1;
                             6516 ; 116  |    unsigned int B14 :1;
                             6517 ; 117  |    unsigned int B15 :1;
                             6518 ; 118  |    unsigned int B16 :1;
                             6519 ; 119  |    unsigned int B17 :1;
                             6520 ; 120  |    unsigned int B18 :1;
                             6521 ; 121  |    unsigned int B19 :1;
                             6522 ; 122  |    unsigned int B20 :1;
                             6523 ; 123  |    unsigned int B21 :1;
                             6524 ; 124  |    unsigned int B22 :1;
                             6525 ; 125  |    unsigned int B23 :1;
                             6526 ; 126  |};
                             6527 ; 127  |
                             6528 ; 128  |union BitInt {
                             6529 ; 129  |        struct Bitfield B;
                             6530 ; 130  |        int        I;
                             6531 ; 131  |};
                             6532 ; 132  |
                             6533 ; 133  |#define MAX_MSG_LENGTH 10
                             6534 ; 134  |struct CMessage
                             6535 ; 135  |{
                             6536 ; 136  |        unsigned int m_uLength;
                             6537 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6538 ; 138  |};
                             6539 ; 139  |
                             6540 ; 140  |typedef struct {
                             6541 ; 141  |    WORD m_wLength;
                             6542 ; 142  |    WORD m_wMessage;
                             6543 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6544 ; 144  |} Message;
                             6545 ; 145  |
                             6546 ; 146  |struct MessageQueueDescriptor
                             6547 ; 147  |{
                             6548 ; 148  |        int *m_pBase;
                             6549 ; 149  |        int m_iModulo;
                             6550 ; 150  |        int m_iSize;
                             6551 ; 151  |        int *m_pHead;
                             6552 ; 152  |        int *m_pTail;
                             6553 ; 153  |};
                             6554 ; 154  |
                             6555 ; 155  |struct ModuleEntry
                             6556 ; 156  |{
                             6557 ; 157  |    int m_iSignaledEventMask;
                             6558 ; 158  |    int m_iWaitEventMask;
                             6559 ; 159  |    int m_iResourceOfCode;
                             6560 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6561 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6562 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6563 ; 163  |    int m_uTimeOutHigh;
                             6564 ; 164  |    int m_uTimeOutLow;
                             6565 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6566 ; 166  |};
                             6567 ; 167  |
                             6568 ; 168  |union WaitMask{
                             6569 ; 169  |    struct B{
                             6570 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6571 ; 171  |        unsigned int m_bMessage  :1;
                             6572 ; 172  |        unsigned int m_bTimer    :1;
                             6573 ; 173  |        unsigned int m_bButton   :1;
                             6574 ; 174  |    } B;
                             6575 ; 175  |    int I;
                             6576 ; 176  |} ;
                             6577 ; 177  |
                             6578 ; 178  |
                             6579 ; 179  |struct Button {
                             6580 ; 180  |        WORD wButtonEvent;
                             6581 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6582 ; 182  |};
                             6583 ; 183  |
                             6584 ; 184  |struct Message {
                             6585 ; 185  |        WORD wMsgLength;
                             6586 ; 186  |        WORD wMsgCommand;
                             6587 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6588 ; 188  |};
                             6589 ; 189  |
                             6590 ; 190  |union EventTypes {
                             6591 ; 191  |        struct CMessage msg;
                             6592 ; 192  |        struct Button Button ;
                             6593 ; 193  |        struct Message Message;
                             6594 ; 194  |};
                             6595 ; 195  |
                             6596 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6597 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6598 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6599 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6600 ; 200  |
                             6601 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6602 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6603 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6604 ; 204  |
                             6605 ; 205  |#if DEBUG
                             6606 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6607 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6608 ; 208  |#else 
                             6609 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6610 ; 210  |#define DebugBuildAssert(x)    
                             6611 ; 211  |#endif
                             6612 ; 212  |
                             6613 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6614 ; 214  |//  #pragma asm
                             6615 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6616 ; 216  |//  #pragma endasm
                             6617 ; 217  |
                             6618 ; 218  |
                             6619 ; 219  |#ifdef COLOR_262K
                             6620 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6621 ; 221  |#elif defined(COLOR_65K)
                             6622 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6623 ; 223  |#else
                             6624 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6625 ; 225  |#endif
                             6626 ; 226  |    
                             6627 ; 227  |#endif // #ifndef _TYPES_H
                             6628 
                             6630 
                             6631 ; 7    |
                             6632 ; 8    |
                             6633 ; 9    |
                             6634 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6635 ; 11   |
                             6636 ; 12   |//   SYSTEM STMP Registers 
                             6637 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             6638 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6639 ; 15   |
                             6640 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             6641 ; 17   |
                             6642 ; 18   |
                             6643 ; 19   |
                             6644 ; 20   |
                             6645 ; 21   |
                             6646 ; 22   |
                             6647 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             6648 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             6649 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             6650 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             6651 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             6652 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             6653 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             6654 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             6655 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             6656 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             6657 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             6658 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             6659 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             6660 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             6661 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             6662 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             6663 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             6664 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             6665 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             6666 ; 42   |
                             6667 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             6668 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             6669 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             6670 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             6671 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             6672 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             6673 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             6674 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             6675 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             6676 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             6677 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             6678 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             6679 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             6680 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             6681 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             6682 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             6683 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             6684 ; 60   |
                             6685 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             6686 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             6687 ; 63   |
                             6688 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6689 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6690 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6691 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6692 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6693 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6694 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6695 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             6696 ; 72   |
                             6697 ; 73   |#if defined(CAPLESS_HP)
                             6698 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             6699 ; 75   |#else 
                             6700 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             6701 ; 77   |#endif
                             6702 ; 78   |
                             6703 ; 79   |// Headphone control register
                             6704 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             6705 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             6706 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             6707 ; 83   |typedef union               
                             6708 ; 84   |{
                             6709 ; 85   |    struct {
                             6710 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             6711 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             6712 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             6713 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             6714 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             6715 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             6716 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             6717 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             6718 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             6719 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             6720 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             6721 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             6722 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             6723 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             6724 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             6725 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             6726 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             6727 ; 103  |    } B;
                             6728 ; 104  |    int I;
                             6729 ; 105  |    unsigned int U;
                             6730 ; 106  |} hpctrl_type;
                             6731 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             6732 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             6733 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             6734 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             6735 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             6736 ; 112  |
                             6737 ; 113  |
                             6738 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             6739 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             6740 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             6741 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             6742 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             6743 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             6744 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             6745 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             6746 ; 122  |
                             6747 ; 123  |
                             6748 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             6749 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             6750 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             6751 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             6752 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             6753 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             6754 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             6755 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             6756 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             6757 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             6758 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             6759 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             6760 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             6761 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             6762 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             6763 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             6764 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             6765 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             6766 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             6767 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             6768 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             6769 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             6770 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             6771 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             6772 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             6773 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             6774 ; 150  |
                             6775 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             6776 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             6777 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             6778 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             6779 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             6780 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             6781 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             6782 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             6783 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             6784 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             6785 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             6786 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             6787 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             6788 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             6789 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             6790 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             6791 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             6792 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             6793 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             6794 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             6795 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             6796 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             6797 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             6798 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             6799 ; 175  |
                             6800 ; 176  |
                             6801 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             6802 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             6803 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             6804 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             6805 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             6806 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             6807 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             6808 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             6809 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             6810 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             6811 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             6812 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             6813 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             6814 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             6815 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             6816 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             6817 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             6818 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             6819 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             6820 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             6821 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             6822 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6823 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             6824 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             6825 ; 201  |
                             6826 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             6827 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             6828 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             6829 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             6830 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             6831 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             6832 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             6833 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             6834 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             6835 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             6836 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             6837 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             6838 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             6839 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             6840 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             6841 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             6842 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             6843 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             6844 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             6845 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             6846 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             6847 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             6848 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             6849 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             6850 ; 226  |
                             6851 ; 227  |typedef union               
                             6852 ; 228  |{
                             6853 ; 229  |    struct {
                             6854 ; 230  |        int INV_USB_CLK            : 1;
                             6855 ; 231  |        int USB_DFF_BYPASS         : 1;
                             6856 ; 232  |        int HOLD_GND               : 1;
                             6857 ; 233  |        int ACKI                   : 1;
                             6858 ; 234  |        int ASD2X                  : 1;
                             6859 ; 235  |        int PCPCU                  : 1;
                             6860 ; 236  |        int PCPCD                  : 1;
                             6861 ; 237  |        int DCKI                   : 1;
                             6862 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             6863 ; 239  |        int PSRN                   : 1;
                             6864 ; 240  |        int FX2                    : 1;
                             6865 ; 241  |        int VCOS                   : 1;
                             6866 ; 242  |        int XBCO                   : 1;
                             6867 ; 243  |        int XBGC                   : 1;
                             6868 ; 244  |        int ADTHD                  : 1;
                             6869 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             6870 ; 246  |        int PWDADC                 : 1;
                             6871 ; 247  |        int MICBIAS1               : 1;
                             6872 ; 248  |        int EZD                    : 1;
                             6873 ; 249  |        int DZCDA                  : 1;
                             6874 ; 250  |        int DZCFM                  : 1;
                             6875 ; 251  |        int DZCLI                  : 1;
                             6876 ; 252  |        int DZCMI                  : 1;
                             6877 ; 253  |        int DZCMA                  : 1;
                             6878 ; 254  |    } B;
                             6879 ; 255  |    int I;
                             6880 ; 256  |    unsigned int U;
                             6881 ; 257  |} mix_tbr_type;
                             6882 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             6883 ; 259  |
                             6884 ; 260  |
                             6885 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             6886 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             6887 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             6888 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             6889 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             6890 ; 266  |
                             6891 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             6892 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             6893 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             6894 ; 270  |
                             6895 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             6896 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             6897 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             6898 ; 274  |
                             6899 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             6900 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             6901 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             6902 ; 278  |
                             6903 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             6904 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             6905 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             6906 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             6907 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             6908 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             6909 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             6910 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             6911 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             6912 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             6913 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             6914 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             6915 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             6916 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             6917 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             6918 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             6919 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             6920 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             6921 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             6922 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             6923 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             6924 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             6925 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             6926 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             6927 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             6928 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             6929 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             6930 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             6931 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             6932 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             6933 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             6934 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             6935 ; 311  |
                             6936 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             6937 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             6938 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             6939 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             6940 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             6941 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             6942 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             6943 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             6944 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             6945 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             6946 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             6947 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             6948 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             6949 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             6950 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             6951 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             6952 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             6953 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             6954 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             6955 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             6956 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             6957 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             6958 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             6959 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             6960 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             6961 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             6962 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             6963 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             6964 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             6965 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             6966 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             6967 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             6968 ; 344  |
                             6969 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             6970 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             6971 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             6972 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             6973 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             6974 ; 350  |
                             6975 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             6976 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             6977 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             6978 ; 354  |
                             6979 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             6980 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             6981 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             6982 ; 358  |
                             6983 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             6984 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             6985 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             6986 ; 362  |
                             6987 ; 363  |
                             6988 ; 364  |typedef union               
                             6989 ; 365  |{
                             6990 ; 366  |    struct
                             6991 ; 367  |    {
                             6992 ; 368  |        unsigned MR :5;
                             6993 ; 369  |        int         :3;
                             6994 ; 370  |        unsigned ML :5;
                             6995 ; 371  |        int         :2;
                             6996 ; 372  |        int MUTE    :1;
                             6997 ; 373  |    } B;
                             6998 ; 374  |    int I;
                             6999 ; 375  |    unsigned int U;
                             7000 ; 376  |} mix_mastervr_type;
                             7001 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             7002 ; 378  |
                             7003 ; 379  |
                             7004 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             7005 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             7006 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             7007 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             7008 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             7009 ; 385  |
                             7010 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             7011 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             7012 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             7013 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             7014 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             7015 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             7016 ; 392  |
                             7017 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             7018 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             7019 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             7020 ; 396  |
                             7021 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             7022 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             7023 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             7024 ; 400  |
                             7025 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             7026 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             7027 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             7028 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             7029 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             7030 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             7031 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             7032 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             7033 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             7034 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             7035 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             7036 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             7037 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             7038 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             7039 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             7040 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             7041 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             7042 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             7043 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             7044 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             7045 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             7046 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             7047 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             7048 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             7049 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             7050 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             7051 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             7052 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             7053 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             7054 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             7055 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             7056 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             7057 ; 433  |
                             7058 ; 434  |typedef union               
                             7059 ; 435  |{
                             7060 ; 436  |    struct {
                             7061 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             7062 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             7063 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             7064 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             7065 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             7066 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             7067 ; 443  |    } B;
                             7068 ; 444  |    int I;
                             7069 ; 445  |    unsigned int U;
                             7070 ; 446  |} mix_micinvr_type;
                             7071 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             7072 ; 448  |
                             7073 ; 449  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7074 ; 450  |
                             7075 ; 451  |
                             7076 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             7077 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             7078 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             7079 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             7080 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             7081 ; 457  |
                             7082 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             7083 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             7084 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             7085 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             7086 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             7087 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             7088 ; 464  |
                             7089 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             7090 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             7091 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             7092 ; 468  |
                             7093 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             7094 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             7095 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             7096 ; 472  |
                             7097 ; 473  |typedef union               
                             7098 ; 474  |{
                             7099 ; 475  |    struct {
                             7100 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             7101 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             7102 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             7103 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             7104 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             7105 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             7106 ; 482  |    } B;
                             7107 ; 483  |    int I;
                             7108 ; 484  |    unsigned int U;
                             7109 ; 485  |} mix_line1invr_type;
                             7110 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             7111 ; 487  |
                             7112 ; 488  |
                             7113 ; 489  |
                             7114 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             7115 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             7116 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             7117 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             7118 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             7119 ; 495  |
                             7120 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             7121 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             7122 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             7123 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             7124 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             7125 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             7126 ; 502  |
                             7127 ; 503  |
                             7128 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             7129 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             7130 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             7131 ; 507  |
                             7132 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             7133 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             7134 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             7135 ; 511  |
                             7136 ; 512  |typedef union               
                             7137 ; 513  |{
                             7138 ; 514  |    struct {
                             7139 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             7140 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             7141 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             7142 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             7143 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             7144 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             7145 ; 521  |    } B;
                             7146 ; 522  |    int I;
                             7147 ; 523  |    unsigned int U;
                             7148 ; 524  |} mix_line2invr_type;
                             7149 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             7150 ; 526  |
                             7151 ; 527  |
                             7152 ; 528  |
                             7153 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             7154 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             7155 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             7156 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             7157 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             7158 ; 534  |
                             7159 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             7160 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             7161 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             7162 ; 538  |
                             7163 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             7164 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             7165 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             7166 ; 542  |
                             7167 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             7168 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             7169 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             7170 ; 546  |
                             7171 ; 547  |typedef union               
                             7172 ; 548  |{
                             7173 ; 549  |    struct {
                             7174 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             7175 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             7176 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             7177 ; 553  |    } B;
                             7178 ; 554  |    int I;
                             7179 ; 555  |    unsigned int U;
                             7180 ; 556  |} mix_dacinvr_type;
                             7181 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             7182 ; 558  |
                             7183 ; 559  |
                             7184 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             7185 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             7186 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             7187 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             7188 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             7189 ; 565  |
                             7190 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             7191 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             7192 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             7193 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             7194 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             7195 ; 571  |
                             7196 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             7197 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             7198 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             7199 ; 575  |
                             7200 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             7201 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             7202 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             7203 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             7204 ; 580  |
                             7205 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             7206 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             7207 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             7208 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             7209 ; 585  |
                             7210 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             7211 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             7212 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETMASK)
                             7213 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             7214 ; 590  |
                             7215 ; 591  |typedef union               
                             7216 ; 592  |{
                             7217 ; 593  |    struct {
                             7218 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             7219 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             7220 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             7221 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             7222 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             7223 ; 599  |    } B;
                             7224 ; 600  |    int I;
                             7225 ; 601  |    unsigned int U;
                             7226 ; 602  |} mix_recselr_type;
                             7227 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             7228 ; 604  |
                             7229 ; 605  |
                             7230 ; 606  |
                             7231 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             7232 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             7233 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             7234 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             7235 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             7236 ; 612  |
                             7237 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             7238 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             7239 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             7240 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             7241 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             7242 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             7243 ; 619  |
                             7244 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             7245 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             7246 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             7247 ; 623  |
                             7248 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             7249 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             7250 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             7251 ; 627  |
                             7252 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             7253 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             7254 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             7255 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             7256 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             7257 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             7258 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             7259 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             7260 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             7261 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             7262 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             7263 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             7264 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             7265 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             7266 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             7267 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             7268 ; 644  |
                             7269 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             7270 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             7271 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             7272 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             7273 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             7274 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             7275 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             7276 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             7277 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             7278 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             7279 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             7280 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             7281 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             7282 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             7283 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             7284 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             7285 ; 661  |
                             7286 ; 662  |typedef union               
                             7287 ; 663  |{
                             7288 ; 664  |    struct {
                             7289 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             7290 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             7291 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             7292 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             7293 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             7294 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             7295 ; 671  |    } B;
                             7296 ; 672  |    int I;
                             7297 ; 673  |    unsigned int U;
                             7298 ; 674  |} mix_adcgainr_type;
                             7299 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             7300 ; 676  |
                             7301 ; 677  |
                             7302 ; 678  |
                             7303 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             7304 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             7305 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             7306 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             7307 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             7308 ; 684  |
                             7309 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             7310 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             7311 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             7312 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             7313 ; 689  |
                             7314 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             7315 ; 691  |
                             7316 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             7317 ; 693  |
                             7318 ; 694  |typedef union               
                             7319 ; 695  |{
                             7320 ; 696  |    struct {
                             7321 ; 697  |                int                     : 9;
                             7322 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             7323 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             7324 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7325 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             7326 ; 702  |    } B;
                             7327 ; 703  |    int I;
                             7328 ; 704  |    unsigned int U;
                             7329 ; 705  |} mix_pwrdnr_type;
                             7330 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             7331 ; 707  |
                             7332 ; 708  |
                             7333 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             7334 ; 710  |
                             7335 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             7336 ; 712  |
                             7337 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             7338 ; 714  |
                             7339 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             7340 ; 716  |
                             7341 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             7342 ; 718  |
                             7343 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             7344 ; 720  |
                             7345 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             7346 ; 722  |
                             7347 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             7348 ; 724  |
                             7349 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             7350 ; 726  |
                             7351 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             7352 ; 728  |
                             7353 ; 729  |
                             7354 ; 730  |
                             7355 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             7356 ; 732  |
                             7357 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             7358 ; 734  |
                             7359 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             7360 ; 736  |
                             7361 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             7362 ; 738  |
                             7363 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             7364 ; 740  |
                             7365 ; 741  |
                             7366 ; 742  |
                             7367 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_TEST_DAC_CHOP_CLK_BITPOS)        
                             7368 ; 744  |
                             7369 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             7370 ; 746  |
                             7371 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             7372 ; 748  |
                             7373 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_CFG_BITPOS) 
                             7374 ; 750  |
                             7375 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_BITPOS) 
                             7376 ; 752  |
                             7377 ; 753  |
                             7378 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             7379 ; 755  |
                             7380 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)     
                             7381 ; 757  |
                             7382 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             7383 ; 759  |
                             7384 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             7385 ; 761  |
                             7386 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             7387 ; 763  |
                             7388 ; 764  |
                             7389 ; 765  |typedef union               
                             7390 ; 766  |{
                             7391 ; 767  |    struct {
                             7392 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             7393 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             7394 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             7395 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             7396 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             7397 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             7398 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             7399 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             7400 ; 776  |    } B;
                             7401 ; 777  |    int I;
                             7402 ; 778  |    unsigned int U;
                             7403 ; 779  |} mix_test_type;
                             7404 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Analog Persistent Config Register */
                             7405 ; 781  |
                             7406 ; 782  |
                             7407 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             7408 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             7409 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             7410 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             7411 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             7412 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             7413 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             7414 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             7415 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             7416 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             7417 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             7418 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             7419 ; 795  |
                             7420 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             7421 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             7422 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             7423 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             7424 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             7425 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             7426 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             7427 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             7428 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             7429 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             7430 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             7431 ; 807  |
                             7432 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_DACVBGVAL_BITPOS)
                             7433 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_BITPOS)
                             7434 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_BITPOS)
                             7435 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS)
                             7436 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCREFV_BITPOS)
                             7437 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_BITPOS)
                             7438 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDWNS_BITPOS)
                             7439 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BITPOS)
                             7440 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BITPOS)
                             7441 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_PWR_BITPOS)
                             7442 ; 818  |
                             7443 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             7444 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             7445 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             7446 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             7447 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             7448 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             7449 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             7450 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             7451 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             7452 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             7453 ; 829  |
                             7454 ; 830  |typedef union               
                             7455 ; 831  |{
                             7456 ; 832  |    struct {
                             7457 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             7458 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             7459 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             7460 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             7461 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             7462 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             7463 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             7464 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             7465 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             7466 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             7467 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             7468 ; 844  |    } B;
                             7469 ; 845  |    int I;
                             7470 ; 846  |    unsigned int U;
                             7471 ; 847  |} ref_ctrl_type;
                             7472 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             7473 ; 849  |
                             7474 ; 850  |
                             7475 ; 851  |
                             7476 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             7477 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             7478 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             7479 ; 855  |//////  DAC Registers
                             7480 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             7481 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             7482 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             7483 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             7484 ; 860  |
                             7485 ; 861  |
                             7486 ; 862  |
                             7487 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             7488 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             7489 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             7490 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             7491 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             7492 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             7493 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             7494 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             7495 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             7496 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             7497 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             7498 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             7499 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             7500 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             7501 ; 877  |
                             7502 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             7503 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             7504 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             7505 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             7506 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             7507 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             7508 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             7509 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             7510 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             7511 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             7512 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             7513 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             7514 ; 890  |
                             7515 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             7516 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             7517 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             7518 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             7519 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             7520 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             7521 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             7522 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             7523 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             7524 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             7525 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             7526 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             7527 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             7528 ; 904  |
                             7529 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             7530 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             7531 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             7532 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             7533 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             7534 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             7535 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             7536 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             7537 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             7538 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             7539 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             7540 ; 916  |
                             7541 ; 917  |
                             7542 ; 918  |typedef union               
                             7543 ; 919  |{
                             7544 ; 920  |    struct {
                             7545 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             7546 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             7547 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             7548 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             7549 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             7550 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             7551 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             7552 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             7553 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             7554 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             7555 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             7556 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             7557 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             7558 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             7559 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             7560 ; 936  |    } B;
                             7561 ; 937  |    int I;
                             7562 ; 938  |    unsigned int U;
                             7563 ; 939  |} dac_csr_type;
                             7564 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             7565 ; 941  |
                             7566 ; 942  |
                             7567 ; 943  |
                             7568 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             7569 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             7570 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             7571 ; 947  |
                             7572 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             7573 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             7574 ; 950  |
                             7575 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7576 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             7577 ; 953  |
                             7578 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             7579 ; 955  |
                             7580 ; 956  |typedef union               
                             7581 ; 957  |{
                             7582 ; 958  |    struct {
                             7583 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             7584 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             7585 ; 961  |    } B;
                             7586 ; 962  |    int I;
                             7587 ; 963  |    unsigned int U;
                             7588 ; 964  |} dac_srr_type;
                             7589 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             7590 ; 966  |
                             7591 ; 967  |
                             7592 ; 968  |
                             7593 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             7594 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             7595 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             7596 ; 972  |
                             7597 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             7598 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             7599 ; 975  |
                             7600 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             7601 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                             7602 ; 978  |
                             7603 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             7604 ; 980  |
                             7605 ; 981  |typedef union               
                             7606 ; 982  |{
                             7607 ; 983  |    struct {
                             7608 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             7609 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             7610 ; 986  |    } B;
                             7611 ; 987  |    int I;
                             7612 ; 988  |    unsigned int U;
                             7613 ; 989  |} dac_wcr_type;
                             7614 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             7615 ; 991  |
                             7616 ; 992  |
                             7617 ; 993  |
                             7618 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             7619 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             7620 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             7621 ; 997  |
                             7622 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             7623 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             7624 ; 1000 |
                             7625 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             7626 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                             7627 ; 1003 |
                             7628 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             7629 ; 1005 |
                             7630 ; 1006 |typedef union               
                             7631 ; 1007 |{
                             7632 ; 1008 |    struct {
                             7633 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             7634 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             7635 ; 1011 |    } B;
                             7636 ; 1012 |    int I;
                             7637 ; 1013 |    unsigned int U;
                             7638 ; 1014 |} dac_cpr_type;
                             7639 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             7640 ; 1016 |
                             7641 ; 1017 |
                             7642 ; 1018 |
                             7643 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             7644 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             7645 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             7646 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             7647 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             7648 ; 1024 |
                             7649 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             7650 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             7651 ; 1027 |
                             7652 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             7653 ; 1029 |
                             7654 ; 1030 |typedef union               
                             7655 ; 1031 |{
                             7656 ; 1032 |    struct {
                             7657 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             7658 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             7659 ; 1035 |    } B;
                             7660 ; 1036 |    int I;
                             7661 ; 1037 |    unsigned int U;
                             7662 ; 1038 |} dac_mr_type;
                             7663 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             7664 ; 1040 |
                             7665 ; 1041 |
                             7666 ; 1042 |
                             7667 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             7668 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             7669 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             7670 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             7671 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             7672 ; 1048 |
                             7673 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             7674 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                             7675 ; 1051 |
                             7676 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             7677 ; 1053 |
                             7678 ; 1054 |typedef union               
                             7679 ; 1055 |{
                             7680 ; 1056 |    struct {
                             7681 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             7682 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             7683 ; 1059 |    } B;
                             7684 ; 1060 |    int I;
                             7685 ; 1061 |    unsigned int U;
                             7686 ; 1062 |} dac_bar_type;
                             7687 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             7688 ; 1064 |
                             7689 ; 1065 |
                             7690 ; 1066 |
                             7691 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             7692 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             7693 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             7694 ; 1070 |
                             7695 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             7696 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             7697 ; 1073 |
                             7698 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                             7699 ; 1075 |
                             7700 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             7701 ; 1077 |
                             7702 ; 1078 |typedef union               
                             7703 ; 1079 |{
                             7704 ; 1080 |    struct {
                             7705 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             7706 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             7707 ; 1083 |    } B;
                             7708 ; 1084 |    int I;
                             7709 ; 1085 |    unsigned int U;
                             7710 ; 1086 |} dac_icr_type;
                             7711 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             7712 ; 1088 |
                             7713 ; 1089 |
                             7714 ; 1090 |
                             7715 ; 1091 |
                             7716 ; 1092 |
                             7717 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             7718 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             7719 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             7720 ; 1096 |//////  ADC Registers
                             7721 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             7722 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             7723 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             7724 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             7725 ; 1101 |
                             7726 ; 1102 |
                             7727 ; 1103 |
                             7728 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             7729 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             7730 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             7731 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             7732 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             7733 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             7734 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             7735 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             7736 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             7737 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             7738 ; 1114 |
                             7739 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             7740 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             7741 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             7742 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             7743 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             7744 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             7745 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             7746 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             7747 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             7748 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             7749 ; 1125 |
                             7750 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             7751 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             7752 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             7753 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             7754 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             7755 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS)        
                             7756 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BITPOS)        
                             7757 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             7758 ; 1134 |
                             7759 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             7760 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             7761 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             7762 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             7763 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             7764 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             7765 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             7766 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             7767 ; 1143 |
                             7768 ; 1144 |typedef union               
                             7769 ; 1145 |{
                             7770 ; 1146 |    struct {
                             7771 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             7772 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             7773 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             7774 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             7775 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             7776 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             7777 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             7778 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             7779 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             7780 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             7781 ; 1157 |    } B;
                             7782 ; 1158 |    int I;
                             7783 ; 1159 |    unsigned int U;
                             7784 ; 1160 |} adc_csr_type;
                             7785 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             7786 ; 1162 |
                             7787 ; 1163 |
                             7788 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             7789 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             7790 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             7791 ; 1167 |
                             7792 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             7793 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             7794 ; 1170 |
                             7795 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                             7796 ; 1172 |
                             7797 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             7798 ; 1174 |
                             7799 ; 1175 |typedef union               
                             7800 ; 1176 |{
                             7801 ; 1177 |    struct {
                             7802 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             7803 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             7804 ; 1180 |    } B;
                             7805 ; 1181 |    int I;
                             7806 ; 1182 |    unsigned int U;
                             7807 ; 1183 |} adc_wcr_type;
                             7808 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             7809 ; 1185 |
                             7810 ; 1186 |
                             7811 ; 1187 |
                             7812 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             7813 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             7814 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             7815 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             7816 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             7817 ; 1193 |
                             7818 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             7819 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                             7820 ; 1196 |
                             7821 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             7822 ; 1198 |
                             7823 ; 1199 |typedef union               
                             7824 ; 1200 |{
                             7825 ; 1201 |    struct {
                             7826 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7827 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             7828 ; 1204 |    } B;
                             7829 ; 1205 |    int I;
                             7830 ; 1206 |    unsigned int U;
                             7831 ; 1207 |} adc_bar_type;
                             7832 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             7833 ; 1209 |
                             7834 ; 1210 |
                             7835 ; 1211 |
                             7836 ; 1212 |
                             7837 ; 1213 |
                             7838 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             7839 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             7840 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             7841 ; 1217 |
                             7842 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             7843 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             7844 ; 1220 |
                             7845 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                             7846 ; 1222 |
                             7847 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             7848 ; 1224 |
                             7849 ; 1225 |typedef union               
                             7850 ; 1226 |{
                             7851 ; 1227 |    struct {
                             7852 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             7853 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             7854 ; 1230 |    } B;
                             7855 ; 1231 |    int I;
                             7856 ; 1232 |    unsigned int U;
                             7857 ; 1233 |} adc_cpr_type;
                             7858 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             7859 ; 1235 |
                             7860 ; 1236 |
                             7861 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             7862 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             7863 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             7864 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             7865 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             7866 ; 1242 |
                             7867 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             7868 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             7869 ; 1245 |
                             7870 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             7871 ; 1247 |
                             7872 ; 1248 |typedef union               
                             7873 ; 1249 |{
                             7874 ; 1250 |    struct {
                             7875 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             7876 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             7877 ; 1253 |    } B;
                             7878 ; 1254 |    int I;
                             7879 ; 1255 |    unsigned int U;
                             7880 ; 1256 |} adc_mr_type;
                             7881 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             7882 ; 1258 |
                             7883 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             7884 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             7885 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             7886 ; 1262 |
                             7887 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             7888 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             7889 ; 1265 |
                             7890 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             7891 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             7892 ; 1268 |
                             7893 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             7894 ; 1270 |
                             7895 ; 1271 |typedef union               
                             7896 ; 1272 |{
                             7897 ; 1273 |    struct {
                             7898 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             7899 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             7900 ; 1276 |    } B;
                             7901 ; 1277 |    int I;
                             7902 ; 1278 |    unsigned int U;
                             7903 ; 1279 |} adc_srr_type;
                             7904 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             7905 ; 1281 |
                             7906 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             7907 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             7908 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             7909 ; 1285 |
                             7910 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             7911 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             7912 ; 1288 |
                             7913 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                             7914 ; 1290 |
                             7915 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             7916 ; 1292 |
                             7917 ; 1293 |typedef union               
                             7918 ; 1294 |{
                             7919 ; 1295 |    struct {
                             7920 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             7921 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             7922 ; 1298 |    } B;
                             7923 ; 1299 |    int I;
                             7924 ; 1300 |    unsigned int U;
                             7925 ; 1301 |} adc_icr_type;
                             7926 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             7927 ; 1303 |
                             7928 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             7929 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             7930 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             7931 ; 1307 |
                             7932 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             7933 ; 1309 |
                             7934 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             7935 ; 1311 |
                             7936 ; 1312 |#endif
                             7937 ; 1313 |
                             7938 
                             7940 
                             7941 ; 20   |#include "regsdcdc.h"
                             7942 
                             7944 
                             7945 ; 1    |#if !(defined(regsdcdcinc))
                             7946 ; 2    |
                             7947 ; 3    |#define regssysteminc 1
                             7948 ; 4    |
                             7949 ; 5    |
                             7950 ; 6    |
                             7951 ; 7    |#include "types.h"
                             7952 
                             7954 
                             7955 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7956 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7957 ; 3    |//
                             7958 ; 4    |// Filename: types.h
                             7959 ; 5    |// Description: Standard data types
                             7960 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7961 ; 7    |
                             7962 ; 8    |#ifndef _TYPES_H
                             7963 ; 9    |#define _TYPES_H
                             7964 ; 10   |
                             7965 ; 11   |// TODO:  move this outta here!
                             7966 ; 12   |#if !defined(NOERROR)
                             7967 ; 13   |#define NOERROR 0
                             7968 ; 14   |#define SUCCESS 0
                             7969 ; 15   |#endif 
                             7970 ; 16   |#if !defined(SUCCESS)
                             7971 ; 17   |#define SUCCESS  0
                             7972 ; 18   |#endif
                             7973 ; 19   |#if !defined(ERROR)
                             7974 ; 20   |#define ERROR   -1
                             7975 ; 21   |#endif
                             7976 ; 22   |#if !defined(FALSE)
                             7977 ; 23   |#define FALSE 0
                             7978 ; 24   |#endif
                             7979 ; 25   |#if !defined(TRUE)
                             7980 ; 26   |#define TRUE  1
                             7981 ; 27   |#endif
                             7982 ; 28   |
                             7983 ; 29   |#if !defined(NULL)
                             7984 ; 30   |#define NULL 0
                             7985 ; 31   |#endif
                             7986 ; 32   |
                             7987 ; 33   |#define MAX_INT     0x7FFFFF
                             7988 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7989 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7990 ; 36   |#define MAX_ULONG   (-1) 
                             7991 ; 37   |
                             7992 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7993 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7994 ; 40   |
                             7995 ; 41   |
                             7996 ; 42   |#define BYTE    unsigned char       // btVarName
                             7997 ; 43   |#define CHAR    signed char         // cVarName
                             7998 ; 44   |#define USHORT  unsigned short      // usVarName
                             7999 ; 45   |#define SHORT   unsigned short      // sVarName
                             8000 ; 46   |#define WORD    unsigned int        // wVarName
                             8001 ; 47   |#define INT     signed int          // iVarName
                             8002 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8003 ; 49   |#define LONG    signed long         // lVarName
                             8004 ; 50   |#define BOOL    unsigned int        // bVarName
                             8005 ; 51   |#define FRACT   _fract              // frVarName
                             8006 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8007 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8008 ; 54   |#define FLOAT   float               // fVarName
                             8009 ; 55   |#define DBL     double              // dVarName
                             8010 ; 56   |#define ENUM    enum                // eVarName
                             8011 ; 57   |#define CMX     _complex            // cmxVarName
                             8012 ; 58   |typedef WORD UCS3;                   // 
                             8013 ; 59   |
                             8014 ; 60   |#define UINT16  unsigned short
                             8015 ; 61   |#define UINT8   unsigned char   
                             8016 ; 62   |#define UINT32  unsigned long
                             8017 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8018 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8019 ; 65   |#define WCHAR   UINT16
                             8020 ; 66   |
                             8021 ; 67   |//UINT128 is 16 bytes or 6 words
                             8022 ; 68   |typedef struct UINT128_3500 {   
                             8023 ; 69   |    int val[6];     
                             8024 ; 70   |} UINT128_3500;
                             8025 ; 71   |
                             8026 ; 72   |#define UINT128   UINT128_3500
                             8027 ; 73   |
                             8028 ; 74   |// Little endian word packed byte strings:   
                             8029 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8030 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8031 ; 77   |// Little endian word packed byte strings:   
                             8032 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8033 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8034 ; 80   |
                             8035 ; 81   |// Declare Memory Spaces To Use When Coding
                             8036 ; 82   |// A. Sector Buffers
                             8037 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8038 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8039 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8040 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8041 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8042 ; 88   |// B. Media DDI Memory
                             8043 ; 89   |#define MEDIA_DDI_MEM _Y
                             8044 ; 90   |
                             8045 ; 91   |
                             8046 ; 92   |
                             8047 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8048 ; 94   |// Examples of circular pointers:
                             8049 ; 95   |//    INT CIRC cpiVarName
                             8050 ; 96   |//    DWORD CIRC cpdwVarName
                             8051 ; 97   |
                             8052 ; 98   |#define RETCODE INT                 // rcVarName
                             8053 ; 99   |
                             8054 ; 100  |// generic bitfield structure
                             8055 ; 101  |struct Bitfield {
                             8056 ; 102  |    unsigned int B0  :1;
                             8057 ; 103  |    unsigned int B1  :1;
                             8058 ; 104  |    unsigned int B2  :1;
                             8059 ; 105  |    unsigned int B3  :1;
                             8060 ; 106  |    unsigned int B4  :1;
                             8061 ; 107  |    unsigned int B5  :1;
                             8062 ; 108  |    unsigned int B6  :1;
                             8063 ; 109  |    unsigned int B7  :1;
                             8064 ; 110  |    unsigned int B8  :1;
                             8065 ; 111  |    unsigned int B9  :1;
                             8066 ; 112  |    unsigned int B10 :1;
                             8067 ; 113  |    unsigned int B11 :1;
                             8068 ; 114  |    unsigned int B12 :1;
                             8069 ; 115  |    unsigned int B13 :1;
                             8070 ; 116  |    unsigned int B14 :1;
                             8071 ; 117  |    unsigned int B15 :1;
                             8072 ; 118  |    unsigned int B16 :1;
                             8073 ; 119  |    unsigned int B17 :1;
                             8074 ; 120  |    unsigned int B18 :1;
                             8075 ; 121  |    unsigned int B19 :1;
                             8076 ; 122  |    unsigned int B20 :1;
                             8077 ; 123  |    unsigned int B21 :1;
                             8078 ; 124  |    unsigned int B22 :1;
                             8079 ; 125  |    unsigned int B23 :1;
                             8080 ; 126  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8081 ; 127  |
                             8082 ; 128  |union BitInt {
                             8083 ; 129  |        struct Bitfield B;
                             8084 ; 130  |        int        I;
                             8085 ; 131  |};
                             8086 ; 132  |
                             8087 ; 133  |#define MAX_MSG_LENGTH 10
                             8088 ; 134  |struct CMessage
                             8089 ; 135  |{
                             8090 ; 136  |        unsigned int m_uLength;
                             8091 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8092 ; 138  |};
                             8093 ; 139  |
                             8094 ; 140  |typedef struct {
                             8095 ; 141  |    WORD m_wLength;
                             8096 ; 142  |    WORD m_wMessage;
                             8097 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8098 ; 144  |} Message;
                             8099 ; 145  |
                             8100 ; 146  |struct MessageQueueDescriptor
                             8101 ; 147  |{
                             8102 ; 148  |        int *m_pBase;
                             8103 ; 149  |        int m_iModulo;
                             8104 ; 150  |        int m_iSize;
                             8105 ; 151  |        int *m_pHead;
                             8106 ; 152  |        int *m_pTail;
                             8107 ; 153  |};
                             8108 ; 154  |
                             8109 ; 155  |struct ModuleEntry
                             8110 ; 156  |{
                             8111 ; 157  |    int m_iSignaledEventMask;
                             8112 ; 158  |    int m_iWaitEventMask;
                             8113 ; 159  |    int m_iResourceOfCode;
                             8114 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8115 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8116 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8117 ; 163  |    int m_uTimeOutHigh;
                             8118 ; 164  |    int m_uTimeOutLow;
                             8119 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8120 ; 166  |};
                             8121 ; 167  |
                             8122 ; 168  |union WaitMask{
                             8123 ; 169  |    struct B{
                             8124 ; 170  |        unsigned int m_bNone     :1;
                             8125 ; 171  |        unsigned int m_bMessage  :1;
                             8126 ; 172  |        unsigned int m_bTimer    :1;
                             8127 ; 173  |        unsigned int m_bButton   :1;
                             8128 ; 174  |    } B;
                             8129 ; 175  |    int I;
                             8130 ; 176  |} ;
                             8131 ; 177  |
                             8132 ; 178  |
                             8133 ; 179  |struct Button {
                             8134 ; 180  |        WORD wButtonEvent;
                             8135 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8136 ; 182  |};
                             8137 ; 183  |
                             8138 ; 184  |struct Message {
                             8139 ; 185  |        WORD wMsgLength;
                             8140 ; 186  |        WORD wMsgCommand;
                             8141 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8142 ; 188  |};
                             8143 ; 189  |
                             8144 ; 190  |union EventTypes {
                             8145 ; 191  |        struct CMessage msg;
                             8146 ; 192  |        struct Button Button ;
                             8147 ; 193  |        struct Message Message;
                             8148 ; 194  |};
                             8149 ; 195  |
                             8150 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8151 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8152 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8153 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8154 ; 200  |
                             8155 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8156 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8157 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8158 ; 204  |
                             8159 ; 205  |#if DEBUG
                             8160 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8161 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8162 ; 208  |#else 
                             8163 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8164 ; 210  |#define DebugBuildAssert(x)    
                             8165 ; 211  |#endif
                             8166 ; 212  |
                             8167 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8168 ; 214  |//  #pragma asm
                             8169 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8170 ; 216  |//  #pragma endasm
                             8171 ; 217  |
                             8172 ; 218  |
                             8173 ; 219  |#ifdef COLOR_262K
                             8174 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8175 ; 221  |#elif defined(COLOR_65K)
                             8176 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8177 ; 223  |#else
                             8178 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8179 ; 225  |#endif
                             8180 ; 226  |    
                             8181 ; 227  |#endif // #ifndef _TYPES_H
                             8182 
                             8184 
                             8185 ; 8    |
                             8186 ; 9    |
                             8187 ; 10   |
                             8188 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8189 ; 12   |
                             8190 ; 13   |//   SYSTEM STMP Registers 
                             8191 ; 14   |//      Last Edited 2.19.2003 M. May
                             8192 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8193 ; 16   |
                             8194 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             8195 ; 18   |
                             8196 ; 19   |
                             8197 ; 20   |
                             8198 ; 21   |
                             8199 ; 22   |
                             8200 ; 23   |
                             8201 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             8202 ; 25   |
                             8203 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             8204 ; 27   |
                             8205 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             8206 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             8207 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             8208 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             8209 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             8210 ; 33   |
                             8211 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             8212 ; 35   |
                             8213 ; 36   |
                             8214 ; 37   |
                             8215 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             8216 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             8217 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             8218 ; 41   |
                             8219 ; 42   |
                             8220 ; 43   |
                             8221 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBU_BITPOS)        
                             8222 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBO_BITPOS) 
                             8223 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NLEV_BITPOS)  
                             8224 ; 47   |
                             8225 ; 48   |
                             8226 ; 49   |
                             8227 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             8228 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             8229 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             8230 ; 53   |
                             8231 ; 54   |
                             8232 ; 55   |
                             8233 ; 56   |
                             8234 ; 57   |
                             8235 ; 58   |typedef union               
                             8236 ; 59   |{
                             8237 ; 60   |    struct {
                             8238 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             8239 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             8240 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             8241 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             8242 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             8243 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             8244 ; 67   |    } B;
                             8245 ; 68   |    unsigned int I;
                             8246 ; 69   |} dcdc1_ctrl0_type;
                             8247 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* DcDc#1 Limit Level Register */
                             8248 ; 71   |
                             8249 ; 72   |
                             8250 ; 73   |
                             8251 ; 74   |
                             8252 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             8253 ; 76   |
                             8254 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             8255 ; 78   |
                             8256 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             8257 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             8258 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             8259 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             8260 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             8261 ; 84   |
                             8262 ; 85   |
                             8263 ; 86   |
                             8264 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             8265 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             8266 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             8267 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             8268 ; 91   |
                             8269 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS)        
                             8270 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS) 
                             8271 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FFOR_BITPOS)  
                             8272 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CTRL1_PFMCTRL_BITPOS)   
                             8273 ; 96   |
                             8274 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             8275 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             8276 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             8277 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             8278 ; 101  |
                             8279 ; 102  |
                             8280 ; 103  |typedef union               
                             8281 ; 104  |{
                             8282 ; 105  |    struct {
                             8283 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             8284 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             8285 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             8286 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             8287 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             8288 ; 111  |    } B;
                             8289 ; 112  |    unsigned int I;
                             8290 ; 113  |} dcdc1_ctrl1_type;
                             8291 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* DcDc#1 Ctrl #1 Register */
                             8292 ; 115  |
                             8293 ; 116  |
                             8294 ; 117  |
                             8295 ; 118  |
                             8296 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8297 ; 120  |
                             8298 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             8299 ; 122  |
                             8300 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             8301 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             8302 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             8303 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             8304 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             8305 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             8306 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             8307 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             8308 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             8309 ; 132  |
                             8310 ; 133  |
                             8311 ; 134  |
                             8312 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             8313 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             8314 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             8315 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             8316 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             8317 ; 140  |
                             8318 ; 141  |
                             8319 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             8320 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             8321 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             8322 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             8323 ; 146  |
                             8324 ; 147  |
                             8325 ; 148  |
                             8326 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)     
                             8327 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK) 
                             8328 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK)  
                             8329 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK)  
                             8330 ; 153  |
                             8331 ; 154  |
                             8332 ; 155  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8333 ; 156  |{
                             8334 ; 157  |    struct {
                             8335 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             8336 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             8337 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             8338 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             8339 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             8340 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             8341 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             8342 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             8343 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             8344 ; 167  |    } B;
                             8345 ; 168  |    unsigned int I;
                             8346 ; 169  |} dcdc_vddio_type;
                             8347 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* DcDc VDDIO Register */
                             8348 ; 171  |
                             8349 ; 172  |
                             8350 ; 173  |
                             8351 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             8352 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             8353 ; 176  |
                             8354 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             8355 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             8356 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             8357 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             8358 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             8359 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             8360 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             8361 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             8362 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             8363 ; 186  |
                             8364 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             8365 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             8366 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             8367 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             8368 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             8369 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             8370 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             8371 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             8372 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             8373 ; 196  |
                             8374 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)     
                             8375 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             8376 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)  
                             8377 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)  
                             8378 ; 201  |
                             8379 ; 202  |typedef union               
                             8380 ; 203  |{
                             8381 ; 204  |    struct {
                             8382 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             8383 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             8384 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             8385 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             8386 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             8387 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             8388 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             8389 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             8390 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             8391 ; 214  |    } B;
                             8392 ; 215  |   unsigned int I;
                             8393 ; 216  |        unsigned U;
                             8394 ; 217  |} dcdc_vddd_type;
                             8395 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc VDDD Register */
                             8396 ; 219  |
                             8397 ; 220  |
                             8398 ; 221  |
                             8399 ; 222  |
                             8400 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             8401 ; 224  |
                             8402 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             8403 ; 226  |
                             8404 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             8405 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             8406 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             8407 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             8408 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             8409 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             8410 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             8411 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             8412 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             8413 ; 236  |
                             8414 ; 237  |
                             8415 ; 238  |
                             8416 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             8417 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             8418 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             8419 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             8420 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             8421 ; 244  |
                             8422 ; 245  |
                             8423 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             8424 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             8425 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             8426 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             8427 ; 250  |
                             8428 ; 251  |
                             8429 ; 252  |
                             8430 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)     
                             8431 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             8432 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)  
                             8433 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)  
                             8434 ; 257  |
                             8435 ; 258  |
                             8436 ; 259  |typedef union               
                             8437 ; 260  |{
                             8438 ; 261  |    struct {
                             8439 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             8440 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             8441 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             8442 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             8443 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             8444 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             8445 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             8446 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             8447 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             8448 ; 271  |    } B;
                             8449 ; 272  |    unsigned int I;
                             8450 ; 273  |} dcdc_vdda_type;
                             8451 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc VDDA Register */
                             8452 ; 275  |
                             8453 ; 276  |
                             8454 ; 277  |
                             8455 ; 278  |
                             8456 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             8457 ; 280  |
                             8458 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             8459 ; 282  |
                             8460 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             8461 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             8462 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             8463 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             8464 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             8465 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             8466 ; 289  |
                             8467 ; 290  |
                             8468 ; 291  |
                             8469 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             8470 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             8471 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             8472 ; 295  |
                             8473 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBU_BITPOS)        
                             8474 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBO_BITPOS) 
                             8475 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NLEV_BITPOS)  
                             8476 ; 299  |
                             8477 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             8478 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             8479 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             8480 ; 303  |
                             8481 ; 304  |
                             8482 ; 305  |typedef union               
                             8483 ; 306  |{
                             8484 ; 307  |    struct {
                             8485 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             8486 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             8487 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             8488 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             8489 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             8490 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             8491 ; 314  |    } B;
                             8492 ; 315  |    unsigned int I;
                             8493 ; 316  |} dcdc2_ctrl0_type; 
                             8494 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* DcDc#2 Limit Level Register */
                             8495 ; 318  |
                             8496 ; 319  |
                             8497 ; 320  |
                             8498 ; 321  |
                             8499 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             8500 ; 323  |
                             8501 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             8502 ; 325  |
                             8503 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             8504 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             8505 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             8506 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             8507 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             8508 ; 331  |
                             8509 ; 332  |
                             8510 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             8511 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             8512 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             8513 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             8514 ; 337  |
                             8515 ; 338  |
                             8516 ; 339  |
                             8517 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS)        
                             8518 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS) 
                             8519 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FFOR_BITPOS)  
                             8520 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CTRL1_PFMCTRL_BITPOS)  
                             8521 ; 344  |
                             8522 ; 345  |
                             8523 ; 346  |
                             8524 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             8525 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             8526 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             8527 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             8528 ; 351  |
                             8529 ; 352  |
                             8530 ; 353  |typedef union               
                             8531 ; 354  |{
                             8532 ; 355  |    struct {
                             8533 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             8534 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             8535 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             8536 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             8537 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             8538 ; 361  |    } B;
                             8539 ; 362  |    unsigned int I;
                             8540 ; 363  |} dcdc2_ctrl1_type;
                             8541 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* DcDc#2 Ctrl Register #1 */
                             8542 ; 365  |
                             8543 ; 366  |
                             8544 ; 367  |
                             8545 ; 368  |
                             8546 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             8547 ; 370  |
                             8548 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             8549 ; 372  |
                             8550 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             8551 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             8552 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             8553 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             8554 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             8555 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             8556 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             8557 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             8558 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             8559 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             8560 ; 383  |
                             8561 ; 384  |
                             8562 ; 385  |
                             8563 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             8564 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             8565 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             8566 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             8567 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             8568 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             8569 ; 392  |
                             8570 ; 393  |
                             8571 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWRUP_BITPOS)        
                             8572 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC1_START_COUNT_BITPOS)        
                             8573 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BITPOS) 
                             8574 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWRUP_BITPOS)        
                             8575 ; 398  |
                             8576 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC2_START_COUNT_BITPOS)        
                             8577 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BITPOS) 
                             8578 ; 401  |
                             8579 ; 402  |
                             8580 ; 403  |
                             8581 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             8582 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             8583 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8584 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             8585 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             8586 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             8587 ; 410  |
                             8588 ; 411  |
                             8589 ; 412  |typedef union               
                             8590 ; 413  |{
                             8591 ; 414  |    struct {
                             8592 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             8593 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             8594 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             8595 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             8596 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             8597 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             8598 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             8599 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             8600 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             8601 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             8602 ; 425  |    } B;
                             8603 ; 426  |    unsigned int I;
                             8604 ; 427  |} speed_type;
                             8605 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measurement Register */
                             8606 ; 429  |
                             8607 ; 430  |
                             8608 ; 431  |
                             8609 ; 432  |
                             8610 ; 433  |
                             8611 ; 434  |
                             8612 ; 435  |
                             8613 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             8614 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             8615 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             8616 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             8617 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             8618 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             8619 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             8620 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             8621 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             8622 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             8623 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             8624 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             8625 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             8626 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             8627 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             8628 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             8629 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             8630 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             8631 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             8632 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             8633 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             8634 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             8635 ; 458  |
                             8636 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             8637 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             8638 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             8639 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             8640 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             8641 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             8642 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             8643 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             8644 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             8645 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             8646 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             8647 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             8648 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             8649 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             8650 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             8651 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             8652 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             8653 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             8654 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             8655 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             8656 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             8657 ; 480  |
                             8658 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)
                             8659 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             8660 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1)<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             8661 ; 484  |
                             8662 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             8663 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             8664 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             8665 ; 488  |
                             8666 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the change should happen
                             8667 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             8668 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             8669 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)+((1<<HW_DCDC_TBR_DC
                                  DC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             8670 ; 493  |
                             8671 ; 494  |typedef union               
                             8672 ; 495  |{
                             8673 ; 496  |    struct {
                             8674 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             8675 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             8676 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             8677 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             8678 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             8679 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             8680 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             8681 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             8682 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             8683 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             8684 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             8685 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             8686 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             8687 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             8688 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             8689 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             8690 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             8691 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             8692 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             8693 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             8694 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             8695 ; 518  |    } B;
                             8696 ; 519  |    unsigned int I;
                             8697 ; 520  |} usb_dcdctbr_type;
                             8698 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADDR+8))    /* Analog test bit register*/
                             8699 ; 522  |
                             8700 ; 523  |
                             8701 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             8702 ; 525  |
                             8703 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             8704 ; 527  |
                             8705 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             8706 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             8707 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             8708 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             8709 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             8710 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             8711 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             8712 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             8713 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             8714 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             8715 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             8716 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             8717 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             8718 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             8719 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             8720 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             8721 ; 544  |
                             8722 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             8723 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             8724 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             8725 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             8726 ; 549  |
                             8727 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             8728 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             8729 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             8730 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             8731 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             8732 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             8733 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             8734 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             8735 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             8736 ; 559  |
                             8737 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             8738 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWD_BITPOS)        
                             8739 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_RES_BITPOS) 
                             8740 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_NIMH_BITPOS) 
                             8741 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             8742 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             8743 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             8744 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             8745 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             8746 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             8747 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             8748 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             8749 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             8750 ; 573  |
                             8751 ; 574  |
                             8752 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK)     
                             8753 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             8754 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             8755 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             8756 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             8757 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK)     
                             8758 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK)     
                             8759 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK) 
                             8760 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK) 
                             8761 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK) 
                             8762 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK) 
                             8763 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK) 
                             8764 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK) 
                             8765 ; 588  |
                             8766 ; 589  |typedef union               
                             8767 ; 590  |{
                             8768 ; 591  |    struct {
                             8769 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             8770 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             8771 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             8772 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             8773 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             8774 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             8775 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH;
                             8776 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH;
                             8777 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             8778 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             8779 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             8780 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             8781 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             8782 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                             8783 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             8784 ; 607  |    } B;
                             8785 ; 608  |    unsigned int I;
                             8786 ; 609  |} usb_pwr_charge_type;
                             8787 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17))    /* Analog Persistent Config Register */
                             8788 ; 611  |
                             8789 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             8790 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             8791 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             8792 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             8793 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             8794 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             8795 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             8796 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             8797 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             8798 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             8799 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             8800 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             8801 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             8802 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             8803 ; 626  |
                             8804 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             8805 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             8806 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             8807 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             8808 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             8809 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             8810 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             8811 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             8812 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             8813 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             8814 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             8815 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             8816 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             8817 ; 640  |
                             8818 ; 641  |typedef union               
                             8819 ; 642  |{
                             8820 ; 643  |    struct {       
                             8821 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             8822 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             8823 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             8824 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             8825 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             8826 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             8827 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             8828 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             8829 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             8830 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             8831 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             8832 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                             8833 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8834 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             8835 ; 658  |    } B;
                             8836 ; 659  |    int I;
                             8837 ; 660  |} usb_dcdcpersist_type;
                             8838 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASEADDR+15))    /* Analog test bit register*/
                             8839 ; 662  |
                             8840 ; 663  |
                             8841 ; 664  |
                             8842 ; 665  |#endif
                             8843 ; 666  |
                             8844 ; 667  |
                             8845 ; 668  |
                             8846 
                             8848 
                             8849 ; 21   |#include "regsemc.h"
                             8850 
                             8852 
                             8853 ; 1    |#if !(defined(__REGS_EMC_INC))
                             8854 ; 2    |#define __REGS_EMC_INC 1
                             8855 ; 3    |
                             8856 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             8857 ; 5    |//   Module base addresses
                             8858 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             8859 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             8860 ; 8    |
                             8861 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             8862 ; 10   |//  EMC Registers
                             8863 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             8864 ; 12   |
                             8865 ; 13   |
                             8866 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             8867 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             8868 ; 16   |
                             8869 ; 17   |typedef union               /*Flash Control Register*/
                             8870 ; 18   |{
                             8871 ; 19   |    struct
                             8872 ; 20   |    {
                             8873 ; 21   |    int KICK        :1;
                             8874 ; 22   |    int RW          :1;
                             8875 ; 23   |    int TCIE        :1;
                             8876 ; 24   |    int IRQP        :1;
                             8877 ; 25   |    unsigned MMD    :2;
                             8878 ; 26   |    unsigned NB     :11;
                             8879 ; 27   |    unsigned RSVD   :4;
                             8880 ; 28   |    int SRST        :1;
                             8881 ; 29   |    } B;
                             8882 ; 30   |    int I;
                             8883 ; 31   |} flcr_type;
                             8884 ; 32   |
                             8885 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             8886 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             8887 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             8888 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             8889 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             8890 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             8891 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             8892 ; 40   |
                             8893 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             8894 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             8895 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             8896 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             8897 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             8898 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             8899 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             8900 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             8901 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             8902 ; 50   |
                             8903 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             8904 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             8905 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             8906 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             8907 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             8908 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             8909 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             8910 ; 58   |
                             8911 ; 59   |
                             8912 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             8913 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             8914 ; 62   |
                             8915 ; 63   |typedef union           /* Flash Start Address Low*/
                             8916 ; 64   |{
                             8917 ; 65   |    struct
                             8918 ; 66   |    {
                             8919 ; 67   |    unsigned XA     : 24;
                             8920 ; 68   |    } B;
                             8921 ; 69   |    int I;
                             8922 ; 70   |} flsalr_type;
                             8923 ; 71   |
                             8924 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             8925 ; 73   |
                             8926 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             8927 ; 75   |
                             8928 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             8929 ; 77   |
                             8930 ; 78   |
                             8931 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             8932 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             8933 ; 81   |
                             8934 ; 82   |typedef union           /* Flash Start Address High*/
                             8935 ; 83   |{
                             8936 ; 84   |    struct
                             8937 ; 85   |    {
                             8938 ; 86   |    unsigned XA     :8;
                             8939 ; 87   |    unsigned DA     :16;
                             8940 ; 88   |    } B;
                             8941 ; 89   |    int I;
                             8942 ; 90   |} flsahr_type;
                             8943 ; 91   |
                             8944 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             8945 ; 93   |
                             8946 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             8947 ; 95   |
                             8948 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             8949 ; 97   |
                             8950 ; 98   |
                             8951 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             8952 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             8953 ; 101  |
                             8954 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             8955 ; 103  |{
                             8956 ; 104  |    struct
                             8957 ; 105  |    {
                             8958 ; 106  |        int WP          :1;
                             8959 ; 107  |        int CDP         :1;
                             8960 ; 108  |        unsigned SM     :2;
                             8961 ; 109  |        int XATTR       :1;
                             8962 ; 110  |        int CRST        :1;
                             8963 ; 111  |        int XWT         :1;
                             8964 ; 112  |        int RI          :1;
                             8965 ; 113  |        int IFCE        :1;
                             8966 ; 114  |        int ISCE        :1;
                             8967 ; 115  |        int INCE        :1;
                             8968 ; 116  |        int IFCS        :1;
                             8969 ; 117  |        int ISCS        :1;
                             8970 ; 118  |        int INCS        :1;
                             8971 ; 119  |        unsigned CFAI   :2;
                             8972 ; 120  |        int XDDI        :1;
                             8973 ; 121  |        unsigned CS     :2;
                             8974 ; 122  |        int CRE         :1;
                             8975 ; 123  |        unsigned VS     :2;
                             8976 ; 124  |        int DASP        :1;
                             8977 ; 125  |        int MODE16      :1; 
                             8978 ; 126  |    } B;
                             8979 ; 127  |    int I;
                             8980 ; 128  |} flcfcr_type;
                             8981 ; 129  |
                             8982 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             8983 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             8984 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             8985 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             8986 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             8987 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             8988 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             8989 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             8990 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             8991 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             8992 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             8993 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             8994 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             8995 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             8996 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             8997 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             8998 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             8999 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             9000 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             9001 ; 149  |
                             9002 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             9003 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             9004 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             9005 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             9006 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             9007 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             9008 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             9009 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             9010 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             9011 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             9012 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             9013 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             9014 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             9015 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             9016 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             9017 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             9018 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             9019 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             9020 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             9021 ; 169  |
                             9022 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             9023 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             9024 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             9025 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             9026 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             9027 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             9028 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             9029 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             9030 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             9031 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             9032 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             9033 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             9034 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             9035 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             9036 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             9037 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             9038 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             9039 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             9040 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             9041 ; 189  |
                             9042 ; 190  |
                             9043 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             9044 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             9045 ; 193  |
                             9046 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             9047 ; 195  |{
                             9048 ; 196  |    struct
                             9049 ; 197  |    {
                             9050 ; 198  |        unsigned TRWSU  :5;
                             9051 ; 199  |        unsigned TRPW   :7;
                             9052 ; 200  |        unsigned TWPW   :7;
                             9053 ; 201  |        unsigned TRWH   :5;
                             9054 ; 202  |    } B;
                             9055 ; 203  |    int I;
                             9056 ; 204  |} flcftmr1r_type;
                             9057 ; 205  |
                             9058 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             9059 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             9060 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             9061 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             9062 ; 210  |
                             9063 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             9064 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             9065 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             9066 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             9067 ; 215  |
                             9068 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             9069 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             9070 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             9071 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             9072 ; 220  |
                             9073 ; 221  |
                             9074 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             9075 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             9076 ; 224  |
                             9077 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             9078 ; 226  |{
                             9079 ; 227  |    struct
                             9080 ; 228  |    {
                             9081 ; 229  |        unsigned TWW    :4;
                             9082 ; 230  |        unsigned TWTO   :10;
                             9083 ; 231  |        unsigned THW    :5; 
                             9084 ; 232  |        unsigned TRAQ   :5;
                             9085 ; 233  |    } B;
                             9086 ; 234  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9087 ; 235  |} flcftmr2r_type;
                             9088 ; 236  |
                             9089 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             9090 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             9091 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             9092 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             9093 ; 241  |
                             9094 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             9095 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             9096 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             9097 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             9098 ; 246  |
                             9099 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             9100 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             9101 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             9102 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             9103 ; 251  |
                             9104 ; 252  |
                             9105 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             9106 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             9107 ; 255  |
                             9108 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             9109 ; 257  |{
                             9110 ; 258  |    struct
                             9111 ; 259  |    {
                             9112 ; 260  |        unsigned CS     :2;
                             9113 ; 261  |        int SE          :1;
                             9114 ; 262  |        int WP          :1;
                             9115 ; 263  |        int SIZE        :1;
                             9116 ; 264  |        int ICMD        :8;
                             9117 ; 265  |        int TOIE        :1;
                             9118 ; 266  |        int BPIE        :1;
                             9119 ; 267  |        int TOIRQ       :1;
                             9120 ; 268  |        int BPIRQ       :1;
                             9121 ; 269  |    } B;
                             9122 ; 270  |    int I;
                             9123 ; 271  |} flsmcr_type;
                             9124 ; 272  |
                             9125 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             9126 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             9127 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             9128 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             9129 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             9130 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             9131 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             9132 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             9133 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             9134 ; 282  |
                             9135 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             9136 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             9137 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             9138 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             9139 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             9140 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             9141 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             9142 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             9143 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             9144 ; 292  |
                             9145 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             9146 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             9147 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             9148 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             9149 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             9150 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             9151 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             9152 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             9153 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             9154 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             9155 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             9156 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             9157 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             9158 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             9159 ; 307  |
                             9160 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             9161 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             9162 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             9163 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             9164 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             9165 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             9166 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             9167 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             9168 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             9169 ; 317  |
                             9170 ; 318  |
                             9171 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             9172 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             9173 ; 321  |
                             9174 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             9175 ; 323  |{
                             9176 ; 324  |    struct
                             9177 ; 325  |    {
                             9178 ; 326  |        unsigned TRWSU  :5;
                             9179 ; 327  |        unsigned TRPW   :6;
                             9180 ; 328  |        unsigned TWPW   :6;
                             9181 ; 329  |        unsigned TRWH   :5;
                             9182 ; 330  |    } B;
                             9183 ; 331  |    int I;
                             9184 ; 332  |} flsmtmr1r_type;
                             9185 ; 333  |
                             9186 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             9187 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             9188 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             9189 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             9190 ; 338  |
                             9191 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             9192 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             9193 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             9194 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             9195 ; 343  |
                             9196 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             9197 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             9198 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             9199 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             9200 ; 348  |
                             9201 ; 349  |
                             9202 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             9203 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             9204 ; 352  |
                             9205 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             9206 ; 354  |{
                             9207 ; 355  |    struct
                             9208 ; 356  |    {
                             9209 ; 357  |        unsigned TWT    :6;
                             9210 ; 358  |        unsigned TWTO   :18;
                             9211 ; 359  |    } B;
                             9212 ; 360  |    int I;
                             9213 ; 361  |} flsmtmr2r_type;
                             9214 ; 362  |
                             9215 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             9216 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             9217 ; 365  |
                             9218 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             9219 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             9220 ; 368  |
                             9221 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             9222 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             9223 ; 371  |
                             9224 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             9225 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             9226 ; 374  |typedef union 
                             9227 ; 375  |{
                             9228 ; 376  |  struct
                             9229 ; 377  |  {
                             9230 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             9231 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers */
                             9232 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers */
                             9233 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             9234 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             9235 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             9236 ; 384  |    int PAD0          :17;    
                             9237 ; 385  |  } B;
                             9238 ; 386  |  int I;
                             9239 ; 387  |} flcr2_type;
                             9240 ; 388  |
                             9241 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             9242 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             9243 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             9244 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             9245 ; 393  |
                             9246 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Control Register */
                             9247 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash Start Address Low Register */
                             9248 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash Start Address High Register */
                             9249 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             9250 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Control Register2 */
                             9251 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash CompactFlash Control Register*/
                             9252 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Compact Flash Timer1 Register*/
                             9253 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Compact Flash Timer2 Register*/
                             9254 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash SmartMedia Control Register*/
                             9255 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash SmartMedia Timer1 Register*/
                             9256 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash SmartMedia Timer2 Register*/
                             9257 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             9258 ; 406  |
                             9259 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             9260 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             9261 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9262 ; 410  |
                             9263 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             9264 ; 412  |
                             9265 ; 413  |#endif
                             9266 ; 414  |
                             9267 
                             9269 
                             9270 ; 22   |#include "regsgpio.h"
                             9271 
                             9273 
                             9274 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             9275 ; 2    |#define __REGS_GPIO_INC 1
                             9276 ; 3    |
                             9277 ; 4    |#include "types.h"
                             9278 
                             9280 
                             9281 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9282 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9283 ; 3    |//
                             9284 ; 4    |// Filename: types.h
                             9285 ; 5    |// Description: Standard data types
                             9286 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9287 ; 7    |
                             9288 ; 8    |#ifndef _TYPES_H
                             9289 ; 9    |#define _TYPES_H
                             9290 ; 10   |
                             9291 ; 11   |// TODO:  move this outta here!
                             9292 ; 12   |#if !defined(NOERROR)
                             9293 ; 13   |#define NOERROR 0
                             9294 ; 14   |#define SUCCESS 0
                             9295 ; 15   |#endif 
                             9296 ; 16   |#if !defined(SUCCESS)
                             9297 ; 17   |#define SUCCESS  0
                             9298 ; 18   |#endif
                             9299 ; 19   |#if !defined(ERROR)
                             9300 ; 20   |#define ERROR   -1
                             9301 ; 21   |#endif
                             9302 ; 22   |#if !defined(FALSE)
                             9303 ; 23   |#define FALSE 0
                             9304 ; 24   |#endif
                             9305 ; 25   |#if !defined(TRUE)
                             9306 ; 26   |#define TRUE  1
                             9307 ; 27   |#endif
                             9308 ; 28   |
                             9309 ; 29   |#if !defined(NULL)
                             9310 ; 30   |#define NULL 0
                             9311 ; 31   |#endif
                             9312 ; 32   |
                             9313 ; 33   |#define MAX_INT     0x7FFFFF
                             9314 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9315 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9316 ; 36   |#define MAX_ULONG   (-1) 
                             9317 ; 37   |
                             9318 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9319 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9320 ; 40   |
                             9321 ; 41   |
                             9322 ; 42   |#define BYTE    unsigned char       // btVarName
                             9323 ; 43   |#define CHAR    signed char         // cVarName
                             9324 ; 44   |#define USHORT  unsigned short      // usVarName
                             9325 ; 45   |#define SHORT   unsigned short      // sVarName
                             9326 ; 46   |#define WORD    unsigned int        // wVarName
                             9327 ; 47   |#define INT     signed int          // iVarName
                             9328 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9329 ; 49   |#define LONG    signed long         // lVarName
                             9330 ; 50   |#define BOOL    unsigned int        // bVarName
                             9331 ; 51   |#define FRACT   _fract              // frVarName
                             9332 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9333 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9334 ; 54   |#define FLOAT   float               // fVarName
                             9335 ; 55   |#define DBL     double              // dVarName
                             9336 ; 56   |#define ENUM    enum                // eVarName
                             9337 ; 57   |#define CMX     _complex            // cmxVarName
                             9338 ; 58   |typedef WORD UCS3;                   // 
                             9339 ; 59   |
                             9340 ; 60   |#define UINT16  unsigned short
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9341 ; 61   |#define UINT8   unsigned char   
                             9342 ; 62   |#define UINT32  unsigned long
                             9343 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9344 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9345 ; 65   |#define WCHAR   UINT16
                             9346 ; 66   |
                             9347 ; 67   |//UINT128 is 16 bytes or 6 words
                             9348 ; 68   |typedef struct UINT128_3500 {   
                             9349 ; 69   |    int val[6];     
                             9350 ; 70   |} UINT128_3500;
                             9351 ; 71   |
                             9352 ; 72   |#define UINT128   UINT128_3500
                             9353 ; 73   |
                             9354 ; 74   |// Little endian word packed byte strings:   
                             9355 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9356 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9357 ; 77   |// Little endian word packed byte strings:   
                             9358 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9359 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9360 ; 80   |
                             9361 ; 81   |// Declare Memory Spaces To Use When Coding
                             9362 ; 82   |// A. Sector Buffers
                             9363 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9364 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9365 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9366 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9367 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9368 ; 88   |// B. Media DDI Memory
                             9369 ; 89   |#define MEDIA_DDI_MEM _Y
                             9370 ; 90   |
                             9371 ; 91   |
                             9372 ; 92   |
                             9373 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9374 ; 94   |// Examples of circular pointers:
                             9375 ; 95   |//    INT CIRC cpiVarName
                             9376 ; 96   |//    DWORD CIRC cpdwVarName
                             9377 ; 97   |
                             9378 ; 98   |#define RETCODE INT                 // rcVarName
                             9379 ; 99   |
                             9380 ; 100  |// generic bitfield structure
                             9381 ; 101  |struct Bitfield {
                             9382 ; 102  |    unsigned int B0  :1;
                             9383 ; 103  |    unsigned int B1  :1;
                             9384 ; 104  |    unsigned int B2  :1;
                             9385 ; 105  |    unsigned int B3  :1;
                             9386 ; 106  |    unsigned int B4  :1;
                             9387 ; 107  |    unsigned int B5  :1;
                             9388 ; 108  |    unsigned int B6  :1;
                             9389 ; 109  |    unsigned int B7  :1;
                             9390 ; 110  |    unsigned int B8  :1;
                             9391 ; 111  |    unsigned int B9  :1;
                             9392 ; 112  |    unsigned int B10 :1;
                             9393 ; 113  |    unsigned int B11 :1;
                             9394 ; 114  |    unsigned int B12 :1;
                             9395 ; 115  |    unsigned int B13 :1;
                             9396 ; 116  |    unsigned int B14 :1;
                             9397 ; 117  |    unsigned int B15 :1;
                             9398 ; 118  |    unsigned int B16 :1;
                             9399 ; 119  |    unsigned int B17 :1;
                             9400 ; 120  |    unsigned int B18 :1;
                             9401 ; 121  |    unsigned int B19 :1;
                             9402 ; 122  |    unsigned int B20 :1;
                             9403 ; 123  |    unsigned int B21 :1;
                             9404 ; 124  |    unsigned int B22 :1;
                             9405 ; 125  |    unsigned int B23 :1;
                             9406 ; 126  |};
                             9407 ; 127  |
                             9408 ; 128  |union BitInt {
                             9409 ; 129  |        struct Bitfield B;
                             9410 ; 130  |        int        I;
                             9411 ; 131  |};
                             9412 ; 132  |
                             9413 ; 133  |#define MAX_MSG_LENGTH 10
                             9414 ; 134  |struct CMessage
                             9415 ; 135  |{
                             9416 ; 136  |        unsigned int m_uLength;
                             9417 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9418 ; 138  |};
                             9419 ; 139  |
                             9420 ; 140  |typedef struct {
                             9421 ; 141  |    WORD m_wLength;
                             9422 ; 142  |    WORD m_wMessage;
                             9423 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9424 ; 144  |} Message;
                             9425 ; 145  |
                             9426 ; 146  |struct MessageQueueDescriptor
                             9427 ; 147  |{
                             9428 ; 148  |        int *m_pBase;
                             9429 ; 149  |        int m_iModulo;
                             9430 ; 150  |        int m_iSize;
                             9431 ; 151  |        int *m_pHead;
                             9432 ; 152  |        int *m_pTail;
                             9433 ; 153  |};
                             9434 ; 154  |
                             9435 ; 155  |struct ModuleEntry
                             9436 ; 156  |{
                             9437 ; 157  |    int m_iSignaledEventMask;
                             9438 ; 158  |    int m_iWaitEventMask;
                             9439 ; 159  |    int m_iResourceOfCode;
                             9440 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9441 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             9442 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9443 ; 163  |    int m_uTimeOutHigh;
                             9444 ; 164  |    int m_uTimeOutLow;
                             9445 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9446 ; 166  |};
                             9447 ; 167  |
                             9448 ; 168  |union WaitMask{
                             9449 ; 169  |    struct B{
                             9450 ; 170  |        unsigned int m_bNone     :1;
                             9451 ; 171  |        unsigned int m_bMessage  :1;
                             9452 ; 172  |        unsigned int m_bTimer    :1;
                             9453 ; 173  |        unsigned int m_bButton   :1;
                             9454 ; 174  |    } B;
                             9455 ; 175  |    int I;
                             9456 ; 176  |} ;
                             9457 ; 177  |
                             9458 ; 178  |
                             9459 ; 179  |struct Button {
                             9460 ; 180  |        WORD wButtonEvent;
                             9461 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9462 ; 182  |};
                             9463 ; 183  |
                             9464 ; 184  |struct Message {
                             9465 ; 185  |        WORD wMsgLength;
                             9466 ; 186  |        WORD wMsgCommand;
                             9467 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9468 ; 188  |};
                             9469 ; 189  |
                             9470 ; 190  |union EventTypes {
                             9471 ; 191  |        struct CMessage msg;
                             9472 ; 192  |        struct Button Button ;
                             9473 ; 193  |        struct Message Message;
                             9474 ; 194  |};
                             9475 ; 195  |
                             9476 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9477 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9478 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9479 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9480 ; 200  |
                             9481 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9482 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9483 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9484 ; 204  |
                             9485 ; 205  |#if DEBUG
                             9486 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9487 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9488 ; 208  |#else 
                             9489 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             9490 ; 210  |#define DebugBuildAssert(x)    
                             9491 ; 211  |#endif
                             9492 ; 212  |
                             9493 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9494 ; 214  |//  #pragma asm
                             9495 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9496 ; 216  |//  #pragma endasm
                             9497 ; 217  |
                             9498 ; 218  |
                             9499 ; 219  |#ifdef COLOR_262K
                             9500 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             9501 ; 221  |#elif defined(COLOR_65K)
                             9502 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             9503 ; 223  |#else
                             9504 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             9505 ; 225  |#endif
                             9506 ; 226  |    
                             9507 ; 227  |#endif // #ifndef _TYPES_H
                             9508 
                             9510 
                             9511 ; 5    |
                             9512 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             9513 ; 7    |//  Interrupt Collector Registers
                             9514 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             9515 ; 9    |
                             9516 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             9517 ; 11   |
                             9518 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             9519 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             9520 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             9521 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             9522 ; 16   |
                             9523 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             9524 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             9525 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             9526 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             9527 ; 21   |
                             9528 ; 22   |#define HW_GPB_GPENR 0
                             9529 ; 23   |#define HW_GPB_GPDOR 1
                             9530 ; 24   |#define HW_GPB_GPDIR 2
                             9531 ; 25   |#define HW_GPB_GPDOER 3
                             9532 ; 26   |#define HW_GPB_GPIPENR 4
                             9533 ; 27   |#define HW_GPB_GPIENR 5
                             9534 ; 28   |#define HW_GPB_GPILVLR 6
                             9535 ; 29   |#define HW_GPB_GPIPOLR 7
                             9536 ; 30   |#define HW_GPB_GPISTATR 8
                             9537 ; 31   |#define HW_GPB_GPPWR 9
                             9538 ; 32   |#define HW_GPB_GP8MA 10
                             9539 ; 33   |
                             9540 ; 34   |
                             9541 ; 35   |
                             9542 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             9543 ; 37   |//  GPIO Register Bit Positions
                             9544 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             9545 ; 39   |{
                             9546 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             9547 ; 41   |    unsigned int I;
                             9548 ; 42   |    unsigned int U;
                             9549 ; 43   |} gpr_type;
                             9550 ; 44   |
                             9551 ; 45   |#define HW_GP_B0_BITPOS 0
                             9552 ; 46   |#define HW_GP_B1_BITPOS 1
                             9553 ; 47   |#define HW_GP_B2_BITPOS 2
                             9554 ; 48   |#define HW_GP_B3_BITPOS 3
                             9555 ; 49   |#define HW_GP_B4_BITPOS 4
                             9556 ; 50   |#define HW_GP_B5_BITPOS 5
                             9557 ; 51   |#define HW_GP_B6_BITPOS 6
                             9558 ; 52   |#define HW_GP_B7_BITPOS 7
                             9559 ; 53   |#define HW_GP_B8_BITPOS 8
                             9560 ; 54   |#define HW_GP_B9_BITPOS 9
                             9561 ; 55   |#define HW_GP_B10_BITPOS 10
                             9562 ; 56   |#define HW_GP_B11_BITPOS 11
                             9563 ; 57   |#define HW_GP_B12_BITPOS 12
                             9564 ; 58   |#define HW_GP_B13_BITPOS 13
                             9565 ; 59   |#define HW_GP_B14_BITPOS 14
                             9566 ; 60   |#define HW_GP_B15_BITPOS 15
                             9567 ; 61   |#define HW_GP_B16_BITPOS 16
                             9568 ; 62   |#define HW_GP_B17_BITPOS 17
                             9569 ; 63   |#define HW_GP_B18_BITPOS 18
                             9570 ; 64   |#define HW_GP_B19_BITPOS 19
                             9571 ; 65   |#define HW_GP_B20_BITPOS 20
                             9572 ; 66   |#define HW_GP_B21_BITPOS 21
                             9573 ; 67   |#define HW_GP_B22_BITPOS 22
                             9574 ; 68   |#define HW_GP_B23_BITPOS 23
                             9575 ; 69   |
                             9576 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             9577 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             9578 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             9579 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             9580 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             9581 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             9582 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             9583 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             9584 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             9585 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             9586 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             9587 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             9588 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             9589 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             9590 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             9591 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             9592 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9593 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             9594 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             9595 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             9596 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             9597 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             9598 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             9599 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             9600 ; 94   |
                             9601 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             9602 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             9603 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             9604 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             9605 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             9606 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             9607 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             9608 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             9609 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             9610 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             9611 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             9612 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             9613 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             9614 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             9615 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             9616 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             9617 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             9618 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             9619 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             9620 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             9621 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             9622 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             9623 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             9624 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             9625 ; 119  |
                             9626 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             9627 ; 121  |//  GPIO 8mA Register Bit Positions
                             9628 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             9629 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             9630 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             9631 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             9632 ; 126  |
                             9633 ; 127  |
                             9634 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             9635 ; 129  |//  Logical GPIO numbers
                             9636 ; 130  |#define HW_GPIO_000 0
                             9637 ; 131  |#define HW_GPIO_001 1
                             9638 ; 132  |#define HW_GPIO_002 2
                             9639 ; 133  |#define HW_GPIO_003 3
                             9640 ; 134  |#define HW_GPIO_004 4
                             9641 ; 135  |#define HW_GPIO_005 5
                             9642 ; 136  |#define HW_GPIO_006 6
                             9643 ; 137  |#define HW_GPIO_007 7
                             9644 ; 138  |#define HW_GPIO_008 8
                             9645 ; 139  |#define HW_GPIO_009 9
                             9646 ; 140  |#define HW_GPIO_010 10
                             9647 ; 141  |#define HW_GPIO_011 11
                             9648 ; 142  |#define HW_GPIO_012 12
                             9649 ; 143  |#define HW_GPIO_013 13
                             9650 ; 144  |#define HW_GPIO_014 14
                             9651 ; 145  |#define HW_GPIO_015 15
                             9652 ; 146  |#define HW_GPIO_016 16
                             9653 ; 147  |#define HW_GPIO_017 17
                             9654 ; 148  |#define HW_GPIO_018 18
                             9655 ; 149  |#define HW_GPIO_019 19
                             9656 ; 150  |#define HW_GPIO_020 20
                             9657 ; 151  |#define HW_GPIO_021 21
                             9658 ; 152  |#define HW_GPIO_022 22
                             9659 ; 153  |#define HW_GPIO_023 23
                             9660 ; 154  |#define HW_GPIO_024 24
                             9661 ; 155  |#define HW_GPIO_025 25
                             9662 ; 156  |#define HW_GPIO_026 26
                             9663 ; 157  |#define HW_GPIO_027 27
                             9664 ; 158  |#define HW_GPIO_028 28
                             9665 ; 159  |#define HW_GPIO_029 29
                             9666 ; 160  |#define HW_GPIO_030 30
                             9667 ; 161  |#define HW_GPIO_031 31
                             9668 ; 162  |#define HW_GPIO_032 32
                             9669 ; 163  |#define HW_GPIO_033 33
                             9670 ; 164  |#define HW_GPIO_034 34
                             9671 ; 165  |#define HW_GPIO_035 35
                             9672 ; 166  |#define HW_GPIO_036 36
                             9673 ; 167  |#define HW_GPIO_037 37
                             9674 ; 168  |#define HW_GPIO_038 38
                             9675 ; 169  |#define HW_GPIO_039 39
                             9676 ; 170  |#define HW_GPIO_040 40
                             9677 ; 171  |#define HW_GPIO_041 41
                             9678 ; 172  |#define HW_GPIO_042 42
                             9679 ; 173  |#define HW_GPIO_043 43
                             9680 ; 174  |#define HW_GPIO_044 44
                             9681 ; 175  |#define HW_GPIO_045 45
                             9682 ; 176  |#define HW_GPIO_046 46
                             9683 ; 177  |#define HW_GPIO_047 47
                             9684 ; 178  |#define HW_GPIO_048 48
                             9685 ; 179  |#define HW_GPIO_049 49
                             9686 ; 180  |#define HW_GPIO_050 50
                             9687 ; 181  |#define HW_GPIO_051 51
                             9688 ; 182  |#define HW_GPIO_052 52
                             9689 ; 183  |#define HW_GPIO_053 53
                             9690 ; 184  |#define HW_GPIO_054 54
                             9691 ; 185  |#define HW_GPIO_055 55
                             9692 ; 186  |#define HW_GPIO_056 56
                             9693 ; 187  |#define HW_GPIO_057 57
                             9694 ; 188  |#define HW_GPIO_058 58
                             9695 ; 189  |#define HW_GPIO_059 59
                             9696 ; 190  |#define HW_GPIO_060 60
                             9697 ; 191  |#define HW_GPIO_061 61
                             9698 ; 192  |#define HW_GPIO_062 62
                             9699 ; 193  |#define HW_GPIO_063 63
                             9700 ; 194  |#define HW_GPIO_064 64
                             9701 ; 195  |#define HW_GPIO_065 65
                             9702 ; 196  |#define HW_GPIO_066 66
                             9703 ; 197  |#define HW_GPIO_067 67
                             9704 ; 198  |#define HW_GPIO_068 68
                             9705 ; 199  |#define HW_GPIO_069 69
                             9706 ; 200  |#define HW_GPIO_070 70
                             9707 ; 201  |#define HW_GPIO_071 71
                             9708 ; 202  |#define HW_GPIO_072 72
                             9709 ; 203  |#define HW_GPIO_073 73
                             9710 ; 204  |#define HW_GPIO_074 74
                             9711 ; 205  |#define HW_GPIO_075 75
                             9712 ; 206  |#define HW_GPIO_076 76
                             9713 ; 207  |#define HW_GPIO_077 77
                             9714 ; 208  |#define HW_GPIO_078 78
                             9715 ; 209  |#define HW_GPIO_079 79
                             9716 ; 210  |#define HW_GPIO_080 80
                             9717 ; 211  |#define HW_GPIO_081 81
                             9718 ; 212  |#define HW_GPIO_082 82
                             9719 ; 213  |#define HW_GPIO_083 83
                             9720 ; 214  |#define HW_GPIO_084 84
                             9721 ; 215  |#define HW_GPIO_085 85
                             9722 ; 216  |#define HW_GPIO_086 86
                             9723 ; 217  |#define HW_GPIO_087 87
                             9724 ; 218  |#define HW_GPIO_088 88
                             9725 ; 219  |#define HW_GPIO_089 89
                             9726 ; 220  |#define HW_GPIO_090 90
                             9727 ; 221  |#define HW_GPIO_091 91
                             9728 ; 222  |#define HW_GPIO_092 92
                             9729 ; 223  |#define HW_GPIO_093 93
                             9730 ; 224  |#define HW_GPIO_094 94
                             9731 ; 225  |#define HW_GPIO_095 95
                             9732 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             9733 ; 227  |
                             9734 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO 0 Enable Register   */
                             9735 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 0 Data Out Register */
                             9736 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 0 Dait In Register  */
                             9737 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO 0 Dait Out Enable Register  */
                             9738 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 0 Interrupt Pin Enable Register */
                             9739 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO 0 Interrupt Enable Register */
                             9740 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 0 Interrupt Level Register  */
                             9741 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 0 Interrupt Polarity Register   */
                             9742 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 0 Interrupt Status Register */
                             9743 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                             9744 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             9745 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* GPIO 1 Enable Register   */
                             9746 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 1 Data Out Register */
                             9747 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 1 Dait In Register  */
                             9748 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO 1 Dait Out Enable Register  */
                             9749 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 1 Interrupt Pin Enable Register */
                             9750 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO 1 Interrupt Enable Register */
                             9751 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 1 Interrupt Level Register  */
                             9752 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 1 Interrupt Polarity Register   */
                             9753 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 1 Interrupt Status Register */
                             9754 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                             9755 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             9756 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                             9757 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                             9758 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                             9759 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                             9760 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                             9761 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                             9762 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                             9763 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                             9764 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                             9765 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                             9766 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             9767 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                             9768 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                             9769 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                             9770 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                             9771 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                             9772 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                             9773 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                             9774 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                             9775 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                             9776 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                             9777 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             9778 ; 272  |
                             9779 ; 273  |#endif
                             9780 ; 274  |
                             9781 
                             9783 
                             9784 ; 23   |#include "regsi2c.h"
                             9785 
                             9787 
                             9788 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9789 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             9790 ; 3    |// Filename: regsI2C.inc
                             9791 ; 4    |// Description: Register definitions for GPFLASH interface
                             9792 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             9793 ; 6    |// The following naming conventions are followed in this file.
                             9794 ; 7    |// All registers are named using the format...
                             9795 ; 8    |//     HW_<module>_<regname>
                             9796 ; 9    |// where <module> is the module name which can be any of the following...
                             9797 ; 10   |//     USB20
                             9798 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9799 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9800 ; 13   |// that module)
                             9801 ; 14   |// <regname> is the specific register within that module
                             9802 ; 15   |// We also define the following...
                             9803 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9804 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9805 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9806 ; 19   |// which does something else, and
                             9807 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             9808 ; 21   |// which does something else.
                             9809 ; 22   |// Other rules
                             9810 ; 23   |//     All caps
                             9811 ; 24   |//     Numeric identifiers start at 0
                             9812 ; 25   |#if !(defined(regsi2cinc))
                             9813 ; 26   |#define regsi2cinc 1
                             9814 ; 27   |
                             9815 ; 28   |#include "types.h"
                             9816 
                             9818 
                             9819 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9820 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9821 ; 3    |//
                             9822 ; 4    |// Filename: types.h
                             9823 ; 5    |// Description: Standard data types
                             9824 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9825 ; 7    |
                             9826 ; 8    |#ifndef _TYPES_H
                             9827 ; 9    |#define _TYPES_H
                             9828 ; 10   |
                             9829 ; 11   |// TODO:  move this outta here!
                             9830 ; 12   |#if !defined(NOERROR)
                             9831 ; 13   |#define NOERROR 0
                             9832 ; 14   |#define SUCCESS 0
                             9833 ; 15   |#endif 
                             9834 ; 16   |#if !defined(SUCCESS)
                             9835 ; 17   |#define SUCCESS  0
                             9836 ; 18   |#endif
                             9837 ; 19   |#if !defined(ERROR)
                             9838 ; 20   |#define ERROR   -1
                             9839 ; 21   |#endif
                             9840 ; 22   |#if !defined(FALSE)
                             9841 ; 23   |#define FALSE 0
                             9842 ; 24   |#endif
                             9843 ; 25   |#if !defined(TRUE)
                             9844 ; 26   |#define TRUE  1
                             9845 ; 27   |#endif
                             9846 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9847 ; 29   |#if !defined(NULL)
                             9848 ; 30   |#define NULL 0
                             9849 ; 31   |#endif
                             9850 ; 32   |
                             9851 ; 33   |#define MAX_INT     0x7FFFFF
                             9852 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9853 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9854 ; 36   |#define MAX_ULONG   (-1) 
                             9855 ; 37   |
                             9856 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9857 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9858 ; 40   |
                             9859 ; 41   |
                             9860 ; 42   |#define BYTE    unsigned char       // btVarName
                             9861 ; 43   |#define CHAR    signed char         // cVarName
                             9862 ; 44   |#define USHORT  unsigned short      // usVarName
                             9863 ; 45   |#define SHORT   unsigned short      // sVarName
                             9864 ; 46   |#define WORD    unsigned int        // wVarName
                             9865 ; 47   |#define INT     signed int          // iVarName
                             9866 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9867 ; 49   |#define LONG    signed long         // lVarName
                             9868 ; 50   |#define BOOL    unsigned int        // bVarName
                             9869 ; 51   |#define FRACT   _fract              // frVarName
                             9870 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9871 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9872 ; 54   |#define FLOAT   float               // fVarName
                             9873 ; 55   |#define DBL     double              // dVarName
                             9874 ; 56   |#define ENUM    enum                // eVarName
                             9875 ; 57   |#define CMX     _complex            // cmxVarName
                             9876 ; 58   |typedef WORD UCS3;                   // 
                             9877 ; 59   |
                             9878 ; 60   |#define UINT16  unsigned short
                             9879 ; 61   |#define UINT8   unsigned char   
                             9880 ; 62   |#define UINT32  unsigned long
                             9881 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9882 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9883 ; 65   |#define WCHAR   UINT16
                             9884 ; 66   |
                             9885 ; 67   |//UINT128 is 16 bytes or 6 words
                             9886 ; 68   |typedef struct UINT128_3500 {   
                             9887 ; 69   |    int val[6];     
                             9888 ; 70   |} UINT128_3500;
                             9889 ; 71   |
                             9890 ; 72   |#define UINT128   UINT128_3500
                             9891 ; 73   |
                             9892 ; 74   |// Little endian word packed byte strings:   
                             9893 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9894 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9895 ; 77   |// Little endian word packed byte strings:   
                             9896 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9897 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9898 ; 80   |
                             9899 ; 81   |// Declare Memory Spaces To Use When Coding
                             9900 ; 82   |// A. Sector Buffers
                             9901 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9902 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9903 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9904 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9905 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9906 ; 88   |// B. Media DDI Memory
                             9907 ; 89   |#define MEDIA_DDI_MEM _Y
                             9908 ; 90   |
                             9909 ; 91   |
                             9910 ; 92   |
                             9911 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9912 ; 94   |// Examples of circular pointers:
                             9913 ; 95   |//    INT CIRC cpiVarName
                             9914 ; 96   |//    DWORD CIRC cpdwVarName
                             9915 ; 97   |
                             9916 ; 98   |#define RETCODE INT                 // rcVarName
                             9917 ; 99   |
                             9918 ; 100  |// generic bitfield structure
                             9919 ; 101  |struct Bitfield {
                             9920 ; 102  |    unsigned int B0  :1;
                             9921 ; 103  |    unsigned int B1  :1;
                             9922 ; 104  |    unsigned int B2  :1;
                             9923 ; 105  |    unsigned int B3  :1;
                             9924 ; 106  |    unsigned int B4  :1;
                             9925 ; 107  |    unsigned int B5  :1;
                             9926 ; 108  |    unsigned int B6  :1;
                             9927 ; 109  |    unsigned int B7  :1;
                             9928 ; 110  |    unsigned int B8  :1;
                             9929 ; 111  |    unsigned int B9  :1;
                             9930 ; 112  |    unsigned int B10 :1;
                             9931 ; 113  |    unsigned int B11 :1;
                             9932 ; 114  |    unsigned int B12 :1;
                             9933 ; 115  |    unsigned int B13 :1;
                             9934 ; 116  |    unsigned int B14 :1;
                             9935 ; 117  |    unsigned int B15 :1;
                             9936 ; 118  |    unsigned int B16 :1;
                             9937 ; 119  |    unsigned int B17 :1;
                             9938 ; 120  |    unsigned int B18 :1;
                             9939 ; 121  |    unsigned int B19 :1;
                             9940 ; 122  |    unsigned int B20 :1;
                             9941 ; 123  |    unsigned int B21 :1;
                             9942 ; 124  |    unsigned int B22 :1;
                             9943 ; 125  |    unsigned int B23 :1;
                             9944 ; 126  |};
                             9945 ; 127  |
                             9946 ; 128  |union BitInt {
                             9947 ; 129  |        struct Bitfield B;
                             9948 ; 130  |        int        I;
                             9949 ; 131  |};
                             9950 ; 132  |
                             9951 ; 133  |#define MAX_MSG_LENGTH 10
                             9952 ; 134  |struct CMessage
                             9953 ; 135  |{
                             9954 ; 136  |        unsigned int m_uLength;
                             9955 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9956 ; 138  |};
                             9957 ; 139  |
                             9958 ; 140  |typedef struct {
                             9959 ; 141  |    WORD m_wLength;
                             9960 ; 142  |    WORD m_wMessage;
                             9961 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9962 ; 144  |} Message;
                             9963 ; 145  |
                             9964 ; 146  |struct MessageQueueDescriptor
                             9965 ; 147  |{
                             9966 ; 148  |        int *m_pBase;
                             9967 ; 149  |        int m_iModulo;
                             9968 ; 150  |        int m_iSize;
                             9969 ; 151  |        int *m_pHead;
                             9970 ; 152  |        int *m_pTail;
                             9971 ; 153  |};
                             9972 ; 154  |
                             9973 ; 155  |struct ModuleEntry
                             9974 ; 156  |{
                             9975 ; 157  |    int m_iSignaledEventMask;
                             9976 ; 158  |    int m_iWaitEventMask;
                             9977 ; 159  |    int m_iResourceOfCode;
                             9978 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9979 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             9980 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9981 ; 163  |    int m_uTimeOutHigh;
                             9982 ; 164  |    int m_uTimeOutLow;
                             9983 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9984 ; 166  |};
                             9985 ; 167  |
                             9986 ; 168  |union WaitMask{
                             9987 ; 169  |    struct B{
                             9988 ; 170  |        unsigned int m_bNone     :1;
                             9989 ; 171  |        unsigned int m_bMessage  :1;
                             9990 ; 172  |        unsigned int m_bTimer    :1;
                             9991 ; 173  |        unsigned int m_bButton   :1;
                             9992 ; 174  |    } B;
                             9993 ; 175  |    int I;
                             9994 ; 176  |} ;
                             9995 ; 177  |
                             9996 ; 178  |
                             9997 ; 179  |struct Button {
                             9998 ; 180  |        WORD wButtonEvent;
                             9999 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10000 ; 182  |};
                            10001 ; 183  |
                            10002 ; 184  |struct Message {
                            10003 ; 185  |        WORD wMsgLength;
                            10004 ; 186  |        WORD wMsgCommand;
                            10005 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10006 ; 188  |};
                            10007 ; 189  |
                            10008 ; 190  |union EventTypes {
                            10009 ; 191  |        struct CMessage msg;
                            10010 ; 192  |        struct Button Button ;
                            10011 ; 193  |        struct Message Message;
                            10012 ; 194  |};
                            10013 ; 195  |
                            10014 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10015 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10016 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10017 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10018 ; 200  |
                            10019 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10020 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10021 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10022 ; 204  |
                            10023 ; 205  |#if DEBUG
                            10024 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10025 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10026 ; 208  |#else 
                            10027 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            10028 ; 210  |#define DebugBuildAssert(x)    
                            10029 ; 211  |#endif
                            10030 ; 212  |
                            10031 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10032 ; 214  |//  #pragma asm
                            10033 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10034 ; 216  |//  #pragma endasm
                            10035 ; 217  |
                            10036 ; 218  |
                            10037 ; 219  |#ifdef COLOR_262K
                            10038 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            10039 ; 221  |#elif defined(COLOR_65K)
                            10040 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            10041 ; 223  |#else
                            10042 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            10043 ; 225  |#endif
                            10044 ; 226  |    
                            10045 ; 227  |#endif // #ifndef _TYPES_H
                            10046 
                            10048 
                            10049 ; 29   |
                            10050 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            10051 ; 31   |////   I2C STMP Registers
                            10052 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            10053 ; 33   |
                            10054 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            10055 ; 35   |
                            10056 ; 36   |
                            10057 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            10058 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            10059 ; 39   |
                            10060 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            10061 ; 41   |
                            10062 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            10063 ; 43   |
                            10064 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            10065 ; 45   |
                            10066 ; 46   |typedef union               /* I2C Clock Divider Register */
                            10067 ; 47   |{
                            10068 ; 48   |    struct {
                            10069 ; 49   |        int                :1; 
                            10070 ; 50   |        unsigned FACT      :8;
                            10071 ; 51   |    } B;
                            10072 ; 52   |    int I;
                            10073 ; 53   |    unsigned U;
                            10074 ; 54   |} i2cdivr_type;
                            10075 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Registers        */
                            10076 ; 56   |
                            10077 ; 57   |
                            10078 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            10079 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            10080 ; 60   |
                            10081 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            10082 ; 62   |
                            10083 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            10084 ; 64   |
                            10085 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            10086 ; 66   |
                            10087 ; 67   |typedef union               /* I2C Data Register */
                            10088 ; 68   |{
                            10089 ; 69   |    struct {
                            10090 ; 70   |         unsigned DATA :24; 
                            10091 ; 71   |    } B;
                            10092 ; 72   |    int I;
                            10093 ; 73   |    unsigned U;
                            10094 ; 74   |} i2cdatr_type;
                            10095 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers (I2CDAT)      */
                            10096 ; 76   |
                            10097 ; 77   |
                            10098 ; 78   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10099 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            10100 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            10101 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            10102 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            10103 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            10104 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            10105 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            10106 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            10107 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            10108 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            10109 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            10110 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            10111 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            10112 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            10113 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            10114 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            10115 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            10116 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            10117 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            10118 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            10119 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            10120 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            10121 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            10122 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            10123 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            10124 ; 104  |
                            10125 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            10126 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            10127 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            10128 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            10129 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            10130 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            10131 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            10132 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            10133 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            10134 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            10135 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            10136 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            10137 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            10138 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            10139 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            10140 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            10141 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            10142 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            10143 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            10144 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            10145 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            10146 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            10147 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            10148 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            10149 ; 129  |
                            10150 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            10151 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            10152 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            10153 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            10154 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            10155 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            10156 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            10157 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            10158 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            10159 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            10160 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            10161 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            10162 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            10163 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            10164 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            10165 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            10166 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            10167 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            10168 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            10169 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            10170 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            10171 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            10172 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            10173 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            10174 ; 154  |
                            10175 ; 155  |typedef union               /* I2C Control Register         */
                            10176 ; 156  |{
                            10177 ; 157  |    struct {
                            10178 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            10179 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            10180 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            10181 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            10182 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            10183 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            10184 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            10185 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            10186 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            10187 ; 167  |       unsigned WL     :2; /* Word Length              */
                            10188 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            10189 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            10190 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            10191 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            10192 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            10193 ; 173  |        int LWORD       :1; /* Last Word                */
                            10194 ; 174  |        int SUBA        :1; /* Sub Address              */
                            10195 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            10196 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            10197 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            10198 ; 178  |    } B;
                            10199 ; 179  |    int I;
                            10200 ; 180  |    unsigned U;
                            10201 ; 181  |} i2ccsr_type;
                            10202 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status Register (I2CCSR) */
                            10203 ; 183  |
                            10204 ; 184  |#endif
                            10205 
                            10207 
                            10208 ; 24   |#include "regsi2s.h"
                            10209 
                            10211 
                            10212 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10213 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10214 ; 3    |// Filename: regsi2s.inc
                            10215 ; 4    |// Description: Register definitions for I2S interface
                            10216 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10217 ; 6    |// The following naming conventions are followed in this file.
                            10218 ; 7    |// All registers are named using the format...
                            10219 ; 8    |//     HW_<module>_<regname>
                            10220 ; 9    |// where <module> is the module name which can be any of the following...
                            10221 ; 10   |//     USB20
                            10222 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10223 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10224 ; 13   |// that module)
                            10225 ; 14   |// <regname> is the specific register within that module
                            10226 ; 15   |// We also define the following...
                            10227 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10228 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10229 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10230 ; 19   |// which does something else, and
                            10231 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10232 ; 21   |// which does something else.
                            10233 ; 22   |// Other rules
                            10234 ; 23   |//     All caps
                            10235 ; 24   |//     Numeric identifiers start at 0
                            10236 ; 25   |#if !(defined(regsi2sinc))
                            10237 ; 26   |#define regsi2sinc 1
                            10238 ; 27   |
                            10239 ; 28   |#include "types.h"
                            10240 
                            10242 
                            10243 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10244 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10245 ; 3    |//
                            10246 ; 4    |// Filename: types.h
                            10247 ; 5    |// Description: Standard data types
                            10248 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10249 ; 7    |
                            10250 ; 8    |#ifndef _TYPES_H
                            10251 ; 9    |#define _TYPES_H
                            10252 ; 10   |
                            10253 ; 11   |// TODO:  move this outta here!
                            10254 ; 12   |#if !defined(NOERROR)
                            10255 ; 13   |#define NOERROR 0
                            10256 ; 14   |#define SUCCESS 0
                            10257 ; 15   |#endif 
                            10258 ; 16   |#if !defined(SUCCESS)
                            10259 ; 17   |#define SUCCESS  0
                            10260 ; 18   |#endif
                            10261 ; 19   |#if !defined(ERROR)
                            10262 ; 20   |#define ERROR   -1
                            10263 ; 21   |#endif
                            10264 ; 22   |#if !defined(FALSE)
                            10265 ; 23   |#define FALSE 0
                            10266 ; 24   |#endif
                            10267 ; 25   |#if !defined(TRUE)
                            10268 ; 26   |#define TRUE  1
                            10269 ; 27   |#endif
                            10270 ; 28   |
                            10271 ; 29   |#if !defined(NULL)
                            10272 ; 30   |#define NULL 0
                            10273 ; 31   |#endif
                            10274 ; 32   |
                            10275 ; 33   |#define MAX_INT     0x7FFFFF
                            10276 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10277 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10278 ; 36   |#define MAX_ULONG   (-1) 
                            10279 ; 37   |
                            10280 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10281 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10282 ; 40   |
                            10283 ; 41   |
                            10284 ; 42   |#define BYTE    unsigned char       // btVarName
                            10285 ; 43   |#define CHAR    signed char         // cVarName
                            10286 ; 44   |#define USHORT  unsigned short      // usVarName
                            10287 ; 45   |#define SHORT   unsigned short      // sVarName
                            10288 ; 46   |#define WORD    unsigned int        // wVarName
                            10289 ; 47   |#define INT     signed int          // iVarName
                            10290 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10291 ; 49   |#define LONG    signed long         // lVarName
                            10292 ; 50   |#define BOOL    unsigned int        // bVarName
                            10293 ; 51   |#define FRACT   _fract              // frVarName
                            10294 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10295 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10296 ; 54   |#define FLOAT   float               // fVarName
                            10297 ; 55   |#define DBL     double              // dVarName
                            10298 ; 56   |#define ENUM    enum                // eVarName
                            10299 ; 57   |#define CMX     _complex            // cmxVarName
                            10300 ; 58   |typedef WORD UCS3;                   // 
                            10301 ; 59   |
                            10302 ; 60   |#define UINT16  unsigned short
                            10303 ; 61   |#define UINT8   unsigned char   
                            10304 ; 62   |#define UINT32  unsigned long
                            10305 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10306 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10307 ; 65   |#define WCHAR   UINT16
                            10308 ; 66   |
                            10309 ; 67   |//UINT128 is 16 bytes or 6 words
                            10310 ; 68   |typedef struct UINT128_3500 {   
                            10311 ; 69   |    int val[6];     
                            10312 ; 70   |} UINT128_3500;
                            10313 ; 71   |
                            10314 ; 72   |#define UINT128   UINT128_3500
                            10315 ; 73   |
                            10316 ; 74   |// Little endian word packed byte strings:   
                            10317 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10318 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10319 ; 77   |// Little endian word packed byte strings:   
                            10320 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10321 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10322 ; 80   |
                            10323 ; 81   |// Declare Memory Spaces To Use When Coding
                            10324 ; 82   |// A. Sector Buffers
                            10325 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10326 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10327 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10328 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10329 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10330 ; 88   |// B. Media DDI Memory
                            10331 ; 89   |#define MEDIA_DDI_MEM _Y
                            10332 ; 90   |
                            10333 ; 91   |
                            10334 ; 92   |
                            10335 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10336 ; 94   |// Examples of circular pointers:
                            10337 ; 95   |//    INT CIRC cpiVarName
                            10338 ; 96   |//    DWORD CIRC cpdwVarName
                            10339 ; 97   |
                            10340 ; 98   |#define RETCODE INT                 // rcVarName
                            10341 ; 99   |
                            10342 ; 100  |// generic bitfield structure
                            10343 ; 101  |struct Bitfield {
                            10344 ; 102  |    unsigned int B0  :1;
                            10345 ; 103  |    unsigned int B1  :1;
                            10346 ; 104  |    unsigned int B2  :1;
                            10347 ; 105  |    unsigned int B3  :1;
                            10348 ; 106  |    unsigned int B4  :1;
                            10349 ; 107  |    unsigned int B5  :1;
                            10350 ; 108  |    unsigned int B6  :1;
                            10351 ; 109  |    unsigned int B7  :1;
                            10352 ; 110  |    unsigned int B8  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10353 ; 111  |    unsigned int B9  :1;
                            10354 ; 112  |    unsigned int B10 :1;
                            10355 ; 113  |    unsigned int B11 :1;
                            10356 ; 114  |    unsigned int B12 :1;
                            10357 ; 115  |    unsigned int B13 :1;
                            10358 ; 116  |    unsigned int B14 :1;
                            10359 ; 117  |    unsigned int B15 :1;
                            10360 ; 118  |    unsigned int B16 :1;
                            10361 ; 119  |    unsigned int B17 :1;
                            10362 ; 120  |    unsigned int B18 :1;
                            10363 ; 121  |    unsigned int B19 :1;
                            10364 ; 122  |    unsigned int B20 :1;
                            10365 ; 123  |    unsigned int B21 :1;
                            10366 ; 124  |    unsigned int B22 :1;
                            10367 ; 125  |    unsigned int B23 :1;
                            10368 ; 126  |};
                            10369 ; 127  |
                            10370 ; 128  |union BitInt {
                            10371 ; 129  |        struct Bitfield B;
                            10372 ; 130  |        int        I;
                            10373 ; 131  |};
                            10374 ; 132  |
                            10375 ; 133  |#define MAX_MSG_LENGTH 10
                            10376 ; 134  |struct CMessage
                            10377 ; 135  |{
                            10378 ; 136  |        unsigned int m_uLength;
                            10379 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10380 ; 138  |};
                            10381 ; 139  |
                            10382 ; 140  |typedef struct {
                            10383 ; 141  |    WORD m_wLength;
                            10384 ; 142  |    WORD m_wMessage;
                            10385 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10386 ; 144  |} Message;
                            10387 ; 145  |
                            10388 ; 146  |struct MessageQueueDescriptor
                            10389 ; 147  |{
                            10390 ; 148  |        int *m_pBase;
                            10391 ; 149  |        int m_iModulo;
                            10392 ; 150  |        int m_iSize;
                            10393 ; 151  |        int *m_pHead;
                            10394 ; 152  |        int *m_pTail;
                            10395 ; 153  |};
                            10396 ; 154  |
                            10397 ; 155  |struct ModuleEntry
                            10398 ; 156  |{
                            10399 ; 157  |    int m_iSignaledEventMask;
                            10400 ; 158  |    int m_iWaitEventMask;
                            10401 ; 159  |    int m_iResourceOfCode;
                            10402 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10403 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            10404 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10405 ; 163  |    int m_uTimeOutHigh;
                            10406 ; 164  |    int m_uTimeOutLow;
                            10407 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10408 ; 166  |};
                            10409 ; 167  |
                            10410 ; 168  |union WaitMask{
                            10411 ; 169  |    struct B{
                            10412 ; 170  |        unsigned int m_bNone     :1;
                            10413 ; 171  |        unsigned int m_bMessage  :1;
                            10414 ; 172  |        unsigned int m_bTimer    :1;
                            10415 ; 173  |        unsigned int m_bButton   :1;
                            10416 ; 174  |    } B;
                            10417 ; 175  |    int I;
                            10418 ; 176  |} ;
                            10419 ; 177  |
                            10420 ; 178  |
                            10421 ; 179  |struct Button {
                            10422 ; 180  |        WORD wButtonEvent;
                            10423 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10424 ; 182  |};
                            10425 ; 183  |
                            10426 ; 184  |struct Message {
                            10427 ; 185  |        WORD wMsgLength;
                            10428 ; 186  |        WORD wMsgCommand;
                            10429 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10430 ; 188  |};
                            10431 ; 189  |
                            10432 ; 190  |union EventTypes {
                            10433 ; 191  |        struct CMessage msg;
                            10434 ; 192  |        struct Button Button ;
                            10435 ; 193  |        struct Message Message;
                            10436 ; 194  |};
                            10437 ; 195  |
                            10438 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10439 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10440 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10441 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10442 ; 200  |
                            10443 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10444 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10445 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10446 ; 204  |
                            10447 ; 205  |#if DEBUG
                            10448 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10449 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10450 ; 208  |#else 
                            10451 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            10452 ; 210  |#define DebugBuildAssert(x)    
                            10453 ; 211  |#endif
                            10454 ; 212  |
                            10455 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10456 ; 214  |//  #pragma asm
                            10457 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10458 ; 216  |//  #pragma endasm
                            10459 ; 217  |
                            10460 ; 218  |
                            10461 ; 219  |#ifdef COLOR_262K
                            10462 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            10463 ; 221  |#elif defined(COLOR_65K)
                            10464 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            10465 ; 223  |#else
                            10466 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            10467 ; 225  |#endif
                            10468 ; 226  |    
                            10469 ; 227  |#endif // #ifndef _TYPES_H
                            10470 
                            10472 
                            10473 ; 29   |
                            10474 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            10475 ; 31   |////  I2S Registers (SAI)
                            10476 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            10477 ; 33   |
                            10478 ; 34   |
                            10479 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            10480 ; 36   |
                            10481 ; 37   |
                            10482 ; 38   |
                            10483 ; 39   |
                            10484 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            10485 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            10486 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            10487 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            10488 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            10489 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            10490 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            10491 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            10492 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            10493 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            10494 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            10495 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            10496 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            10497 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            10498 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            10499 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            10500 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            10501 ; 57   |
                            10502 ; 58   |
                            10503 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            10504 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            10505 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            10506 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            10507 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            10508 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            10509 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            10510 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            10511 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            10512 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            10513 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            10514 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            10515 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            10516 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            10517 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            10518 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            10519 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            10520 ; 76   |
                            10521 ; 77   |
                            10522 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            10523 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            10524 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            10525 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            10526 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                            10527 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            10528 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            10529 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            10530 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            10531 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            10532 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            10533 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            10534 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                            10535 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            10536 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            10537 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                            10538 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                            10539 ; 95   |
                            10540 ; 96   |
                            10541 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            10542 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            10543 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            10544 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            10545 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            10546 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            10547 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            10548 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            10549 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            10550 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            10551 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            10552 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            10553 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            10554 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            10555 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            10556 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            10557 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            10558 ; 114  |
                            10559 ; 115  |typedef union
                            10560 ; 116  |{
                            10561 ; 117  |    struct {
                            10562 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            10563 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            10564 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            10565 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            10566 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            10567 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            10568 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            10569 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            10570 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            10571 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            10572 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                            10573 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            10574 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            10575 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            10576 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            10577 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            10578 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            10579 ; 135  |    } B;
                            10580 ; 136  |    int I;
                            10581 ; 137  |    unsigned U;
                            10582 ; 138  |} saircsr_type;
                            10583 ; 139  |
                            10584 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive CSR         */
                            10585 ; 141  |
                            10586 ; 142  |typedef union
                            10587 ; 143  |{
                            10588 ; 144  |    struct {
                            10589 ; 145  |        unsigned SAI :24;
                            10590 ; 146  |    } B;
                            10591 ; 147  |    int I;
                            10592 ; 148  |    unsigned U;
                            10593 ; 149  |} saixr_type;
                            10594 ; 150  |
                            10595 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received data reg 0 */
                            10596 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received data reg 1 */
                            10597 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received data reg 2 */
                            10598 ; 154  |
                            10599 ; 155  |
                            10600 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            10601 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            10602 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            10603 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            10604 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10605 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            10606 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            10607 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            10608 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            10609 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            10610 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            10611 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            10612 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            10613 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            10614 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            10615 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            10616 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            10617 ; 173  |
                            10618 ; 174  |
                            10619 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            10620 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            10621 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            10622 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            10623 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            10624 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            10625 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            10626 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            10627 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            10628 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            10629 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            10630 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            10631 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            10632 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            10633 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            10634 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            10635 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            10636 ; 192  |
                            10637 ; 193  |
                            10638 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            10639 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            10640 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            10641 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            10642 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                            10643 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            10644 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            10645 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            10646 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            10647 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            10648 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            10649 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            10650 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                            10651 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            10652 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            10653 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                            10654 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                            10655 ; 211  |
                            10656 ; 212  |
                            10657 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            10658 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            10659 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            10660 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            10661 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            10662 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            10663 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            10664 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            10665 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            10666 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            10667 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            10668 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            10669 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            10670 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            10671 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            10672 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            10673 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            10674 ; 230  |
                            10675 ; 231  |
                            10676 ; 232  |typedef union
                            10677 ; 233  |{
                            10678 ; 234  |    struct {
                            10679 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            10680 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            10681 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            10682 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            10683 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            10684 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            10685 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction 
                            10686 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            10687 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            10688 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            10689 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justification
                            10690 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            10691 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            10692 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            10693 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            10694 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            10695 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            10696 ; 252  |    } B;
                            10697 ; 253  |    int I;
                            10698 ; 254  |    unsigned U;
                            10699 ; 255  |} saitcsr_type;
                            10700 ; 256  |
                            10701 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR      */
                            10702 ; 258  |
                            10703 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit data reg 0 */
                            10704 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit data reg 1 */
                            10705 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit data reg 2 */
                            10706 ; 262  |
                            10707 ; 263  |#endif
                            10708 
                            10710 
                            10711 ; 25   |#include "regsicoll.h"
                            10712 
                            10714 
                            10715 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            10716 ; 2    |#define __REGS_ICOLL_INC 1
                            10717 ; 3    |
                            10718 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10719 ; 5    |//  Interrupt Collector Registers
                            10720 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10721 ; 7    |
                            10722 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            10723 ; 9    |
                            10724 ; 10   |
                            10725 ; 11   |
                            10726 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            10727 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            10728 ; 14   |
                            10729 ; 15   |typedef union
                            10730 ; 16   |{
                            10731 ; 17   |    struct {
                            10732 ; 18   |        int SEN0        :1;
                            10733 ; 19   |        int SEN1        :1;
                            10734 ; 20   |        int SEN2        :1;
                            10735 ; 21   |        int SEN3        :1;
                            10736 ; 22   |        int SEN4        :1;
                            10737 ; 23   |        int SEN5        :1;
                            10738 ; 24   |        int SEN6        :1;
                            10739 ; 25   |        int SEN7        :1;
                            10740 ; 26   |        int SEN8        :1;
                            10741 ; 27   |        int SEN9        :1;
                            10742 ; 28   |        int SEN10       :1;
                            10743 ; 29   |        int SEN11       :1;
                            10744 ; 30   |        int SEN12       :1;
                            10745 ; 31   |        int SEN13       :1;
                            10746 ; 32   |        int SEN14       :1;
                            10747 ; 33   |        int SEN15       :1;
                            10748 ; 34   |        int SEN16       :1;
                            10749 ; 35   |        int SEN17       :1;
                            10750 ; 36   |        int SEN18       :1;
                            10751 ; 37   |        int SEN19       :1;
                            10752 ; 38   |        int SEN20       :1;
                            10753 ; 39   |        int SEN21       :1;
                            10754 ; 40   |        int SEN22       :1;
                            10755 ; 41   |        int SEN23       :1;
                            10756 ; 42   |    } B;
                            10757 ; 43   |    int I;
                            10758 ; 44   |} iclenable0_type;
                            10759 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt Priority Register Core   */
                            10760 ; 46   |
                            10761 ; 47   |
                            10762 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            10763 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            10764 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            10765 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            10766 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            10767 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            10768 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            10769 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            10770 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            10771 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            10772 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            10773 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            10774 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            10775 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            10776 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            10777 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            10778 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            10779 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            10780 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            10781 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            10782 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            10783 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            10784 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            10785 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            10786 ; 72   |
                            10787 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            10788 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            10789 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            10790 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            10791 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            10792 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            10793 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            10794 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            10795 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            10796 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            10797 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            10798 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            10799 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            10800 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            10801 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            10802 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            10803 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            10804 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            10805 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            10806 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            10807 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            10808 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            10809 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            10810 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            10811 ; 97   |
                            10812 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            10813 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            10814 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            10815 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            10816 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            10817 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            10818 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            10819 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            10820 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            10821 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            10822 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            10823 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            10824 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            10825 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            10826 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            10827 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            10828 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            10829 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            10830 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            10831 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            10832 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            10833 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            10834 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            10835 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            10836 ; 122  |
                            10837 ; 123  |
                            10838 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            10839 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            10840 ; 126  |typedef union
                            10841 ; 127  |{
                            10842 ; 128  |    struct {
                            10843 ; 129  |        
                            10844 ; 130  |        int SEN24       :1;
                            10845 ; 131  |        int SEN25       :1;
                            10846 ; 132  |        int SEN26       :1;
                            10847 ; 133  |        int SEN27       :1;
                            10848 ; 134  |        int SEN28       :1;
                            10849 ; 135  |        int SEN29       :1;
                            10850 ; 136  |        int SEN30       :1;
                            10851 ; 137  |        int SEN31       :1;
                            10852 ; 138  |        int SEN32       :1;
                            10853 ; 139  |        int SEN33       :1;
                            10854 ; 140  |    } B;
                            10855 ; 141  |    int I;
                            10856 ; 142  |} iclenable1_type;
                            10857 ; 143  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10858 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interrupt Priority Register Core    */
                            10859 ; 145  |
                            10860 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            10861 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            10862 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            10863 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            10864 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            10865 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            10866 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            10867 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            10868 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            10869 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            10870 ; 156  |
                            10871 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            10872 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            10873 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            10874 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            10875 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            10876 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            10877 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            10878 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            10879 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            10880 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            10881 ; 167  |
                            10882 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            10883 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            10884 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            10885 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            10886 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            10887 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            10888 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            10889 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            10890 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            10891 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            10892 ; 178  |
                            10893 ; 179  |
                            10894 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            10895 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            10896 ; 182  |typedef union
                            10897 ; 183  |{
                            10898 ; 184  |    struct {
                            10899 ; 185  |        int SST0        :1;
                            10900 ; 186  |        int SST1        :1;
                            10901 ; 187  |        int SST2        :1;
                            10902 ; 188  |        int SST3        :1;
                            10903 ; 189  |        int SST4        :1;
                            10904 ; 190  |        int SST5        :1;
                            10905 ; 191  |        int SST6        :1;
                            10906 ; 192  |        int SST7        :1;
                            10907 ; 193  |        int SST8        :1;
                            10908 ; 194  |        int SST9        :1;
                            10909 ; 195  |        int SST10       :1;
                            10910 ; 196  |        int SST11       :1;
                            10911 ; 197  |        int SST12       :1;
                            10912 ; 198  |        int SST13       :1;
                            10913 ; 199  |        int SST14       :1;
                            10914 ; 200  |        int SST15       :1;
                            10915 ; 201  |        int SST16       :1;
                            10916 ; 202  |        int SST17       :1;
                            10917 ; 203  |        int SST18       :1;
                            10918 ; 204  |        int SST19       :1;
                            10919 ; 205  |        int SST20       :1;
                            10920 ; 206  |        int SST21       :1;
                            10921 ; 207  |        int SST22       :1;
                            10922 ; 208  |        int SST23       :1;
                            10923 ; 209  |    } B;
                            10924 ; 210  |    int I;
                            10925 ; 211  |} iclstatus0_type;
                            10926 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interrupt Priority Register Core */
                            10927 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            10928 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            10929 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            10930 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            10931 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            10932 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            10933 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            10934 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            10935 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            10936 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            10937 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            10938 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            10939 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            10940 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            10941 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            10942 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            10943 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            10944 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            10945 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            10946 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            10947 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            10948 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            10949 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            10950 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            10951 ; 237  |
                            10952 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            10953 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            10954 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            10955 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            10956 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            10957 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            10958 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            10959 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            10960 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            10961 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            10962 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            10963 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            10964 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            10965 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            10966 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            10967 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            10968 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            10969 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            10970 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            10971 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            10972 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            10973 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            10974 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            10975 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            10976 ; 262  |
                            10977 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            10978 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            10979 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            10980 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            10981 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            10982 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            10983 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            10984 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            10985 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            10986 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            10987 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            10988 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            10989 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            10990 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            10991 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            10992 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            10993 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            10994 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            10995 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            10996 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            10997 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            10998 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            10999 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            11000 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            11001 ; 287  |
                            11002 ; 288  |
                            11003 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            11004 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            11005 ; 291  |typedef union
                            11006 ; 292  |{
                            11007 ; 293  |    struct {
                            11008 ; 294  |        int SST24       :1;
                            11009 ; 295  |        int SST25       :1;
                            11010 ; 296  |        int SST26       :1;
                            11011 ; 297  |        int SST27       :1;
                            11012 ; 298  |        int SST28       :1;
                            11013 ; 299  |        int SST29       :1;
                            11014 ; 300  |        int SST30       :1;
                            11015 ; 301  |        int SST31       :1;
                            11016 ; 302  |        int SST32       :1;
                            11017 ; 303  |        int SST33       :1;
                            11018 ; 304  |    } B;
                            11019 ; 305  |    int I;
                            11020 ; 306  |} iclstatus1_type;
                            11021 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interrupt Priority Register Core */
                            11022 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            11023 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            11024 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            11025 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            11026 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            11027 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            11028 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            11029 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            11030 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            11031 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            11032 ; 318  |
                            11033 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            11034 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            11035 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            11036 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            11037 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            11038 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            11039 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            11040 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            11041 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            11042 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            11043 ; 329  |
                            11044 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            11045 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            11046 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            11047 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            11048 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            11049 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            11050 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            11051 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            11052 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            11053 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            11054 ; 340  |
                            11055 ; 341  |
                            11056 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            11057 ; 343  |//  Interrupt Collector Priority Defs
                            11058 ; 344  |typedef union
                            11059 ; 345  |{
                            11060 ; 346  |    struct {
                            11061 ; 347  |        unsigned S0P    :3;
                            11062 ; 348  |        unsigned S1P    :3;
                            11063 ; 349  |        unsigned S2P    :3;
                            11064 ; 350  |        unsigned S3P    :3;
                            11065 ; 351  |        unsigned S4P    :3;
                            11066 ; 352  |        unsigned S5P    :3;
                            11067 ; 353  |        unsigned S6P    :3;
                            11068 ; 354  |        unsigned S7P    :3;
                            11069 ; 355  |    } B;
                            11070 ; 356  |    int I;
                            11071 ; 357  |
                            11072 ; 358  |} iclprior0_type;
                            11073 ; 359  |
                            11074 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrupt Collector Register 0 Priority   */
                            11075 ; 361  |
                            11076 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            11077 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            11078 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            11079 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            11080 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            11081 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            11082 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            11083 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            11084 ; 370  |
                            11085 ; 371  |
                            11086 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            11087 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            11088 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            11089 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            11090 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            11091 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            11092 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            11093 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            11094 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            11095 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            11096 ; 382  |
                            11097 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            11098 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            11099 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            11100 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            11101 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            11102 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            11103 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            11104 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            11105 ; 391  |
                            11106 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            11107 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            11108 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11109 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            11110 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            11111 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            11112 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            11113 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            11114 ; 400  |
                            11115 ; 401  |
                            11116 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            11117 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            11118 ; 404  |typedef union
                            11119 ; 405  |{
                            11120 ; 406  |    struct {
                            11121 ; 407  |        unsigned S8P    :3;
                            11122 ; 408  |        unsigned S9P    :3;
                            11123 ; 409  |        unsigned S10P   :3;
                            11124 ; 410  |        unsigned S11P   :3;
                            11125 ; 411  |        unsigned S12P   :3;
                            11126 ; 412  |        unsigned S13P   :3;
                            11127 ; 413  |        unsigned S14P   :3;
                            11128 ; 414  |        unsigned S15P   :3;
                            11129 ; 415  |    } B;
                            11130 ; 416  |    int I;
                            11131 ; 417  |} iclprior1_type;
                            11132 ; 418  |
                            11133 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrupt Collector Register 1 Priority   */
                            11134 ; 420  |
                            11135 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            11136 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            11137 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            11138 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            11139 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            11140 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            11141 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            11142 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            11143 ; 429  |
                            11144 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            11145 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            11146 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            11147 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            11148 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            11149 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            11150 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            11151 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            11152 ; 438  |
                            11153 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            11154 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            11155 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            11156 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            11157 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            11158 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            11159 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            11160 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            11161 ; 447  |
                            11162 ; 448  |
                            11163 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            11164 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            11165 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            11166 ; 452  |{
                            11167 ; 453  |    struct {
                            11168 ; 454  |        unsigned S16P   :3;
                            11169 ; 455  |        unsigned S17P   :3;
                            11170 ; 456  |        unsigned S18P   :3;
                            11171 ; 457  |        unsigned S19P   :3;
                            11172 ; 458  |        unsigned S20P   :3;
                            11173 ; 459  |        unsigned S21P   :3;
                            11174 ; 460  |        unsigned S22P   :3;
                            11175 ; 461  |        unsigned S23P   :3;
                            11176 ; 462  |    } B;
                            11177 ; 463  |    int I;
                            11178 ; 464  |} iclprior2_type;
                            11179 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrupt Collector Register 2 Priority   */
                            11180 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            11181 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            11182 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            11183 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            11184 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            11185 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            11186 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            11187 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            11188 ; 474  |
                            11189 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            11190 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            11191 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            11192 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            11193 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            11194 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            11195 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            11196 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            11197 ; 483  |
                            11198 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            11199 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            11200 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            11201 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            11202 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            11203 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            11204 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            11205 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            11206 ; 492  |
                            11207 ; 493  |
                            11208 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            11209 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            11210 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            11211 ; 497  |{
                            11212 ; 498  |    struct {
                            11213 ; 499  |        unsigned S24P   :3;
                            11214 ; 500  |        unsigned S25P   :3;
                            11215 ; 501  |        unsigned S26P   :3;
                            11216 ; 502  |        unsigned S27P   :3;
                            11217 ; 503  |        unsigned S28P   :3;
                            11218 ; 504  |        unsigned S29P   :3;
                            11219 ; 505  |        unsigned S30P   :3;
                            11220 ; 506  |        unsigned S31P   :3;
                            11221 ; 507  |    } B;
                            11222 ; 508  |    int I;
                            11223 ; 509  |} iclprior3_type;
                            11224 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrupt Collector Register 3 Priority   */
                            11225 ; 511  |
                            11226 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            11227 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            11228 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            11229 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            11230 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            11231 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            11232 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            11233 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            11234 ; 520  |
                            11235 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            11236 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            11237 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            11238 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            11239 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            11240 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            11241 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            11242 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            11243 ; 529  |
                            11244 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            11245 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            11246 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            11247 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            11248 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            11249 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            11250 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            11251 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            11252 ; 538  |
                            11253 ; 539  |
                            11254 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            11255 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            11256 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            11257 ; 543  |{
                            11258 ; 544  |    struct {
                            11259 ; 545  |        unsigned S32P   :3;
                            11260 ; 546  |        unsigned S33P   :3;
                            11261 ; 547  |    } B;
                            11262 ; 548  |    int I;
                            11263 ; 549  |} iclprior4_type;
                            11264 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt Collector Register 4 Priority   */
                            11265 ; 551  |
                            11266 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            11267 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            11268 ; 554  |
                            11269 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            11270 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            11271 ; 557  |
                            11272 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            11273 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            11274 ; 560  |
                            11275 ; 561  |
                            11276 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            11277 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            11278 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            11279 ; 565  |{
                            11280 ; 566  |    struct {
                            11281 ; 567  |        unsigned S0S    :2;
                            11282 ; 568  |        unsigned S1S    :2;
                            11283 ; 569  |        unsigned S2S    :2;
                            11284 ; 570  |        unsigned S3S    :2;
                            11285 ; 571  |        unsigned S4S    :2;
                            11286 ; 572  |        unsigned S5S    :2;
                            11287 ; 573  |        unsigned S6S    :2;
                            11288 ; 574  |        unsigned S7S    :2;
                            11289 ; 575  |        unsigned S8S    :2;
                            11290 ; 576  |        unsigned S9S    :2;
                            11291 ; 577  |        unsigned S10S   :2;
                            11292 ; 578  |        unsigned S11S   :2;
                            11293 ; 579  |    } B;
                            11294 ; 580  |    int I;
                            11295 ; 581  |} iclsteer0_type;
                            11296 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrupt Collector Steering Register 0   */
                            11297 ; 583  |
                            11298 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            11299 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            11300 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            11301 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            11302 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            11303 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            11304 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            11305 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            11306 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            11307 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            11308 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            11309 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            11310 ; 596  |
                            11311 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            11312 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            11313 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            11314 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            11315 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            11316 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            11317 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            11318 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            11319 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            11320 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            11321 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            11322 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            11323 ; 609  |
                            11324 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            11325 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            11326 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            11327 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            11328 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            11329 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            11330 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            11331 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            11332 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            11333 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            11334 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            11335 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            11336 ; 622  |
                            11337 ; 623  |
                            11338 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            11339 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            11340 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            11341 ; 627  |{
                            11342 ; 628  |    struct {
                            11343 ; 629  |        unsigned S12S   :2;
                            11344 ; 630  |        unsigned S13S   :2;
                            11345 ; 631  |        unsigned S14S   :2;
                            11346 ; 632  |        unsigned S15S   :2;
                            11347 ; 633  |        unsigned S16S   :2;
                            11348 ; 634  |        unsigned S17S   :2;
                            11349 ; 635  |        unsigned S18S   :2;
                            11350 ; 636  |        unsigned S19S   :2;
                            11351 ; 637  |        unsigned S20S   :2;
                            11352 ; 638  |        unsigned S21S   :2;
                            11353 ; 639  |        unsigned S22S   :2;
                            11354 ; 640  |        unsigned S23S   :2;
                            11355 ; 641  |    } B;
                            11356 ; 642  |    int I;
                            11357 ; 643  |} iclsteer1_type;
                            11358 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrupt Collector Steering Register 1   */
                            11359 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11360 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            11361 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            11362 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            11363 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            11364 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            11365 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            11366 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            11367 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            11368 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            11369 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            11370 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            11371 ; 657  |
                            11372 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            11373 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            11374 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            11375 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            11376 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            11377 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            11378 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            11379 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            11380 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            11381 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            11382 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            11383 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            11384 ; 670  |
                            11385 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            11386 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            11387 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            11388 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            11389 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            11390 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            11391 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            11392 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            11393 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            11394 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            11395 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            11396 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            11397 ; 683  |
                            11398 ; 684  |
                            11399 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            11400 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            11401 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            11402 ; 688  |{
                            11403 ; 689  |    struct {
                            11404 ; 690  |        unsigned S24S   :2;
                            11405 ; 691  |        unsigned S25S   :2;
                            11406 ; 692  |        unsigned S26S   :2;
                            11407 ; 693  |        unsigned S27S   :2;
                            11408 ; 694  |        unsigned S28S   :2;
                            11409 ; 695  |        unsigned S29S   :2;
                            11410 ; 696  |        unsigned S30S   :2;
                            11411 ; 697  |        unsigned S31S   :2;
                            11412 ; 698  |        unsigned S32S   :2;
                            11413 ; 699  |        unsigned S33S   :2;
                            11414 ; 700  |    } B;
                            11415 ; 701  |    int I;
                            11416 ; 702  |} iclsteer2_type;
                            11417 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interrupt Collector Steering Register 2  */
                            11418 ; 704  |
                            11419 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            11420 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            11421 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            11422 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            11423 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            11424 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            11425 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            11426 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            11427 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            11428 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            11429 ; 715  |
                            11430 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            11431 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            11432 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            11433 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            11434 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            11435 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            11436 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            11437 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            11438 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            11439 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            11440 ; 726  |
                            11441 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            11442 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            11443 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            11444 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            11445 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            11446 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            11447 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            11448 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            11449 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            11450 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            11451 ; 737  |
                            11452 ; 738  |
                            11453 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            11454 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            11455 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            11456 ; 742  |{
                            11457 ; 743  |    struct {
                            11458 ; 744  |        int S0FV        :1;
                            11459 ; 745  |        int S1FV        :1;
                            11460 ; 746  |        int S2FV        :1;
                            11461 ; 747  |        int S3FV        :1;
                            11462 ; 748  |        int S4FV        :1;
                            11463 ; 749  |        int S5FV        :1;
                            11464 ; 750  |        int S6FV        :1;
                            11465 ; 751  |        int S7FV        :1;
                            11466 ; 752  |        int S8FV        :1;
                            11467 ; 753  |        int S9FV        :1;
                            11468 ; 754  |        int S10FV       :1;
                            11469 ; 755  |        int S11FV       :1;
                            11470 ; 756  |        int S12FV       :1;
                            11471 ; 757  |        int S13FV       :1;
                            11472 ; 758  |        int S14FV       :1;
                            11473 ; 759  |        int S15FV       :1;
                            11474 ; 760  |        int S16FV       :1;
                            11475 ; 761  |        int S17FV       :1;
                            11476 ; 762  |        int S18FV       :1;
                            11477 ; 763  |        int S19FV       :1;
                            11478 ; 764  |        int S20FV       :1;
                            11479 ; 765  |        int S21FV       :1;
                            11480 ; 766  |        int S22FV       :1;
                            11481 ; 767  |        int S23FV       :1;
                            11482 ; 768  |    } B;
                            11483 ; 769  |    int I;
                            11484 ; 770  |} iclforce0_type;
                            11485 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interrupt Collector Debug Force Register 0   */
                            11486 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            11487 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            11488 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            11489 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            11490 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            11491 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            11492 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            11493 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            11494 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            11495 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            11496 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            11497 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            11498 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            11499 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            11500 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            11501 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            11502 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            11503 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            11504 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            11505 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            11506 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            11507 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            11508 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            11509 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            11510 ; 796  |
                            11511 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            11512 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            11513 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            11514 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            11515 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            11516 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            11517 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            11518 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            11519 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            11520 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            11521 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            11522 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            11523 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            11524 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            11525 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            11526 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            11527 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            11528 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            11529 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            11530 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            11531 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            11532 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            11533 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            11534 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            11535 ; 821  |
                            11536 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            11537 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            11538 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            11539 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            11540 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            11541 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            11542 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            11543 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            11544 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            11545 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            11546 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            11547 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            11548 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            11549 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            11550 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            11551 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            11552 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            11553 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            11554 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            11555 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            11556 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            11557 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            11558 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            11559 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            11560 ; 846  |
                            11561 ; 847  |
                            11562 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            11563 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            11564 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            11565 ; 851  |{
                            11566 ; 852  |    struct {
                            11567 ; 853  |        int S24FV       :1;
                            11568 ; 854  |        int S25FV       :1;
                            11569 ; 855  |        int S26FV       :1;
                            11570 ; 856  |        int S27FV       :1;
                            11571 ; 857  |        int S28FV       :1;
                            11572 ; 858  |        int S29FV       :1;
                            11573 ; 859  |        int S30FV       :1;
                            11574 ; 860  |        int S31FV       :1;
                            11575 ; 861  |        int S32FV       :1;
                            11576 ; 862  |        int S33FV       :1;
                            11577 ; 863  |    } B;
                            11578 ; 864  |    int I;
                            11579 ; 865  |} iclforce1_type;
                            11580 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interrupt Collector Debug Force Register 1   */
                            11581 ; 867  |
                            11582 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            11583 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            11584 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            11585 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            11586 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            11587 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            11588 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            11589 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            11590 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            11591 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            11592 ; 878  |
                            11593 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            11594 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            11595 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            11596 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            11597 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            11598 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            11599 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            11600 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            11601 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            11602 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            11603 ; 889  |
                            11604 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            11605 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            11606 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            11607 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            11608 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            11609 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            11610 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11611 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            11612 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            11613 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            11614 ; 900  |
                            11615 ; 901  |
                            11616 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            11617 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            11618 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            11619 ; 905  |{
                            11620 ; 906  |    struct {
                            11621 ; 907  |        int S0FE        :1;
                            11622 ; 908  |        int S1FE        :1;
                            11623 ; 909  |        int S2FE        :1;
                            11624 ; 910  |        int S3FE        :1;
                            11625 ; 911  |        int S4FE        :1;
                            11626 ; 912  |        int S5FE        :1;
                            11627 ; 913  |        int S6FE        :1;
                            11628 ; 914  |        int S7FE        :1;
                            11629 ; 915  |        int S8FE        :1;
                            11630 ; 916  |        int S9FE        :1;
                            11631 ; 917  |        int S10FE       :1;
                            11632 ; 918  |        int S11FE       :1;
                            11633 ; 919  |        int S12FE       :1;
                            11634 ; 920  |        int S13FE       :1;
                            11635 ; 921  |        int S14FE       :1;
                            11636 ; 922  |        int S15FE       :1;
                            11637 ; 923  |        int S16FE       :1;
                            11638 ; 924  |        int S17FE       :1;
                            11639 ; 925  |        int S18FE       :1;
                            11640 ; 926  |        int S19FE       :1;
                            11641 ; 927  |        int S20FE       :1;
                            11642 ; 928  |        int S21FE       :1;
                            11643 ; 929  |        int S22FE       :1;
                            11644 ; 930  |        int S23FE       :1;
                            11645 ; 931  |    } B;
                            11646 ; 932  |    int I;
                            11647 ; 933  |} iclfenable0_type;
                            11648 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Interrupt Collector Force Enable Register 0    */
                            11649 ; 935  |
                            11650 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            11651 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            11652 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            11653 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            11654 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            11655 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            11656 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            11657 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            11658 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            11659 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            11660 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            11661 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            11662 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            11663 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            11664 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            11665 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            11666 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            11667 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            11668 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            11669 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            11670 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            11671 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            11672 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            11673 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            11674 ; 960  |
                            11675 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            11676 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            11677 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            11678 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            11679 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            11680 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            11681 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            11682 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            11683 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            11684 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            11685 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            11686 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            11687 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            11688 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            11689 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            11690 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            11691 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            11692 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            11693 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            11694 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            11695 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            11696 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            11697 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            11698 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            11699 ; 985  |
                            11700 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            11701 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            11702 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            11703 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            11704 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            11705 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            11706 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            11707 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            11708 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            11709 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            11710 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            11711 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            11712 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            11713 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            11714 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            11715 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            11716 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            11717 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            11718 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            11719 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            11720 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            11721 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            11722 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            11723 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            11724 ; 1010 |
                            11725 ; 1011 |
                            11726 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            11727 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            11728 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            11729 ; 1015 |{
                            11730 ; 1016 |    struct {
                            11731 ; 1017 |        int S24FE       :1;
                            11732 ; 1018 |        int S25FE       :1;
                            11733 ; 1019 |        int S26FE       :1;
                            11734 ; 1020 |        int S27FE       :1;
                            11735 ; 1021 |        int S28FE       :1;
                            11736 ; 1022 |        int S29FE       :1;
                            11737 ; 1023 |        int S30FE       :1;
                            11738 ; 1024 |        int S31FE       :1;
                            11739 ; 1025 |        int S32FE       :1;
                            11740 ; 1026 |        int S33FE       :1;
                            11741 ; 1027 |    } B;
                            11742 ; 1028 |    int I;
                            11743 ; 1029 |} iclfenable1_type;
                            11744 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Interrupt Collector Force Enable Register 1    */
                            11745 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            11746 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            11747 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            11748 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            11749 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            11750 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            11751 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            11752 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            11753 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            11754 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            11755 ; 1041 |
                            11756 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            11757 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            11758 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            11759 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            11760 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            11761 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            11762 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            11763 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            11764 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            11765 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            11766 ; 1052 |
                            11767 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            11768 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            11769 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            11770 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            11771 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            11772 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            11773 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            11774 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            11775 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            11776 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            11777 ; 1063 |
                            11778 ; 1064 |
                            11779 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            11780 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            11781 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            11782 ; 1068 |{
                            11783 ; 1069 |    struct {
                            11784 ; 1070 |        unsigned RQ     :7;
                            11785 ; 1071 |        unsigned IVA    :7;
                            11786 ; 1072 |        unsigned IVB    :7;
                            11787 ; 1073 |    } B;
                            11788 ; 1074 |    int I;
                            11789 ; 1075 |} iclobsvz0_type;
                            11790 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interrupt Collector Observation Register 0   */
                            11791 ; 1077 |
                            11792 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            11793 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            11794 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            11795 ; 1081 |
                            11796 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            11797 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            11798 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            11799 ; 1085 |
                            11800 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            11801 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            11802 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            11803 ; 1089 |
                            11804 ; 1090 |
                            11805 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            11806 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            11807 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            11808 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            11809 ; 1095 |
                            11810 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            11811 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            11812 ; 1098 |
                            11813 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            11814 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            11815 ; 1101 |
                            11816 ; 1102 |
                            11817 ; 1103 |
                            11818 ; 1104 |
                            11819 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            11820 ; 1106 |//  Interrupt Vectors
                            11821 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            11822 ; 1108 |// Reset Vector
                            11823 ; 1109 |#define HW_IVECRESET 0x0000           
                            11824 ; 1110 |// Stack Error
                            11825 ; 1111 |#define HW_IVECSTERR 0x0002           
                            11826 ; 1112 |// Trace
                            11827 ; 1113 |#define HW_IVECTRAC 0x0004           
                            11828 ; 1114 |// SWI
                            11829 ; 1115 |#define HW_IVECSWI 0x0006           
                            11830 ; 1116 |// ~IRQA
                            11831 ; 1117 |#define HW_IVECIRQA 0x0008           
                            11832 ; 1118 |// ~IRQB - BROWNOUT
                            11833 ; 1119 |#define HW_IVECIRQB 0x000A           
                            11834 ; 1120 |// Fatal Error
                            11835 ; 1121 |#define HW_IVECERROR 0x000C           
                            11836 ; 1122 |// SPI
                            11837 ; 1123 |#define HW_IVECSPI 0x000E           
                            11838 ; 1124 |// I2S TX Data Empty
                            11839 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            11840 ; 1126 |// I2S TX Underflow
                            11841 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            11842 ; 1128 |// I2S RX Data Full
                            11843 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            11844 ; 1130 |// I2S RX Overflow
                            11845 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            11846 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors here
                            11847 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors here
                            11848 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors here
                            11849 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            11850 ; 1136 |// GPIO1
                            11851 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            11852 ; 1138 |// GPIO2
                            11853 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            11854 ; 1140 |// GPIO0
                            11855 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            11856 ; 1142 |// TIMER0
                            11857 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            11858 ; 1144 |// TIMER1
                            11859 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            11860 ; 1146 |// TIMER2
                            11861 ; 1147 |#define HW_IVECTIMER2 0x002A           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11862 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors here
                            11863 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors here
                            11864 ; 1150 |// I2C RX Data Ready
                            11865 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            11866 ; 1152 |// I2C RX Overflow
                            11867 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            11868 ; 1154 |// I2C TX Data Empty
                            11869 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            11870 ; 1156 |// I2C TX Underflow
                            11871 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            11872 ; 1158 |// Illegal Instruction
                            11873 ; 1159 |#define HW_IVECILI 0x0038           
                            11874 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors here
                            11875 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            11876 ; 1162 |#define HW_IVECDACE 0x003C           
                            11877 ; 1163 |// DAC Underflow ISR
                            11878 ; 1164 |#define HW_IVECDACUF 0x003E           
                            11879 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors here
                            11880 ; 1166 |// ADC Full ISR
                            11881 ; 1167 |#define HW_IVECADCF 0x0042           
                            11882 ; 1168 |// ADC Overflow ISR
                            11883 ; 1169 |#define HW_IVECADCOF 0x0044           
                            11884 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors here
                            11885 ; 1171 |// TIMER3
                            11886 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            11887 ; 1173 |// GPIO3
                            11888 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            11889 ; 1175 |// SDRAM
                            11890 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            11891 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors here
                            11892 ; 1178 |// 5 volt power connected
                            11893 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            11894 ; 1180 |// USB Controller
                            11895 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            11896 ; 1182 |// USB Wakeup 
                            11897 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            11898 ; 1184 |// 5 volt power disconnected
                            11899 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            11900 ; 1186 |// enhanced SPI
                            11901 ; 1187 |#define HW_IVECESPI 0x0058           
                            11902 ; 1188 |// filter coprocessor
                            11903 ; 1189 |#define HW_IVECFILCO 0x005A           
                            11904 ; 1190 |// low res ADC #1
                            11905 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            11906 ; 1192 |// real time clock alarm
                            11907 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            11908 ; 1194 |// low res ADC #2
                            11909 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            11910 ; 1196 |// flash hardware ECC
                            11911 ; 1197 |#define HW_IVECHWECC 0x0062           
                            11912 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors here
                            11913 ; 1199 |// CDSYNC Interrupt
                            11914 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            11915 ; 1201 |// CDSYNC Exception
                            11916 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            11917 ; 1203 |// RS
                            11918 ; 1204 |#define HW_IVECRS 0x006A           
                            11919 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors here
                            11920 ; 1206 |// Flash Done ISR
                            11921 ; 1207 |#define HW_IVECFD 0x006E           
                            11922 ; 1208 |// CompactFlash ISR
                            11923 ; 1209 |#define HW_IVECCF 0x0070           
                            11924 ; 1210 |// SmartMedia Timeout ISR
                            11925 ; 1211 |#define HW_IVECSMTO 0x0072           
                            11926 ; 1212 |// SmartMedia Invalid Programming
                            11927 ; 1213 |#define HW_IVECSMIP 0x0074           
                            11928 ; 1214 |// CompactFlash No Card ISR
                            11929 ; 1215 |#define HW_IVECCFNC 0x0076           
                            11930 ; 1216 |// CompactFlash Status Change ISR
                            11931 ; 1217 |#define HW_IVECCFSC 0x0078           
                            11932 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors here
                            11933 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors here
                            11934 ; 1220 |// CDI
                            11935 ; 1221 |#define HW_IVECCDI 0x007E           
                            11936 ; 1222 |
                            11937 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            11938 ; 1224 |//  Interrupt Vectors
                            11939 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            11940 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            11941 ; 1227 |#define VECTOR(address,isr) \ 
                            11942 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            11943 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            11944 ; 1230 |
                            11945 ; 1231 |
                            11946 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            11947 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            11948 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            11949 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            11950 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            11951 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            11952 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            11953 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            11954 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            11955 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            11956 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            11957 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            11958 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            11959 ; 1245 |
                            11960 ; 1246 |// Interrupt Disabled
                            11961 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            11962 ; 1248 |// Interrupt Priority Level 0
                            11963 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            11964 ; 1250 |// Interrupt Priority Level 1
                            11965 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            11966 ; 1252 |// Interrupt Priority Level 2
                            11967 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            11968 ; 1254 |
                            11969 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            11970 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            11971 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            11972 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            11973 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            11974 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            11975 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            11976 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            11977 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            11978 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            11979 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            11980 ; 1266 |
                            11981 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            11982 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            11983 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            11984 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            11985 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            11986 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            11987 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            11988 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            11989 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            11990 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            11991 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            11992 ; 1278 |
                            11993 ; 1279 |// Interrupt Priority register
                            11994 ; 1280 |typedef union               
                            11995 ; 1281 |{
                            11996 ; 1282 |    struct {
                            11997 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            11998 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            11999 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            12000 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            12001 ; 1287 |        int                 :4; /* Reserved */
                            12002 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            12003 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            12004 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            12005 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            12006 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            12007 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            12008 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            12009 ; 1295 |    } B;
                            12010 ; 1296 |
                            12011 ; 1297 |    int I;
                            12012 ; 1298 |
                            12013 ; 1299 |} ipr_type;
                            12014 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            12015 ; 1301 |
                            12016 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            12017 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            12018 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            12019 ; 1305 |
                            12020 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            12021 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            12022 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            12023 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            12024 ; 1310 |
                            12025 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            12026 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12027 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            12028 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            12029 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            12030 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            12031 ; 1317 |
                            12032 ; 1318 |#endif
                            12033 ; 1319 |
                            12034 
                            12036 
                            12037 ; 26   |#include "regslradc.h"
                            12038 
                            12040 
                            12041 ; 1    |#if !(defined(regslradcinc))
                            12042 ; 2    |
                            12043 ; 3    |#define regslradcinc 1
                            12044 ; 4    |
                            12045 ; 5    |#include "types.h"
                            12046 
                            12048 
                            12049 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12050 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12051 ; 3    |//
                            12052 ; 4    |// Filename: types.h
                            12053 ; 5    |// Description: Standard data types
                            12054 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12055 ; 7    |
                            12056 ; 8    |#ifndef _TYPES_H
                            12057 ; 9    |#define _TYPES_H
                            12058 ; 10   |
                            12059 ; 11   |// TODO:  move this outta here!
                            12060 ; 12   |#if !defined(NOERROR)
                            12061 ; 13   |#define NOERROR 0
                            12062 ; 14   |#define SUCCESS 0
                            12063 ; 15   |#endif 
                            12064 ; 16   |#if !defined(SUCCESS)
                            12065 ; 17   |#define SUCCESS  0
                            12066 ; 18   |#endif
                            12067 ; 19   |#if !defined(ERROR)
                            12068 ; 20   |#define ERROR   -1
                            12069 ; 21   |#endif
                            12070 ; 22   |#if !defined(FALSE)
                            12071 ; 23   |#define FALSE 0
                            12072 ; 24   |#endif
                            12073 ; 25   |#if !defined(TRUE)
                            12074 ; 26   |#define TRUE  1
                            12075 ; 27   |#endif
                            12076 ; 28   |
                            12077 ; 29   |#if !defined(NULL)
                            12078 ; 30   |#define NULL 0
                            12079 ; 31   |#endif
                            12080 ; 32   |
                            12081 ; 33   |#define MAX_INT     0x7FFFFF
                            12082 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12083 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12084 ; 36   |#define MAX_ULONG   (-1) 
                            12085 ; 37   |
                            12086 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12087 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12088 ; 40   |
                            12089 ; 41   |
                            12090 ; 42   |#define BYTE    unsigned char       // btVarName
                            12091 ; 43   |#define CHAR    signed char         // cVarName
                            12092 ; 44   |#define USHORT  unsigned short      // usVarName
                            12093 ; 45   |#define SHORT   unsigned short      // sVarName
                            12094 ; 46   |#define WORD    unsigned int        // wVarName
                            12095 ; 47   |#define INT     signed int          // iVarName
                            12096 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12097 ; 49   |#define LONG    signed long         // lVarName
                            12098 ; 50   |#define BOOL    unsigned int        // bVarName
                            12099 ; 51   |#define FRACT   _fract              // frVarName
                            12100 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12101 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12102 ; 54   |#define FLOAT   float               // fVarName
                            12103 ; 55   |#define DBL     double              // dVarName
                            12104 ; 56   |#define ENUM    enum                // eVarName
                            12105 ; 57   |#define CMX     _complex            // cmxVarName
                            12106 ; 58   |typedef WORD UCS3;                   // 
                            12107 ; 59   |
                            12108 ; 60   |#define UINT16  unsigned short
                            12109 ; 61   |#define UINT8   unsigned char   
                            12110 ; 62   |#define UINT32  unsigned long
                            12111 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12112 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12113 ; 65   |#define WCHAR   UINT16
                            12114 ; 66   |
                            12115 ; 67   |//UINT128 is 16 bytes or 6 words
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12116 ; 68   |typedef struct UINT128_3500 {   
                            12117 ; 69   |    int val[6];     
                            12118 ; 70   |} UINT128_3500;
                            12119 ; 71   |
                            12120 ; 72   |#define UINT128   UINT128_3500
                            12121 ; 73   |
                            12122 ; 74   |// Little endian word packed byte strings:   
                            12123 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12124 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12125 ; 77   |// Little endian word packed byte strings:   
                            12126 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12127 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12128 ; 80   |
                            12129 ; 81   |// Declare Memory Spaces To Use When Coding
                            12130 ; 82   |// A. Sector Buffers
                            12131 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12132 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12133 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12134 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12135 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12136 ; 88   |// B. Media DDI Memory
                            12137 ; 89   |#define MEDIA_DDI_MEM _Y
                            12138 ; 90   |
                            12139 ; 91   |
                            12140 ; 92   |
                            12141 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12142 ; 94   |// Examples of circular pointers:
                            12143 ; 95   |//    INT CIRC cpiVarName
                            12144 ; 96   |//    DWORD CIRC cpdwVarName
                            12145 ; 97   |
                            12146 ; 98   |#define RETCODE INT                 // rcVarName
                            12147 ; 99   |
                            12148 ; 100  |// generic bitfield structure
                            12149 ; 101  |struct Bitfield {
                            12150 ; 102  |    unsigned int B0  :1;
                            12151 ; 103  |    unsigned int B1  :1;
                            12152 ; 104  |    unsigned int B2  :1;
                            12153 ; 105  |    unsigned int B3  :1;
                            12154 ; 106  |    unsigned int B4  :1;
                            12155 ; 107  |    unsigned int B5  :1;
                            12156 ; 108  |    unsigned int B6  :1;
                            12157 ; 109  |    unsigned int B7  :1;
                            12158 ; 110  |    unsigned int B8  :1;
                            12159 ; 111  |    unsigned int B9  :1;
                            12160 ; 112  |    unsigned int B10 :1;
                            12161 ; 113  |    unsigned int B11 :1;
                            12162 ; 114  |    unsigned int B12 :1;
                            12163 ; 115  |    unsigned int B13 :1;
                            12164 ; 116  |    unsigned int B14 :1;
                            12165 ; 117  |    unsigned int B15 :1;
                            12166 ; 118  |    unsigned int B16 :1;
                            12167 ; 119  |    unsigned int B17 :1;
                            12168 ; 120  |    unsigned int B18 :1;
                            12169 ; 121  |    unsigned int B19 :1;
                            12170 ; 122  |    unsigned int B20 :1;
                            12171 ; 123  |    unsigned int B21 :1;
                            12172 ; 124  |    unsigned int B22 :1;
                            12173 ; 125  |    unsigned int B23 :1;
                            12174 ; 126  |};
                            12175 ; 127  |
                            12176 ; 128  |union BitInt {
                            12177 ; 129  |        struct Bitfield B;
                            12178 ; 130  |        int        I;
                            12179 ; 131  |};
                            12180 ; 132  |
                            12181 ; 133  |#define MAX_MSG_LENGTH 10
                            12182 ; 134  |struct CMessage
                            12183 ; 135  |{
                            12184 ; 136  |        unsigned int m_uLength;
                            12185 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12186 ; 138  |};
                            12187 ; 139  |
                            12188 ; 140  |typedef struct {
                            12189 ; 141  |    WORD m_wLength;
                            12190 ; 142  |    WORD m_wMessage;
                            12191 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12192 ; 144  |} Message;
                            12193 ; 145  |
                            12194 ; 146  |struct MessageQueueDescriptor
                            12195 ; 147  |{
                            12196 ; 148  |        int *m_pBase;
                            12197 ; 149  |        int m_iModulo;
                            12198 ; 150  |        int m_iSize;
                            12199 ; 151  |        int *m_pHead;
                            12200 ; 152  |        int *m_pTail;
                            12201 ; 153  |};
                            12202 ; 154  |
                            12203 ; 155  |struct ModuleEntry
                            12204 ; 156  |{
                            12205 ; 157  |    int m_iSignaledEventMask;
                            12206 ; 158  |    int m_iWaitEventMask;
                            12207 ; 159  |    int m_iResourceOfCode;
                            12208 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12209 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12210 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12211 ; 163  |    int m_uTimeOutHigh;
                            12212 ; 164  |    int m_uTimeOutLow;
                            12213 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12214 ; 166  |};
                            12215 ; 167  |
                            12216 ; 168  |union WaitMask{
                            12217 ; 169  |    struct B{
                            12218 ; 170  |        unsigned int m_bNone     :1;
                            12219 ; 171  |        unsigned int m_bMessage  :1;
                            12220 ; 172  |        unsigned int m_bTimer    :1;
                            12221 ; 173  |        unsigned int m_bButton   :1;
                            12222 ; 174  |    } B;
                            12223 ; 175  |    int I;
                            12224 ; 176  |} ;
                            12225 ; 177  |
                            12226 ; 178  |
                            12227 ; 179  |struct Button {
                            12228 ; 180  |        WORD wButtonEvent;
                            12229 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12230 ; 182  |};
                            12231 ; 183  |
                            12232 ; 184  |struct Message {
                            12233 ; 185  |        WORD wMsgLength;
                            12234 ; 186  |        WORD wMsgCommand;
                            12235 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12236 ; 188  |};
                            12237 ; 189  |
                            12238 ; 190  |union EventTypes {
                            12239 ; 191  |        struct CMessage msg;
                            12240 ; 192  |        struct Button Button ;
                            12241 ; 193  |        struct Message Message;
                            12242 ; 194  |};
                            12243 ; 195  |
                            12244 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12245 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12246 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12247 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12248 ; 200  |
                            12249 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12250 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12251 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12252 ; 204  |
                            12253 ; 205  |#if DEBUG
                            12254 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12255 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12256 ; 208  |#else 
                            12257 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12258 ; 210  |#define DebugBuildAssert(x)    
                            12259 ; 211  |#endif
                            12260 ; 212  |
                            12261 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12262 ; 214  |//  #pragma asm
                            12263 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12264 ; 216  |//  #pragma endasm
                            12265 ; 217  |
                            12266 ; 218  |
                            12267 ; 219  |#ifdef COLOR_262K
                            12268 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12269 ; 221  |#elif defined(COLOR_65K)
                            12270 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12271 ; 223  |#else
                            12272 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12273 ; 225  |#endif
                            12274 ; 226  |    
                            12275 ; 227  |#endif // #ifndef _TYPES_H
                            12276 
                            12278 
                            12279 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12280 ; 7    |
                            12281 ; 8    |//   SYSTEM STMP Registers 
                            12282 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            12283 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12284 ; 11   |
                            12285 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            12286 ; 13   |
                            12287 ; 14   |
                            12288 ; 15   |
                            12289 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            12290 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            12291 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            12292 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            12293 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12294 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            12295 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            12296 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            12297 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            12298 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            12299 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            12300 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            12301 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            12302 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            12303 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            12304 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            12305 ; 32   |
                            12306 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            12307 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12308 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            12309 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            12310 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            12311 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            12312 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            12313 ; 40   |
                            12314 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            12315 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            12316 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            12317 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            12318 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            12319 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            12320 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            12321 ; 48   |
                            12322 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            12323 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            12324 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            12325 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            12326 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            12327 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            12328 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            12329 ; 56   |
                            12330 ; 57   |typedef union               
                            12331 ; 58   |{
                            12332 ; 59   |    struct {
                            12333 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            12334 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            12335 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            12336 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            12337 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            12338 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            12339 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            12340 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            12341 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            12342 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            12343 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            12344 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            12345 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            12346 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            12347 ; 74   |    } B;
                            12348 ; 75   |   unsigned int I;
                            12349 ; 76   |        unsigned int U;
                            12350 ; 77   |} lradc_ctrl_type;
                            12351 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            12352 ; 79   |
                            12353 ; 80   |
                            12354 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            12355 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            12356 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            12357 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            12358 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            12359 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            12360 ; 87   |
                            12361 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            12362 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            12363 ; 90   |
                            12364 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            12365 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            12366 ; 93   |
                            12367 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12368 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            12369 ; 96   |
                            12370 ; 97   |
                            12371 ; 98   |typedef union               
                            12372 ; 99   |{
                            12373 ; 100  |    struct {
                            12374 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            12375 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            12376 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            12377 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            12378 ; 105  |    } B;
                            12379 ; 106  |    unsigned int I;
                            12380 ; 107  |} lradc_thrsh_type;
                            12381 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            12382 ; 109  |
                            12383 ; 110  |
                            12384 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            12385 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            12386 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            12387 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            12388 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            12389 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            12390 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            12391 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            12392 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            12393 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            12394 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            12395 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            12396 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            12397 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            12398 ; 125  |
                            12399 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            12400 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            12401 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            12402 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            12403 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            12404 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            12405 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            12406 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            12407 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            12408 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            12409 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            12410 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            12411 ; 138  |
                            12412 ; 139  |
                            12413 ; 140  |
                            12414 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            12415 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            12416 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            12417 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            12418 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            12419 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            12420 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            12421 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            12422 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            12423 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            12424 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            12425 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            12426 ; 153  |
                            12427 ; 154  |
                            12428 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            12429 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            12430 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            12431 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            12432 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            12433 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            12434 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            12435 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            12436 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            12437 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            12438 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            12439 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            12440 ; 167  |
                            12441 ; 168  |typedef union               
                            12442 ; 169  |{
                            12443 ; 170  |    struct {
                            12444 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            12445 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            12446 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            12447 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            12448 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            12449 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            12450 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            12451 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            12452 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            12453 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            12454 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            12455 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            12456 ; 183  |    } B;
                            12457 ; 184  |    unsigned int I;
                            12458 ; 185  |} lradc_result_type;
                            12459 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            12460 ; 187  |
                            12461 ; 188  |
                            12462 ; 189  |
                            12463 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            12464 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            12465 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            12466 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            12467 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12468 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            12469 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            12470 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            12471 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            12472 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            12473 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            12474 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            12475 ; 202  |
                            12476 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            12477 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12478 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            12479 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            12480 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            12481 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            12482 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            12483 ; 210  |
                            12484 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            12485 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            12486 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            12487 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            12488 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            12489 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            12490 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
                            12491 ; 218  |
                            12492 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            12493 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            12494 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            12495 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            12496 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            12497 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            12498 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            12499 ; 226  |
                            12500 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            12501 ; 228  |
                            12502 ; 229  |
                            12503 ; 230  |
                            12504 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            12505 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            12506 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            12507 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            12508 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            12509 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            12510 ; 237  |
                            12511 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            12512 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            12513 ; 240  |
                            12514 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            12515 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            12516 ; 243  |
                            12517 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            12518 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            12519 ; 246  |
                            12520 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            12521 ; 248  |
                            12522 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            12523 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            12524 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            12525 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            12526 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            12527 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            12528 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            12529 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            12530 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            12531 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            12532 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            12533 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            12534 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            12535 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            12536 ; 263  |
                            12537 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            12538 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            12539 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            12540 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            12541 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            12542 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            12543 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            12544 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            12545 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            12546 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            12547 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            12548 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            12549 ; 276  |
                            12550 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            12551 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            12552 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            12553 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            12554 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            12555 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            12556 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            12557 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            12558 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            12559 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            12560 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            12561 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            12562 ; 289  |
                            12563 ; 290  |
                            12564 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            12565 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            12566 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            12567 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            12568 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            12569 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            12570 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            12571 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            12572 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            12573 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            12574 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            12575 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            12576 ; 303  |
                            12577 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            12578 ; 305  |
                            12579 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            12580 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            12581 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            12582 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            12583 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12584 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            12585 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            12586 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            12587 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            12588 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            12589 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            12590 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            12591 ; 318  |
                            12592 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            12593 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12594 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            12595 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            12596 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            12597 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            12598 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            12599 ; 326  |
                            12600 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            12601 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            12602 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            12603 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            12604 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            12605 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            12606 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            12607 ; 334  |
                            12608 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            12609 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            12610 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            12611 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            12612 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            12613 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            12614 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            12615 ; 342  |
                            12616 ; 343  |
                            12617 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            12618 ; 345  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12619 ; 346  |
                            12620 ; 347  |
                            12621 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            12622 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            12623 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            12624 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            12625 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            12626 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            12627 ; 354  |
                            12628 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            12629 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            12630 ; 357  |
                            12631 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            12632 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            12633 ; 360  |
                            12634 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            12635 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            12636 ; 363  |
                            12637 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            12638 ; 365  |
                            12639 ; 366  |
                            12640 ; 367  |
                            12641 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            12642 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            12643 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            12644 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            12645 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            12646 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            12647 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            12648 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            12649 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            12650 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            12651 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            12652 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            12653 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            12654 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            12655 ; 382  |
                            12656 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            12657 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            12658 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            12659 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            12660 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            12661 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            12662 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            12663 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            12664 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            12665 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            12666 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            12667 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            12668 ; 395  |
                            12669 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            12670 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            12671 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            12672 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            12673 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            12674 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            12675 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            12676 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            12677 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            12678 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            12679 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            12680 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            12681 ; 408  |
                            12682 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            12683 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            12684 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            12685 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            12686 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            12687 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            12688 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            12689 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            12690 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            12691 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            12692 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            12693 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            12694 ; 421  |
                            12695 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            12696 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            12697 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            12698 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            12699 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            12700 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            12701 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            12702 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            12703 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            12704 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            12705 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            12706 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            12707 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            12708 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            12709 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            12710 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            12711 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            12712 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            12713 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            12714 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            12715 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            12716 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            12717 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            12718 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            12719 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            12720 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            12721 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            12722 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            12723 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            12724 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            12725 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            12726 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            12727 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            12728 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            12729 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            12730 ; 457  |
                            12731 ; 458  |//Needed by button.asm
                            12732 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            12733 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            12734 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            12735 ; 462  |
                            12736 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            12737 ; 464  |
                            12738 ; 465  |#endif
                            12739 ; 466  |
                            12740 ; 467  |
                            12741 
                            12743 
                            12744 ; 27   |#include "regspwm.h"
                            12745 
                            12747 
                            12748 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12749 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            12750 ; 3    |// Filename: regspwm.inc
                            12751 ; 4    |// Description: Register definitions for PWM interface
                            12752 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12753 ; 6    |// The following naming conventions are followed in this file.
                            12754 ; 7    |// All registers are named using the format...
                            12755 ; 8    |//     HW_<module>_<regname>
                            12756 ; 9    |// where <module> is the module name which can be any of the following...
                            12757 ; 10   |//     USB20
                            12758 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12759 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12760 ; 13   |// that module)
                            12761 ; 14   |// <regname> is the specific register within that module
                            12762 ; 15   |// We also define the following...
                            12763 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12764 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12765 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12766 ; 19   |// which does something else, and
                            12767 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12768 ; 21   |// which does something else.
                            12769 ; 22   |// Other rules
                            12770 ; 23   |//     All caps
                            12771 ; 24   |//     Numeric identifiers start at 0
                            12772 ; 25   |#if !(defined(regspwminc))
                            12773 ; 26   |#define regspwminc 1
                            12774 ; 27   |
                            12775 ; 28   |#include "types.h"
                            12776 
                            12778 
                            12779 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12780 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12781 ; 3    |//
                            12782 ; 4    |// Filename: types.h
                            12783 ; 5    |// Description: Standard data types
                            12784 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12785 ; 7    |
                            12786 ; 8    |#ifndef _TYPES_H
                            12787 ; 9    |#define _TYPES_H
                            12788 ; 10   |
                            12789 ; 11   |// TODO:  move this outta here!
                            12790 ; 12   |#if !defined(NOERROR)
                            12791 ; 13   |#define NOERROR 0
                            12792 ; 14   |#define SUCCESS 0
                            12793 ; 15   |#endif 
                            12794 ; 16   |#if !defined(SUCCESS)
                            12795 ; 17   |#define SUCCESS  0
                            12796 ; 18   |#endif
                            12797 ; 19   |#if !defined(ERROR)
                            12798 ; 20   |#define ERROR   -1
                            12799 ; 21   |#endif
                            12800 ; 22   |#if !defined(FALSE)
                            12801 ; 23   |#define FALSE 0
                            12802 ; 24   |#endif
                            12803 ; 25   |#if !defined(TRUE)
                            12804 ; 26   |#define TRUE  1
                            12805 ; 27   |#endif
                            12806 ; 28   |
                            12807 ; 29   |#if !defined(NULL)
                            12808 ; 30   |#define NULL 0
                            12809 ; 31   |#endif
                            12810 ; 32   |
                            12811 ; 33   |#define MAX_INT     0x7FFFFF
                            12812 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12813 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12814 ; 36   |#define MAX_ULONG   (-1) 
                            12815 ; 37   |
                            12816 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12817 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12818 ; 40   |
                            12819 ; 41   |
                            12820 ; 42   |#define BYTE    unsigned char       // btVarName
                            12821 ; 43   |#define CHAR    signed char         // cVarName
                            12822 ; 44   |#define USHORT  unsigned short      // usVarName
                            12823 ; 45   |#define SHORT   unsigned short      // sVarName
                            12824 ; 46   |#define WORD    unsigned int        // wVarName
                            12825 ; 47   |#define INT     signed int          // iVarName
                            12826 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12827 ; 49   |#define LONG    signed long         // lVarName
                            12828 ; 50   |#define BOOL    unsigned int        // bVarName
                            12829 ; 51   |#define FRACT   _fract              // frVarName
                            12830 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12831 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12832 ; 54   |#define FLOAT   float               // fVarName
                            12833 ; 55   |#define DBL     double              // dVarName
                            12834 ; 56   |#define ENUM    enum                // eVarName
                            12835 ; 57   |#define CMX     _complex            // cmxVarName
                            12836 ; 58   |typedef WORD UCS3;                   // 
                            12837 ; 59   |
                            12838 ; 60   |#define UINT16  unsigned short
                            12839 ; 61   |#define UINT8   unsigned char   
                            12840 ; 62   |#define UINT32  unsigned long
                            12841 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12842 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12843 ; 65   |#define WCHAR   UINT16
                            12844 ; 66   |
                            12845 ; 67   |//UINT128 is 16 bytes or 6 words
                            12846 ; 68   |typedef struct UINT128_3500 {   
                            12847 ; 69   |    int val[6];     
                            12848 ; 70   |} UINT128_3500;
                            12849 ; 71   |
                            12850 ; 72   |#define UINT128   UINT128_3500
                            12851 ; 73   |
                            12852 ; 74   |// Little endian word packed byte strings:   
                            12853 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12854 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12855 ; 77   |// Little endian word packed byte strings:   
                            12856 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12857 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12858 ; 80   |
                            12859 ; 81   |// Declare Memory Spaces To Use When Coding
                            12860 ; 82   |// A. Sector Buffers
                            12861 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12862 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12863 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12864 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12865 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12866 ; 88   |// B. Media DDI Memory
                            12867 ; 89   |#define MEDIA_DDI_MEM _Y
                            12868 ; 90   |
                            12869 ; 91   |
                            12870 ; 92   |
                            12871 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12872 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12873 ; 95   |//    INT CIRC cpiVarName
                            12874 ; 96   |//    DWORD CIRC cpdwVarName
                            12875 ; 97   |
                            12876 ; 98   |#define RETCODE INT                 // rcVarName
                            12877 ; 99   |
                            12878 ; 100  |// generic bitfield structure
                            12879 ; 101  |struct Bitfield {
                            12880 ; 102  |    unsigned int B0  :1;
                            12881 ; 103  |    unsigned int B1  :1;
                            12882 ; 104  |    unsigned int B2  :1;
                            12883 ; 105  |    unsigned int B3  :1;
                            12884 ; 106  |    unsigned int B4  :1;
                            12885 ; 107  |    unsigned int B5  :1;
                            12886 ; 108  |    unsigned int B6  :1;
                            12887 ; 109  |    unsigned int B7  :1;
                            12888 ; 110  |    unsigned int B8  :1;
                            12889 ; 111  |    unsigned int B9  :1;
                            12890 ; 112  |    unsigned int B10 :1;
                            12891 ; 113  |    unsigned int B11 :1;
                            12892 ; 114  |    unsigned int B12 :1;
                            12893 ; 115  |    unsigned int B13 :1;
                            12894 ; 116  |    unsigned int B14 :1;
                            12895 ; 117  |    unsigned int B15 :1;
                            12896 ; 118  |    unsigned int B16 :1;
                            12897 ; 119  |    unsigned int B17 :1;
                            12898 ; 120  |    unsigned int B18 :1;
                            12899 ; 121  |    unsigned int B19 :1;
                            12900 ; 122  |    unsigned int B20 :1;
                            12901 ; 123  |    unsigned int B21 :1;
                            12902 ; 124  |    unsigned int B22 :1;
                            12903 ; 125  |    unsigned int B23 :1;
                            12904 ; 126  |};
                            12905 ; 127  |
                            12906 ; 128  |union BitInt {
                            12907 ; 129  |        struct Bitfield B;
                            12908 ; 130  |        int        I;
                            12909 ; 131  |};
                            12910 ; 132  |
                            12911 ; 133  |#define MAX_MSG_LENGTH 10
                            12912 ; 134  |struct CMessage
                            12913 ; 135  |{
                            12914 ; 136  |        unsigned int m_uLength;
                            12915 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12916 ; 138  |};
                            12917 ; 139  |
                            12918 ; 140  |typedef struct {
                            12919 ; 141  |    WORD m_wLength;
                            12920 ; 142  |    WORD m_wMessage;
                            12921 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12922 ; 144  |} Message;
                            12923 ; 145  |
                            12924 ; 146  |struct MessageQueueDescriptor
                            12925 ; 147  |{
                            12926 ; 148  |        int *m_pBase;
                            12927 ; 149  |        int m_iModulo;
                            12928 ; 150  |        int m_iSize;
                            12929 ; 151  |        int *m_pHead;
                            12930 ; 152  |        int *m_pTail;
                            12931 ; 153  |};
                            12932 ; 154  |
                            12933 ; 155  |struct ModuleEntry
                            12934 ; 156  |{
                            12935 ; 157  |    int m_iSignaledEventMask;
                            12936 ; 158  |    int m_iWaitEventMask;
                            12937 ; 159  |    int m_iResourceOfCode;
                            12938 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12939 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12940 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12941 ; 163  |    int m_uTimeOutHigh;
                            12942 ; 164  |    int m_uTimeOutLow;
                            12943 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12944 ; 166  |};
                            12945 ; 167  |
                            12946 ; 168  |union WaitMask{
                            12947 ; 169  |    struct B{
                            12948 ; 170  |        unsigned int m_bNone     :1;
                            12949 ; 171  |        unsigned int m_bMessage  :1;
                            12950 ; 172  |        unsigned int m_bTimer    :1;
                            12951 ; 173  |        unsigned int m_bButton   :1;
                            12952 ; 174  |    } B;
                            12953 ; 175  |    int I;
                            12954 ; 176  |} ;
                            12955 ; 177  |
                            12956 ; 178  |
                            12957 ; 179  |struct Button {
                            12958 ; 180  |        WORD wButtonEvent;
                            12959 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12960 ; 182  |};
                            12961 ; 183  |
                            12962 ; 184  |struct Message {
                            12963 ; 185  |        WORD wMsgLength;
                            12964 ; 186  |        WORD wMsgCommand;
                            12965 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12966 ; 188  |};
                            12967 ; 189  |
                            12968 ; 190  |union EventTypes {
                            12969 ; 191  |        struct CMessage msg;
                            12970 ; 192  |        struct Button Button ;
                            12971 ; 193  |        struct Message Message;
                            12972 ; 194  |};
                            12973 ; 195  |
                            12974 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12975 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12976 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12977 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12978 ; 200  |
                            12979 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12980 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12981 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12982 ; 204  |
                            12983 ; 205  |#if DEBUG
                            12984 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12985 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12986 ; 208  |#else 
                            12987 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12988 ; 210  |#define DebugBuildAssert(x)    
                            12989 ; 211  |#endif
                            12990 ; 212  |
                            12991 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12992 ; 214  |//  #pragma asm
                            12993 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12994 ; 216  |//  #pragma endasm
                            12995 ; 217  |
                            12996 ; 218  |
                            12997 ; 219  |#ifdef COLOR_262K
                            12998 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12999 ; 221  |#elif defined(COLOR_65K)
                            13000 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            13001 ; 223  |#else
                            13002 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            13003 ; 225  |#endif
                            13004 ; 226  |    
                            13005 ; 227  |#endif // #ifndef _TYPES_H
                            13006 
                            13008 
                            13009 ; 29   |
                            13010 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13011 ; 31   |//   Pulse Width Modulator STMP Registers 
                            13012 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13013 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            13014 ; 34   |
                            13015 ; 35   |
                            13016 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            13017 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            13018 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            13019 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            13020 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            13021 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            13022 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            13023 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            13024 ; 44   |
                            13025 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            13026 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            13027 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            13028 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            13029 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            13030 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            13031 ; 51   |
                            13032 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_BITPOS)
                            13033 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_BITPOS)
                            13034 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_BITPOS)
                            13035 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_BITPOS)
                            13036 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            13037 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_BITPOS)
                            13038 ; 58   |
                            13039 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            13040 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            13041 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            13042 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            13043 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            13044 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            13045 ; 65   |
                            13046 ; 66   |typedef union               
                            13047 ; 67   |{
                            13048 ; 68   |    struct {
                            13049 ; 69   |        int PWM0_EN                    :1;
                            13050 ; 70   |        int PWM1_EN                    :1;
                            13051 ; 71   |        int PWM2_EN                    :1;
                            13052 ; 72   |        int PWM3_EN                    :1;
                            13053 ; 73   |        int RSVD0                      :4;
                            13054 ; 74   |        int CDIV                       :2;
                            13055 ; 75   |        int RSVD1                      :13;
                            13056 ; 76   |        int MSTR_EN                    :1;
                            13057 ; 77   |    } B;
                            13058 ; 78   |    int I;
                            13059 ; 79   |} pwmcsr_type;
                            13060 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control Status Register */
                            13061 ; 81   |
                            13062 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            13063 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            13064 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            13065 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            13066 ; 86   |
                            13067 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            13068 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            13069 ; 89   |
                            13070 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTIVE_BITPOS)
                            13071 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_INACTIVE_BITPOS)
                            13072 ; 92   |
                            13073 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            13074 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            13075 ; 95   |
                            13076 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            13077 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            13078 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            13079 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            13080 ; 100  |
                            13081 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            13082 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            13083 ; 103  |
                            13084 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTIVE_BITPOS)
                            13085 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_INACTIVE_BITPOS)
                            13086 ; 106  |
                            13087 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            13088 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            13089 ; 109  |
                            13090 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            13091 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            13092 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            13093 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            13094 ; 114  |
                            13095 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            13096 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            13097 ; 117  |
                            13098 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTIVE_BITPOS)
                            13099 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_INACTIVE_BITPOS)
                            13100 ; 120  |
                            13101 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            13102 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            13103 ; 123  |
                            13104 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            13105 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            13106 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            13107 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            13108 ; 128  |
                            13109 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            13110 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            13111 ; 131  |
                            13112 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTIVE_BITPOS)
                            13113 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_INACTIVE_BITPOS)
                            13114 ; 134  |
                            13115 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            13116 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            13117 ; 137  |
                            13118 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            13119 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            13120 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            13121 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            13122 ; 142  |
                            13123 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            13124 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13125 ; 145  |
                            13126 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTIVE_BITPOS)
                            13127 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_INACTIVE_BITPOS)
                            13128 ; 148  |
                            13129 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            13130 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            13131 ; 151  |
                            13132 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            13133 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            13134 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            13135 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            13136 ; 156  |
                            13137 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            13138 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            13139 ; 159  |
                            13140 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTIVE_BITPOS)
                            13141 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_INACTIVE_BITPOS)
                            13142 ; 162  |
                            13143 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            13144 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            13145 ; 165  |
                            13146 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            13147 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            13148 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            13149 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            13150 ; 170  |
                            13151 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            13152 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            13153 ; 173  |
                            13154 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTIVE_BITPOS)
                            13155 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_INACTIVE_BITPOS)
                            13156 ; 176  |
                            13157 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            13158 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            13159 ; 179  |
                            13160 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            13161 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            13162 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            13163 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            13164 ; 184  |
                            13165 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            13166 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            13167 ; 187  |
                            13168 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTIVE_BITPOS)
                            13169 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_INACTIVE_BITPOS)
                            13170 ; 190  |
                            13171 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            13172 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            13173 ; 193  |
                            13174 ; 194  |typedef union               
                            13175 ; 195  |{
                            13176 ; 196  |    struct {
                            13177 ; 197  |       int ACTIVE                    :12;
                            13178 ; 198  |       int INACTIVE                  :12;
                            13179 ; 199  |    } B;
                            13180 ; 200  |    int I;
                            13181 ; 201  |} pwmchan_type;
                            13182 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Channel 0 A Register */
                            13183 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Channel 0 B Register */
                            13184 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Channel 1 A Register */
                            13185 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Channel 1 B Register */
                            13186 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Channel 2 A Register */
                            13187 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Channel 2 B Register */
                            13188 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Channel 3 A Register */
                            13189 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Channel 3 B Register */
                            13190 ; 210  |
                            13191 ; 211  |#endif
                            13192 ; 212  |
                            13193 ; 213  |
                            13194 ; 214  |
                            13195 ; 215  |
                            13196 
                            13198 
                            13199 ; 28   |#include "regsrevision.h"
                            13200 
                            13202 
                            13203 ; 1    |#if !(defined(__HW_REVR))
                            13204 ; 2    |#define __HW_REVR 1
                            13205 ; 3    |
                            13206 ; 4    |
                            13207 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            13208 ; 6    |
                            13209 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            13210 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            13211 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            13212 ; 10   |
                            13213 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            13214 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            13215 ; 13   |
                            13216 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS)
                            13217 ; 15   |
                            13218 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            13219 ; 17   |
                            13220 ; 18   |
                            13221 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            13222 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            13223 ; 21   |//  June15 2004: C struct updated to be correct: 
                            13224 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits.
                            13225 ; 23   |typedef union               
                            13226 ; 24   |{
                            13227 ; 25   |    struct {
                            13228 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            13229 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapping
                            13230 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            13231 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            13232 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            13233 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            13234 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            13235 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            13236 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            13237 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            13238 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            13239 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            13240 ; 38   |    } B;
                            13241 ; 39   |
                            13242 ; 40   |    int I;
                            13243 ; 41   |
                            13244 ; 42   |} revr_type;
                            13245 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            13246 ; 44   |
                            13247 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            13248 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            13249 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            13250 ; 48   |
                            13251 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            13252 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE_B0_BITPOS)
                            13253 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            13254 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            13255 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            13256 ; 54   |
                            13257 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            13258 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            13259 ; 57   |
                            13260 ; 58   |#endif //!@def(__HW_REVR)
                            13261 ; 59   |
                            13262 
                            13264 
                            13265 ; 29   |#include "regsrtc.h"
                            13266 
                            13268 
                            13269 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13270 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13271 ; 3    |// Filename: regsrtc.inc
                            13272 ; 4    |// Description: Register definitions for RTC interface
                            13273 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13274 ; 6    |// The following naming conventions are followed in this file.
                            13275 ; 7    |// All registers are named using the format...
                            13276 ; 8    |//     HW_<module>_<regname>
                            13277 ; 9    |// where <module> is the module name which can be any of the following...
                            13278 ; 10   |//     USB20
                            13279 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            13280 ; 12   |// module name includes a number starting from 0 for the first instance of
                            13281 ; 13   |// that module)
                            13282 ; 14   |// <regname> is the specific register within that module
                            13283 ; 15   |// We also define the following...
                            13284 ; 16   |//     HW_<module>_<regname>_BITPOS
                            13285 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13286 ; 18   |//     HW_<module>_<regname>_SETMASK
                            13287 ; 19   |// which does something else, and
                            13288 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            13289 ; 21   |// which does something else.
                            13290 ; 22   |// Other rules
                            13291 ; 23   |//     All caps
                            13292 ; 24   |//     Numeric identifiers start at 0
                            13293 ; 25   |#if !(defined(regsrtcinc))
                            13294 ; 26   |#define regsrtcinc 1
                            13295 ; 27   |
                            13296 ; 28   |#include "types.h"
                            13297 
                            13299 
                            13300 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13301 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13302 ; 3    |//
                            13303 ; 4    |// Filename: types.h
                            13304 ; 5    |// Description: Standard data types
                            13305 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13306 ; 7    |
                            13307 ; 8    |#ifndef _TYPES_H
                            13308 ; 9    |#define _TYPES_H
                            13309 ; 10   |
                            13310 ; 11   |// TODO:  move this outta here!
                            13311 ; 12   |#if !defined(NOERROR)
                            13312 ; 13   |#define NOERROR 0
                            13313 ; 14   |#define SUCCESS 0
                            13314 ; 15   |#endif 
                            13315 ; 16   |#if !defined(SUCCESS)
                            13316 ; 17   |#define SUCCESS  0
                            13317 ; 18   |#endif
                            13318 ; 19   |#if !defined(ERROR)
                            13319 ; 20   |#define ERROR   -1
                            13320 ; 21   |#endif
                            13321 ; 22   |#if !defined(FALSE)
                            13322 ; 23   |#define FALSE 0
                            13323 ; 24   |#endif
                            13324 ; 25   |#if !defined(TRUE)
                            13325 ; 26   |#define TRUE  1
                            13326 ; 27   |#endif
                            13327 ; 28   |
                            13328 ; 29   |#if !defined(NULL)
                            13329 ; 30   |#define NULL 0
                            13330 ; 31   |#endif
                            13331 ; 32   |
                            13332 ; 33   |#define MAX_INT     0x7FFFFF
                            13333 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13334 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13335 ; 36   |#define MAX_ULONG   (-1) 
                            13336 ; 37   |
                            13337 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13338 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13339 ; 40   |
                            13340 ; 41   |
                            13341 ; 42   |#define BYTE    unsigned char       // btVarName
                            13342 ; 43   |#define CHAR    signed char         // cVarName
                            13343 ; 44   |#define USHORT  unsigned short      // usVarName
                            13344 ; 45   |#define SHORT   unsigned short      // sVarName
                            13345 ; 46   |#define WORD    unsigned int        // wVarName
                            13346 ; 47   |#define INT     signed int          // iVarName
                            13347 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13348 ; 49   |#define LONG    signed long         // lVarName
                            13349 ; 50   |#define BOOL    unsigned int        // bVarName
                            13350 ; 51   |#define FRACT   _fract              // frVarName
                            13351 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13352 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13353 ; 54   |#define FLOAT   float               // fVarName
                            13354 ; 55   |#define DBL     double              // dVarName
                            13355 ; 56   |#define ENUM    enum                // eVarName
                            13356 ; 57   |#define CMX     _complex            // cmxVarName
                            13357 ; 58   |typedef WORD UCS3;                   // 
                            13358 ; 59   |
                            13359 ; 60   |#define UINT16  unsigned short
                            13360 ; 61   |#define UINT8   unsigned char   
                            13361 ; 62   |#define UINT32  unsigned long
                            13362 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13363 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13364 ; 65   |#define WCHAR   UINT16
                            13365 ; 66   |
                            13366 ; 67   |//UINT128 is 16 bytes or 6 words
                            13367 ; 68   |typedef struct UINT128_3500 {   
                            13368 ; 69   |    int val[6];     
                            13369 ; 70   |} UINT128_3500;
                            13370 ; 71   |
                            13371 ; 72   |#define UINT128   UINT128_3500
                            13372 ; 73   |
                            13373 ; 74   |// Little endian word packed byte strings:   
                            13374 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13375 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13376 ; 77   |// Little endian word packed byte strings:   
                            13377 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13378 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13379 ; 80   |
                            13380 ; 81   |// Declare Memory Spaces To Use When Coding
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13381 ; 82   |// A. Sector Buffers
                            13382 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13383 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13384 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13385 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13386 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13387 ; 88   |// B. Media DDI Memory
                            13388 ; 89   |#define MEDIA_DDI_MEM _Y
                            13389 ; 90   |
                            13390 ; 91   |
                            13391 ; 92   |
                            13392 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13393 ; 94   |// Examples of circular pointers:
                            13394 ; 95   |//    INT CIRC cpiVarName
                            13395 ; 96   |//    DWORD CIRC cpdwVarName
                            13396 ; 97   |
                            13397 ; 98   |#define RETCODE INT                 // rcVarName
                            13398 ; 99   |
                            13399 ; 100  |// generic bitfield structure
                            13400 ; 101  |struct Bitfield {
                            13401 ; 102  |    unsigned int B0  :1;
                            13402 ; 103  |    unsigned int B1  :1;
                            13403 ; 104  |    unsigned int B2  :1;
                            13404 ; 105  |    unsigned int B3  :1;
                            13405 ; 106  |    unsigned int B4  :1;
                            13406 ; 107  |    unsigned int B5  :1;
                            13407 ; 108  |    unsigned int B6  :1;
                            13408 ; 109  |    unsigned int B7  :1;
                            13409 ; 110  |    unsigned int B8  :1;
                            13410 ; 111  |    unsigned int B9  :1;
                            13411 ; 112  |    unsigned int B10 :1;
                            13412 ; 113  |    unsigned int B11 :1;
                            13413 ; 114  |    unsigned int B12 :1;
                            13414 ; 115  |    unsigned int B13 :1;
                            13415 ; 116  |    unsigned int B14 :1;
                            13416 ; 117  |    unsigned int B15 :1;
                            13417 ; 118  |    unsigned int B16 :1;
                            13418 ; 119  |    unsigned int B17 :1;
                            13419 ; 120  |    unsigned int B18 :1;
                            13420 ; 121  |    unsigned int B19 :1;
                            13421 ; 122  |    unsigned int B20 :1;
                            13422 ; 123  |    unsigned int B21 :1;
                            13423 ; 124  |    unsigned int B22 :1;
                            13424 ; 125  |    unsigned int B23 :1;
                            13425 ; 126  |};
                            13426 ; 127  |
                            13427 ; 128  |union BitInt {
                            13428 ; 129  |        struct Bitfield B;
                            13429 ; 130  |        int        I;
                            13430 ; 131  |};
                            13431 ; 132  |
                            13432 ; 133  |#define MAX_MSG_LENGTH 10
                            13433 ; 134  |struct CMessage
                            13434 ; 135  |{
                            13435 ; 136  |        unsigned int m_uLength;
                            13436 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13437 ; 138  |};
                            13438 ; 139  |
                            13439 ; 140  |typedef struct {
                            13440 ; 141  |    WORD m_wLength;
                            13441 ; 142  |    WORD m_wMessage;
                            13442 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13443 ; 144  |} Message;
                            13444 ; 145  |
                            13445 ; 146  |struct MessageQueueDescriptor
                            13446 ; 147  |{
                            13447 ; 148  |        int *m_pBase;
                            13448 ; 149  |        int m_iModulo;
                            13449 ; 150  |        int m_iSize;
                            13450 ; 151  |        int *m_pHead;
                            13451 ; 152  |        int *m_pTail;
                            13452 ; 153  |};
                            13453 ; 154  |
                            13454 ; 155  |struct ModuleEntry
                            13455 ; 156  |{
                            13456 ; 157  |    int m_iSignaledEventMask;
                            13457 ; 158  |    int m_iWaitEventMask;
                            13458 ; 159  |    int m_iResourceOfCode;
                            13459 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13460 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            13461 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13462 ; 163  |    int m_uTimeOutHigh;
                            13463 ; 164  |    int m_uTimeOutLow;
                            13464 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13465 ; 166  |};
                            13466 ; 167  |
                            13467 ; 168  |union WaitMask{
                            13468 ; 169  |    struct B{
                            13469 ; 170  |        unsigned int m_bNone     :1;
                            13470 ; 171  |        unsigned int m_bMessage  :1;
                            13471 ; 172  |        unsigned int m_bTimer    :1;
                            13472 ; 173  |        unsigned int m_bButton   :1;
                            13473 ; 174  |    } B;
                            13474 ; 175  |    int I;
                            13475 ; 176  |} ;
                            13476 ; 177  |
                            13477 ; 178  |
                            13478 ; 179  |struct Button {
                            13479 ; 180  |        WORD wButtonEvent;
                            13480 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13481 ; 182  |};
                            13482 ; 183  |
                            13483 ; 184  |struct Message {
                            13484 ; 185  |        WORD wMsgLength;
                            13485 ; 186  |        WORD wMsgCommand;
                            13486 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13487 ; 188  |};
                            13488 ; 189  |
                            13489 ; 190  |union EventTypes {
                            13490 ; 191  |        struct CMessage msg;
                            13491 ; 192  |        struct Button Button ;
                            13492 ; 193  |        struct Message Message;
                            13493 ; 194  |};
                            13494 ; 195  |
                            13495 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13496 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13497 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13498 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13499 ; 200  |
                            13500 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13501 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13502 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13503 ; 204  |
                            13504 ; 205  |#if DEBUG
                            13505 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13506 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13507 ; 208  |#else 
                            13508 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            13509 ; 210  |#define DebugBuildAssert(x)    
                            13510 ; 211  |#endif
                            13511 ; 212  |
                            13512 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13513 ; 214  |//  #pragma asm
                            13514 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13515 ; 216  |//  #pragma endasm
                            13516 ; 217  |
                            13517 ; 218  |
                            13518 ; 219  |#ifdef COLOR_262K
                            13519 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            13520 ; 221  |#elif defined(COLOR_65K)
                            13521 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            13522 ; 223  |#else
                            13523 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            13524 ; 225  |#endif
                            13525 ; 226  |    
                            13526 ; 227  |#endif // #ifndef _TYPES_H
                            13527 
                            13529 
                            13530 ; 29   |
                            13531 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13532 ; 31   |
                            13533 ; 32   |//   RTC STMP Registers 
                            13534 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            13535 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13536 ; 35   |
                            13537 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            13538 ; 37   |
                            13539 ; 38   |
                            13540 ; 39   |
                            13541 ; 40   |
                            13542 ; 41   |
                            13543 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            13544 ; 43   |
                            13545 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            13546 ; 45   |
                            13547 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            13548 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            13549 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            13550 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            13551 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            13552 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            13553 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            13554 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            13555 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            13556 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            13557 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            13558 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            13559 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            13560 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            13561 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            13562 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            13563 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            13564 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            13565 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            13566 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            13567 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            13568 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            13569 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            13570 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            13571 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            13572 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            13573 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            13574 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            13575 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            13576 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            13577 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            13578 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            13579 ; 78   |
                            13580 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            13581 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            13582 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            13583 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            13584 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            13585 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            13586 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            13587 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            13588 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            13589 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            13590 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            13591 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            13592 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            13593 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            13594 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            13595 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            13596 ; 95   |
                            13597 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            13598 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            13599 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            13600 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            13601 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            13602 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            13603 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            13604 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            13605 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            13606 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            13607 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            13608 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            13609 ; 108  |
                            13610 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            13611 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            13612 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            13613 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            13614 ; 113  |
                            13615 ; 114  |
                            13616 ; 115  |typedef union               
                            13617 ; 116  |{
                            13618 ; 117  |    struct {
                            13619 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            13620 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            13621 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            13622 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            13623 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            13624 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            13625 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            13626 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            13627 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            13628 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            13629 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            13630 ; 129  |    } B;
                            13631 ; 130  |    int I;
                            13632 ; 131  |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13633 ; 132  |} rtc_csr_type;
                            13634 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            13635 ; 134  |
                            13636 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            13637 ; 136  |
                            13638 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            13639 ; 138  |
                            13640 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            13641 ; 140  |
                            13642 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            13643 ; 142  |
                            13644 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            13645 ; 144  |
                            13646 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            13647 ; 146  |
                            13648 ; 147  |typedef union               
                            13649 ; 148  |{
                            13650 ; 149  |    struct {
                            13651 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            13652 ; 151  |    } B;
                            13653 ; 152  |    int I;
                            13654 ; 153  |    unsigned int U;
                            13655 ; 154  |} rtc_mseconds0_type;
                            13656 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            13657 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            13658 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            13659 ; 158  |
                            13660 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            13661 ; 160  |
                            13662 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            13663 ; 162  |
                            13664 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            13665 ; 164  |
                            13666 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            13667 ; 166  |
                            13668 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            13669 ; 168  |
                            13670 ; 169  |typedef union               
                            13671 ; 170  |{
                            13672 ; 171  |    struct {
                            13673 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            13674 ; 173  |    } B;
                            13675 ; 174  |    int I;
                            13676 ; 175  |    unsigned int U;
                            13677 ; 176  |} rtc_mseconds1_type;
                            13678 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            13679 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            13680 ; 179  |
                            13681 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            13682 ; 181  |#define HW_RTC_UP_OFFSET 2
                            13683 ; 182  |
                            13684 ; 183  |
                            13685 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            13686 ; 185  |
                            13687 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            13688 ; 187  |
                            13689 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            13690 ; 189  |
                            13691 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            13692 ; 191  |
                            13693 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            13694 ; 193  |
                            13695 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            13696 ; 195  |
                            13697 ; 196  |typedef union               
                            13698 ; 197  |{
                            13699 ; 198  |    struct {
                            13700 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            13701 ; 200  |    } B;
                            13702 ; 201  |    int I;
                            13703 ; 202  |    unsigned int U;
                            13704 ; 203  |} rtc_watchdog_type;
                            13705 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            13706 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            13707 ; 206  |
                            13708 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            13709 ; 208  |
                            13710 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            13711 ; 210  |
                            13712 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            13713 ; 212  |
                            13714 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            13715 ; 214  |
                            13716 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            13717 ; 216  |
                            13718 ; 217  |typedef union               
                            13719 ; 218  |{
                            13720 ; 219  |    struct {
                            13721 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            13722 ; 221  |    } B;
                            13723 ; 222  |    int I;
                            13724 ; 223  |    unsigned int U;
                            13725 ; 224  |} rtc_alarm0_type;
                            13726 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            13727 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            13728 ; 227  |
                            13729 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            13730 ; 229  |
                            13731 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            13732 ; 231  |
                            13733 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            13734 ; 233  |
                            13735 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            13736 ; 235  |
                            13737 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            13738 ; 237  |
                            13739 ; 238  |typedef union               
                            13740 ; 239  |{
                            13741 ; 240  |    struct {
                            13742 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            13743 ; 242  |    } B;
                            13744 ; 243  |    int I;
                            13745 ; 244  |    unsigned int U;
                            13746 ; 245  |} rtc_alarm1_type;
                            13747 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            13748 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            13749 ; 248  |
                            13750 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            13751 ; 250  |
                            13752 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            13753 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            13754 ; 253  |
                            13755 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            13756 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            13757 ; 256  |
                            13758 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            13759 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            13760 ; 259  |
                            13761 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            13762 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            13763 ; 262  |
                            13764 ; 263  |typedef union               
                            13765 ; 264  |{
                            13766 ; 265  |    struct {
                            13767 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            13768 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            13769 ; 268  |    } B;
                            13770 ; 269  |    int I;
                            13771 ; 270  |    unsigned int U;
                            13772 ; 271  |} rtc_xtaldivide_type;
                            13773 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            13774 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            13775 ; 274  |
                            13776 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            13777 ; 276  |
                            13778 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            13779 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            13780 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            13781 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            13782 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            13783 ; 282  |
                            13784 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            13785 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            13786 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            13787 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            13788 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            13789 ; 288  |
                            13790 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            13791 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            13792 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            13793 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            13794 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            13795 ; 294  |
                            13796 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            13797 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            13798 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            13799 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            13800 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            13801 ; 300  |
                            13802 ; 301  |typedef union               
                            13803 ; 302  |{
                            13804 ; 303  |   struct {
                            13805 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            13806 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            13807 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            13808 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            13809 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            13810 ; 309  |   } B;
                            13811 ; 310  |    int I;
                            13812 ; 311  |    unsigned int U;
                            13813 ; 312  |} rtc_PERSISTENT0_type;
                            13814 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            13815 ; 314  |
                            13816 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            13817 ; 316  |
                            13818 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            13819 ; 318  |
                            13820 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            13821 ; 320  |
                            13822 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            13823 ; 322  |
                            13824 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            13825 ; 324  |
                            13826 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            13827 ; 326  |
                            13828 ; 327  |
                            13829 ; 328  |typedef union               
                            13830 ; 329  |{
                            13831 ; 330  |    struct {
                            13832 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            13833 ; 332  |    } B;
                            13834 ; 333  |    int I;
                            13835 ; 334  |    unsigned int U;
                            13836 ; 335  |} rtc_PERSISTENT1_type;
                            13837 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            13838 ; 337  |
                            13839 ; 338  |
                            13840 ; 339  |#endif
                            13841 ; 340  |
                            13842 ; 341  |
                            13843 ; 342  |
                            13844 ; 343  |
                            13845 ; 344  |
                            13846 ; 345  |
                            13847 ; 346  |
                            13848 ; 347  |
                            13849 ; 348  |
                            13850 ; 349  |
                            13851 ; 350  |
                            13852 ; 351  |
                            13853 ; 352  |
                            13854 ; 353  |
                            13855 
                            13857 
                            13858 ; 30   |#include "regsspare.h"
                            13859 
                            13861 
                            13862 ; 1    |#if !(defined(RESGSSPARE_INC))
                            13863 ; 2    |#define RESGSSPARE_INC 1
                            13864 ; 3    |
                            13865 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            13866 ; 5    |
                            13867 ; 6    |
                            13868 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            13869 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            13870 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            13871 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            13872 ; 11   |
                            13873 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            13874 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            13875 ; 14   |
                            13876 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            13877 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            13878 ; 17   |
                            13879 ; 18   |
                            13880 ; 19   |
                            13881 ; 20   |typedef union               
                            13882 ; 21   |{
                            13883 ; 22   |    struct {
                            13884 ; 23   |        int      I2SS       :1;     
                            13885 ; 24   |        int      USBSELECT  :1;     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13886 ; 25   |        unsigned            :6;
                            13887 ; 26   |        int      USBPLUGIN  :1;     
                            13888 ; 27   |        int      PSWITCH    :1;     
                            13889 ; 28   |    } B;
                            13890 ; 29   |
                            13891 ; 30   |    int I;
                            13892 ; 31   |
                            13893 ; 32   |} spare_type;
                            13894 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            13895 ; 34   |
                            13896 ; 35   |
                            13897 ; 36   |
                            13898 ; 37   |#endif
                            13899 
                            13901 
                            13902 ; 31   |#include "regsspi.h"
                            13903 
                            13905 
                            13906 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13907 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            13908 ; 3    |//;; Filename    : regsspi.inc
                            13909 ; 4    |//;; Description : Register definitions for SPI interface
                            13910 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13911 ; 6    |
                            13912 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            13913 ; 8    |// The following naming conventions are followed in this file.
                            13914 ; 9    |// All registers are named using the format...
                            13915 ; 10   |//     HW_<module>_<regname>
                            13916 ; 11   |// where <module> is the module name which can be any of the following...
                            13917 ; 12   |//     USB20
                            13918 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            13919 ; 14   |// module name includes a number starting from 0 for the first instance of
                            13920 ; 15   |// that module)
                            13921 ; 16   |// <regname> is the specific register within that module
                            13922 ; 17   |// We also define the following...
                            13923 ; 18   |//     HW_<module>_<regname>_BITPOS
                            13924 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13925 ; 20   |//     HW_<module>_<regname>_SETMASK
                            13926 ; 21   |// which does something else, and
                            13927 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            13928 ; 23   |// which does something else.
                            13929 ; 24   |// Other rules
                            13930 ; 25   |//     All caps
                            13931 ; 26   |//     Numeric identifiers start at 0
                            13932 ; 27   |#if !(defined(regsspiinc))
                            13933 ; 28   |#define regsspiinc 1
                            13934 ; 29   |
                            13935 ; 30   |#include "types.h"
                            13936 
                            13938 
                            13939 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13940 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13941 ; 3    |//
                            13942 ; 4    |// Filename: types.h
                            13943 ; 5    |// Description: Standard data types
                            13944 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13945 ; 7    |
                            13946 ; 8    |#ifndef _TYPES_H
                            13947 ; 9    |#define _TYPES_H
                            13948 ; 10   |
                            13949 ; 11   |// TODO:  move this outta here!
                            13950 ; 12   |#if !defined(NOERROR)
                            13951 ; 13   |#define NOERROR 0
                            13952 ; 14   |#define SUCCESS 0
                            13953 ; 15   |#endif 
                            13954 ; 16   |#if !defined(SUCCESS)
                            13955 ; 17   |#define SUCCESS  0
                            13956 ; 18   |#endif
                            13957 ; 19   |#if !defined(ERROR)
                            13958 ; 20   |#define ERROR   -1
                            13959 ; 21   |#endif
                            13960 ; 22   |#if !defined(FALSE)
                            13961 ; 23   |#define FALSE 0
                            13962 ; 24   |#endif
                            13963 ; 25   |#if !defined(TRUE)
                            13964 ; 26   |#define TRUE  1
                            13965 ; 27   |#endif
                            13966 ; 28   |
                            13967 ; 29   |#if !defined(NULL)
                            13968 ; 30   |#define NULL 0
                            13969 ; 31   |#endif
                            13970 ; 32   |
                            13971 ; 33   |#define MAX_INT     0x7FFFFF
                            13972 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13973 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13974 ; 36   |#define MAX_ULONG   (-1) 
                            13975 ; 37   |
                            13976 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13977 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13978 ; 40   |
                            13979 ; 41   |
                            13980 ; 42   |#define BYTE    unsigned char       // btVarName
                            13981 ; 43   |#define CHAR    signed char         // cVarName
                            13982 ; 44   |#define USHORT  unsigned short      // usVarName
                            13983 ; 45   |#define SHORT   unsigned short      // sVarName
                            13984 ; 46   |#define WORD    unsigned int        // wVarName
                            13985 ; 47   |#define INT     signed int          // iVarName
                            13986 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13987 ; 49   |#define LONG    signed long         // lVarName
                            13988 ; 50   |#define BOOL    unsigned int        // bVarName
                            13989 ; 51   |#define FRACT   _fract              // frVarName
                            13990 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13991 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13992 ; 54   |#define FLOAT   float               // fVarName
                            13993 ; 55   |#define DBL     double              // dVarName
                            13994 ; 56   |#define ENUM    enum                // eVarName
                            13995 ; 57   |#define CMX     _complex            // cmxVarName
                            13996 ; 58   |typedef WORD UCS3;                   // 
                            13997 ; 59   |
                            13998 ; 60   |#define UINT16  unsigned short
                            13999 ; 61   |#define UINT8   unsigned char   
                            14000 ; 62   |#define UINT32  unsigned long
                            14001 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14002 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14003 ; 65   |#define WCHAR   UINT16
                            14004 ; 66   |
                            14005 ; 67   |//UINT128 is 16 bytes or 6 words
                            14006 ; 68   |typedef struct UINT128_3500 {   
                            14007 ; 69   |    int val[6];     
                            14008 ; 70   |} UINT128_3500;
                            14009 ; 71   |
                            14010 ; 72   |#define UINT128   UINT128_3500
                            14011 ; 73   |
                            14012 ; 74   |// Little endian word packed byte strings:   
                            14013 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14014 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14015 ; 77   |// Little endian word packed byte strings:   
                            14016 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14017 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14018 ; 80   |
                            14019 ; 81   |// Declare Memory Spaces To Use When Coding
                            14020 ; 82   |// A. Sector Buffers
                            14021 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14022 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14023 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14024 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14025 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14026 ; 88   |// B. Media DDI Memory
                            14027 ; 89   |#define MEDIA_DDI_MEM _Y
                            14028 ; 90   |
                            14029 ; 91   |
                            14030 ; 92   |
                            14031 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14032 ; 94   |// Examples of circular pointers:
                            14033 ; 95   |//    INT CIRC cpiVarName
                            14034 ; 96   |//    DWORD CIRC cpdwVarName
                            14035 ; 97   |
                            14036 ; 98   |#define RETCODE INT                 // rcVarName
                            14037 ; 99   |
                            14038 ; 100  |// generic bitfield structure
                            14039 ; 101  |struct Bitfield {
                            14040 ; 102  |    unsigned int B0  :1;
                            14041 ; 103  |    unsigned int B1  :1;
                            14042 ; 104  |    unsigned int B2  :1;
                            14043 ; 105  |    unsigned int B3  :1;
                            14044 ; 106  |    unsigned int B4  :1;
                            14045 ; 107  |    unsigned int B5  :1;
                            14046 ; 108  |    unsigned int B6  :1;
                            14047 ; 109  |    unsigned int B7  :1;
                            14048 ; 110  |    unsigned int B8  :1;
                            14049 ; 111  |    unsigned int B9  :1;
                            14050 ; 112  |    unsigned int B10 :1;
                            14051 ; 113  |    unsigned int B11 :1;
                            14052 ; 114  |    unsigned int B12 :1;
                            14053 ; 115  |    unsigned int B13 :1;
                            14054 ; 116  |    unsigned int B14 :1;
                            14055 ; 117  |    unsigned int B15 :1;
                            14056 ; 118  |    unsigned int B16 :1;
                            14057 ; 119  |    unsigned int B17 :1;
                            14058 ; 120  |    unsigned int B18 :1;
                            14059 ; 121  |    unsigned int B19 :1;
                            14060 ; 122  |    unsigned int B20 :1;
                            14061 ; 123  |    unsigned int B21 :1;
                            14062 ; 124  |    unsigned int B22 :1;
                            14063 ; 125  |    unsigned int B23 :1;
                            14064 ; 126  |};
                            14065 ; 127  |
                            14066 ; 128  |union BitInt {
                            14067 ; 129  |        struct Bitfield B;
                            14068 ; 130  |        int        I;
                            14069 ; 131  |};
                            14070 ; 132  |
                            14071 ; 133  |#define MAX_MSG_LENGTH 10
                            14072 ; 134  |struct CMessage
                            14073 ; 135  |{
                            14074 ; 136  |        unsigned int m_uLength;
                            14075 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14076 ; 138  |};
                            14077 ; 139  |
                            14078 ; 140  |typedef struct {
                            14079 ; 141  |    WORD m_wLength;
                            14080 ; 142  |    WORD m_wMessage;
                            14081 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14082 ; 144  |} Message;
                            14083 ; 145  |
                            14084 ; 146  |struct MessageQueueDescriptor
                            14085 ; 147  |{
                            14086 ; 148  |        int *m_pBase;
                            14087 ; 149  |        int m_iModulo;
                            14088 ; 150  |        int m_iSize;
                            14089 ; 151  |        int *m_pHead;
                            14090 ; 152  |        int *m_pTail;
                            14091 ; 153  |};
                            14092 ; 154  |
                            14093 ; 155  |struct ModuleEntry
                            14094 ; 156  |{
                            14095 ; 157  |    int m_iSignaledEventMask;
                            14096 ; 158  |    int m_iWaitEventMask;
                            14097 ; 159  |    int m_iResourceOfCode;
                            14098 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14099 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14100 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14101 ; 163  |    int m_uTimeOutHigh;
                            14102 ; 164  |    int m_uTimeOutLow;
                            14103 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14104 ; 166  |};
                            14105 ; 167  |
                            14106 ; 168  |union WaitMask{
                            14107 ; 169  |    struct B{
                            14108 ; 170  |        unsigned int m_bNone     :1;
                            14109 ; 171  |        unsigned int m_bMessage  :1;
                            14110 ; 172  |        unsigned int m_bTimer    :1;
                            14111 ; 173  |        unsigned int m_bButton   :1;
                            14112 ; 174  |    } B;
                            14113 ; 175  |    int I;
                            14114 ; 176  |} ;
                            14115 ; 177  |
                            14116 ; 178  |
                            14117 ; 179  |struct Button {
                            14118 ; 180  |        WORD wButtonEvent;
                            14119 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14120 ; 182  |};
                            14121 ; 183  |
                            14122 ; 184  |struct Message {
                            14123 ; 185  |        WORD wMsgLength;
                            14124 ; 186  |        WORD wMsgCommand;
                            14125 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14126 ; 188  |};
                            14127 ; 189  |
                            14128 ; 190  |union EventTypes {
                            14129 ; 191  |        struct CMessage msg;
                            14130 ; 192  |        struct Button Button ;
                            14131 ; 193  |        struct Message Message;
                            14132 ; 194  |};
                            14133 ; 195  |
                            14134 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14135 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14136 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14137 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14138 ; 200  |
                            14139 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14140 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14141 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14142 ; 204  |
                            14143 ; 205  |#if DEBUG
                            14144 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14145 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14146 ; 208  |#else 
                            14147 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14148 ; 210  |#define DebugBuildAssert(x)    
                            14149 ; 211  |#endif
                            14150 ; 212  |
                            14151 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14152 ; 214  |//  #pragma asm
                            14153 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14154 ; 216  |//  #pragma endasm
                            14155 ; 217  |
                            14156 ; 218  |
                            14157 ; 219  |#ifdef COLOR_262K
                            14158 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14159 ; 221  |#elif defined(COLOR_65K)
                            14160 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14161 ; 223  |#else
                            14162 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14163 ; 225  |#endif
                            14164 ; 226  |    
                            14165 ; 227  |#endif // #ifndef _TYPES_H
                            14166 
                            14168 
                            14169 ; 31   |
                            14170 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14171 ; 33   |
                            14172 ; 34   |//   SPI STMP3500 Registers 
                            14173 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            14174 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14175 ; 37   |
                            14176 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            14177 ; 39   |
                            14178 ; 40   |
                            14179 ; 41   |
                            14180 ; 42   |// /////////////////////////////////////////////
                            14181 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            14182 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            14183 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            14184 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            14185 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            14186 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            14187 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            14188 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            14189 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            14190 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            14191 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            14192 ; 54   |
                            14193 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            14194 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            14195 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            14196 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            14197 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            14198 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            14199 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            14200 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            14201 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            14202 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            14203 ; 65   |
                            14204 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            14205 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            14206 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            14207 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            14208 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            14209 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            14210 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            14211 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            14212 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            14213 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            14214 ; 76   |
                            14215 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            14216 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            14217 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            14218 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            14219 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            14220 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            14221 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            14222 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            14223 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            14224 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            14225 ; 87   |
                            14226 ; 88   |typedef union               
                            14227 ; 89   |{
                            14228 ; 90   |    struct {
                            14229 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            14230 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            14231 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            14232 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            14233 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            14234 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            14235 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            14236 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            14237 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            14238 ; 100  |    } B;
                            14239 ; 101  |
                            14240 ; 102  |    int I;
                            14241 ; 103  |    unsigned int U;
                            14242 ; 104  |} spcsr_type;
                            14243 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / Status Register */
                            14244 ; 106  |
                            14245 ; 107  |// /////////////////////////////////////////////
                            14246 ; 108  |// //  SPI Data Register Bit Definitions
                            14247 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            14248 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            14249 ; 111  |
                            14250 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            14251 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            14252 ; 114  |
                            14253 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            14254 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            14255 ; 117  |
                            14256 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            14257 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            14258 ; 120  |
                            14259 ; 121  |typedef union               
                            14260 ; 122  |{
                            14261 ; 123  |    struct {
                            14262 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            14263 ; 125  |    } B;
                            14264 ; 126  |
                            14265 ; 127  |    int I;
                            14266 ; 128  |    unsigned int U;
                            14267 ; 129  |} spdr_type;
                            14268 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Register */
                            14269 ; 131  |
                            14270 ; 132  |
                            14271 ; 133  |#endif
                            14272 ; 134  |
                            14273 ; 135  |
                            14274 
                            14276 
                            14277 ; 32   |#include "regsswizzle.h"
                            14278 
                            14280 
                            14281 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14282 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            14283 ; 3    |//;; Filename    : regsswizzle.inc
                            14284 ; 4    |//;; Description : Register definitions for Swizzle interface
                            14285 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14286 ; 6    |
                            14287 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            14288 ; 8    |// The following naming conventions are followed in this file.
                            14289 ; 9    |// All registers are named using the format...
                            14290 ; 10   |//     HW_<module>_<regname>
                            14291 ; 11   |// where <module> is the module name which can be any of the following...
                            14292 ; 12   |//     USB20
                            14293 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            14294 ; 14   |// module name includes a number starting from 0 for the first instance of
                            14295 ; 15   |// that module)
                            14296 ; 16   |// <regname> is the specific register within that module
                            14297 ; 17   |// We also define the following...
                            14298 ; 18   |//     HW_<module>_<regname>_BITPOS
                            14299 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14300 ; 20   |//     HW_<module>_<regname>_SETMASK
                            14301 ; 21   |// which does something else, and
                            14302 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            14303 ; 23   |// which does something else.
                            14304 ; 24   |// Other rules
                            14305 ; 25   |//     All caps
                            14306 ; 26   |//     Numeric identifiers start at 0
                            14307 ; 27   |#if !(defined(regsswizzleinc))
                            14308 ; 28   |#define regsswizzleinc 1
                            14309 ; 29   |
                            14310 ; 30   |#include "types.h"
                            14311 
                            14313 
                            14314 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14315 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14316 ; 3    |//
                            14317 ; 4    |// Filename: types.h
                            14318 ; 5    |// Description: Standard data types
                            14319 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14320 ; 7    |
                            14321 ; 8    |#ifndef _TYPES_H
                            14322 ; 9    |#define _TYPES_H
                            14323 ; 10   |
                            14324 ; 11   |// TODO:  move this outta here!
                            14325 ; 12   |#if !defined(NOERROR)
                            14326 ; 13   |#define NOERROR 0
                            14327 ; 14   |#define SUCCESS 0
                            14328 ; 15   |#endif 
                            14329 ; 16   |#if !defined(SUCCESS)
                            14330 ; 17   |#define SUCCESS  0
                            14331 ; 18   |#endif
                            14332 ; 19   |#if !defined(ERROR)
                            14333 ; 20   |#define ERROR   -1
                            14334 ; 21   |#endif
                            14335 ; 22   |#if !defined(FALSE)
                            14336 ; 23   |#define FALSE 0
                            14337 ; 24   |#endif
                            14338 ; 25   |#if !defined(TRUE)
                            14339 ; 26   |#define TRUE  1
                            14340 ; 27   |#endif
                            14341 ; 28   |
                            14342 ; 29   |#if !defined(NULL)
                            14343 ; 30   |#define NULL 0
                            14344 ; 31   |#endif
                            14345 ; 32   |
                            14346 ; 33   |#define MAX_INT     0x7FFFFF
                            14347 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14348 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14349 ; 36   |#define MAX_ULONG   (-1) 
                            14350 ; 37   |
                            14351 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14352 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14353 ; 40   |
                            14354 ; 41   |
                            14355 ; 42   |#define BYTE    unsigned char       // btVarName
                            14356 ; 43   |#define CHAR    signed char         // cVarName
                            14357 ; 44   |#define USHORT  unsigned short      // usVarName
                            14358 ; 45   |#define SHORT   unsigned short      // sVarName
                            14359 ; 46   |#define WORD    unsigned int        // wVarName
                            14360 ; 47   |#define INT     signed int          // iVarName
                            14361 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14362 ; 49   |#define LONG    signed long         // lVarName
                            14363 ; 50   |#define BOOL    unsigned int        // bVarName
                            14364 ; 51   |#define FRACT   _fract              // frVarName
                            14365 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14366 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14367 ; 54   |#define FLOAT   float               // fVarName
                            14368 ; 55   |#define DBL     double              // dVarName
                            14369 ; 56   |#define ENUM    enum                // eVarName
                            14370 ; 57   |#define CMX     _complex            // cmxVarName
                            14371 ; 58   |typedef WORD UCS3;                   // 
                            14372 ; 59   |
                            14373 ; 60   |#define UINT16  unsigned short
                            14374 ; 61   |#define UINT8   unsigned char   
                            14375 ; 62   |#define UINT32  unsigned long
                            14376 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14377 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14378 ; 65   |#define WCHAR   UINT16
                            14379 ; 66   |
                            14380 ; 67   |//UINT128 is 16 bytes or 6 words
                            14381 ; 68   |typedef struct UINT128_3500 {   
                            14382 ; 69   |    int val[6];     
                            14383 ; 70   |} UINT128_3500;
                            14384 ; 71   |
                            14385 ; 72   |#define UINT128   UINT128_3500
                            14386 ; 73   |
                            14387 ; 74   |// Little endian word packed byte strings:   
                            14388 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14389 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14390 ; 77   |// Little endian word packed byte strings:   
                            14391 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14392 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14393 ; 80   |
                            14394 ; 81   |// Declare Memory Spaces To Use When Coding
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14395 ; 82   |// A. Sector Buffers
                            14396 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14397 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14398 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14399 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14400 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14401 ; 88   |// B. Media DDI Memory
                            14402 ; 89   |#define MEDIA_DDI_MEM _Y
                            14403 ; 90   |
                            14404 ; 91   |
                            14405 ; 92   |
                            14406 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14407 ; 94   |// Examples of circular pointers:
                            14408 ; 95   |//    INT CIRC cpiVarName
                            14409 ; 96   |//    DWORD CIRC cpdwVarName
                            14410 ; 97   |
                            14411 ; 98   |#define RETCODE INT                 // rcVarName
                            14412 ; 99   |
                            14413 ; 100  |// generic bitfield structure
                            14414 ; 101  |struct Bitfield {
                            14415 ; 102  |    unsigned int B0  :1;
                            14416 ; 103  |    unsigned int B1  :1;
                            14417 ; 104  |    unsigned int B2  :1;
                            14418 ; 105  |    unsigned int B3  :1;
                            14419 ; 106  |    unsigned int B4  :1;
                            14420 ; 107  |    unsigned int B5  :1;
                            14421 ; 108  |    unsigned int B6  :1;
                            14422 ; 109  |    unsigned int B7  :1;
                            14423 ; 110  |    unsigned int B8  :1;
                            14424 ; 111  |    unsigned int B9  :1;
                            14425 ; 112  |    unsigned int B10 :1;
                            14426 ; 113  |    unsigned int B11 :1;
                            14427 ; 114  |    unsigned int B12 :1;
                            14428 ; 115  |    unsigned int B13 :1;
                            14429 ; 116  |    unsigned int B14 :1;
                            14430 ; 117  |    unsigned int B15 :1;
                            14431 ; 118  |    unsigned int B16 :1;
                            14432 ; 119  |    unsigned int B17 :1;
                            14433 ; 120  |    unsigned int B18 :1;
                            14434 ; 121  |    unsigned int B19 :1;
                            14435 ; 122  |    unsigned int B20 :1;
                            14436 ; 123  |    unsigned int B21 :1;
                            14437 ; 124  |    unsigned int B22 :1;
                            14438 ; 125  |    unsigned int B23 :1;
                            14439 ; 126  |};
                            14440 ; 127  |
                            14441 ; 128  |union BitInt {
                            14442 ; 129  |        struct Bitfield B;
                            14443 ; 130  |        int        I;
                            14444 ; 131  |};
                            14445 ; 132  |
                            14446 ; 133  |#define MAX_MSG_LENGTH 10
                            14447 ; 134  |struct CMessage
                            14448 ; 135  |{
                            14449 ; 136  |        unsigned int m_uLength;
                            14450 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14451 ; 138  |};
                            14452 ; 139  |
                            14453 ; 140  |typedef struct {
                            14454 ; 141  |    WORD m_wLength;
                            14455 ; 142  |    WORD m_wMessage;
                            14456 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14457 ; 144  |} Message;
                            14458 ; 145  |
                            14459 ; 146  |struct MessageQueueDescriptor
                            14460 ; 147  |{
                            14461 ; 148  |        int *m_pBase;
                            14462 ; 149  |        int m_iModulo;
                            14463 ; 150  |        int m_iSize;
                            14464 ; 151  |        int *m_pHead;
                            14465 ; 152  |        int *m_pTail;
                            14466 ; 153  |};
                            14467 ; 154  |
                            14468 ; 155  |struct ModuleEntry
                            14469 ; 156  |{
                            14470 ; 157  |    int m_iSignaledEventMask;
                            14471 ; 158  |    int m_iWaitEventMask;
                            14472 ; 159  |    int m_iResourceOfCode;
                            14473 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14474 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14475 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14476 ; 163  |    int m_uTimeOutHigh;
                            14477 ; 164  |    int m_uTimeOutLow;
                            14478 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14479 ; 166  |};
                            14480 ; 167  |
                            14481 ; 168  |union WaitMask{
                            14482 ; 169  |    struct B{
                            14483 ; 170  |        unsigned int m_bNone     :1;
                            14484 ; 171  |        unsigned int m_bMessage  :1;
                            14485 ; 172  |        unsigned int m_bTimer    :1;
                            14486 ; 173  |        unsigned int m_bButton   :1;
                            14487 ; 174  |    } B;
                            14488 ; 175  |    int I;
                            14489 ; 176  |} ;
                            14490 ; 177  |
                            14491 ; 178  |
                            14492 ; 179  |struct Button {
                            14493 ; 180  |        WORD wButtonEvent;
                            14494 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14495 ; 182  |};
                            14496 ; 183  |
                            14497 ; 184  |struct Message {
                            14498 ; 185  |        WORD wMsgLength;
                            14499 ; 186  |        WORD wMsgCommand;
                            14500 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14501 ; 188  |};
                            14502 ; 189  |
                            14503 ; 190  |union EventTypes {
                            14504 ; 191  |        struct CMessage msg;
                            14505 ; 192  |        struct Button Button ;
                            14506 ; 193  |        struct Message Message;
                            14507 ; 194  |};
                            14508 ; 195  |
                            14509 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14510 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14511 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14512 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14513 ; 200  |
                            14514 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14515 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14516 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14517 ; 204  |
                            14518 ; 205  |#if DEBUG
                            14519 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14520 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14521 ; 208  |#else 
                            14522 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14523 ; 210  |#define DebugBuildAssert(x)    
                            14524 ; 211  |#endif
                            14525 ; 212  |
                            14526 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14527 ; 214  |//  #pragma asm
                            14528 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14529 ; 216  |//  #pragma endasm
                            14530 ; 217  |
                            14531 ; 218  |
                            14532 ; 219  |#ifdef COLOR_262K
                            14533 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14534 ; 221  |#elif defined(COLOR_65K)
                            14535 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14536 ; 223  |#else
                            14537 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14538 ; 225  |#endif
                            14539 ; 226  |    
                            14540 ; 227  |#endif // #ifndef _TYPES_H
                            14541 
                            14543 
                            14544 ; 31   |
                            14545 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14546 ; 33   |
                            14547 ; 34   |//   SWIZZLE STMP3500 Registers 
                            14548 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            14549 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14550 ; 37   |
                            14551 ; 38   |
                            14552 ; 39   |
                            14553 ; 40   |
                            14554 ; 41   |
                            14555 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            14556 ; 43   |
                            14557 ; 44   |
                            14558 ; 45   |
                            14559 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            14560 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            14561 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            14562 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            14563 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            14564 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            14565 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            14566 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            14567 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            14568 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            14569 ; 56   |
                            14570 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            14571 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            14572 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            14573 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            14574 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            14575 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            14576 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            14577 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            14578 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            14579 ; 66   |
                            14580 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITPOS)
                            14581 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITPOS)
                            14582 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_BITPOS)
                            14583 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIGN_BITPOS)
                            14584 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_SHIFT_BITPOS)
                            14585 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_BITPOS)
                            14586 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECSR1_CLK_OFF_BITPOS)
                            14587 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1_NEWADD_BITPOS)
                            14588 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSVD_BITPOS)
                            14589 ; 76   |
                            14590 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            14591 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            14592 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            14593 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            14594 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            14595 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            14596 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            14597 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            14598 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            14599 ; 86   |
                            14600 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            14601 ; 88   |//  Bit Manipulation Unit Registers
                            14602 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            14603 ; 90   |typedef union
                            14604 ; 91   |{
                            14605 ; 92   |    struct
                            14606 ; 93   |    {
                            14607 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            14608 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            14609 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            14610 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            14611 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            14612 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            14613 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            14614 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            14615 ; 102  |    } B;
                            14616 ; 103  |    int I;
                            14617 ; 104  |    unsigned U;
                            14618 ; 105  |} swizzlecsr1_type;
                            14619 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            14620 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* Swizzle Control & Status Register 1 */
                            14621 ; 108  |
                            14622 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            14623 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            14624 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            14625 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            14626 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            14627 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            14628 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            14629 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            14630 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            14631 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            14632 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            14633 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            14634 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            14635 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            14636 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            14637 ; 124  |
                            14638 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            14639 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            14640 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            14641 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            14642 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            14643 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            14644 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            14645 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            14646 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14647 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            14648 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            14649 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            14650 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            14651 ; 138  |
                            14652 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KICK_BITPOS)
                            14653 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_SASEL_BITPOS)
                            14654 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECSR2_DESASEL_BITPOS)
                            14655 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIGE_BITPOS)
                            14656 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2_BITREV_BITPOS)
                            14657 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLSB_BITPOS)
                            14658 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMSB_BITPOS)
                            14659 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16L_BITPOS)
                            14660 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16I_BITPOS)
                            14661 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_BS_EN_BITPOS)
                            14662 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZLECSR2_SBYTEDEST_BITPOS)
                            14663 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2_UNKICK_BITPOS)
                            14664 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSVD_BITPOS)
                            14665 ; 152  |
                            14666 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            14667 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            14668 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            14669 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            14670 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            14671 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            14672 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            14673 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            14674 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            14675 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            14676 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            14677 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            14678 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            14679 ; 166  |
                            14680 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            14681 ; 168  |typedef union
                            14682 ; 169  |{
                            14683 ; 170  |    struct
                            14684 ; 171  |    {
                            14685 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            14686 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            14687 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            14688 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            14689 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            14690 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            14691 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            14692 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            14693 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            14694 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            14695 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            14696 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            14697 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            14698 ; 185  |    } B;
                            14699 ; 186  |    unsigned int I;
                            14700 ; 187  |    unsigned int U;
                            14701 ; 188  |} swizzlecsr2_type;
                            14702 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            14703 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* Swizzle Control & Status Register 2 */
                            14704 ; 191  |
                            14705 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            14706 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            14707 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            14708 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            14709 ; 196  |
                            14710 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            14711 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            14712 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            14713 ; 200  |
                            14714 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_SIZE_BITPOS)
                            14715 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWIZZLESIZER_NEW_SHIFT_BITPOS)
                            14716 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_RSVD_BITPOS)
                            14717 ; 204  |
                            14718 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            14719 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            14720 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            14721 ; 208  |
                            14722 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            14723 ; 210  |typedef union
                            14724 ; 211  |{
                            14725 ; 212  |    struct
                            14726 ; 213  |    {
                            14727 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            14728 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            14729 ; 216  |    } B;
                            14730 ; 217  |    int I;
                            14731 ; 218  |    unsigned U;
                            14732 ; 219  |} swizzlesizer_type;
                            14733 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            14734 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))        /* Swizzle Transfer Size Register */
                            14735 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* Swizzle Source Address Register */
                            14736 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* Swizzle Data1 Register */
                            14737 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* Swizzle Data2 Register */
                            14738 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* Swizzle Destination Address Register */
                            14739 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* Swizzle Big Endian Register */
                            14740 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* Swizzle BITREV Register */
                            14741 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* Swizzle Pass Least Significant Byte Register */
                            14742 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* Swizzle Pass Intermediate Byte Register */
                            14743 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* Swizzle Pass Most Significant Byte Register */
                            14744 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* Swizzle Pass Least Significant Word Register */
                            14745 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* Swizzle Pass Intermediate Significant Word Register */
                            14746 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* Swizzle Pass Most Significant Word Register */
                            14747 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Swizzle Barrel Shift Register */
                            14748 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swizzle Divide By 3 Lower Register */
                            14749 ; 236  |
                            14750 ; 237  |
                            14751 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            14752 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            14753 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            14754 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            14755 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            14756 ; 243  |
                            14757 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            14758 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            14759 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            14760 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            14761 ; 248  |
                            14762 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            14763 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD0_BITPOS)
                            14764 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_REMAINDER_BITPOS)
                            14765 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD1_BITPOS)
                            14766 ; 253  |
                            14767 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            14768 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            14769 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            14770 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            14771 ; 258  |
                            14772 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            14773 ; 260  |typedef union
                            14774 ; 261  |{
                            14775 ; 262  |    struct
                            14776 ; 263  |    {
                            14777 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            14778 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            14779 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            14780 ; 267  |    } B;
                            14781 ; 268  |    int I;
                            14782 ; 269  |    unsigned U;
                            14783 ; 270  |} swizzlediv3ur_type;
                            14784 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            14785 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    /* Swizzle Divide By 3 Upper Register */
                            14786 ; 273  |
                            14787 ; 274  |#endif
                            14788 ; 275  |
                            14789 
                            14791 
                            14792 ; 33   |#include "regssdram.h"
                            14793 
                            14795 
                            14796 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14797 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            14798 ; 3    |//;  File        : regssdram.inc
                            14799 ; 4    |//;  Description : Mixed Signal IP Register definition
                            14800 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14801 ; 6    |
                            14802 ; 7    |// The following naming conventions are followed in this file.
                            14803 ; 8    |// All registers are named using the format...
                            14804 ; 9    |//     HW_<module>_<regname>
                            14805 ; 10   |// where <module> is the module name which can be any of the following...
                            14806 ; 11   |//     SYSTEM
                            14807 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            14808 ; 13   |// module name includes a number starting from 0 for the first instance of
                            14809 ; 14   |// that module)
                            14810 ; 15   |// <regname> is the specific register within that module
                            14811 ; 16   |// We also define the following...
                            14812 ; 17   |//     HW_<module>_<regname>_BITPOS
                            14813 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14814 ; 19   |//     HW_<module>_<regname>_SETMASK
                            14815 ; 20   |// which does something else, and
                            14816 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            14817 ; 22   |// which does something else.
                            14818 ; 23   |// Other rules
                            14819 ; 24   |//     All caps
                            14820 ; 25   |//     Numeric identifiers start at 0
                            14821 ; 26   |
                            14822 ; 27   |#if !(defined(regssdraminc))
                            14823 ; 28   |#define regssdraminc 1
                            14824 ; 29   |
                            14825 ; 30   |#include "types.h"
                            14826 
                            14828 
                            14829 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14830 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14831 ; 3    |//
                            14832 ; 4    |// Filename: types.h
                            14833 ; 5    |// Description: Standard data types
                            14834 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14835 ; 7    |
                            14836 ; 8    |#ifndef _TYPES_H
                            14837 ; 9    |#define _TYPES_H
                            14838 ; 10   |
                            14839 ; 11   |// TODO:  move this outta here!
                            14840 ; 12   |#if !defined(NOERROR)
                            14841 ; 13   |#define NOERROR 0
                            14842 ; 14   |#define SUCCESS 0
                            14843 ; 15   |#endif 
                            14844 ; 16   |#if !defined(SUCCESS)
                            14845 ; 17   |#define SUCCESS  0
                            14846 ; 18   |#endif
                            14847 ; 19   |#if !defined(ERROR)
                            14848 ; 20   |#define ERROR   -1
                            14849 ; 21   |#endif
                            14850 ; 22   |#if !defined(FALSE)
                            14851 ; 23   |#define FALSE 0
                            14852 ; 24   |#endif
                            14853 ; 25   |#if !defined(TRUE)
                            14854 ; 26   |#define TRUE  1
                            14855 ; 27   |#endif
                            14856 ; 28   |
                            14857 ; 29   |#if !defined(NULL)
                            14858 ; 30   |#define NULL 0
                            14859 ; 31   |#endif
                            14860 ; 32   |
                            14861 ; 33   |#define MAX_INT     0x7FFFFF
                            14862 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14863 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14864 ; 36   |#define MAX_ULONG   (-1) 
                            14865 ; 37   |
                            14866 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14867 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14868 ; 40   |
                            14869 ; 41   |
                            14870 ; 42   |#define BYTE    unsigned char       // btVarName
                            14871 ; 43   |#define CHAR    signed char         // cVarName
                            14872 ; 44   |#define USHORT  unsigned short      // usVarName
                            14873 ; 45   |#define SHORT   unsigned short      // sVarName
                            14874 ; 46   |#define WORD    unsigned int        // wVarName
                            14875 ; 47   |#define INT     signed int          // iVarName
                            14876 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14877 ; 49   |#define LONG    signed long         // lVarName
                            14878 ; 50   |#define BOOL    unsigned int        // bVarName
                            14879 ; 51   |#define FRACT   _fract              // frVarName
                            14880 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14881 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14882 ; 54   |#define FLOAT   float               // fVarName
                            14883 ; 55   |#define DBL     double              // dVarName
                            14884 ; 56   |#define ENUM    enum                // eVarName
                            14885 ; 57   |#define CMX     _complex            // cmxVarName
                            14886 ; 58   |typedef WORD UCS3;                   // 
                            14887 ; 59   |
                            14888 ; 60   |#define UINT16  unsigned short
                            14889 ; 61   |#define UINT8   unsigned char   
                            14890 ; 62   |#define UINT32  unsigned long
                            14891 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14892 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14893 ; 65   |#define WCHAR   UINT16
                            14894 ; 66   |
                            14895 ; 67   |//UINT128 is 16 bytes or 6 words
                            14896 ; 68   |typedef struct UINT128_3500 {   
                            14897 ; 69   |    int val[6];     
                            14898 ; 70   |} UINT128_3500;
                            14899 ; 71   |
                            14900 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14901 ; 73   |
                            14902 ; 74   |// Little endian word packed byte strings:   
                            14903 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14904 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14905 ; 77   |// Little endian word packed byte strings:   
                            14906 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14907 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14908 ; 80   |
                            14909 ; 81   |// Declare Memory Spaces To Use When Coding
                            14910 ; 82   |// A. Sector Buffers
                            14911 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14912 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14913 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14914 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14915 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14916 ; 88   |// B. Media DDI Memory
                            14917 ; 89   |#define MEDIA_DDI_MEM _Y
                            14918 ; 90   |
                            14919 ; 91   |
                            14920 ; 92   |
                            14921 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14922 ; 94   |// Examples of circular pointers:
                            14923 ; 95   |//    INT CIRC cpiVarName
                            14924 ; 96   |//    DWORD CIRC cpdwVarName
                            14925 ; 97   |
                            14926 ; 98   |#define RETCODE INT                 // rcVarName
                            14927 ; 99   |
                            14928 ; 100  |// generic bitfield structure
                            14929 ; 101  |struct Bitfield {
                            14930 ; 102  |    unsigned int B0  :1;
                            14931 ; 103  |    unsigned int B1  :1;
                            14932 ; 104  |    unsigned int B2  :1;
                            14933 ; 105  |    unsigned int B3  :1;
                            14934 ; 106  |    unsigned int B4  :1;
                            14935 ; 107  |    unsigned int B5  :1;
                            14936 ; 108  |    unsigned int B6  :1;
                            14937 ; 109  |    unsigned int B7  :1;
                            14938 ; 110  |    unsigned int B8  :1;
                            14939 ; 111  |    unsigned int B9  :1;
                            14940 ; 112  |    unsigned int B10 :1;
                            14941 ; 113  |    unsigned int B11 :1;
                            14942 ; 114  |    unsigned int B12 :1;
                            14943 ; 115  |    unsigned int B13 :1;
                            14944 ; 116  |    unsigned int B14 :1;
                            14945 ; 117  |    unsigned int B15 :1;
                            14946 ; 118  |    unsigned int B16 :1;
                            14947 ; 119  |    unsigned int B17 :1;
                            14948 ; 120  |    unsigned int B18 :1;
                            14949 ; 121  |    unsigned int B19 :1;
                            14950 ; 122  |    unsigned int B20 :1;
                            14951 ; 123  |    unsigned int B21 :1;
                            14952 ; 124  |    unsigned int B22 :1;
                            14953 ; 125  |    unsigned int B23 :1;
                            14954 ; 126  |};
                            14955 ; 127  |
                            14956 ; 128  |union BitInt {
                            14957 ; 129  |        struct Bitfield B;
                            14958 ; 130  |        int        I;
                            14959 ; 131  |};
                            14960 ; 132  |
                            14961 ; 133  |#define MAX_MSG_LENGTH 10
                            14962 ; 134  |struct CMessage
                            14963 ; 135  |{
                            14964 ; 136  |        unsigned int m_uLength;
                            14965 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14966 ; 138  |};
                            14967 ; 139  |
                            14968 ; 140  |typedef struct {
                            14969 ; 141  |    WORD m_wLength;
                            14970 ; 142  |    WORD m_wMessage;
                            14971 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14972 ; 144  |} Message;
                            14973 ; 145  |
                            14974 ; 146  |struct MessageQueueDescriptor
                            14975 ; 147  |{
                            14976 ; 148  |        int *m_pBase;
                            14977 ; 149  |        int m_iModulo;
                            14978 ; 150  |        int m_iSize;
                            14979 ; 151  |        int *m_pHead;
                            14980 ; 152  |        int *m_pTail;
                            14981 ; 153  |};
                            14982 ; 154  |
                            14983 ; 155  |struct ModuleEntry
                            14984 ; 156  |{
                            14985 ; 157  |    int m_iSignaledEventMask;
                            14986 ; 158  |    int m_iWaitEventMask;
                            14987 ; 159  |    int m_iResourceOfCode;
                            14988 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14989 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14990 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14991 ; 163  |    int m_uTimeOutHigh;
                            14992 ; 164  |    int m_uTimeOutLow;
                            14993 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14994 ; 166  |};
                            14995 ; 167  |
                            14996 ; 168  |union WaitMask{
                            14997 ; 169  |    struct B{
                            14998 ; 170  |        unsigned int m_bNone     :1;
                            14999 ; 171  |        unsigned int m_bMessage  :1;
                            15000 ; 172  |        unsigned int m_bTimer    :1;
                            15001 ; 173  |        unsigned int m_bButton   :1;
                            15002 ; 174  |    } B;
                            15003 ; 175  |    int I;
                            15004 ; 176  |} ;
                            15005 ; 177  |
                            15006 ; 178  |
                            15007 ; 179  |struct Button {
                            15008 ; 180  |        WORD wButtonEvent;
                            15009 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15010 ; 182  |};
                            15011 ; 183  |
                            15012 ; 184  |struct Message {
                            15013 ; 185  |        WORD wMsgLength;
                            15014 ; 186  |        WORD wMsgCommand;
                            15015 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15016 ; 188  |};
                            15017 ; 189  |
                            15018 ; 190  |union EventTypes {
                            15019 ; 191  |        struct CMessage msg;
                            15020 ; 192  |        struct Button Button ;
                            15021 ; 193  |        struct Message Message;
                            15022 ; 194  |};
                            15023 ; 195  |
                            15024 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15025 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15026 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15027 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15028 ; 200  |
                            15029 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15030 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15031 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15032 ; 204  |
                            15033 ; 205  |#if DEBUG
                            15034 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15035 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15036 ; 208  |#else 
                            15037 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15038 ; 210  |#define DebugBuildAssert(x)    
                            15039 ; 211  |#endif
                            15040 ; 212  |
                            15041 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15042 ; 214  |//  #pragma asm
                            15043 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15044 ; 216  |//  #pragma endasm
                            15045 ; 217  |
                            15046 ; 218  |
                            15047 ; 219  |#ifdef COLOR_262K
                            15048 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15049 ; 221  |#elif defined(COLOR_65K)
                            15050 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15051 ; 223  |#else
                            15052 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15053 ; 225  |#endif
                            15054 ; 226  |    
                            15055 ; 227  |#endif // #ifndef _TYPES_H
                            15056 
                            15058 
                            15059 ; 31   |
                            15060 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            15061 ; 33   |
                            15062 ; 34   |
                            15063 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            15064 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            15065 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            15066 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            15067 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            15068 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            15069 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            15070 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            15071 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            15072 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            15073 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            15074 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            15075 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            15076 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            15077 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            15078 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            15079 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            15080 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            15081 ; 53   |
                            15082 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            15083 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            15084 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            15085 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            15086 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            15087 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            15088 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            15089 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            15090 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            15091 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            15092 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            15093 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            15094 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            15095 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            15096 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            15097 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            15098 ; 70   |
                            15099 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SDRAMEN_BITPOS)
                            15100 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            15101 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS)
                            15102 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BITPOS)
                            15103 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            15104 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_BITPOS)
                            15105 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BITPOS)
                            15106 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_BITPOS)
                            15107 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS)
                            15108 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BITPOS)
                            15109 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_BITPOS)
                            15110 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_BITPOS)
                            15111 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS)
                            15112 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_BITPOS)
                            15113 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_BITPOS)
                            15114 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BITPOS)
                            15115 ; 87   |
                            15116 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            15117 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            15118 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            15119 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            15120 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            15121 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            15122 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            15123 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            15124 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            15125 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            15126 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            15127 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            15128 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            15129 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            15130 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            15131 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            15132 ; 104  |
                            15133 ; 105  |typedef union               
                            15134 ; 106  |{
                            15135 ; 107  |    struct {
                            15136 ; 108  |        int SDRAMEN                     :1;
                            15137 ; 109  |        int IE                          :1;
                            15138 ; 110  |        int RNW                         :1;
                            15139 ; 111  |        int KICK                        :1;
                            15140 ; 112  |        int LM                          :1;
                            15141 ; 113  |        int ISTAT                       :1;
                            15142 ; 114  |        int PWDN                        :1;
                            15143 ; 115  |        int RSVD                        :1;
                            15144 ; 116  |        int SBYTE                       :2;
                            15145 ; 117  |        int MEM                         :2;
                            15146 ; 118  |        int BIGE                        :1;
                            15147 ; 119  |        int ASIZE                       :3;
                            15148 ; 120  |        int UKICK                       :1;
                            15149 ; 121  |        int DIV                         :4;
                            15150 ; 122  |        int MULTI                       :1;
                            15151 ; 123  |        int SDRAM                       :1;
                            15152 ; 124  |        int SIGN                        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15153 ; 125  |    } B;
                            15154 ; 126  |    int I;
                            15155 ; 127  |} sdramcsr_type;
                            15156 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            15157 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            15158 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            15159 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            15160 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            15161 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            15162 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            15163 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            15164 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            15165 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            15166 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            15167 ; 139  |
                            15168 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            15169 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            15170 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            15171 ; 143  |
                            15172 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            15173 ; 145  |
                            15174 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            15175 ; 147  |
                            15176 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            15177 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            15178 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            15179 ; 151  |
                            15180 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            15181 ; 153  |
                            15182 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            15183 ; 155  |
                            15184 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            15185 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            15186 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            15187 ; 159  |
                            15188 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            15189 ; 161  |
                            15190 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            15191 ; 163  |
                            15192 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            15193 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            15194 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            15195 ; 167  |
                            15196 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            15197 ; 169  |
                            15198 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            15199 ; 171  |
                            15200 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            15201 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            15202 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            15203 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            15204 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            15205 ; 177  |
                            15206 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            15207 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            15208 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            15209 ; 181  |
                            15210 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1_INIT_BITPOS)
                            15211 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_TRP_BITPOS)
                            15212 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1_TRFC_BITPOS)
                            15213 ; 185  |
                            15214 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            15215 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            15216 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            15217 ; 189  |
                            15218 ; 190  |typedef union               
                            15219 ; 191  |{
                            15220 ; 192  |    struct {
                            15221 ; 193  |        int INIT                :16;
                            15222 ; 194  |        int TRP                 :4;
                            15223 ; 195  |        int TRFC                :4;
                            15224 ; 196  |    } B;
                            15225 ; 197  |    int I;
                            15226 ; 198  |} sdramtimer1_type;
                            15227 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            15228 ; 200  |
                            15229 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            15230 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            15231 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            15232 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            15233 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            15234 ; 206  |
                            15235 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            15236 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            15237 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            15238 ; 210  |
                            15239 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2_TXSR_BITPOS)
                            15240 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2_TREF_BITPOS)
                            15241 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2_TRCD_BITPOS)
                            15242 ; 214  |
                            15243 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            15244 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            15245 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            15246 ; 218  |
                            15247 ; 219  |typedef union               
                            15248 ; 220  |{
                            15249 ; 221  |    struct {
                            15250 ; 222  |        int TXSR                :4;
                            15251 ; 223  |        int TREF                :12;
                            15252 ; 224  |        int TRCD                :4;
                            15253 ; 225  |        int RSVD                :4; 
                            15254 ; 226  |    } B;
                            15255 ; 227  |    int I;
                            15256 ; 228  |} sdramtimer2_type;
                            15257 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            15258 ; 230  |
                            15259 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            15260 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            15261 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            15262 ; 234  |
                            15263 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            15264 ; 236  |
                            15265 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            15266 ; 238  |
                            15267 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            15268 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            15269 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            15270 ; 242  |
                            15271 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            15272 ; 244  |
                            15273 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            15274 ; 246  |
                            15275 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15276 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            15277 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            15278 ; 250  |
                            15279 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            15280 ; 252  |
                            15281 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS)
                            15282 ; 254  |
                            15283 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            15284 ; 256  |
                            15285 ; 257  |typedef union               
                            15286 ; 258  |{
                            15287 ; 259  |    struct {
                            15288 ; 260  |        int VALUE               :14;
                            15289 ; 261  |        int RSVD                :10; 
                            15290 ; 262  |    } B;
                            15291 ; 263  |    int I;
                            15292 ; 264  |} sdrammode_type;
                            15293 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            15294 ; 266  |
                            15295 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            15296 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            15297 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            15298 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            15299 ; 271  |
                            15300 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            15301 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            15302 ; 274  |
                            15303 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_COLWIDTH_BITPOS)
                            15304 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_ROWWIDTH_BITPOS)
                            15305 ; 277  |
                            15306 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            15307 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            15308 ; 280  |
                            15309 ; 281  |typedef union               
                            15310 ; 282  |{
                            15311 ; 283  |    struct {
                            15312 ; 284  |        int COLWIDTH               :4;
                            15313 ; 285  |        int ROWWIDTH               :4; 
                            15314 ; 286  |    } B;
                            15315 ; 287  |    int I;
                            15316 ; 288  |} sdramtype_type;
                            15317 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            15318 ; 290  |
                            15319 ; 291  |#endif
                            15320 ; 292  |
                            15321 ; 293  |
                            15322 ; 294  |
                            15323 ; 295  |
                            15324 ; 296  |
                            15325 ; 297  |
                            15326 
                            15328 
                            15329 ; 34   |#include "regstb.h"
                            15330 
                            15332 
                            15333 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15334 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            15335 ; 3    |// Filename: regstb.inc
                            15336 ; 4    |// Description: Register definitions for Trace Buffer
                            15337 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15338 ; 6    |// The following naming conventions are followed in this file.
                            15339 ; 7    |// All registers are named using the format...
                            15340 ; 8    |//     HW_<module>_<regname>
                            15341 ; 9    |// where <module> is the module name which can be any of the following...
                            15342 ; 10   |//     USB20
                            15343 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15344 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15345 ; 13   |// that module)
                            15346 ; 14   |// <regname> is the specific register within that module
                            15347 ; 15   |// We also define the following...
                            15348 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15349 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15350 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15351 ; 19   |// which does something else, and
                            15352 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15353 ; 21   |// which does something else.
                            15354 ; 22   |// Other rules
                            15355 ; 23   |//     All caps
                            15356 ; 24   |//     Numeric identifiers start at 0
                            15357 ; 25   |#if !(defined(regstbinc))
                            15358 ; 26   |#define regstbinc 1
                            15359 ; 27   |
                            15360 ; 28   |#include "types.h"
                            15361 
                            15363 
                            15364 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15365 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15366 ; 3    |//
                            15367 ; 4    |// Filename: types.h
                            15368 ; 5    |// Description: Standard data types
                            15369 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15370 ; 7    |
                            15371 ; 8    |#ifndef _TYPES_H
                            15372 ; 9    |#define _TYPES_H
                            15373 ; 10   |
                            15374 ; 11   |// TODO:  move this outta here!
                            15375 ; 12   |#if !defined(NOERROR)
                            15376 ; 13   |#define NOERROR 0
                            15377 ; 14   |#define SUCCESS 0
                            15378 ; 15   |#endif 
                            15379 ; 16   |#if !defined(SUCCESS)
                            15380 ; 17   |#define SUCCESS  0
                            15381 ; 18   |#endif
                            15382 ; 19   |#if !defined(ERROR)
                            15383 ; 20   |#define ERROR   -1
                            15384 ; 21   |#endif
                            15385 ; 22   |#if !defined(FALSE)
                            15386 ; 23   |#define FALSE 0
                            15387 ; 24   |#endif
                            15388 ; 25   |#if !defined(TRUE)
                            15389 ; 26   |#define TRUE  1
                            15390 ; 27   |#endif
                            15391 ; 28   |
                            15392 ; 29   |#if !defined(NULL)
                            15393 ; 30   |#define NULL 0
                            15394 ; 31   |#endif
                            15395 ; 32   |
                            15396 ; 33   |#define MAX_INT     0x7FFFFF
                            15397 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15398 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15399 ; 36   |#define MAX_ULONG   (-1) 
                            15400 ; 37   |
                            15401 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15402 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15403 ; 40   |
                            15404 ; 41   |
                            15405 ; 42   |#define BYTE    unsigned char       // btVarName
                            15406 ; 43   |#define CHAR    signed char         // cVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15407 ; 44   |#define USHORT  unsigned short      // usVarName
                            15408 ; 45   |#define SHORT   unsigned short      // sVarName
                            15409 ; 46   |#define WORD    unsigned int        // wVarName
                            15410 ; 47   |#define INT     signed int          // iVarName
                            15411 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15412 ; 49   |#define LONG    signed long         // lVarName
                            15413 ; 50   |#define BOOL    unsigned int        // bVarName
                            15414 ; 51   |#define FRACT   _fract              // frVarName
                            15415 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15416 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15417 ; 54   |#define FLOAT   float               // fVarName
                            15418 ; 55   |#define DBL     double              // dVarName
                            15419 ; 56   |#define ENUM    enum                // eVarName
                            15420 ; 57   |#define CMX     _complex            // cmxVarName
                            15421 ; 58   |typedef WORD UCS3;                   // 
                            15422 ; 59   |
                            15423 ; 60   |#define UINT16  unsigned short
                            15424 ; 61   |#define UINT8   unsigned char   
                            15425 ; 62   |#define UINT32  unsigned long
                            15426 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15427 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15428 ; 65   |#define WCHAR   UINT16
                            15429 ; 66   |
                            15430 ; 67   |//UINT128 is 16 bytes or 6 words
                            15431 ; 68   |typedef struct UINT128_3500 {   
                            15432 ; 69   |    int val[6];     
                            15433 ; 70   |} UINT128_3500;
                            15434 ; 71   |
                            15435 ; 72   |#define UINT128   UINT128_3500
                            15436 ; 73   |
                            15437 ; 74   |// Little endian word packed byte strings:   
                            15438 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15439 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15440 ; 77   |// Little endian word packed byte strings:   
                            15441 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15442 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15443 ; 80   |
                            15444 ; 81   |// Declare Memory Spaces To Use When Coding
                            15445 ; 82   |// A. Sector Buffers
                            15446 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15447 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15448 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15449 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15450 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15451 ; 88   |// B. Media DDI Memory
                            15452 ; 89   |#define MEDIA_DDI_MEM _Y
                            15453 ; 90   |
                            15454 ; 91   |
                            15455 ; 92   |
                            15456 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15457 ; 94   |// Examples of circular pointers:
                            15458 ; 95   |//    INT CIRC cpiVarName
                            15459 ; 96   |//    DWORD CIRC cpdwVarName
                            15460 ; 97   |
                            15461 ; 98   |#define RETCODE INT                 // rcVarName
                            15462 ; 99   |
                            15463 ; 100  |// generic bitfield structure
                            15464 ; 101  |struct Bitfield {
                            15465 ; 102  |    unsigned int B0  :1;
                            15466 ; 103  |    unsigned int B1  :1;
                            15467 ; 104  |    unsigned int B2  :1;
                            15468 ; 105  |    unsigned int B3  :1;
                            15469 ; 106  |    unsigned int B4  :1;
                            15470 ; 107  |    unsigned int B5  :1;
                            15471 ; 108  |    unsigned int B6  :1;
                            15472 ; 109  |    unsigned int B7  :1;
                            15473 ; 110  |    unsigned int B8  :1;
                            15474 ; 111  |    unsigned int B9  :1;
                            15475 ; 112  |    unsigned int B10 :1;
                            15476 ; 113  |    unsigned int B11 :1;
                            15477 ; 114  |    unsigned int B12 :1;
                            15478 ; 115  |    unsigned int B13 :1;
                            15479 ; 116  |    unsigned int B14 :1;
                            15480 ; 117  |    unsigned int B15 :1;
                            15481 ; 118  |    unsigned int B16 :1;
                            15482 ; 119  |    unsigned int B17 :1;
                            15483 ; 120  |    unsigned int B18 :1;
                            15484 ; 121  |    unsigned int B19 :1;
                            15485 ; 122  |    unsigned int B20 :1;
                            15486 ; 123  |    unsigned int B21 :1;
                            15487 ; 124  |    unsigned int B22 :1;
                            15488 ; 125  |    unsigned int B23 :1;
                            15489 ; 126  |};
                            15490 ; 127  |
                            15491 ; 128  |union BitInt {
                            15492 ; 129  |        struct Bitfield B;
                            15493 ; 130  |        int        I;
                            15494 ; 131  |};
                            15495 ; 132  |
                            15496 ; 133  |#define MAX_MSG_LENGTH 10
                            15497 ; 134  |struct CMessage
                            15498 ; 135  |{
                            15499 ; 136  |        unsigned int m_uLength;
                            15500 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15501 ; 138  |};
                            15502 ; 139  |
                            15503 ; 140  |typedef struct {
                            15504 ; 141  |    WORD m_wLength;
                            15505 ; 142  |    WORD m_wMessage;
                            15506 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15507 ; 144  |} Message;
                            15508 ; 145  |
                            15509 ; 146  |struct MessageQueueDescriptor
                            15510 ; 147  |{
                            15511 ; 148  |        int *m_pBase;
                            15512 ; 149  |        int m_iModulo;
                            15513 ; 150  |        int m_iSize;
                            15514 ; 151  |        int *m_pHead;
                            15515 ; 152  |        int *m_pTail;
                            15516 ; 153  |};
                            15517 ; 154  |
                            15518 ; 155  |struct ModuleEntry
                            15519 ; 156  |{
                            15520 ; 157  |    int m_iSignaledEventMask;
                            15521 ; 158  |    int m_iWaitEventMask;
                            15522 ; 159  |    int m_iResourceOfCode;
                            15523 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15524 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15525 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15526 ; 163  |    int m_uTimeOutHigh;
                            15527 ; 164  |    int m_uTimeOutLow;
                            15528 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15529 ; 166  |};
                            15530 ; 167  |
                            15531 ; 168  |union WaitMask{
                            15532 ; 169  |    struct B{
                            15533 ; 170  |        unsigned int m_bNone     :1;
                            15534 ; 171  |        unsigned int m_bMessage  :1;
                            15535 ; 172  |        unsigned int m_bTimer    :1;
                            15536 ; 173  |        unsigned int m_bButton   :1;
                            15537 ; 174  |    } B;
                            15538 ; 175  |    int I;
                            15539 ; 176  |} ;
                            15540 ; 177  |
                            15541 ; 178  |
                            15542 ; 179  |struct Button {
                            15543 ; 180  |        WORD wButtonEvent;
                            15544 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15545 ; 182  |};
                            15546 ; 183  |
                            15547 ; 184  |struct Message {
                            15548 ; 185  |        WORD wMsgLength;
                            15549 ; 186  |        WORD wMsgCommand;
                            15550 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15551 ; 188  |};
                            15552 ; 189  |
                            15553 ; 190  |union EventTypes {
                            15554 ; 191  |        struct CMessage msg;
                            15555 ; 192  |        struct Button Button ;
                            15556 ; 193  |        struct Message Message;
                            15557 ; 194  |};
                            15558 ; 195  |
                            15559 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15560 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15561 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15562 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15563 ; 200  |
                            15564 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15565 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15566 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15567 ; 204  |
                            15568 ; 205  |#if DEBUG
                            15569 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15570 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15571 ; 208  |#else 
                            15572 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15573 ; 210  |#define DebugBuildAssert(x)    
                            15574 ; 211  |#endif
                            15575 ; 212  |
                            15576 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15577 ; 214  |//  #pragma asm
                            15578 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15579 ; 216  |//  #pragma endasm
                            15580 ; 217  |
                            15581 ; 218  |
                            15582 ; 219  |#ifdef COLOR_262K
                            15583 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15584 ; 221  |#elif defined(COLOR_65K)
                            15585 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15586 ; 223  |#else
                            15587 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15588 ; 225  |#endif
                            15589 ; 226  |    
                            15590 ; 227  |#endif // #ifndef _TYPES_H
                            15591 
                            15593 
                            15594 ; 29   |
                            15595 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15596 ; 31   |
                            15597 ; 32   |//   Trace Buffer STMP Registers 
                            15598 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            15599 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15600 ; 35   |
                            15601 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            15602 ; 37   |
                            15603 ; 38   |
                            15604 ; 39   |
                            15605 ; 40   |
                            15606 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            15607 ; 42   |
                            15608 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            15609 ; 44   |
                            15610 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            15611 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            15612 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            15613 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            15614 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            15615 ; 50   |
                            15616 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            15617 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            15618 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            15619 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            15620 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            15621 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            15622 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            15623 ; 58   |
                            15624 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_ENABLE_BITPOS) 
                            15625 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS) 
                            15626 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            15627 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_BITPOS) 
                            15628 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_EVENT_BITPOS) 
                            15629 ; 64   |
                            15630 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            15631 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            15632 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            15633 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            15634 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            15635 ; 70   |
                            15636 ; 71   |typedef union               
                            15637 ; 72   |{
                            15638 ; 73   |    struct {
                            15639 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            15640 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            15641 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            15642 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            15643 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            15644 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            15645 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            15646 ; 81   |    } B;
                            15647 ; 82   |    int I;
                            15648 ; 83   |    unsigned int U;
                            15649 ; 84   |} tb_cfg_type;
                            15650 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer Configuration Register */
                            15651 ; 86   |
                            15652 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            15653 ; 88   |
                            15654 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            15655 ; 90   |
                            15656 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            15657 ; 92   |
                            15658 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15659 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            15660 ; 95   |
                            15661 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BITPOS) 
                            15662 ; 97   |
                            15663 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            15664 ; 99   |
                            15665 ; 100  |typedef union               
                            15666 ; 101  |{
                            15667 ; 102  |    struct {
                            15668 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            15669 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            15670 ; 105  |    } B;
                            15671 ; 106  |    int I;
                            15672 ; 107  |    unsigned int U;
                            15673 ; 108  |} tb_bar_type;
                            15674 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer Base Address Register */
                            15675 ; 110  |
                            15676 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            15677 ; 112  |
                            15678 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            15679 ; 114  |
                            15680 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            15681 ; 116  |
                            15682 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            15683 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            15684 ; 119  |
                            15685 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BITPOS) 
                            15686 ; 121  |
                            15687 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            15688 ; 123  |
                            15689 ; 124  |typedef union               
                            15690 ; 125  |{
                            15691 ; 126  |    struct {
                            15692 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            15693 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            15694 ; 129  |    } B;
                            15695 ; 130  |    int I;
                            15696 ; 131  |    unsigned int U;
                            15697 ; 132  |} tb_mod_type;
                            15698 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer Modulus Register */
                            15699 ; 134  |
                            15700 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15701 ; 136  |
                            15702 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            15703 ; 138  |
                            15704 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            15705 ; 140  |
                            15706 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            15707 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            15708 ; 143  |
                            15709 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            15710 ; 145  |
                            15711 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            15712 ; 147  |
                            15713 ; 148  |typedef union               
                            15714 ; 149  |{
                            15715 ; 150  |    struct {
                            15716 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            15717 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            15718 ; 153  |    } B;
                            15719 ; 154  |    int I;
                            15720 ; 155  |    unsigned int U;
                            15721 ; 156  |} tb_cir_type;
                            15722 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer Current Index Register */
                            15723 ; 158  |
                            15724 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            15725 ; 160  |
                            15726 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            15727 ; 162  |
                            15728 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            15729 ; 164  |
                            15730 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            15731 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            15732 ; 167  |
                            15733 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            15734 ; 169  |
                            15735 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            15736 ; 171  |
                            15737 ; 172  |typedef union               
                            15738 ; 173  |{
                            15739 ; 174  |    struct {
                            15740 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            15741 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            15742 ; 177  |    } B;
                            15743 ; 178  |    int I;
                            15744 ; 179  |    unsigned int U;
                            15745 ; 180  |} tb_obc_type;
                            15746 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer one byte code Register */
                            15747 ; 182  |
                            15748 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            15749 ; 184  |
                            15750 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            15751 ; 186  |
                            15752 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            15753 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            15754 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            15755 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            15756 ; 191  |
                            15757 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            15758 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            15759 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            15760 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            15761 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            15762 ; 197  |
                            15763 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STYLE_BITPOS) 
                            15764 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLASS_BITPOS) 
                            15765 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLASS_BITPOS) 
                            15766 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS) 
                            15767 ; 202  |
                            15768 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            15769 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            15770 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            15771 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            15772 ; 207  |
                            15773 ; 208  |typedef union               
                            15774 ; 209  |{
                            15775 ; 210  |    struct {
                            15776 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            15777 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            15778 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            15779 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            15780 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            15781 ; 216  |    } B;
                            15782 ; 217  |    int I;
                            15783 ; 218  |    unsigned int U;
                            15784 ; 219  |} tb_tcs_type;
                            15785 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffer Trigger Command Register */
                            15786 ; 221  |
                            15787 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            15788 ; 223  |
                            15789 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            15790 ; 225  |
                            15791 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            15792 ; 227  |
                            15793 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            15794 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            15795 ; 230  |
                            15796 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH_ADDR_BITPOS) 
                            15797 ; 232  |
                            15798 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            15799 ; 234  |
                            15800 ; 235  |typedef union               
                            15801 ; 236  |{
                            15802 ; 237  |    struct {
                            15803 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            15804 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            15805 ; 240  |    } B;
                            15806 ; 241  |    int I;
                            15807 ; 242  |    unsigned int U;
                            15808 ; 243  |} tb_tvr_type;
                            15809 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffer Trigger Value Register */
                            15810 ; 245  |
                            15811 ; 246  |
                            15812 ; 247  |
                            15813 ; 248  |#endif
                            15814 ; 249  |
                            15815 ; 250  |
                            15816 ; 251  |
                            15817 ; 252  |
                            15818 ; 253  |
                            15819 ; 254  |
                            15820 ; 255  |
                            15821 ; 256  |
                            15822 ; 257  |
                            15823 ; 258  |
                            15824 ; 259  |
                            15825 ; 260  |
                            15826 ; 261  |
                            15827 ; 262  |
                            15828 ; 263  |
                            15829 ; 264  |
                            15830 ; 265  |
                            15831 
                            15833 
                            15834 ; 35   |#include "regstimer.h"
                            15835 
                            15837 
                            15838 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15839 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            15840 ; 3    |// Filename: regstimer.inc
                            15841 ; 4    |// Description: Register definitions for  Timers interface
                            15842 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15843 ; 6    |// The following naming conventions are followed in this file.
                            15844 ; 7    |// All registers are named using the format...
                            15845 ; 8    |//     HW_<module>_<regname>
                            15846 ; 9    |// where <module> is the module name which can be any of the following...
                            15847 ; 10   |//     USB20
                            15848 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15849 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15850 ; 13   |// that module)
                            15851 ; 14   |// <regname> is the specific register within that module
                            15852 ; 15   |// We also define the following...
                            15853 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15854 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15855 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15856 ; 19   |// which does something else, and
                            15857 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15858 ; 21   |// which does something else.
                            15859 ; 22   |// Other rules
                            15860 ; 23   |//     All caps
                            15861 ; 24   |//     Numeric identifiers start at 0
                            15862 ; 25   |#if !(defined(regstimerinc))
                            15863 ; 26   |#define regstimerinc 1
                            15864 ; 27   |
                            15865 ; 28   |#include "types.h"
                            15866 
                            15868 
                            15869 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15870 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15871 ; 3    |//
                            15872 ; 4    |// Filename: types.h
                            15873 ; 5    |// Description: Standard data types
                            15874 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15875 ; 7    |
                            15876 ; 8    |#ifndef _TYPES_H
                            15877 ; 9    |#define _TYPES_H
                            15878 ; 10   |
                            15879 ; 11   |// TODO:  move this outta here!
                            15880 ; 12   |#if !defined(NOERROR)
                            15881 ; 13   |#define NOERROR 0
                            15882 ; 14   |#define SUCCESS 0
                            15883 ; 15   |#endif 
                            15884 ; 16   |#if !defined(SUCCESS)
                            15885 ; 17   |#define SUCCESS  0
                            15886 ; 18   |#endif
                            15887 ; 19   |#if !defined(ERROR)
                            15888 ; 20   |#define ERROR   -1
                            15889 ; 21   |#endif
                            15890 ; 22   |#if !defined(FALSE)
                            15891 ; 23   |#define FALSE 0
                            15892 ; 24   |#endif
                            15893 ; 25   |#if !defined(TRUE)
                            15894 ; 26   |#define TRUE  1
                            15895 ; 27   |#endif
                            15896 ; 28   |
                            15897 ; 29   |#if !defined(NULL)
                            15898 ; 30   |#define NULL 0
                            15899 ; 31   |#endif
                            15900 ; 32   |
                            15901 ; 33   |#define MAX_INT     0x7FFFFF
                            15902 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15903 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15904 ; 36   |#define MAX_ULONG   (-1) 
                            15905 ; 37   |
                            15906 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15907 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15908 ; 40   |
                            15909 ; 41   |
                            15910 ; 42   |#define BYTE    unsigned char       // btVarName
                            15911 ; 43   |#define CHAR    signed char         // cVarName
                            15912 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15913 ; 45   |#define SHORT   unsigned short      // sVarName
                            15914 ; 46   |#define WORD    unsigned int        // wVarName
                            15915 ; 47   |#define INT     signed int          // iVarName
                            15916 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15917 ; 49   |#define LONG    signed long         // lVarName
                            15918 ; 50   |#define BOOL    unsigned int        // bVarName
                            15919 ; 51   |#define FRACT   _fract              // frVarName
                            15920 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15921 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15922 ; 54   |#define FLOAT   float               // fVarName
                            15923 ; 55   |#define DBL     double              // dVarName
                            15924 ; 56   |#define ENUM    enum                // eVarName
                            15925 ; 57   |#define CMX     _complex            // cmxVarName
                            15926 ; 58   |typedef WORD UCS3;                   // 
                            15927 ; 59   |
                            15928 ; 60   |#define UINT16  unsigned short
                            15929 ; 61   |#define UINT8   unsigned char   
                            15930 ; 62   |#define UINT32  unsigned long
                            15931 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15932 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15933 ; 65   |#define WCHAR   UINT16
                            15934 ; 66   |
                            15935 ; 67   |//UINT128 is 16 bytes or 6 words
                            15936 ; 68   |typedef struct UINT128_3500 {   
                            15937 ; 69   |    int val[6];     
                            15938 ; 70   |} UINT128_3500;
                            15939 ; 71   |
                            15940 ; 72   |#define UINT128   UINT128_3500
                            15941 ; 73   |
                            15942 ; 74   |// Little endian word packed byte strings:   
                            15943 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15944 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15945 ; 77   |// Little endian word packed byte strings:   
                            15946 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15947 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15948 ; 80   |
                            15949 ; 81   |// Declare Memory Spaces To Use When Coding
                            15950 ; 82   |// A. Sector Buffers
                            15951 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15952 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15953 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15954 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15955 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15956 ; 88   |// B. Media DDI Memory
                            15957 ; 89   |#define MEDIA_DDI_MEM _Y
                            15958 ; 90   |
                            15959 ; 91   |
                            15960 ; 92   |
                            15961 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15962 ; 94   |// Examples of circular pointers:
                            15963 ; 95   |//    INT CIRC cpiVarName
                            15964 ; 96   |//    DWORD CIRC cpdwVarName
                            15965 ; 97   |
                            15966 ; 98   |#define RETCODE INT                 // rcVarName
                            15967 ; 99   |
                            15968 ; 100  |// generic bitfield structure
                            15969 ; 101  |struct Bitfield {
                            15970 ; 102  |    unsigned int B0  :1;
                            15971 ; 103  |    unsigned int B1  :1;
                            15972 ; 104  |    unsigned int B2  :1;
                            15973 ; 105  |    unsigned int B3  :1;
                            15974 ; 106  |    unsigned int B4  :1;
                            15975 ; 107  |    unsigned int B5  :1;
                            15976 ; 108  |    unsigned int B6  :1;
                            15977 ; 109  |    unsigned int B7  :1;
                            15978 ; 110  |    unsigned int B8  :1;
                            15979 ; 111  |    unsigned int B9  :1;
                            15980 ; 112  |    unsigned int B10 :1;
                            15981 ; 113  |    unsigned int B11 :1;
                            15982 ; 114  |    unsigned int B12 :1;
                            15983 ; 115  |    unsigned int B13 :1;
                            15984 ; 116  |    unsigned int B14 :1;
                            15985 ; 117  |    unsigned int B15 :1;
                            15986 ; 118  |    unsigned int B16 :1;
                            15987 ; 119  |    unsigned int B17 :1;
                            15988 ; 120  |    unsigned int B18 :1;
                            15989 ; 121  |    unsigned int B19 :1;
                            15990 ; 122  |    unsigned int B20 :1;
                            15991 ; 123  |    unsigned int B21 :1;
                            15992 ; 124  |    unsigned int B22 :1;
                            15993 ; 125  |    unsigned int B23 :1;
                            15994 ; 126  |};
                            15995 ; 127  |
                            15996 ; 128  |union BitInt {
                            15997 ; 129  |        struct Bitfield B;
                            15998 ; 130  |        int        I;
                            15999 ; 131  |};
                            16000 ; 132  |
                            16001 ; 133  |#define MAX_MSG_LENGTH 10
                            16002 ; 134  |struct CMessage
                            16003 ; 135  |{
                            16004 ; 136  |        unsigned int m_uLength;
                            16005 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16006 ; 138  |};
                            16007 ; 139  |
                            16008 ; 140  |typedef struct {
                            16009 ; 141  |    WORD m_wLength;
                            16010 ; 142  |    WORD m_wMessage;
                            16011 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16012 ; 144  |} Message;
                            16013 ; 145  |
                            16014 ; 146  |struct MessageQueueDescriptor
                            16015 ; 147  |{
                            16016 ; 148  |        int *m_pBase;
                            16017 ; 149  |        int m_iModulo;
                            16018 ; 150  |        int m_iSize;
                            16019 ; 151  |        int *m_pHead;
                            16020 ; 152  |        int *m_pTail;
                            16021 ; 153  |};
                            16022 ; 154  |
                            16023 ; 155  |struct ModuleEntry
                            16024 ; 156  |{
                            16025 ; 157  |    int m_iSignaledEventMask;
                            16026 ; 158  |    int m_iWaitEventMask;
                            16027 ; 159  |    int m_iResourceOfCode;
                            16028 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16029 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16030 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16031 ; 163  |    int m_uTimeOutHigh;
                            16032 ; 164  |    int m_uTimeOutLow;
                            16033 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16034 ; 166  |};
                            16035 ; 167  |
                            16036 ; 168  |union WaitMask{
                            16037 ; 169  |    struct B{
                            16038 ; 170  |        unsigned int m_bNone     :1;
                            16039 ; 171  |        unsigned int m_bMessage  :1;
                            16040 ; 172  |        unsigned int m_bTimer    :1;
                            16041 ; 173  |        unsigned int m_bButton   :1;
                            16042 ; 174  |    } B;
                            16043 ; 175  |    int I;
                            16044 ; 176  |} ;
                            16045 ; 177  |
                            16046 ; 178  |
                            16047 ; 179  |struct Button {
                            16048 ; 180  |        WORD wButtonEvent;
                            16049 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16050 ; 182  |};
                            16051 ; 183  |
                            16052 ; 184  |struct Message {
                            16053 ; 185  |        WORD wMsgLength;
                            16054 ; 186  |        WORD wMsgCommand;
                            16055 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16056 ; 188  |};
                            16057 ; 189  |
                            16058 ; 190  |union EventTypes {
                            16059 ; 191  |        struct CMessage msg;
                            16060 ; 192  |        struct Button Button ;
                            16061 ; 193  |        struct Message Message;
                            16062 ; 194  |};
                            16063 ; 195  |
                            16064 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16065 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16066 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16067 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16068 ; 200  |
                            16069 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16070 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16071 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16072 ; 204  |
                            16073 ; 205  |#if DEBUG
                            16074 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16075 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16076 ; 208  |#else 
                            16077 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16078 ; 210  |#define DebugBuildAssert(x)    
                            16079 ; 211  |#endif
                            16080 ; 212  |
                            16081 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16082 ; 214  |//  #pragma asm
                            16083 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16084 ; 216  |//  #pragma endasm
                            16085 ; 217  |
                            16086 ; 218  |
                            16087 ; 219  |#ifdef COLOR_262K
                            16088 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16089 ; 221  |#elif defined(COLOR_65K)
                            16090 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16091 ; 223  |#else
                            16092 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16093 ; 225  |#endif
                            16094 ; 226  |    
                            16095 ; 227  |#endif // #ifndef _TYPES_H
                            16096 
                            16098 
                            16099 ; 29   |
                            16100 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16101 ; 31   |//   TIMER STMP Registers 
                            16102 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16103 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            16104 ; 34   |
                            16105 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            16106 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            16107 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            16108 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            16109 ; 39   |
                            16110 ; 40   |#define HW_TIMER_NUMBER_0 0
                            16111 ; 41   |#define HW_TIMER_NUMBER_1 1
                            16112 ; 42   |#define HW_TIMER_NUMBER_2 2
                            16113 ; 43   |#define HW_TIMER_NUMBER_3 3
                            16114 ; 44   |
                            16115 ; 45   |#define HW_TMRCSR 0
                            16116 ; 46   |#define HW_TMRCNTR 1
                            16117 ; 47   |
                            16118 ; 48   |
                            16119 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            16120 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            16121 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            16122 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            16123 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            16124 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            16125 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            16126 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            16127 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            16128 ; 58   |
                            16129 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            16130 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            16131 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            16132 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            16133 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            16134 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            16135 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            16136 ; 66   |
                            16137 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CSR_TIMER_ENABLE_BITPOS)
                            16138 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CSR_TIMER_INT_EN_BITPOS)
                            16139 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BITPOS)
                            16140 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0CSR_TIMER_CONTROL_BITPOS)
                            16141 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CSR_TIMER_STATUS_BITPOS)
                            16142 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TIMER_MODE_BITPOS)
                            16143 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS)
                            16144 ; 74   |
                            16145 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            16146 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            16147 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            16148 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            16149 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            16150 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            16151 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            16152 ; 82   |
                            16153 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            16154 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            16155 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            16156 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            16157 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            16158 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            16159 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            16160 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            16161 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            16162 ; 92   |
                            16163 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            16164 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16165 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            16166 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            16167 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            16168 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            16169 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            16170 ; 100  |
                            16171 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CSR_TIMER_ENABLE_BITPOS)
                            16172 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CSR_TIMER_INT_EN_BITPOS)
                            16173 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BITPOS)
                            16174 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1CSR_TIMER_CONTROL_BITPOS)
                            16175 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CSR_TIMER_STATUS_BITPOS)
                            16176 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TIMER_MODE_BITPOS)
                            16177 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS)
                            16178 ; 108  |
                            16179 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            16180 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            16181 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            16182 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            16183 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            16184 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            16185 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            16186 ; 116  |
                            16187 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            16188 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            16189 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            16190 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            16191 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            16192 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            16193 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            16194 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            16195 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            16196 ; 126  |
                            16197 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            16198 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            16199 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            16200 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            16201 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            16202 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            16203 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            16204 ; 134  |
                            16205 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CSR_TIMER_ENABLE_BITPOS)
                            16206 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CSR_TIMER_INT_EN_BITPOS)
                            16207 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BITPOS)
                            16208 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2CSR_TIMER_CONTROL_BITPOS)
                            16209 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CSR_TIMER_STATUS_BITPOS)
                            16210 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TIMER_MODE_BITPOS)
                            16211 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS)
                            16212 ; 142  |
                            16213 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            16214 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            16215 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            16216 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            16217 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            16218 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            16219 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            16220 ; 150  |
                            16221 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            16222 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            16223 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            16224 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            16225 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            16226 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            16227 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            16228 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            16229 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            16230 ; 160  |
                            16231 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            16232 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            16233 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            16234 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            16235 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            16236 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            16237 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            16238 ; 168  |
                            16239 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CSR_TIMER_ENABLE_BITPOS)
                            16240 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CSR_TIMER_INT_EN_BITPOS)
                            16241 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BITPOS)
                            16242 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3CSR_TIMER_CONTROL_BITPOS)
                            16243 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CSR_TIMER_STATUS_BITPOS)
                            16244 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TIMER_MODE_BITPOS)
                            16245 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS)
                            16246 ; 176  |
                            16247 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            16248 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            16249 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            16250 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            16251 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            16252 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            16253 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            16254 ; 184  |
                            16255 ; 185  |typedef union               
                            16256 ; 186  |{
                            16257 ; 187  |    struct {
                            16258 ; 188  |       int TIMER_ENABLE              :1;
                            16259 ; 189  |       int TIMER_INT_EN              :1;
                            16260 ; 190  |       int INVERT                    :1;
                            16261 ; 191  |       int TIMER_CONTROL             :3;
                            16262 ; 192  |       int RSVD0                     :1;
                            16263 ; 193  |       int TIMER_STATUS              :1;
                            16264 ; 194  |       int TIMER_MODE                :2;
                            16265 ; 195  |       int RSVD1                     :13;
                            16266 ; 196  |       int CLKGT                     :1;
                            16267 ; 197  |    } B;
                            16268 ; 198  |    int I;
                            16269 ; 199  |} timercsr_type;
                            16270 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /* Timer0 Control Status Register */
                            16271 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /* Timer1 Control Status Register */
                            16272 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /* Timer2 Control Status Register */
                            16273 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /* Timer3 Control Status Register */
                            16274 ; 204  |
                            16275 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            16276 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            16277 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            16278 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            16279 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BITPOS)
                            16280 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            16281 ; 211  |
                            16282 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            16283 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            16284 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            16285 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            16286 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BITPOS)
                            16287 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            16288 ; 218  |
                            16289 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            16290 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            16291 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            16292 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            16293 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BITPOS)
                            16294 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            16295 ; 225  |
                            16296 ; 226  |typedef union               
                            16297 ; 227  |{
                            16298 ; 228  |    struct {
                            16299 ; 229  |       int COUNT                    :24;
                            16300 ; 230  |    } B;
                            16301 ; 231  |    int I;
                            16302 ; 232  |} tmrcntr_type;
                            16303 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /* Timer0 Count Register */
                            16304 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /* Timer1 Count Register */
                            16305 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /* Timer2 Count Register */
                            16306 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /* Timer3 Count Register */
                            16307 ; 237  |
                            16308 ; 238  |
                            16309 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            16310 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            16311 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            16312 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            16313 ; 243  |
                            16314 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            16315 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            16316 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            16317 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            16318 ; 248  |
                            16319 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            16320 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            16321 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            16322 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            16323 ; 253  |
                            16324 ; 254  |// Timer enable
                            16325 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            16326 ; 256  |// Timer clock gating control
                            16327 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            16328 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            16329 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            16330 ; 260  |#endif
                            16331 ; 261  |
                            16332 ; 262  |
                            16333 ; 263  |
                            16334 ; 264  |
                            16335 
                            16337 
                            16338 ; 36   |#include "regsusb20.h"
                            16339 
                            16341 
                            16342 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16343 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16344 ; 3    |//;  File        : regsusb20ip.inc
                            16345 ; 4    |//;  Description : USB20 IP Register definition
                            16346 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16347 ; 6    |
                            16348 ; 7    |// The following naming conventions are followed in this file.
                            16349 ; 8    |// All registers are named using the format...
                            16350 ; 9    |//     HW_<module>_<regname>
                            16351 ; 10   |// where <module> is the module name which can be any of the following...
                            16352 ; 11   |//     USB20
                            16353 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16354 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16355 ; 14   |// that module)
                            16356 ; 15   |// <regname> is the specific register within that module
                            16357 ; 16   |// We also define the following...
                            16358 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16359 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16360 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16361 ; 20   |// which does something else, and
                            16362 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16363 ; 22   |// which does something else.
                            16364 ; 23   |// Other rules
                            16365 ; 24   |//     All caps
                            16366 ; 25   |//     Numeric identifiers start at 0
                            16367 ; 26   |
                            16368 ; 27   |#if !(defined(regsusb20inc))
                            16369 ; 28   |#define regsusb20inc 1
                            16370 ; 29   |
                            16371 ; 30   |#include "types.h"
                            16372 
                            16374 
                            16375 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16376 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16377 ; 3    |//
                            16378 ; 4    |// Filename: types.h
                            16379 ; 5    |// Description: Standard data types
                            16380 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16381 ; 7    |
                            16382 ; 8    |#ifndef _TYPES_H
                            16383 ; 9    |#define _TYPES_H
                            16384 ; 10   |
                            16385 ; 11   |// TODO:  move this outta here!
                            16386 ; 12   |#if !defined(NOERROR)
                            16387 ; 13   |#define NOERROR 0
                            16388 ; 14   |#define SUCCESS 0
                            16389 ; 15   |#endif 
                            16390 ; 16   |#if !defined(SUCCESS)
                            16391 ; 17   |#define SUCCESS  0
                            16392 ; 18   |#endif
                            16393 ; 19   |#if !defined(ERROR)
                            16394 ; 20   |#define ERROR   -1
                            16395 ; 21   |#endif
                            16396 ; 22   |#if !defined(FALSE)
                            16397 ; 23   |#define FALSE 0
                            16398 ; 24   |#endif
                            16399 ; 25   |#if !defined(TRUE)
                            16400 ; 26   |#define TRUE  1
                            16401 ; 27   |#endif
                            16402 ; 28   |
                            16403 ; 29   |#if !defined(NULL)
                            16404 ; 30   |#define NULL 0
                            16405 ; 31   |#endif
                            16406 ; 32   |
                            16407 ; 33   |#define MAX_INT     0x7FFFFF
                            16408 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16409 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16410 ; 36   |#define MAX_ULONG   (-1) 
                            16411 ; 37   |
                            16412 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16413 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16414 ; 40   |
                            16415 ; 41   |
                            16416 ; 42   |#define BYTE    unsigned char       // btVarName
                            16417 ; 43   |#define CHAR    signed char         // cVarName
                            16418 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16419 ; 45   |#define SHORT   unsigned short      // sVarName
                            16420 ; 46   |#define WORD    unsigned int        // wVarName
                            16421 ; 47   |#define INT     signed int          // iVarName
                            16422 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16423 ; 49   |#define LONG    signed long         // lVarName
                            16424 ; 50   |#define BOOL    unsigned int        // bVarName
                            16425 ; 51   |#define FRACT   _fract              // frVarName
                            16426 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16427 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16428 ; 54   |#define FLOAT   float               // fVarName
                            16429 ; 55   |#define DBL     double              // dVarName
                            16430 ; 56   |#define ENUM    enum                // eVarName
                            16431 ; 57   |#define CMX     _complex            // cmxVarName
                            16432 ; 58   |typedef WORD UCS3;                   // 
                            16433 ; 59   |
                            16434 ; 60   |#define UINT16  unsigned short
                            16435 ; 61   |#define UINT8   unsigned char   
                            16436 ; 62   |#define UINT32  unsigned long
                            16437 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16438 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16439 ; 65   |#define WCHAR   UINT16
                            16440 ; 66   |
                            16441 ; 67   |//UINT128 is 16 bytes or 6 words
                            16442 ; 68   |typedef struct UINT128_3500 {   
                            16443 ; 69   |    int val[6];     
                            16444 ; 70   |} UINT128_3500;
                            16445 ; 71   |
                            16446 ; 72   |#define UINT128   UINT128_3500
                            16447 ; 73   |
                            16448 ; 74   |// Little endian word packed byte strings:   
                            16449 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16450 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16451 ; 77   |// Little endian word packed byte strings:   
                            16452 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16453 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16454 ; 80   |
                            16455 ; 81   |// Declare Memory Spaces To Use When Coding
                            16456 ; 82   |// A. Sector Buffers
                            16457 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16458 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16459 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16460 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16461 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16462 ; 88   |// B. Media DDI Memory
                            16463 ; 89   |#define MEDIA_DDI_MEM _Y
                            16464 ; 90   |
                            16465 ; 91   |
                            16466 ; 92   |
                            16467 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16468 ; 94   |// Examples of circular pointers:
                            16469 ; 95   |//    INT CIRC cpiVarName
                            16470 ; 96   |//    DWORD CIRC cpdwVarName
                            16471 ; 97   |
                            16472 ; 98   |#define RETCODE INT                 // rcVarName
                            16473 ; 99   |
                            16474 ; 100  |// generic bitfield structure
                            16475 ; 101  |struct Bitfield {
                            16476 ; 102  |    unsigned int B0  :1;
                            16477 ; 103  |    unsigned int B1  :1;
                            16478 ; 104  |    unsigned int B2  :1;
                            16479 ; 105  |    unsigned int B3  :1;
                            16480 ; 106  |    unsigned int B4  :1;
                            16481 ; 107  |    unsigned int B5  :1;
                            16482 ; 108  |    unsigned int B6  :1;
                            16483 ; 109  |    unsigned int B7  :1;
                            16484 ; 110  |    unsigned int B8  :1;
                            16485 ; 111  |    unsigned int B9  :1;
                            16486 ; 112  |    unsigned int B10 :1;
                            16487 ; 113  |    unsigned int B11 :1;
                            16488 ; 114  |    unsigned int B12 :1;
                            16489 ; 115  |    unsigned int B13 :1;
                            16490 ; 116  |    unsigned int B14 :1;
                            16491 ; 117  |    unsigned int B15 :1;
                            16492 ; 118  |    unsigned int B16 :1;
                            16493 ; 119  |    unsigned int B17 :1;
                            16494 ; 120  |    unsigned int B18 :1;
                            16495 ; 121  |    unsigned int B19 :1;
                            16496 ; 122  |    unsigned int B20 :1;
                            16497 ; 123  |    unsigned int B21 :1;
                            16498 ; 124  |    unsigned int B22 :1;
                            16499 ; 125  |    unsigned int B23 :1;
                            16500 ; 126  |};
                            16501 ; 127  |
                            16502 ; 128  |union BitInt {
                            16503 ; 129  |        struct Bitfield B;
                            16504 ; 130  |        int        I;
                            16505 ; 131  |};
                            16506 ; 132  |
                            16507 ; 133  |#define MAX_MSG_LENGTH 10
                            16508 ; 134  |struct CMessage
                            16509 ; 135  |{
                            16510 ; 136  |        unsigned int m_uLength;
                            16511 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16512 ; 138  |};
                            16513 ; 139  |
                            16514 ; 140  |typedef struct {
                            16515 ; 141  |    WORD m_wLength;
                            16516 ; 142  |    WORD m_wMessage;
                            16517 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16518 ; 144  |} Message;
                            16519 ; 145  |
                            16520 ; 146  |struct MessageQueueDescriptor
                            16521 ; 147  |{
                            16522 ; 148  |        int *m_pBase;
                            16523 ; 149  |        int m_iModulo;
                            16524 ; 150  |        int m_iSize;
                            16525 ; 151  |        int *m_pHead;
                            16526 ; 152  |        int *m_pTail;
                            16527 ; 153  |};
                            16528 ; 154  |
                            16529 ; 155  |struct ModuleEntry
                            16530 ; 156  |{
                            16531 ; 157  |    int m_iSignaledEventMask;
                            16532 ; 158  |    int m_iWaitEventMask;
                            16533 ; 159  |    int m_iResourceOfCode;
                            16534 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16535 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16536 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16537 ; 163  |    int m_uTimeOutHigh;
                            16538 ; 164  |    int m_uTimeOutLow;
                            16539 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16540 ; 166  |};
                            16541 ; 167  |
                            16542 ; 168  |union WaitMask{
                            16543 ; 169  |    struct B{
                            16544 ; 170  |        unsigned int m_bNone     :1;
                            16545 ; 171  |        unsigned int m_bMessage  :1;
                            16546 ; 172  |        unsigned int m_bTimer    :1;
                            16547 ; 173  |        unsigned int m_bButton   :1;
                            16548 ; 174  |    } B;
                            16549 ; 175  |    int I;
                            16550 ; 176  |} ;
                            16551 ; 177  |
                            16552 ; 178  |
                            16553 ; 179  |struct Button {
                            16554 ; 180  |        WORD wButtonEvent;
                            16555 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16556 ; 182  |};
                            16557 ; 183  |
                            16558 ; 184  |struct Message {
                            16559 ; 185  |        WORD wMsgLength;
                            16560 ; 186  |        WORD wMsgCommand;
                            16561 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16562 ; 188  |};
                            16563 ; 189  |
                            16564 ; 190  |union EventTypes {
                            16565 ; 191  |        struct CMessage msg;
                            16566 ; 192  |        struct Button Button ;
                            16567 ; 193  |        struct Message Message;
                            16568 ; 194  |};
                            16569 ; 195  |
                            16570 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16571 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16572 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16573 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16574 ; 200  |
                            16575 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16576 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16577 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16578 ; 204  |
                            16579 ; 205  |#if DEBUG
                            16580 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16581 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16582 ; 208  |#else 
                            16583 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16584 ; 210  |#define DebugBuildAssert(x)    
                            16585 ; 211  |#endif
                            16586 ; 212  |
                            16587 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16588 ; 214  |//  #pragma asm
                            16589 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16590 ; 216  |//  #pragma endasm
                            16591 ; 217  |
                            16592 ; 218  |
                            16593 ; 219  |#ifdef COLOR_262K
                            16594 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16595 ; 221  |#elif defined(COLOR_65K)
                            16596 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16597 ; 223  |#else
                            16598 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16599 ; 225  |#endif
                            16600 ; 226  |    
                            16601 ; 227  |#endif // #ifndef _TYPES_H
                            16602 
                            16604 
                            16605 ; 31   |
                            16606 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16607 ; 33   |//   USB2.0 STMP Registers 
                            16608 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16609 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            16610 ; 36   |
                            16611 ; 37   |
                            16612 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            16613 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            16614 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            16615 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            16616 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            16617 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            16618 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            16619 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            16620 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            16621 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            16622 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            16623 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            16624 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            16625 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            16626 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            16627 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            16628 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            16629 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            16630 ; 56   |
                            16631 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            16632 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            16633 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            16634 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            16635 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            16636 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            16637 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            16638 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            16639 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            16640 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            16641 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            16642 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            16643 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            16644 ; 70   |
                            16645 ; 71   |
                            16646 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            16647 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            16648 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            16649 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            16650 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            16651 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            16652 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            16653 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            16654 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            16655 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            16656 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            16657 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            16658 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            16659 ; 85   |
                            16660 ; 86   |typedef union               
                            16661 ; 87   |{
                            16662 ; 88   |    struct {
                            16663 ; 89   |        int USBEN          :1;
                            16664 ; 90   |        int WAKEUPIRQ      :1;
                            16665 ; 91   |        int WAKEUPIE       :1;
                            16666 ; 92   |        int VBUSCXIRQ      :1;
                            16667 ; 93   |        int VBUSCXIE       :1;
                            16668 ; 94   |        int VBUSDISCXIRQ   :1;
                            16669 ; 95   |        int VBUSDISCXIE    :1;
                            16670 ; 96   |        int CLKOFF         :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16671 ; 97   |        int SUSP           :1;
                            16672 ; 98   |        int SUSPF          :1;
                            16673 ; 99   |        int UTMITST        :1;
                            16674 ; 100  |        int ARCCONNECT     :1;
                            16675 ; 101  |        int PLUGGEDIN_EN   :1;
                            16676 ; 102  |        int PLUGGEDIN      :1;
                            16677 ; 103  |        int                :8;
                            16678 ; 104  |        int HOSTDISCONNECT :1;
                            16679 ; 105  |        int VBUSSENSE      :1;
                            16680 ; 106  |    } B;
                            16681 ; 107  |    int I;
                            16682 ; 108  |} usbcsr_type;
                            16683 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control / Status Register */
                            16684 ; 110  |
                            16685 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            16686 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            16687 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            16688 ; 114  |
                            16689 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            16690 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            16691 ; 117  |
                            16692 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            16693 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            16694 ; 120  |
                            16695 ; 121  |typedef union               
                            16696 ; 122  |{
                            16697 ; 123  |    struct {
                            16698 ; 124  |        int ADD            :16;
                            16699 ; 125  |        int MEM            :2;
                            16700 ; 126  |        int                :6;
                            16701 ; 127  |    } B;
                            16702 ; 128  |    int I;
                            16703 ; 129  |} usbdmaoff_type;
                            16704 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            16705 ; 131  |
                            16706 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            16707 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            16708 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            16709 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            16710 ; 136  |
                            16711 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            16712 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            16713 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            16714 ; 140  |
                            16715 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            16716 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            16717 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            16718 ; 144  |
                            16719 ; 145  |typedef union               
                            16720 ; 146  |{
                            16721 ; 147  |    struct {
                            16722 ; 148  |        int ADD            :9;
                            16723 ; 149  |        int                :7;
                            16724 ; 150  |        int RWB            :1;
                            16725 ; 151  |        int                :14;
                            16726 ; 152  |        int KICK           :1;
                            16727 ; 153  |    } B;
                            16728 ; 154  |    int I;
                            16729 ; 155  |} usbarcaccess_type;
                            16730 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            16731 ; 157  |
                            16732 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            16733 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            16734 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            16735 ; 161  |
                            16736 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            16737 ; 163  |
                            16738 ; 164  |typedef union               
                            16739 ; 165  |{
                            16740 ; 166  |    struct {
                            16741 ; 167  |        int DATA           :16;
                            16742 ; 168  |        int                :8;
                            16743 ; 169  |    } B;
                            16744 ; 170  |    int I;
                            16745 ; 171  |} usbarcdatalow_type;
                            16746 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                            16747 ; 173  |
                            16748 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            16749 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            16750 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            16751 ; 177  |
                            16752 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            16753 ; 179  |
                            16754 ; 180  |typedef union               
                            16755 ; 181  |{
                            16756 ; 182  |    struct {
                            16757 ; 183  |        int DATA           :16;
                            16758 ; 184  |        int                :8;
                            16759 ; 185  |    } B;
                            16760 ; 186  |    int I;
                            16761 ; 187  |} usbarcdatahigh_type;
                            16762 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))    
                            16763 ; 189  |
                            16764 ; 190  |
                            16765 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16766 ; 192  |//   USB2.0 ARC Registers 
                            16767 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16768 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            16769 ; 195  |
                            16770 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            16771 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            16772 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            16773 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            16774 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            16775 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            16776 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            16777 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            16778 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            16779 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            16780 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            16781 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            16782 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            16783 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            16784 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            16785 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            16786 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            16787 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            16788 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            16789 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            16790 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            16791 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            16792 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            16793 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            16794 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            16795 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            16796 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            16797 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            16798 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            16799 ; 225  |
                            16800 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            16801 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            16802 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            16803 ; 229  |
                            16804 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            16805 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            16806 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            16807 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            16808 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            16809 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            16810 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            16811 ; 237  |
                            16812 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            16813 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            16814 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            16815 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            16816 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            16817 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            16818 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            16819 ; 245  |
                            16820 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            16821 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            16822 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            16823 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            16824 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            16825 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            16826 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            16827 ; 253  |
                            16828 ; 254  |typedef union               
                            16829 ; 255  |{
                            16830 ; 256  |    struct {
                            16831 ; 257  |        int N_PORTS         :4;
                            16832 ; 258  |        int PPC             :1;
                            16833 ; 259  |        int                 :3;
                            16834 ; 260  |        int N_PCC           :4;
                            16835 ; 261  |        int N_CC            :4;
                            16836 ; 262  |        int PI              :1;
                            16837 ; 263  |        int                 :3;
                            16838 ; 264  |        int N_PTT           :4;
                            16839 ; 265  |        int N_TT            :4;
                            16840 ; 266  |        int                 :20;
                            16841 ; 267  |    } B;
                            16842 ; 268  |    DWORD I;
                            16843 ; 269  |} hcsparams_type;
                            16844 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            16845 ; 271  |
                            16846 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            16847 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            16848 ; 274  |
                            16849 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            16850 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            16851 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            16852 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            16853 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            16854 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            16855 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            16856 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            16857 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            16858 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            16859 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            16860 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            16861 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            16862 ; 288  |
                            16863 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            16864 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            16865 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            16866 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            16867 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            16868 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            16869 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            16870 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            16871 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            16872 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            16873 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            16874 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            16875 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            16876 ; 302  |
                            16877 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            16878 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            16879 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            16880 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            16881 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            16882 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            16883 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            16884 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            16885 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            16886 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            16887 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            16888 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            16889 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            16890 ; 316  |
                            16891 ; 317  |typedef union               
                            16892 ; 318  |{
                            16893 ; 319  |    struct {
                            16894 ; 320  |        int RS              :1;
                            16895 ; 321  |        int RST             :1;
                            16896 ; 322  |        int FS0             :1;
                            16897 ; 323  |        int FS1             :1;
                            16898 ; 324  |        int PSE             :1;
                            16899 ; 325  |        int ASE             :1;
                            16900 ; 326  |        int IAA             :1;
                            16901 ; 327  |        int LR              :1;
                            16902 ; 328  |        int ASP0            :1;
                            16903 ; 329  |        int ASP1            :1;
                            16904 ; 330  |        int                 :1;
                            16905 ; 331  |        int ASPE            :1;
                            16906 ; 332  |        int                 :3;
                            16907 ; 333  |        int FS2             :1;
                            16908 ; 334  |        int ITC             :8;
                            16909 ; 335  |        int                 :24;
                            16910 ; 336  |    } B;
                            16911 ; 337  |    DWORD I;
                            16912 ; 338  |} usbcmd_type;
                            16913 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            16914 ; 340  |
                            16915 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            16916 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            16917 ; 343  |
                            16918 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            16919 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            16920 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            16921 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16922 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            16923 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            16924 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            16925 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            16926 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            16927 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            16928 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            16929 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            16930 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            16931 ; 357  |
                            16932 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            16933 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            16934 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            16935 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            16936 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            16937 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            16938 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            16939 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            16940 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            16941 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            16942 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            16943 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            16944 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            16945 ; 371  |
                            16946 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            16947 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            16948 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            16949 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            16950 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            16951 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            16952 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            16953 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            16954 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            16955 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            16956 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            16957 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            16958 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            16959 ; 385  |
                            16960 ; 386  |
                            16961 ; 387  |typedef union               
                            16962 ; 388  |{
                            16963 ; 389  |    struct {
                            16964 ; 390  |        int UI              :1;
                            16965 ; 391  |        int UEI             :1;
                            16966 ; 392  |        int PCI             :1;
                            16967 ; 393  |        int FRI             :1;
                            16968 ; 394  |        int SEI             :1;
                            16969 ; 395  |        int AAI             :1;
                            16970 ; 396  |        int URI             :1;
                            16971 ; 397  |        int STI             :1;
                            16972 ; 398  |        int SLI             :1;
                            16973 ; 399  |        int                 :3;
                            16974 ; 400  |        int HCH             :1;
                            16975 ; 401  |        int RCL             :1;
                            16976 ; 402  |        int PS              :1;
                            16977 ; 403  |        int AS              :1;
                            16978 ; 404  |        int                 :24;
                            16979 ; 405  |    } B;
                            16980 ; 406  |    DWORD I;
                            16981 ; 407  |} usbsts_type;
                            16982 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            16983 ; 409  |
                            16984 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            16985 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            16986 ; 412  |
                            16987 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            16988 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            16989 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            16990 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            16991 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            16992 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            16993 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            16994 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            16995 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            16996 ; 422  |
                            16997 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            16998 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            16999 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            17000 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            17001 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            17002 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            17003 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            17004 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            17005 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            17006 ; 432  |
                            17007 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            17008 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            17009 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            17010 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            17011 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            17012 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            17013 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            17014 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            17015 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            17016 ; 442  |
                            17017 ; 443  |
                            17018 ; 444  |typedef union               
                            17019 ; 445  |{
                            17020 ; 446  |    struct {
                            17021 ; 447  |        int UE              :1;
                            17022 ; 448  |        int UEE             :1;
                            17023 ; 449  |        int PCE             :1;
                            17024 ; 450  |        int FRE             :1;
                            17025 ; 451  |        int SEE             :1;
                            17026 ; 452  |        int AAE             :1;
                            17027 ; 453  |        int URE             :1;
                            17028 ; 454  |        int STE             :1;
                            17029 ; 455  |        int SLE             :1;
                            17030 ; 456  |        int                 :39;
                            17031 ; 457  |    } B;
                            17032 ; 458  |    DWORD I;
                            17033 ; 459  |} usbintr_type;
                            17034 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            17035 ; 461  |
                            17036 ; 462  |
                            17037 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            17038 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            17039 ; 465  |
                            17040 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            17041 ; 467  |
                            17042 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            17043 ; 469  |
                            17044 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            17045 ; 471  |
                            17046 ; 472  |typedef union               
                            17047 ; 473  |{
                            17048 ; 474  |    struct {
                            17049 ; 475  |        int                 :25;
                            17050 ; 476  |        int ADD             :7;
                            17051 ; 477  |        int                 :16;
                            17052 ; 478  |    } B;
                            17053 ; 479  |    DWORD I;
                            17054 ; 480  |} devaddr_type;
                            17055 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            17056 ; 482  |
                            17057 ; 483  |
                            17058 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            17059 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            17060 ; 486  |
                            17061 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            17062 ; 488  |
                            17063 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            17064 ; 490  |
                            17065 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            17066 ; 492  |
                            17067 ; 493  |typedef union               
                            17068 ; 494  |{
                            17069 ; 495  |    struct {
                            17070 ; 496  |        int                 :10;
                            17071 ; 497  |        int ADD             :22;
                            17072 ; 498  |        int                 :16;
                            17073 ; 499  |    } B;
                            17074 ; 500  |    DWORD I;
                            17075 ; 501  |} endptlistaddr_type;
                            17076 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158))    
                            17077 ; 503  |
                            17078 ; 504  |
                            17079 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            17080 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            17081 ; 507  |
                            17082 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            17083 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            17084 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            17085 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            17086 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            17087 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            17088 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            17089 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            17090 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            17091 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            17092 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            17093 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            17094 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            17095 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            17096 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            17097 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            17098 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            17099 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            17100 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            17101 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            17102 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            17103 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            17104 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            17105 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            17106 ; 532  |
                            17107 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            17108 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            17109 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            17110 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            17111 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            17112 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            17113 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            17114 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            17115 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            17116 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            17117 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            17118 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            17119 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            17120 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            17121 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            17122 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            17123 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            17124 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            17125 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            17126 ; 552  |
                            17127 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            17128 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            17129 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            17130 ; 556  |
                            17131 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            17132 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            17133 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            17134 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            17135 ; 561  |
                            17136 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            17137 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            17138 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            17139 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            17140 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            17141 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            17142 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            17143 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            17144 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            17145 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            17146 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            17147 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            17148 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            17149 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            17150 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            17151 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            17152 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            17153 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            17154 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            17155 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            17156 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            17157 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            17158 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            17159 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            17160 ; 586  |
                            17161 ; 587  |typedef union               
                            17162 ; 588  |{
                            17163 ; 589  |    struct {
                            17164 ; 590  |        int CCS             :1;
                            17165 ; 591  |        int CSC             :1;
                            17166 ; 592  |        int PE              :1;
                            17167 ; 593  |        int PEC             :1;
                            17168 ; 594  |        int OCA             :1;
                            17169 ; 595  |        int OCC             :1;
                            17170 ; 596  |        int FPR             :1;
                            17171 ; 597  |        int SUSP            :1;
                            17172 ; 598  |        int PR              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17173 ; 599  |        int HSP             :1;
                            17174 ; 600  |        int LS              :2;
                            17175 ; 601  |        int PP              :1;
                            17176 ; 602  |        int PO              :1;
                            17177 ; 603  |        int PIC             :2;
                            17178 ; 604  |        int PTC             :4;
                            17179 ; 605  |        int WKCN            :1;
                            17180 ; 606  |        int WKDS            :1;
                            17181 ; 607  |        int WKOC            :1;
                            17182 ; 608  |        int PHCD            :1;
                            17183 ; 609  |        int PFSC            :1;
                            17184 ; 610  |        int                 :1;
                            17185 ; 611  |        int PSPD            :2;
                            17186 ; 612  |        int                 :1;
                            17187 ; 613  |        int PTW             :1;
                            17188 ; 614  |        int STS             :1;
                            17189 ; 615  |        int PTS             :1;
                            17190 ; 616  |        int                 :16;
                            17191 ; 617  |    } B;
                            17192 ; 618  |    DWORD I;
                            17193 ; 619  |} portsc1_type;
                            17194 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            17195 ; 621  |
                            17196 ; 622  |
                            17197 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            17198 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            17199 ; 625  |
                            17200 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            17201 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            17202 ; 628  |
                            17203 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            17204 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            17205 ; 631  |
                            17206 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            17207 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            17208 ; 634  |
                            17209 ; 635  |typedef union               
                            17210 ; 636  |{
                            17211 ; 637  |    struct {
                            17212 ; 638  |        int CM              :2;
                            17213 ; 639  |        int ES              :1;
                            17214 ; 640  |        int                 :46;
                            17215 ; 641  |    } B;
                            17216 ; 642  |    DWORD I;
                            17217 ; 643  |} usbmode_type;
                            17218 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            17219 ; 645  |
                            17220 ; 646  |
                            17221 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            17222 ; 648  |//  The following endpoint equates are common for the following registers
                            17223 ; 649  |
                            17224 ; 650  |#define ENDPOINT0_BITPOS (0)
                            17225 ; 651  |#define ENDPOINT1_BITPOS (1)
                            17226 ; 652  |#define ENDPOINT2_BITPOS (2)
                            17227 ; 653  |#define ENDPOINT3_BITPOS (3)
                            17228 ; 654  |#define ENDPOINT4_BITPOS (4)
                            17229 ; 655  |#define ENDPOINT5_BITPOS (5)
                            17230 ; 656  |#define ENDPOINT6_BITPOS (6)
                            17231 ; 657  |#define ENDPOINT7_BITPOS (7)
                            17232 ; 658  |#define ENDPOINT8_BITPOS (8)
                            17233 ; 659  |#define ENDPOINT9_BITPOS (9)
                            17234 ; 660  |#define ENDPOINT10_BITPOS (10)
                            17235 ; 661  |#define ENDPOINT11_BITPOS (11)
                            17236 ; 662  |#define ENDPOINT12_BITPOS (12)
                            17237 ; 663  |#define ENDPOINT13_BITPOS (13)
                            17238 ; 664  |#define ENDPOINT14_BITPOS (14)
                            17239 ; 665  |#define ENDPOINT15_BITPOS (15)
                            17240 ; 666  |
                            17241 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            17242 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            17243 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            17244 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            17245 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            17246 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            17247 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            17248 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            17249 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            17250 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            17251 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            17252 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            17253 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            17254 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            17255 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            17256 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            17257 ; 683  |
                            17258 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            17259 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            17260 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            17261 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            17262 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            17263 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            17264 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            17265 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            17266 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            17267 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            17268 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            17269 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            17270 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            17271 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            17272 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            17273 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            17274 ; 700  |
                            17275 ; 701  |typedef union               
                            17276 ; 702  |{
                            17277 ; 703  |    struct {
                            17278 ; 704  |        int EP0              :1;
                            17279 ; 705  |        int EP1              :1;
                            17280 ; 706  |        int EP2              :1;
                            17281 ; 707  |        int EP3              :1;
                            17282 ; 708  |        int EP4              :1;
                            17283 ; 709  |        int EP5              :1;
                            17284 ; 710  |        int EP6              :1;
                            17285 ; 711  |        int EP7              :1;
                            17286 ; 712  |        int EP8              :1;
                            17287 ; 713  |        int EP9              :1;
                            17288 ; 714  |        int EP10             :1;
                            17289 ; 715  |        int EP11             :1;
                            17290 ; 716  |        int EP12             :1;
                            17291 ; 717  |        int EP13             :1;
                            17292 ; 718  |        int EP14             :1;
                            17293 ; 719  |        int EP15             :1;
                            17294 ; 720  |        int                  :32;
                            17295 ; 721  |    } B;
                            17296 ; 722  |    DWORD I;
                            17297 ; 723  |} endpsetupstat_type;
                            17298 ; 724  |
                            17299 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac))    
                            17300 ; 726  |
                            17301 ; 727  |typedef union               
                            17302 ; 728  |{
                            17303 ; 729  |    struct {
                            17304 ; 730  |        int EP0              :1;
                            17305 ; 731  |        int EP1              :1;
                            17306 ; 732  |        int EP2              :1;
                            17307 ; 733  |        int EP3              :1;
                            17308 ; 734  |        int EP4              :1;
                            17309 ; 735  |        int EP5              :1;
                            17310 ; 736  |        int EP6              :1;
                            17311 ; 737  |        int EP7              :1;
                            17312 ; 738  |        int EP8              :1;
                            17313 ; 739  |        int EP9              :1;
                            17314 ; 740  |        int EP10             :1;
                            17315 ; 741  |        int EP11             :1;
                            17316 ; 742  |        int EP12             :1;
                            17317 ; 743  |        int EP13             :1;
                            17318 ; 744  |        int EP14             :1;
                            17319 ; 745  |        int EP15             :1;
                            17320 ; 746  |        int                  :8;
                            17321 ; 747  |    } B;
                            17322 ; 748  |    WORD I;
                            17323 ; 749  |} endpt_type;
                            17324 
                            17362 
                            17363 ; 750  |
                            17364 ; 751  |typedef union
                            17365 ; 752  |{
                            17366 ; 753  |   struct {
                            17367 ; 754  |       endpt_type  RX;
                            17368 ; 755  |       endpt_type  TX;
                            17369 ; 756  |   } W;
                            17370 ; 757  |   DWORD DW;
                            17371 ; 758  |} endptrxtx_type;
                            17372 ; 759  |
                            17373 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))    
                            17374 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))    
                            17375 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))    
                            17376 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))    
                            17377 ; 764  |
                            17378 ; 765  |
                            17379 ; 766  |
                            17380 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            17381 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            17382 ; 769  |
                            17383 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            17384 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            17385 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            17386 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            17387 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            17388 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            17389 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            17390 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            17391 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            17392 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            17393 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            17394 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            17395 ; 782  |
                            17396 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            17397 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            17398 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            17399 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            17400 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            17401 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            17402 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            17403 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            17404 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            17405 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            17406 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            17407 ; 794  |
                            17408 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            17409 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            17410 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            17411 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            17412 ; 799  |
                            17413 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            17414 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            17415 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            17416 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            17417 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            17418 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            17419 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            17420 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            17421 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            17422 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            17423 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            17424 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            17425 ; 812  |
                            17426 ; 813  |
                            17427 ; 814  |typedef union               
                            17428 ; 815  |{
                            17429 ; 816  |    struct {
                            17430 ; 817  |        int RXS             :1;
                            17431 ; 818  |        int RXD             :1;
                            17432 ; 819  |        int RXT             :2;
                            17433 ; 820  |        int                 :1;
                            17434 ; 821  |        int RXI             :1;
                            17435 ; 822  |        int RXR             :1;
                            17436 ; 823  |        int RXE             :1;
                            17437 ; 824  |        int                 :8;
                            17438 ; 825  |        int TXS             :1;
                            17439 ; 826  |        int TXD             :1;
                            17440 ; 827  |        int TXT             :2;
                            17441 ; 828  |        int                 :1;
                            17442 ; 829  |        int TXI             :1;
                            17443 ; 830  |        int TXR             :1;
                            17444 ; 831  |        int TXE             :1;
                            17445 ; 832  |        int                 :24;
                            17446 ; 833  |    } B;
                            17447 ; 834  |    DWORD I;
                            17448 ; 835  |} endptctrl_type;
                            17449 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)))    
                            17450 ; 837  |
                            17451 ; 838  |#endif
                            17452 ; 839  |
                            17453 ; 840  |
                            17454 
                            17456 
                            17457 ; 37   |#include "regsusb20phy.h"
                            17458 
                            17460 
                            17461 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17462 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17463 ; 3    |//;  File        : regsusbphy.inc
                            17464 ; 4    |//;  Description : USB20 PHY Register definition
                            17465 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            17466 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17467 ; 7    |
                            17468 ; 8    |// The following naming conventions are followed in this file.
                            17469 ; 9    |// All registers are named using the format...
                            17470 ; 10   |//     HW_<module>_<regname>
                            17471 ; 11   |// where <module> is the module name which can be any of the following...
                            17472 ; 12   |//     USB20
                            17473 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            17474 ; 14   |// module name includes a number starting from 0 for the first instance of
                            17475 ; 15   |// that module)
                            17476 ; 16   |// <regname> is the specific register within that module
                            17477 ; 17   |// We also define the following...
                            17478 ; 18   |//     HW_<module>_<regname>_BITPOS
                            17479 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17480 ; 20   |//     HW_<module>_<regname>_SETMASK
                            17481 ; 21   |// which does something else, and
                            17482 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            17483 ; 23   |// which does something else.
                            17484 ; 24   |// Other rules
                            17485 ; 25   |//     All caps
                            17486 ; 26   |//     Numeric identifiers start at 0
                            17487 ; 27   |
                            17488 ; 28   |#if !(defined(regsusbphyinc))
                            17489 ; 29   |#define regsusbphyinc 1
                            17490 ; 30   |
                            17491 ; 31   |#include "types.h"
                            17492 
                            17494 
                            17495 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17496 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17497 ; 3    |//
                            17498 ; 4    |// Filename: types.h
                            17499 ; 5    |// Description: Standard data types
                            17500 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17501 ; 7    |
                            17502 ; 8    |#ifndef _TYPES_H
                            17503 ; 9    |#define _TYPES_H
                            17504 ; 10   |
                            17505 ; 11   |// TODO:  move this outta here!
                            17506 ; 12   |#if !defined(NOERROR)
                            17507 ; 13   |#define NOERROR 0
                            17508 ; 14   |#define SUCCESS 0
                            17509 ; 15   |#endif 
                            17510 ; 16   |#if !defined(SUCCESS)
                            17511 ; 17   |#define SUCCESS  0
                            17512 ; 18   |#endif
                            17513 ; 19   |#if !defined(ERROR)
                            17514 ; 20   |#define ERROR   -1
                            17515 ; 21   |#endif
                            17516 ; 22   |#if !defined(FALSE)
                            17517 ; 23   |#define FALSE 0
                            17518 ; 24   |#endif
                            17519 ; 25   |#if !defined(TRUE)
                            17520 ; 26   |#define TRUE  1
                            17521 ; 27   |#endif
                            17522 ; 28   |
                            17523 ; 29   |#if !defined(NULL)
                            17524 ; 30   |#define NULL 0
                            17525 ; 31   |#endif
                            17526 ; 32   |
                            17527 ; 33   |#define MAX_INT     0x7FFFFF
                            17528 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17529 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17530 ; 36   |#define MAX_ULONG   (-1) 
                            17531 ; 37   |
                            17532 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17533 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17534 ; 40   |
                            17535 ; 41   |
                            17536 ; 42   |#define BYTE    unsigned char       // btVarName
                            17537 ; 43   |#define CHAR    signed char         // cVarName
                            17538 ; 44   |#define USHORT  unsigned short      // usVarName
                            17539 ; 45   |#define SHORT   unsigned short      // sVarName
                            17540 ; 46   |#define WORD    unsigned int        // wVarName
                            17541 ; 47   |#define INT     signed int          // iVarName
                            17542 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17543 ; 49   |#define LONG    signed long         // lVarName
                            17544 ; 50   |#define BOOL    unsigned int        // bVarName
                            17545 ; 51   |#define FRACT   _fract              // frVarName
                            17546 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17547 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17548 ; 54   |#define FLOAT   float               // fVarName
                            17549 ; 55   |#define DBL     double              // dVarName
                            17550 ; 56   |#define ENUM    enum                // eVarName
                            17551 ; 57   |#define CMX     _complex            // cmxVarName
                            17552 ; 58   |typedef WORD UCS3;                   // 
                            17553 ; 59   |
                            17554 ; 60   |#define UINT16  unsigned short
                            17555 ; 61   |#define UINT8   unsigned char   
                            17556 ; 62   |#define UINT32  unsigned long
                            17557 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17558 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17559 ; 65   |#define WCHAR   UINT16
                            17560 ; 66   |
                            17561 ; 67   |//UINT128 is 16 bytes or 6 words
                            17562 ; 68   |typedef struct UINT128_3500 {   
                            17563 ; 69   |    int val[6];     
                            17564 ; 70   |} UINT128_3500;
                            17565 ; 71   |
                            17566 ; 72   |#define UINT128   UINT128_3500
                            17567 ; 73   |
                            17568 ; 74   |// Little endian word packed byte strings:   
                            17569 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17570 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17571 ; 77   |// Little endian word packed byte strings:   
                            17572 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17573 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17574 ; 80   |
                            17575 ; 81   |// Declare Memory Spaces To Use When Coding
                            17576 ; 82   |// A. Sector Buffers
                            17577 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17578 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17579 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17580 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17581 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17582 ; 88   |// B. Media DDI Memory
                            17583 ; 89   |#define MEDIA_DDI_MEM _Y
                            17584 ; 90   |
                            17585 ; 91   |
                            17586 ; 92   |
                            17587 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17588 ; 94   |// Examples of circular pointers:
                            17589 ; 95   |//    INT CIRC cpiVarName
                            17590 ; 96   |//    DWORD CIRC cpdwVarName
                            17591 ; 97   |
                            17592 ; 98   |#define RETCODE INT                 // rcVarName
                            17593 ; 99   |
                            17594 ; 100  |// generic bitfield structure
                            17595 ; 101  |struct Bitfield {
                            17596 ; 102  |    unsigned int B0  :1;
                            17597 ; 103  |    unsigned int B1  :1;
                            17598 ; 104  |    unsigned int B2  :1;
                            17599 ; 105  |    unsigned int B3  :1;
                            17600 ; 106  |    unsigned int B4  :1;
                            17601 ; 107  |    unsigned int B5  :1;
                            17602 ; 108  |    unsigned int B6  :1;
                            17603 ; 109  |    unsigned int B7  :1;
                            17604 ; 110  |    unsigned int B8  :1;
                            17605 ; 111  |    unsigned int B9  :1;
                            17606 ; 112  |    unsigned int B10 :1;
                            17607 ; 113  |    unsigned int B11 :1;
                            17608 ; 114  |    unsigned int B12 :1;
                            17609 ; 115  |    unsigned int B13 :1;
                            17610 ; 116  |    unsigned int B14 :1;
                            17611 ; 117  |    unsigned int B15 :1;
                            17612 ; 118  |    unsigned int B16 :1;
                            17613 ; 119  |    unsigned int B17 :1;
                            17614 ; 120  |    unsigned int B18 :1;
                            17615 ; 121  |    unsigned int B19 :1;
                            17616 ; 122  |    unsigned int B20 :1;
                            17617 ; 123  |    unsigned int B21 :1;
                            17618 ; 124  |    unsigned int B22 :1;
                            17619 ; 125  |    unsigned int B23 :1;
                            17620 ; 126  |};
                            17621 ; 127  |
                            17622 ; 128  |union BitInt {
                            17623 ; 129  |        struct Bitfield B;
                            17624 ; 130  |        int        I;
                            17625 ; 131  |};
                            17626 ; 132  |
                            17627 ; 133  |#define MAX_MSG_LENGTH 10
                            17628 ; 134  |struct CMessage
                            17629 ; 135  |{
                            17630 ; 136  |        unsigned int m_uLength;
                            17631 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17632 ; 138  |};
                            17633 ; 139  |
                            17634 ; 140  |typedef struct {
                            17635 ; 141  |    WORD m_wLength;
                            17636 ; 142  |    WORD m_wMessage;
                            17637 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17638 ; 144  |} Message;
                            17639 ; 145  |
                            17640 ; 146  |struct MessageQueueDescriptor
                            17641 ; 147  |{
                            17642 ; 148  |        int *m_pBase;
                            17643 ; 149  |        int m_iModulo;
                            17644 ; 150  |        int m_iSize;
                            17645 ; 151  |        int *m_pHead;
                            17646 ; 152  |        int *m_pTail;
                            17647 ; 153  |};
                            17648 ; 154  |
                            17649 ; 155  |struct ModuleEntry
                            17650 ; 156  |{
                            17651 ; 157  |    int m_iSignaledEventMask;
                            17652 ; 158  |    int m_iWaitEventMask;
                            17653 ; 159  |    int m_iResourceOfCode;
                            17654 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17655 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17656 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17657 ; 163  |    int m_uTimeOutHigh;
                            17658 ; 164  |    int m_uTimeOutLow;
                            17659 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17660 ; 166  |};
                            17661 ; 167  |
                            17662 ; 168  |union WaitMask{
                            17663 ; 169  |    struct B{
                            17664 ; 170  |        unsigned int m_bNone     :1;
                            17665 ; 171  |        unsigned int m_bMessage  :1;
                            17666 ; 172  |        unsigned int m_bTimer    :1;
                            17667 ; 173  |        unsigned int m_bButton   :1;
                            17668 ; 174  |    } B;
                            17669 ; 175  |    int I;
                            17670 ; 176  |} ;
                            17671 ; 177  |
                            17672 ; 178  |
                            17673 ; 179  |struct Button {
                            17674 ; 180  |        WORD wButtonEvent;
                            17675 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17676 ; 182  |};
                            17677 ; 183  |
                            17678 ; 184  |struct Message {
                            17679 ; 185  |        WORD wMsgLength;
                            17680 ; 186  |        WORD wMsgCommand;
                            17681 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17682 ; 188  |};
                            17683 ; 189  |
                            17684 ; 190  |union EventTypes {
                            17685 ; 191  |        struct CMessage msg;
                            17686 ; 192  |        struct Button Button ;
                            17687 ; 193  |        struct Message Message;
                            17688 ; 194  |};
                            17689 ; 195  |
                            17690 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17691 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17692 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17693 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17694 ; 200  |
                            17695 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17696 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17697 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17698 ; 204  |
                            17699 ; 205  |#if DEBUG
                            17700 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17701 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17702 ; 208  |#else 
                            17703 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17704 ; 210  |#define DebugBuildAssert(x)    
                            17705 ; 211  |#endif
                            17706 ; 212  |
                            17707 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17708 ; 214  |//  #pragma asm
                            17709 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17710 ; 216  |//  #pragma endasm
                            17711 ; 217  |
                            17712 ; 218  |
                            17713 ; 219  |#ifdef COLOR_262K
                            17714 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17715 ; 221  |#elif defined(COLOR_65K)
                            17716 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17717 ; 223  |#else
                            17718 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17719 ; 225  |#endif
                            17720 ; 226  |    
                            17721 ; 227  |#endif // #ifndef _TYPES_H
                            17722 
                            17724 
                            17725 ; 32   |
                            17726 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17727 ; 34   |//   USB2.0 PHY STMP Registers 
                            17728 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17729 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            17730 ; 37   |
                            17731 ; 38   |
                            17732 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            17733 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            17734 ; 41   |
                            17735 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            17736 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            17737 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            17738 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            17739 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            17740 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            17741 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            17742 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            17743 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            17744 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            17745 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            17746 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            17747 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            17748 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            17749 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            17750 ; 57   |
                            17751 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            17752 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            17753 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            17754 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            17755 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            17756 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            17757 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            17758 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            17759 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            17760 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            17761 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            17762 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            17763 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            17764 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            17765 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            17766 ; 73   |
                            17767 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            17768 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            17769 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            17770 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            17771 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            17772 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            17773 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            17774 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            17775 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            17776 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            17777 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            17778 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            17779 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            17780 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            17781 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            17782 ; 89   |
                            17783 ; 90   |typedef union               
                            17784 ; 91   |{
                            17785 ; 92   |    struct {
                            17786 ; 93   |        int RSVD0          :5;
                            17787 ; 94   |        int TXDISCON1500   :1;
                            17788 ; 95   |        int PLLVCOPWD      :1;
                            17789 ; 96   |        int PLLVCPPWD      :1;
                            17790 ; 97   |        int RSVD1          :2;
                            17791 ; 98   |        int TXPWDFS        :1;
                            17792 ; 99   |        int TXPWDIBIAS     :1;
                            17793 ; 100  |        int TXPWDV2I       :1;
                            17794 ; 101  |        int TXPWDVBG       :1;
                            17795 ; 102  |        int TXPWDCOMP      :1;
                            17796 ; 103  |        int RSVD2          :1;
                            17797 ; 104  |        int RXPWDDISCONDET :1;
                            17798 ; 105  |        int RXPWDENV       :1;
                            17799 ; 106  |        int RXPWD1PT1      :1;
                            17800 ; 107  |        int RXPWDDIFF      :1;
                            17801 ; 108  |        int RXPWDRX        :1;
                            17802 ; 109  |        int RSVD3          :1;
                            17803 ; 110  |        int PWDIBIAS       :1;
                            17804 ; 111  |        int REGRESET       :1;
                            17805 ; 112  |    } B;
                            17806 ; 113  |    int I;
                            17807 ; 114  |} usbphypwd_type;
                            17808 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB PHY Powerdown Register */
                            17809 ; 116  |
                            17810 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17811 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            17812 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            17813 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            17814 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            17815 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            17816 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            17817 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            17818 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            17819 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            17820 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            17821 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            17822 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            17823 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            17824 ; 131  |
                            17825 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            17826 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            17827 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            17828 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            17829 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            17830 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            17831 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            17832 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            17833 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            17834 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            17835 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            17836 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            17837 ; 144  |
                            17838 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXCAL1500_BITPOS)
                            17839 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXENCAL1500_BITPOS)
                            17840 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXHSXCVR_BITPOS)
                            17841 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHYTX_TXCALIBRATE_BITPOS)
                            17842 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DN_BITPOS)
                            17843 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DN_BITPOS)
                            17844 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXHSTERM_BITPOS)
                            17845 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_BITPOS)
                            17846 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DP_BITPOS)
                            17847 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DP_BITPOS)
                            17848 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSHIZ_BITPOS)
                            17849 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_TXCOMPOUT_BITPOS)
                            17850 ; 157  |
                            17851 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            17852 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            17853 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            17854 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            17855 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            17856 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            17857 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            17858 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            17859 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            17860 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            17861 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            17862 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            17863 ; 170  |
                            17864 ; 171  |typedef union               
                            17865 ; 172  |{
                            17866 ; 173  |    struct {
                            17867 ; 174  |        int TXCAL1500          :4;
                            17868 ; 175  |        int RSVD0              :1;
                            17869 ; 176  |        int TXENCAL1500        :1;
                            17870 ; 177  |        int TXHSXCVR           :1;
                            17871 ; 178  |        int TXCALIBRATE        :1;
                            17872 ; 179  |        int TXCAL45DN          :4;
                            17873 ; 180  |        int RSVD1              :1;
                            17874 ; 181  |        int TXENCAL45DN        :1;
                            17875 ; 182  |        int TXHSTERM           :1;
                            17876 ; 183  |        int TXSKEW             :1;
                            17877 ; 184  |        int TXCAL45DP          :4;
                            17878 ; 185  |        int RSVD2              :1;
                            17879 ; 186  |        int TXENCAL45DP        :1;
                            17880 ; 187  |        int TXFSHIZ            :1;
                            17881 ; 188  |        int TXCOMPOUT          :1;
                            17882 ; 189  |    } B;
                            17883 ; 190  |    int I;
                            17884 ; 191  |} usbphytx_type;
                            17885 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            17886 ; 193  |
                            17887 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            17888 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            17889 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            17890 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            17891 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            17892 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            17893 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            17894 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            17895 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            17896 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            17897 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            17898 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            17899 ; 206  |
                            17900 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            17901 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            17902 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            17903 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            17904 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            17905 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            17906 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            17907 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            17908 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            17909 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            17910 ; 217  |
                            17911 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPLL_PLLV2ISEL_BITPOS)
                            17912 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHYPLL_PLLCPDBLIP_BITPOS)
                            17913 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK2_BITPOS)
                            17914 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK24_BITPOS)
                            17915 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCPNSEL_BITPOS)
                            17916 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS)
                            17917 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPLL_PLLPFDRST_BITPOS)
                            17918 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            17919 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOKSTART_BITPOS)
                            17920 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            17921 ; 228  |
                            17922 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            17923 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            17924 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            17925 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            17926 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            17927 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            17928 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            17929 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            17930 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            17931 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            17932 ; 239  |
                            17933 ; 240  |typedef union               
                            17934 ; 241  |{
                            17935 ; 242  |    struct {
                            17936 ; 243  |        int PLLV2ISEL        :4;
                            17937 ; 244  |        int RSVD0            :1;
                            17938 ; 245  |        int PLLCPDBLIP       :1;
                            17939 ; 246  |        int PLLVCOCLK2       :1;
                            17940 ; 247  |        int PLLVCOCLK24      :1;
                            17941 ; 248  |        int PLLCPNSEL        :4;
                            17942 ; 249  |        int PLLCLKDIVSEL     :4;
                            17943 ; 250  |        int RSVD1            :4;
                            17944 ; 251  |        int PLLPFDRST        :1;
                            17945 ; 252  |        int PLLCPSHORTLFR    :1;
                            17946 ; 253  |        int PLLVCOKSTART     :1;
                            17947 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            17948 ; 255  |    } B;
                            17949 ; 256  |    int I;
                            17950 ; 257  |} usbphypll_type;
                            17951 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            17952 ; 259  |
                            17953 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            17954 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            17955 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            17956 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            17957 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            17958 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            17959 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            17960 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            17961 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            17962 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            17963 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            17964 ; 271  |
                            17965 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            17966 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17967 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            17968 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            17969 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            17970 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            17971 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            17972 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            17973 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            17974 ; 281  |
                            17975 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            17976 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_BITPOS)
                            17977 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_BITPOS)
                            17978 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLLKTIMECTL_BITPOS)
                            17979 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKDIVCTL_BITPOS)
                            17980 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives actual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            17981 ; 288  |//              480Mhz/7 =68.57Mhz
                            17982 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            17983 ; 290  |
                            17984 ; 291  |//              480Mhz/8 ~60Mhz
                            17985 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            17986 ; 293  |
                            17987 ; 294  |//              480Mhz/9 =53.3Mhz
                            17988 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            17989 ; 296  |
                            17990 ; 297  |//              480Mhz/10 =48Mhz
                            17991 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            17992 ; 299  |
                            17993 ; 300  |
                            17994 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOSTMODETEST_BITPOS)
                            17995 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FSCKSOURCESEL_BITPOS)
                            17996 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGRXDBYPASS_BITPOS)
                            17997 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_BITPOS)
                            17998 ; 305  |
                            17999 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            18000 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            18001 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            18002 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            18003 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            18004 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            18005 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            18006 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            18007 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            18008 ; 315  |
                            18009 ; 316  |typedef union               
                            18010 ; 317  |{
                            18011 ; 318  |    struct {
                            18012 ; 319  |     int ENVADJ               :4;
                            18013 ; 320  |     int DISCONADJ            :4;
                            18014 ; 321  |     int DEBUGMODE            :4;
                            18015 ; 322  |     int PLLLKTIMECTL         :4;
                            18016 ; 323  |     int PLLCKDIVCTL          :4;
                            18017 ; 324  |     int HOSTMODETEST         :1;
                            18018 ; 325  |     int FSCKSOURCESEL        :1;
                            18019 ; 326  |     int REGRXDBYPASS         :1;
                            18020 ; 327  |     int PLLLOCKED            :1;
                            18021 ; 328  |    } B;
                            18022 ; 329  |    int I;
                            18023 ; 330  |} usbphyrx_type;
                            18024 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            18025 ; 332  |
                            18026 ; 333  |#endif
                            18027 ; 334  |
                            18028 
                            18030 
                            18031 ; 38   |
                            18032 ; 39   |
                            18033 ; 40   |#endif // if (!@def(hwequ))
                            18034 ; 41   |
                            18035 
                            18037 
                            18038 ; 12   |#else 
                            18039 ; 13   |//include "regscodec.inc"
                            18040 ; 14   |#endif
                            18041 ; 15   |
                            18042 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            18043 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            18044 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            18045 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            18046 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            18047 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            18048 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            18049 ; 23   |
                            18050 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            18051 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            18052 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            18053 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            18054 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            18055 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            18056 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            18057 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            18058 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            18059 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            18060 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            18061 ; 35   |
                            18062 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            18063 ; 37   |// MEDIA DEFINITIONS
                            18064 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18065 ; 39   |
                            18066 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            18067 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            18068 ; 42   |#if defined(NAND1)
                            18069 ; 43   |#define SM_INTERNAL_CHIPS 1
                            18070 ; 44   |#else 
                            18071 ; 45   |#if defined(NAND2)
                            18072 ; 46   |#define SM_INTERNAL_CHIPS 2
                            18073 ; 47   |#else 
                            18074 ; 48   |#if defined(NAND3)
                            18075 ; 49   |#define SM_INTERNAL_CHIPS 3
                            18076 ; 50   |#else 
                            18077 ; 51   |#if defined(NAND4)
                            18078 ; 52   |#define SM_INTERNAL_CHIPS 4
                            18079 ; 53   |#else 
                            18080 ; 54   |#define SM_INTERNAL_CHIPS 1
                            18081 ; 55   |#endif
                            18082 ; 56   |#endif
                            18083 ; 57   |#endif
                            18084 ; 58   |#endif
                            18085 ; 59   |
                            18086 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            18087 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            18088 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            18089 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            18090 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            18091 ; 65   |//*** comment out if active high ****
                            18092 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            18093 ; 67   |
                            18094 ; 68   |#if defined(SMEDIA)
                            18095 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            18096 ; 70   |#define NUM_SM_EXTERNAL 1
                            18097 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18098 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            18099 ; 73   |#else 
                            18100 ; 74   |#if defined(MMC)
                            18101 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            18102 ; 76   |#define NUM_SM_EXTERNAL 0
                            18103 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            18104 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            18105 ; 79   |#else 
                            18106 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            18107 ; 81   |#define NUM_SM_EXTERNAL 0
                            18108 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18109 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            18110 ; 84   |#endif
                            18111 ; 85   |#endif
                            18112 ; 86   |
                            18113 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            18114 ; 88   |// Mass Storage Class definitions
                            18115 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            18116 ; 90   |// Set to 0 if Composite Device build is desired.    
                            18117 ; 91   |#define MULTI_LUN_BUILD 1   
                            18118 ; 92   |
                            18119 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            18120 ; 94   |//  SCSI
                            18121 ; 95   |#if (MULTI_LUN_BUILD==0)
                            18122 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18123 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            18124 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18125 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            18126 ; 100  |  #else
                            18127 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            18128 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18129 ; 103  |  #endif
                            18130 ; 104  |#else
                            18131 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            18132 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18133 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            18134 ; 108  |  #else
                            18135 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            18136 ; 110  |  #endif
                            18137 ; 111  |#endif
                            18138 ; 112  |
                            18139 ; 113  |
                            18140 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            18141 ; 115  |
                            18142 ; 116  |
                            18143 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            18144 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            18145 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            18146 ; 120  |#ifdef MMC
                            18147 ; 121  |#ifdef MTP_BUILD
                            18148 ; 122  |// --------------------
                            18149 ; 123  |// MTP and MMC
                            18150 ; 124  |// --------------------
                            18151 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            18152 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            18153 ; 127  |#else  // ifndef MTP_BUILD
                            18154 ; 128  |#ifdef STMP_BUILD_PLAYER
                            18155 ; 129  |// --------------------
                            18156 ; 130  |// Player and MMC
                            18157 ; 131  |// --------------------
                            18158 ; 132  |#else
                            18159 ; 133  |// --------------------
                            18160 ; 134  |// USBMSC and MMC
                            18161 ; 135  |// --------------------
                            18162 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            18163 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            18164 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            18165 ; 139  |#endif // ifdef MTP_BUILD
                            18166 ; 140  |#else  // ifndef MMC
                            18167 ; 141  |#ifdef MTP_BUILD
                            18168 ; 142  |// --------------------
                            18169 ; 143  |// MTP and NAND only
                            18170 ; 144  |// --------------------
                            18171 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            18172 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            18173 ; 147  |#else  // ifndef MTP_BUILD
                            18174 ; 148  |#ifdef STMP_BUILD_PLAYER
                            18175 ; 149  |// --------------------
                            18176 ; 150  |// Player and NAND only
                            18177 ; 151  |// --------------------
                            18178 ; 152  |#else
                            18179 ; 153  |// --------------------
                            18180 ; 154  |// USBMSC and NAND only
                            18181 ; 155  |// --------------------
                            18182 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            18183 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            18184 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            18185 ; 159  |#endif // ifdef MTP_BUILD
                            18186 ; 160  |#endif // ifdef MMC 
                            18187 ; 161  |
                            18188 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            18189 ; 163  |#if (defined(MTP_BUILD))
                            18190 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            18191 ; 165  |
                            18192 ; 166  |////!
                            18193 ; 167  |////! This varible holds the watchdog count for the store flush.
                            18194 ; 168  |////!
                            18195 ; 169  |///
                            18196 ; 170  |#include <types.h>
                            18197 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            18198 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            18199 ; 173  |#endif
                            18200 ; 174  |
                            18201 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            18202 ; 176  |// These are needed here for Mass Storage Class
                            18203 ; 177  |// Needs to be cleaned up
                            18204 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            18205 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            18206 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            18207 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            18208 ; 182  |
                            18209 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            18210 ; 184  |
                            18211 ; 185  |#endif
                            18212 ; 186  |
                            18213 ; 187  |
                            18214 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            18215 ; 189  |// SmartMedia/NAND defs
                            18216 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18217 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            18218 ; 192  |
                            18219 ; 193  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18220 ; 194  |// Sysloadresources defs
                            18221 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18222 ; 196  |
                            18223 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            18224 ; 198  |// MMC defs
                            18225 ; 199  |#define MMC_MAX_PARTITIONS 1
                            18226 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            18227 ; 201  |
                            18228 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            18229 ; 203  |// SPI defs
                            18230 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            18231 ; 205  |
                            18232 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            18233 ; 207  |// Global media defs
                            18234 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            18235 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            18236 ; 210  |
                            18237 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            18238 ; 212  |// DO NOT CHANGE THESE!!!
                            18239 ; 213  |#define SM_MAX_PARTITIONS 4
                            18240 ; 214  |#define MAX_HANDLES 2
                            18241 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            18242 ; 216  |
                            18243 ; 217  |
                            18244 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            18245 ; 219  |// Battery LRADC Values 
                            18246 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            18247 ; 221  |// brownout trip point in mV (moved by RS)
                            18248 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            18249 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            18250 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            18251 ; 225  |//     audio recording to media.
                            18252 ; 226  |#define BATT_SAFETY_MARGIN 10
                            18253 ; 227  |
                            18254 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            18255 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            18256 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            18257 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            18258 ; 232  |
                            18259 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            18260 ; 234  |
                            18261 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            18262 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            18263 ; 237  |#if (!defined(CLCD))
                            18264 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            18265 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            18266 ; 240  |#else 
                            18267 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            18268 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            18269 ; 243  |#endif
                            18270 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            18271 ; 245  |
                            18272 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            18273 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            18274 ; 248  |// See mp3 encoder overlay.
                            18275 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            18276 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            18277 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            18278 ; 252  |
                            18279 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            18280 ; 254  |// Voice recording filenames
                            18281 ; 255  |// number of digits in filename Vxxx.wav
                            18282 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            18283 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            18284 ; 258  |
                            18285 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            18286 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            18287 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            18288 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            18289 ; 263  |#if defined(DEVICE_3500)
                            18290 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            18291 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            18292 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            18293 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            18294 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18295 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            18296 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            18297 ; 271  |
                            18298 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            18299 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            18300 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            18301 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            18302 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            18303 ; 277  |
                            18304 ; 278  |#else 
                            18305 ; 279  |// STMP3410
                            18306 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            18307 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18308 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            18309 ; 283  |#endif
                            18310 ; 284  |
                            18311 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            18312 ; 286  |// Number of available soft timers
                            18313 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            18314 ; 288  |#if defined(SYNC_LYRICS)
                            18315 ; 289  |#define SOFT_TIMERS 10
                            18316 ; 290  |#else 
                            18317 ; 291  |#if defined(JPEG_DECODER)
                            18318 ; 292  |#define SOFT_TIMERS 10
                            18319 ; 293  |#else 
                            18320 ; 294  |#define SOFT_TIMERS 9
                            18321 ; 295  |#endif
                            18322 ; 296  |#endif
                            18323 ; 297  |
                            18324 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18325 ; 299  |//  sizes
                            18326 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18327 ; 301  |#if defined(MMC)
                            18328 ; 302  |#if defined(USE_PLAYLIST5)
                            18329 ; 303  |#define MENU_STACK_SIZE 1500
                            18330 ; 304  |#else 
                            18331 ; 305  |#define MENU_STACK_SIZE 1250
                            18332 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18333 ; 307  |#else 
                            18334 ; 308  |#if defined(USE_PLAYLIST5)
                            18335 ; 309  |#define MENU_STACK_SIZE 1500
                            18336 ; 310  |#else 
                            18337 ; 311  |#define MENU_STACK_SIZE 1250
                            18338 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            18339 ; 313  |#endif //if @def('MMC')
                            18340 ; 314  |
                            18341 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            18342 ; 316  |// 
                            18343 ; 317  |#define STACK_L1_SIZE 750
                            18344 ; 318  |#define STACK_L2_SIZE 100
                            18345 ; 319  |#define STACK_L3_SIZE 160
                            18346 ; 320  |
                            18347 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18348 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18349 ; 323  |// is ok with switching code.
                            18350 ; 324  |#if defined(MTP_BUILD)
                            18351 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18352 ; 326  |#endif
                            18353 ; 327  |
                            18354 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18355 ; 329  |// maximum number of nested funclets 
                            18356 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18357 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18358 ; 332  |
                            18359 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18360 ; 334  |//    LCD DEFINITIONS
                            18361 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18362 ; 336  |
                            18363 ; 337  |#define SPACE_CHAR 0x000020          
                            18364 ; 338  |#define ZERO_CHAR 0x000030
                            18365 ; 339  |#define COLON_CHAR 0x00003A
                            18366 ; 340  |#define PERIOD_CHAR 0x00002E
                            18367 ; 341  |
                            18368 ; 342  |#if (defined(S6B33B0A_LCD))
                            18369 ; 343  |#define LCD_X_SIZE 128
                            18370 ; 344  |#define LCD_Y_SIZE 159
                            18371 ; 345  |#endif
                            18372 ; 346  |
                            18373 ; 347  |#if (defined(SED15XX_LCD))
                            18374 ; 348  |#define LCD_X_SIZE 128
                            18375 ; 349  |#define LCD_Y_SIZE 64
                            18376 ; 350  |#endif
                            18377 ; 351  |
                            18378 ; 352  |
                            18379 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18380 ; 354  |//   Details on Customizing Contrast
                            18381 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            18382 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18383 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18384 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18385 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18386 ; 360  |//   unless the ezact sequence is remembered.
                            18387 ; 361  |//   To find out what range your player supports: 
                            18388 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18389 ; 363  |//;;;;;;
                            18390 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18391 ; 365  |// recommended calibration using player -- uncomment 
                            18392 ; 366  |//;;;;;;
                            18393 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18394 ; 368  |////////////////////////////
                            18395 ; 369  |#if (defined(DEMO_HW))
                            18396 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            18397 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18398 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            18399 ; 373  |#else 
                            18400 ; 374  |
                            18401 ; 375  |#if (defined(S6B33B0A_LCD))
                            18402 ; 376  |#define LCD_MAX_CONTRAST 210
                            18403 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18404 ; 378  |#endif
                            18405 ; 379  |
                            18406 ; 380  |#if (defined(SED15XX_LCD))
                            18407 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18408 ; 382  |// Engineering board regs support range [17-37].
                            18409 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18410 ; 384  |//   One default contrast range [24-42] works for both.
                            18411 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18412 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18413 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18414 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18415 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18416 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18417 ; 391  |
                            18418 ; 392  |#if (defined(NEWSHINGYIH))
                            18419 ; 393  |#define LCD_MAX_CONTRAST 250
                            18420 ; 394  |#define LCD_MIN_CONTRAST 0
                            18421 ; 395  |#else 
                            18422 ; 396  |//-----
                            18423 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18424 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            18425 ; 399  |#define LCD_MAX_CONTRAST 250
                            18426 ; 400  |#define LCD_MIN_CONTRAST 0
                            18427 ; 401  |
                            18428 ; 402  |//=====
                            18429 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18430 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            18431 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18432 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18433 ; 407  |
                            18434 ; 408  |#endif
                            18435 ; 409  |#endif
                            18436 ; 410  |
                            18437 ; 411  |#endif
                            18438 ; 412  |
                            18439 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18440 ; 414  |// The default value of the lcd contrast in % of range
                            18441 ; 415  |//   the default value is used when no settings.dat is available
                            18442 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18443 ; 417  |
                            18444 ; 418  |#if (defined(S6B33B0A_LCD))
                            18445 ; 419  |// 60% of range is default value
                            18446 ; 420  |#define DEFAULT_CONTRAST 50 
                            18447 ; 421  |#endif
                            18448 ; 422  |
                            18449 ; 423  |#if (defined(SED15XX_LCD))
                            18450 ; 424  |// % of range is default value (was 60%)
                            18451 ; 425  |#define DEFAULT_CONTRAST 50 
                            18452 ; 426  |#endif
                            18453 ; 427  |
                            18454 ; 428  |
                            18455 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18456 ; 430  |// make lower when doing calibration
                            18457 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18458 ; 432  |
                            18459 ; 433  |
                            18460 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18461 ; 435  |// For FFWD and RWND
                            18462 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18463 ; 437  |#define SECONDS_TO_SKIP 1
                            18464 ; 438  |#define SECONDS_TO_SKIP1 3
                            18465 ; 439  |#define SECONDS_TO_SKIP2 6
                            18466 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18467 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18468 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18469 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18470 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18471 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18472 ; 446  |
                            18473 ; 447  |// For audible FFW/RWD
                            18474 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18475 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18476 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18477 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18478 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18479 ; 453  |#define LEVEL1_BOUNDARY 17 
                            18480 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18481 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18482 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18483 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18484 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18485 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18486 ; 460  |// Short Song Time, songs too short to play.
                            18487 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18488 ; 462  |
                            18489 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18490 ; 464  |// MP3 Sync Values
                            18491 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18492 ; 466  |// # bytes to look for sync before marking it bad
                            18493 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18494 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18495 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18496 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18497 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            18498 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18499 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18500 ; 474  |
                            18501 ; 475  |
                            18502 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            18503 ; 477  |//// Multi-Stage Volume Control Definitions
                            18504 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18505 ; 479  |//// Use Multi-Stage Volume
                            18506 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18507 ; 481  |
                            18508 ; 482  |//// Master Volume definitions
                            18509 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18510 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18511 ; 485  |
                            18512 ; 486  |//// DAC-Mode definitions
                            18513 ; 487  |//// Adjusts 0dB point
                            18514 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18515 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18516 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            18517 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18518 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            18519 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            18520 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18521 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18522 ; 496  |
                            18523 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18524 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18525 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            18526 ; 500  |
                            18527 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            18528 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            18529 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18530 ; 504  |
                            18531 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            18532 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18533 ; 507  |
                            18534 ; 508  |
                            18535 ; 509  |//// Line In definitions (used for Line-In 1)
                            18536 ; 510  |//// 0dB point of the Line In
                            18537 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18538 ; 512  |//// Minimum volume of Line In
                            18539 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18540 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18541 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18542 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18543 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18544 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            18545 ; 519  |
                            18546 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18547 ; 521  |//// 0dB point of the Line In
                            18548 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18549 ; 523  |//// Minimum volume of Line In
                            18550 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18551 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            18552 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18553 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18554 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18555 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18556 ; 530  |
                            18557 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18558 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            18559 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18560 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18561 ; 535  |
                            18562 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18563 ; 537  |////
                            18564 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18565 ; 539  |////
                            18566 ; 540  |///
                            18567 ; 541  |#include <types.h>
                            18568 ; 542  |extern volatile WORD g_wActivityState;
                            18569 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18570 ; 544  |
                            18571 ; 545  |void _reentrant Init5VSense(void);
                            18572 ; 546  |void _reentrant ServiceDCDC(void);
                            18573 ; 547  |
                            18574 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18575 ; 549  |//// JPEG Thumbnail Mode Setting
                            18576 ; 550  |//// number of column in thumbnail mode
                            18577 ; 551  |#define THUMBNAIL_X 2           
                            18578 ; 552  |//// number of row in  thumbnail mode
                            18579 ; 553  |#define THUMBNAIL_Y 2           
                            18580 ; 554  |//// thumbnail boundary offset x
                            18581 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18582 ; 556  |//// thumbnail boundary offset y
                            18583 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18584 ; 558  |
                            18585 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18586 ; 560  |
                            18587 
                            18589 
                            18590 ; 101  |
                            18591 ; 102  |/*==================================================================================================
                            18592 ; 103  |                                             CONSTANTS
                            18593 ; 104  |==================================================================================================*/
                            18594 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            18595 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            18596 ; 107  |Artistname                              1:0
                            18597 ; 108  |Albumname                               3:2
                            18598 ; 109  |Genrename                               5:4
                            18599 ; 110  |Songname                                7:6
                            18600 ; 111  |----------------------------------------------------------
                            18601 ; 112  |    Value (2 bits)                      Meanings
                            18602 ; 113  |    0                                   RAW and All ASCII
                            18603 ; 114  |    1                                   Uni-code
                            18604 ; 115  |    2                                   Mixed, non-unicode
                            18605 ; 116  |
                            18606 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            18607 ; 118  |*/
                            18608 ; 119  |#define BITMASK_ARTIST  (0x03)
                            18609 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            18610 ; 121  |#define BITMASK_GENRE   (0x30)
                            18611 ; 122  |#define BITMASK_SONG    (0xC0)
                            18612 ; 123  |
                            18613 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            18614 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            18615 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            18616 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            18617 ; 128  |
                            18618 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            18619 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            18620 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            18621 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            18622 ; 133  |
                            18623 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            18624 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            18625 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            18626 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            18627 ; 138  |
                            18628 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            18629 ; 140  |
                            18630 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            18631 ; 142  |
                            18632 ; 143  |#define INDEX_EOF       0xFFF
                            18633 ; 144  |#ifdef _FOLDER_BROWSE_
                            18634 ; 145  |#define INDEX_ROOT  0xffe
                            18635 ; 146  |#define UNKNOWN_RECORD  0xfff
                            18636 ; 147  |#endif  // _FOLDER_BROWSE_
                            18637 ; 148  |
                            18638 ; 149  |/* Constant for item_type */
                            18639 ; 150  |#define         ITEM_ARTIST                     0
                            18640 ; 151  |#define         ITEM_ALBUM                      1
                            18641 ; 152  |#define         ITEM_GENRE                      2
                            18642 ; 153  |#define         ITEM_TRACK                      3
                            18643 ; 154  |#define         ITEM_YEAR                       4
                            18644 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            18645 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            18646 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            18647 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            18648 ; 159  |#ifdef _NEWMUSIC_
                            18649 ; 160  |#define         ITEM_1DAY                       10
                            18650 ; 161  |#define         ITEM_1WEEK                      11
                            18651 ; 162  |#define         ITEM_1MONTH                     12
                            18652 ; 163  |#endif
                            18653 ; 164  |#ifdef _AUDIBLE_
                            18654 ; 165  |#define         ITEM_AUDIBLE            13
                            18655 ; 166  |#endif
                            18656 ; 167  |#define         ITEM_ON_THE_GO          14
                            18657 ; 168  |
                            18658 ; 169  |#define         ITEM_VOICE                      15
                            18659 ; 170  |#define         ITEM_FMREC                      16
                            18660 ; 171  |#define         ITEM_PHOTO                      17
                            18661 ; 172  |#ifdef _FOLDER_BROWSE_
                            18662 ; 173  |#define         ITEM_INTERNAL           18
                            18663 ; 174  |#define         ITEM_EXTERNAL       19
                            18664 ; 175  |#endif  // _FOLDER_BROWSE_
                            18665 ; 176  |#define     ITEM_UNKNOWN        0xff
                            18666 ; 177  |
                            18667 ; 178  |/*
                            18668 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            18669 ; 180  |option input.
                            18670 ; 181  |*/
                            18671 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            18672 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            18673 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            18674 ; 185  |#ifdef _FOLDER_BROWSE_
                            18675 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            18676 ; 187  |#endif  // _FOLDER_BROWSE_
                            18677 ; 188  |
                            18678 ; 189  |/* Constant for key action */
                            18679 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            18680 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            18681 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            18682 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            18683 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            18684 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            18685 ; 196  |
                            18686 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            18687 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            18688 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            18689 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            18690 ; 201  |
                            18691 ; 202  |#define         NO_SD                                   0
                            18692 ; 203  |#define         HAS_SD                                  1
                            18693 ; 204  |
                            18694 ; 205  |#define         PLAY_NORMAL                             0
                            18695 ; 206  |#define         PLAY_SHUFFLE                    1
                            18696 ; 207  |
                            18697 ; 208  |#define     PLAY_REPEAT_OFF         0
                            18698 ; 209  |#define     PLAY_REPEAT_ON          1
                            18699 ; 210  |
                            18700 ; 211  |#define     PLAY_SELECT_FLASH       0
                            18701 ; 212  |#define     PLAY_SELECT_SD          1
                            18702 ; 213  |
                            18703 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            18704 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            18705 ; 216  |
                            18706 ; 217  |#define         ON_THE_GO_EXIST                 0
                            18707 ; 218  |#define         ON_THE_GO_FULL                  1
                            18708 ; 219  |#define         ON_THE_GO_FREE                  2
                            18709 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            18710 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            18711 ; 222  |
                            18712 ; 223  |#define         REC_VOICE_TYPE                  0
                            18713 ; 224  |#define         REC_FMREC_TYPE                  1
                            18714 ; 225  |#define         REC_PHOTO_TYPE                  2
                            18715 ; 226  |#define         VOICE_FILE_ADD                  0
                            18716 ; 227  |#define         VOICE_FILE_DEL                  1
                            18717 ; 228  |
                            18718 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            18719 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            18720 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            18721 ; 232  |flash or external SD card */
                            18722 ; 233  |#ifdef _SUPPORT_2000_SONGS_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18723 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            18724 ; 235  |#else
                            18725 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            18726 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            18727 ; 238  |
                            18728 ; 239  |/* number of byte in one DSP word */
                            18729 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            18730 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            18731 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            18732 ; 243  |are 10 level directory structure */
                            18733 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            18734 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            18735 ; 246  |
                            18736 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            18737 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            18738 ; 249  |/* number of songs in each new music list */
                            18739 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            18740 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            18741 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            18742 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            18743 ; 254  |/* number of songs in the on-the-fly list */
                            18744 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            18745 ; 256  |/* number of files audible list */
                            18746 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            18747 ; 258  |
                            18748 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            18749 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            18750 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            18751 ; 262  |
                            18752 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            18753 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            18754 ; 265  |#ifdef _FOLDER_BROWSE_
                            18755 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            18756 ; 267  |#else
                            18757 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            18758 ; 269  |#endif  // _FOLDER_BROWSE_
                            18759 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            18760 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            18761 ; 272  |
                            18762 ; 273  |#ifndef _MAX_DIR_DEPTH
                            18763 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            18764 ; 275  |#endif  // _MAX_DIR_DEPTH
                            18765 ; 276  |
                            18766 ; 277  |/*==================================================================================================*/
                            18767 ; 278  |
                            18768 ; 279  |
                            18769 ; 280  |/*==================================================================================================
                            18770 ; 281  |                                               MACROS
                            18771 ; 282  |==================================================================================================*/
                            18772 ; 283  |
                            18773 ; 284  |/*==================================================================================================
                            18774 ; 285  |                                               ENUMS
                            18775 ; 286  |==================================================================================================*/
                            18776 ; 287  |#define NUM_OF_MEDIA                            (2)
                            18777 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            18778 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            18779 ; 290  |/*==================================================================================================
                            18780 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            18781 ; 292  |==================================================================================================*/
                            18782 ; 293  |
                            18783 ; 294  |typedef char    int8;
                            18784 ; 295  |typedef short   int16;
                            18785 ; 296  |typedef int     int24;
                            18786 ; 297  |typedef long    int32;
                            18787 ; 298  |
                            18788 ; 299  |typedef int     intx;
                            18789 ; 300  |
                            18790 ; 301  |typedef unsigned char   uint8;
                            18791 ; 302  |typedef unsigned short  uint16;
                            18792 ; 303  |typedef unsigned int    uint24;
                            18793 ; 304  |typedef unsigned long   uint32;
                            18794 
                            18798 
                            18799 ; 305  |
                            18800 ; 306  |/*
                            18801 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            18802 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            18803 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            18804 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            18805 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            18806 ; 312  |*/
                            18807 ; 313  |/*
                            18808 ; 314  |path_name[] _must_have_data_:
                            18809 ; 315  |path_name[] = (Max. 120 Characters);
                            18810 ; 316  |year range:
                            18811 ; 317  |year = 0x000000-0xFFFFFF;
                            18812 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            18813 ; 319  |Unknown track number:
                            18814 ; 320  |track_number = 0x7FFFFF;
                            18815 ; 321  |unicode refer to above #define BITMASK_*
                            18816 ; 322  |*/
                            18817 ; 323  |/*
                            18818 ; 324  |Interface of UI and Music Library
                            18819 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            18820 ; 326  |
                            18821 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            18822 ; 328  |
                            18823 ; 329  |3) UI to Music Library variable passing length definition:
                            18824 ; 330  |        All ASCII Characters:
                            18825 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            18826 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            18827 ; 333  |        Unicode Characters:
                            18828 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            18829 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            18830 ; 336  |
                            18831 ; 337  |4) UI input data to Music Library in two formats.
                            18832 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            18833 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            18834 ; 340  |
                            18835 ; 341  |5) UI calling function:
                            18836 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            18837 ; 343  |        int16 option definition:
                            18838 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            18839 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            18840 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            18841 ; 347  |
                            18842 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            18843 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            18844 ; 350  |
                            18845 ; 351  |6) Modification Date:
                            18846 ; 352  |        uint24 g_file_time:
                            18847 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            18848 ; 354  |*/
                            18849 ; 355  |
                            18850 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            18851 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            18852 ; 358  |typedef struct _ram_song_info {
                            18853 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18854 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18855 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18856 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18857 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18858 ; 364  |    uint32 g_songFastKey;
                            18859 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18860 ; 366  |        uint24 year;
                            18861 ; 367  |        uint24 track_number;
                            18862 ; 368  |        uint8 unicode;
                            18863 ; 369  |} RAM_SONG_INFO_T;
                            18864 ; 370  |
                            18865 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            18866 ; 372  |typedef struct _flash_group_name {
                            18867 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18868 ; 374  |        uint8 unicode;
                            18869 ; 375  |} FLASH_GROUP_NAME_T;
                            18870 ; 376  |
                            18871 ; 377  |// struct to store directories information passed from UI
                            18872 ; 378  |#ifdef _FOLDER_BROWSE_
                            18873 ; 379  |typedef struct _ml_DirInfo {
                            18874 ; 380  |        uint24  u8Unicode : 8;
                            18875 ; 381  |        uint24  u12DirDepth : 12;
                            18876 ; 382  |        uint24  u4Added : 4;            
                            18877 ; 383  |        INT     iDirRecord;
                            18878 ; 384  |        DWORD   dwFastKey;
                            18879 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18880 ; 386  |} ML_DIRINFO_T;
                            18881 ; 387  |#endif  // _FOLDER_BROWSE_
                            18882 ; 388  |
                            18883 ; 389  |/*==================================================================================================
                            18884 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            18885 ; 391  |==================================================================================================*/
                            18886 ; 392  |extern uint24   IsPlayOnTheGo;
                            18887 
                            18893 
                            18894 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            18895 ; 394  |extern uint24   merge_id_list_flash[];
                            18896 ; 395  |extern uint24   merge_id_list_sd[];
                            18897 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            18898 ; 397  |#ifdef _FOLDER_BROWSE_
                            18899 
                            18912 
                            18913 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            18914 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            18915 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            18916 ; 401  |#endif  // _FOLDER_BROWSE_
                            18917 ; 402  |extern INT _X    *sec_temp_buf_X;
                            18918 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            18919 ; 404  |
                            18920 ; 405  |/*==================================================================================================
                            18921 ; 406  |                                        FUNCTION PROTOTYPES
                            18922 ; 407  |==================================================================================================*/
                            18923 ; 408  |
                            18924 ; 409  |///////////////////////////////////////////////////////////////////////
                            18925 ; 410  |//! \brief
                            18926 ; 411  |//!
                            18927 ; 412  |//! \fntype Function
                            18928 ; 413  |//!
                            18929 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            18930 ; 415  |//! Call only once before inserting items. Call once for each media.
                            18931 ; 416  |//!
                            18932 ; 417  |//! \param[in]  none
                            18933 ; 418  |//!
                            18934 ; 419  |//! \return
                            18935 ; 420  |//!
                            18936 ; 421  |///////////////////////////////////////////////////////////////////////
                            18937 ; 422  |void ML_InitLibraryParameter(void);
                            18938 ; 423  |
                            18939 ; 424  |///////////////////////////////////////////////////////////////////////
                            18940 ; 425  |//! \brief
                            18941 ; 426  |//!
                            18942 ; 427  |//! \fntype Function
                            18943 ; 428  |//!
                            18944 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            18945 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            18946 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            18947 ; 432  |//! the song information is recorded in music library.
                            18948 ; 433  |//!
                            18949 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            18950 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            18951 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            18952 ; 437  |//!
                            18953 ; 438  |//! \return
                            18954 ; 439  |//!
                            18955 ; 440  |///////////////////////////////////////////////////////////////////////
                            18956 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            18957 
                            18971 
                            18972 ; 442  |
                            18973 ; 443  |///////////////////////////////////////////////////////////////////////
                            18974 ; 444  |//! \brief
                            18975 ; 445  |//!
                            18976 ; 446  |//! \fntype Function
                            18977 ; 447  |//!
                            18978 ; 448  |//! \param[in]
                            18979 ; 449  |//!
                            18980 ; 450  |//! \return
                            18981 ; 451  |//!
                            18982 ; 452  |///////////////////////////////////////////////////////////////////////
                            18983 ; 453  |#ifdef _FOLDER_BROWSE_
                            18984 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            18985 ; 455  |#endif  // _FOLDER_BROWSE_
                            18986 ; 456  |
                            18987 ; 457  |///////////////////////////////////////////////////////////////////////
                            18988 ; 458  |//! \brief
                            18989 ; 459  |//!
                            18990 ; 460  |//! \fntype Function
                            18991 ; 461  |//!
                            18992 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            18993 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            18994 ; 464  |//! music library for that particular media.
                            18995 ; 465  |//!
                            18996 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            18997 ; 467  |//!
                            18998 ; 468  |//! \return
                            18999 ; 469  |//!
                            19000 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            19001 ; 471  |//!         function.
                            19002 ; 472  |///////////////////////////////////////////////////////////////////////
                            19003 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            19004 ; 474  |
                            19005 ; 475  |///////////////////////////////////////////////////////////////////////
                            19006 ; 476  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19007 ; 477  |//!
                            19008 ; 478  |//! \fntype Function
                            19009 ; 479  |//!
                            19010 ; 480  |//! \param[in]
                            19011 ; 481  |//!
                            19012 ; 482  |//! \return
                            19013 ; 483  |//!
                            19014 ; 484  |///////////////////////////////////////////////////////////////////////
                            19015 ; 485  |#ifdef _NEWMUSIC_
                            19016 ; 486  |void ML_UpdateNewMusic(void);
                            19017 ; 487  |#endif
                            19018 ; 488  |
                            19019 ; 489  |///////////////////////////////////////////////////////////////////////
                            19020 ; 490  |//! \brief
                            19021 ; 491  |//!
                            19022 ; 492  |//! \fntype Function
                            19023 ; 493  |//!
                            19024 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            19025 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            19026 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            19027 ; 497  |//!
                            19028 ; 498  |//! \param[in]  none
                            19029 ; 499  |//!
                            19030 ; 500  |//! \return
                            19031 ; 501  |//!
                            19032 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            19033 ; 503  |//!         must be called before calling any other music library functions.
                            19034 ; 504  |///////////////////////////////////////////////////////////////////////
                            19035 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            19036 ; 506  |
                            19037 ; 507  |///////////////////////////////////////////////////////////////////////
                            19038 ; 508  |//! \brief
                            19039 ; 509  |//!
                            19040 ; 510  |//! \fntype Function
                            19041 ; 511  |//!
                            19042 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            19043 ; 513  |//! library operation.
                            19044 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            19045 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            19046 ; 516  |//! music.sec file do not exist.
                            19047 ; 517  |//!
                            19048 ; 518  |//! \param[in]  none
                            19049 ; 519  |//!
                            19050 ; 520  |//! \return
                            19051 ; 521  |//!
                            19052 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            19053 ; 523  |//!         must be called before calling any other music library functions.
                            19054 ; 524  |///////////////////////////////////////////////////////////////////////
                            19055 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            19056 ; 526  |
                            19057 ; 527  |///////////////////////////////////////////////////////////////////////
                            19058 ; 528  |//! \brief
                            19059 ; 529  |//!
                            19060 ; 530  |//! \fntype Function
                            19061 ; 531  |//!
                            19062 ; 532  |//! Preload the list, prepare for renew.
                            19063 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            19064 ; 534  |//! structure in RAM.
                            19065 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            19066 ; 536  |//! in RAM.
                            19067 ; 537  |//!
                            19068 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            19069 ; 539  |//!
                            19070 ; 540  |//! \return
                            19071 ; 541  |//!
                            19072 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            19073 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            19074 ; 544  |///////////////////////////////////////////////////////////////////////
                            19075 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            19076 ; 546  |
                            19077 ; 547  |///////////////////////////////////////////////////////////////////////
                            19078 ; 548  |//! \brief
                            19079 ; 549  |//!
                            19080 ; 550  |//! \fntype Function
                            19081 ; 551  |//!
                            19082 ; 552  |//! Save the list to flash memory.
                            19083 ; 553  |//!
                            19084 ; 554  |//! \param[in]
                            19085 ; 555  |//!
                            19086 ; 556  |//! \return
                            19087 ; 557  |//!
                            19088 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            19089 ; 559  |//!         changed by the user.
                            19090 ; 560  |///////////////////////////////////////////////////////////////////////
                            19091 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            19092 ; 562  |
                            19093 ; 563  |///////////////////////////////////////////////////////////////////////
                            19094 ; 564  |//! \brief
                            19095 ; 565  |//!
                            19096 ; 566  |//! \fntype Function
                            19097 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            19098 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            19099 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            19100 ; 570  |//! Otherwise the song is deleted.
                            19101 ; 571  |//!
                            19102 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            19103 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            19104 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            19105 ; 575  |//!
                            19106 ; 576  |//! \return
                            19107 ; 577  |//!
                            19108 ; 578  |///////////////////////////////////////////////////////////////////////
                            19109 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            19110 ; 580  |
                            19111 ; 581  |///////////////////////////////////////////////////////////////////////
                            19112 ; 582  |//! \brief
                            19113 ; 583  |//!
                            19114 ; 584  |//! \fntype Function
                            19115 ; 585  |//!
                            19116 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            19117 ; 587  |//! in the ML_UpdateOnTheGo().
                            19118 ; 588  |//!
                            19119 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            19120 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            19121 ; 591  |//!
                            19122 ; 592  |//! \return
                            19123 ; 593  |//!
                            19124 ; 594  |///////////////////////////////////////////////////////////////////////
                            19125 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            19126 ; 596  |
                            19127 ; 597  |///////////////////////////////////////////////////////////////////////
                            19128 ; 598  |//! \brief
                            19129 ; 599  |//!
                            19130 ; 600  |//! \fntype Function
                            19131 ; 601  |//!
                            19132 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            19133 ; 603  |//!
                            19134 ; 604  |//! \param[in]  none
                            19135 ; 605  |//!
                            19136 ; 606  |//! \return
                            19137 ; 607  |//!
                            19138 ; 608  |///////////////////////////////////////////////////////////////////////
                            19139 ; 609  |void ML_UpdateOnTheGo(void);
                            19140 ; 610  |
                            19141 ; 611  |///////////////////////////////////////////////////////////////////////
                            19142 ; 612  |//! \brief
                            19143 ; 613  |//!
                            19144 ; 614  |//! \fntype Function
                            19145 ; 615  |//!
                            19146 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            19147 ; 617  |//! Call only once before inserting items. Call once for each media.
                            19148 ; 618  |//!
                            19149 ; 619  |//! \param[in]  none
                            19150 ; 620  |//!
                            19151 ; 621  |//! \return
                            19152 ; 622  |//!
                            19153 ; 623  |///////////////////////////////////////////////////////////////////////
                            19154 ; 624  |void ML_InitVoiceParameter(void);
                            19155 ; 625  |
                            19156 ; 626  |///////////////////////////////////////////////////////////////////////
                            19157 ; 627  |//! \brief
                            19158 ; 628  |//!
                            19159 ; 629  |//! \fntype Function
                            19160 ; 630  |//!
                            19161 ; 631  |//! \param[in]
                            19162 ; 632  |//!
                            19163 ; 633  |//! \return
                            19164 ; 634  |//!
                            19165 ; 635  |///////////////////////////////////////////////////////////////////////
                            19166 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            19167 ; 637  |
                            19168 ; 638  |///////////////////////////////////////////////////////////////////////
                            19169 ; 639  |//! \brief
                            19170 ; 640  |//!
                            19171 ; 641  |//! \fntype Function
                            19172 ; 642  |//!
                            19173 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            19174 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            19175 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            19176 ; 646  |//!
                            19177 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            19178 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            19179 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            19180 ; 650  |//!
                            19181 ; 651  |//! \return
                            19182 ; 652  |//!
                            19183 ; 653  |///////////////////////////////////////////////////////////////////////
                            19184 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            19185 ; 655  |
                            19186 ; 656  |///////////////////////////////////////////////////////////////////////
                            19187 ; 657  |//! \brief
                            19188 ; 658  |//!
                            19189 ; 659  |//! \fntype Function
                            19190 ; 660  |//!
                            19191 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            19192 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            19193 ; 663  |//! of music library for that particular media.
                            19194 ; 664  |//!
                            19195 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            19196 ; 666  |//!
                            19197 ; 667  |//! \return
                            19198 ; 668  |//!
                            19199 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            19200 ; 670  |//!         function.
                            19201 ; 671  |///////////////////////////////////////////////////////////////////////
                            19202 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            19203 ; 673  |
                            19204 ; 674  |///////////////////////////////////////////////////////////////////////
                            19205 ; 675  |//! \brief
                            19206 ; 676  |//!
                            19207 ; 677  |//! \fntype Function
                            19208 ; 678  |//!
                            19209 ; 679  |//! Called by UI, the merge the music library tables album,
                            19210 ; 680  |//! artist, genre, song and year.
                            19211 ; 681  |//!
                            19212 ; 682  |//! \param[in]  none
                            19213 ; 683  |//!
                            19214 ; 684  |//! \return
                            19215 ; 685  |//!
                            19216 ; 686  |///////////////////////////////////////////////////////////////////////
                            19217 ; 687  |void ML_MergeLibraryTables(void);
                            19218 ; 688  |
                            19219 ; 689  |///////////////////////////////////////////////////////////////////////
                            19220 ; 690  |//! \brief
                            19221 ; 691  |//!
                            19222 ; 692  |//! \fntype Function
                            19223 ; 693  |//!
                            19224 ; 694  |//! Called by UI, the merge the music library tables album,
                            19225 ; 695  |//! artist, genre, song and year.
                            19226 ; 696  |//!
                            19227 ; 697  |//! \param[in]  none
                            19228 ; 698  |//!
                            19229 ; 699  |//! \return
                            19230 ; 700  |//!
                            19231 ; 701  |///////////////////////////////////////////////////////////////////////
                            19232 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            19233 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            19234 
                            19236 
                            19237 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            19238 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            19239 ; 706  |
                            19240 ; 707  |///////////////////////////////////////////////////////////////////////
                            19241 ; 708  |//! \brief
                            19242 ; 709  |//!
                            19243 ; 710  |//! \fntype Function
                            19244 ; 711  |//!
                            19245 ; 712  |//! \param[in]
                            19246 ; 713  |//!
                            19247 ; 714  |//! \return
                            19248 ; 715  |//!
                            19249 ; 716  |///////////////////////////////////////////////////////////////////////
                            19250 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            19251 ; 718  |
                            19252 ; 719  |/*================================================================================================*/
                            19253 ; 720  |
                            19254 ; 721  |// Siukoon 2005-02-28
                            19255 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            19256 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            19257 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            19258 ; 725  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19259 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            19260 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            19261 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            19262 ; 729  |#define WORD_PER_SECTOR             (171)
                            19263 ; 730  |#define BYTE_PER_SECTOR             (512)
                            19264 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            19265 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            19266 ; 733  |
                            19267 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            19268 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            19269 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            19270 ; 737  |
                            19271 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            19272 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            19273 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            19274 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            19275 ; 742  |
                            19276 ; 743  |/////////////////////
                            19277 ; 744  |
                            19278 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            19279 ; 746  |
                            19280 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            19281 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            19282 ; 749  |#else
                            19283 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            19284 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            19285 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            19286 ; 753  |
                            19287 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            19288 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            19289 ; 756  |
                            19290 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            19291 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            19292 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            19293 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            19294 ; 761  |#else
                            19295 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            19296 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            19297 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            19298 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            19299 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            19300 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            19301 ; 768  |
                            19302 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            19303 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            19304 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            19305 ; 772  |#else
                            19306 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            19307 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            19308 ; 775  |
                            19309 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            19310 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            19311 ; 778  |
                            19312 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            19313 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            19314 ; 781  |
                            19315 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            19316 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            19317 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            19318 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            19319 ; 786  |#else
                            19320 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            19321 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            19322 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            19323 ; 790  |
                            19324 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            19325 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            19326 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            19327 ; 794  |#else
                            19328 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            19329 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            19330 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            19331 ; 798  |
                            19332 ; 799  |#ifdef __cplusplus
                            19333 ; 800  |}
                            19334 ; 801  |#endif
                            19335 ; 802  |
                            19336 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            19337 
                            19339 
                            19340 ; 6    |#endif
                            19341 ; 7    |
                            19342 ; 8    |#define MAX_FOLDER_SIZE 12              //# of max bytes
                            19343 ; 9    |
                            19344 ; 10   |#define DIRECTORY_SEPARATOR 0x2f
                            19345 ; 11   |
                            19346 ; 12   |#define VOICEDIR_0              0x494f56  //   i o v 
                            19347 ; 13   |#define VOICEDIR_1              0x004543  //     e c
                            19348 ; 14   |
                            19349 ; 15   |#define FMDIR_0         0x004d46  //    m f
                            19350 ; 16   |
                            19351 ; 17   |#define LINE1DIR_0              0x4e494c  //    n i l 
                            19352 ; 18   |#define LINE1DIR_1              0x492d45  //    i - e 
                            19353 ; 19   |#define LINE1DIR_2              0x00004e  //        n          
                            19354 ; 20   |
                            19355 ; 21   |#define REC_TEST_0              0x534554  //    S E T 
                            19356 ; 22   |#define REC_TEST_1              0x000054  //        T       
                            19357 ; 23   |
                            19358 ; 24   |#ifdef USE_PLAYLIST3
                            19359 ; 25   |extern _packed BYTE g_LastEncName[30];
                            19360 ; 26   |#endif  // _VOICE_MENU_H
                            19361 ; 27   |#ifdef USE_PLAYLIST3
                            19362 ; 28   |void _reentrant AddVoiceEntry(uint24);
                            19363 ; 29   |#endif
                            19364 ; 30   |#endif
                            19365 ; 31   |
                            19366 ; 32   |
                            19367 ; 33   |
                            19368 ; 34   |
                            19369 
                            19371 
                            19372 ; 12   |#include "menus.h"
                            19373 
                            19375 
                            19376 ; 1    |#ifndef _MENU_H
                            19377 ; 2    |#define _MENU_H
                            19378 ; 3    |
                            19379 ; 4    |#include "types.h"
                            19380 
                            19382 
                            19383 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19384 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19385 ; 3    |//
                            19386 ; 4    |// Filename: types.h
                            19387 ; 5    |// Description: Standard data types
                            19388 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19389 ; 7    |
                            19390 ; 8    |#ifndef _TYPES_H
                            19391 ; 9    |#define _TYPES_H
                            19392 ; 10   |
                            19393 ; 11   |// TODO:  move this outta here!
                            19394 ; 12   |#if !defined(NOERROR)
                            19395 ; 13   |#define NOERROR 0
                            19396 ; 14   |#define SUCCESS 0
                            19397 ; 15   |#endif 
                            19398 ; 16   |#if !defined(SUCCESS)
                            19399 ; 17   |#define SUCCESS  0
                            19400 ; 18   |#endif
                            19401 ; 19   |#if !defined(ERROR)
                            19402 ; 20   |#define ERROR   -1
                            19403 ; 21   |#endif
                            19404 ; 22   |#if !defined(FALSE)
                            19405 ; 23   |#define FALSE 0
                            19406 ; 24   |#endif
                            19407 ; 25   |#if !defined(TRUE)
                            19408 ; 26   |#define TRUE  1
                            19409 ; 27   |#endif
                            19410 ; 28   |
                            19411 ; 29   |#if !defined(NULL)
                            19412 ; 30   |#define NULL 0
                            19413 ; 31   |#endif
                            19414 ; 32   |
                            19415 ; 33   |#define MAX_INT     0x7FFFFF
                            19416 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19417 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19418 ; 36   |#define MAX_ULONG   (-1) 
                            19419 ; 37   |
                            19420 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19421 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19422 ; 40   |
                            19423 ; 41   |
                            19424 ; 42   |#define BYTE    unsigned char       // btVarName
                            19425 ; 43   |#define CHAR    signed char         // cVarName
                            19426 ; 44   |#define USHORT  unsigned short      // usVarName
                            19427 ; 45   |#define SHORT   unsigned short      // sVarName
                            19428 ; 46   |#define WORD    unsigned int        // wVarName
                            19429 ; 47   |#define INT     signed int          // iVarName
                            19430 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19431 ; 49   |#define LONG    signed long         // lVarName
                            19432 ; 50   |#define BOOL    unsigned int        // bVarName
                            19433 ; 51   |#define FRACT   _fract              // frVarName
                            19434 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19435 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19436 ; 54   |#define FLOAT   float               // fVarName
                            19437 ; 55   |#define DBL     double              // dVarName
                            19438 ; 56   |#define ENUM    enum                // eVarName
                            19439 ; 57   |#define CMX     _complex            // cmxVarName
                            19440 ; 58   |typedef WORD UCS3;                   // 
                            19441 ; 59   |
                            19442 ; 60   |#define UINT16  unsigned short
                            19443 ; 61   |#define UINT8   unsigned char   
                            19444 ; 62   |#define UINT32  unsigned long
                            19445 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19446 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19447 ; 65   |#define WCHAR   UINT16
                            19448 ; 66   |
                            19449 ; 67   |//UINT128 is 16 bytes or 6 words
                            19450 ; 68   |typedef struct UINT128_3500 {   
                            19451 ; 69   |    int val[6];     
                            19452 ; 70   |} UINT128_3500;
                            19453 ; 71   |
                            19454 ; 72   |#define UINT128   UINT128_3500
                            19455 ; 73   |
                            19456 ; 74   |// Little endian word packed byte strings:   
                            19457 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19458 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19459 ; 77   |// Little endian word packed byte strings:   
                            19460 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19461 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19462 ; 80   |
                            19463 ; 81   |// Declare Memory Spaces To Use When Coding
                            19464 ; 82   |// A. Sector Buffers
                            19465 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19466 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19467 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19468 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19469 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19470 ; 88   |// B. Media DDI Memory
                            19471 ; 89   |#define MEDIA_DDI_MEM _Y
                            19472 ; 90   |
                            19473 ; 91   |
                            19474 ; 92   |
                            19475 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19476 ; 94   |// Examples of circular pointers:
                            19477 ; 95   |//    INT CIRC cpiVarName
                            19478 ; 96   |//    DWORD CIRC cpdwVarName
                            19479 ; 97   |
                            19480 ; 98   |#define RETCODE INT                 // rcVarName
                            19481 ; 99   |
                            19482 ; 100  |// generic bitfield structure
                            19483 ; 101  |struct Bitfield {
                            19484 ; 102  |    unsigned int B0  :1;
                            19485 ; 103  |    unsigned int B1  :1;
                            19486 ; 104  |    unsigned int B2  :1;
                            19487 ; 105  |    unsigned int B3  :1;
                            19488 ; 106  |    unsigned int B4  :1;
                            19489 ; 107  |    unsigned int B5  :1;
                            19490 ; 108  |    unsigned int B6  :1;
                            19491 ; 109  |    unsigned int B7  :1;
                            19492 ; 110  |    unsigned int B8  :1;
                            19493 ; 111  |    unsigned int B9  :1;
                            19494 ; 112  |    unsigned int B10 :1;
                            19495 ; 113  |    unsigned int B11 :1;
                            19496 ; 114  |    unsigned int B12 :1;
                            19497 ; 115  |    unsigned int B13 :1;
                            19498 ; 116  |    unsigned int B14 :1;
                            19499 ; 117  |    unsigned int B15 :1;
                            19500 ; 118  |    unsigned int B16 :1;
                            19501 ; 119  |    unsigned int B17 :1;
                            19502 ; 120  |    unsigned int B18 :1;
                            19503 ; 121  |    unsigned int B19 :1;
                            19504 ; 122  |    unsigned int B20 :1;
                            19505 ; 123  |    unsigned int B21 :1;
                            19506 ; 124  |    unsigned int B22 :1;
                            19507 ; 125  |    unsigned int B23 :1;
                            19508 ; 126  |};
                            19509 ; 127  |
                            19510 ; 128  |union BitInt {
                            19511 ; 129  |        struct Bitfield B;
                            19512 ; 130  |        int        I;
                            19513 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19514 ; 132  |
                            19515 ; 133  |#define MAX_MSG_LENGTH 10
                            19516 ; 134  |struct CMessage
                            19517 ; 135  |{
                            19518 ; 136  |        unsigned int m_uLength;
                            19519 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19520 ; 138  |};
                            19521 ; 139  |
                            19522 ; 140  |typedef struct {
                            19523 ; 141  |    WORD m_wLength;
                            19524 ; 142  |    WORD m_wMessage;
                            19525 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19526 ; 144  |} Message;
                            19527 ; 145  |
                            19528 ; 146  |struct MessageQueueDescriptor
                            19529 ; 147  |{
                            19530 ; 148  |        int *m_pBase;
                            19531 ; 149  |        int m_iModulo;
                            19532 ; 150  |        int m_iSize;
                            19533 ; 151  |        int *m_pHead;
                            19534 ; 152  |        int *m_pTail;
                            19535 ; 153  |};
                            19536 ; 154  |
                            19537 ; 155  |struct ModuleEntry
                            19538 ; 156  |{
                            19539 ; 157  |    int m_iSignaledEventMask;
                            19540 ; 158  |    int m_iWaitEventMask;
                            19541 ; 159  |    int m_iResourceOfCode;
                            19542 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19543 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            19544 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19545 ; 163  |    int m_uTimeOutHigh;
                            19546 ; 164  |    int m_uTimeOutLow;
                            19547 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19548 ; 166  |};
                            19549 ; 167  |
                            19550 ; 168  |union WaitMask{
                            19551 ; 169  |    struct B{
                            19552 ; 170  |        unsigned int m_bNone     :1;
                            19553 ; 171  |        unsigned int m_bMessage  :1;
                            19554 ; 172  |        unsigned int m_bTimer    :1;
                            19555 ; 173  |        unsigned int m_bButton   :1;
                            19556 ; 174  |    } B;
                            19557 ; 175  |    int I;
                            19558 ; 176  |} ;
                            19559 ; 177  |
                            19560 ; 178  |
                            19561 ; 179  |struct Button {
                            19562 ; 180  |        WORD wButtonEvent;
                            19563 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19564 ; 182  |};
                            19565 ; 183  |
                            19566 ; 184  |struct Message {
                            19567 ; 185  |        WORD wMsgLength;
                            19568 ; 186  |        WORD wMsgCommand;
                            19569 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19570 ; 188  |};
                            19571 ; 189  |
                            19572 ; 190  |union EventTypes {
                            19573 ; 191  |        struct CMessage msg;
                            19574 ; 192  |        struct Button Button ;
                            19575 ; 193  |        struct Message Message;
                            19576 ; 194  |};
                            19577 ; 195  |
                            19578 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19579 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19580 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19581 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19582 ; 200  |
                            19583 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19584 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19585 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19586 ; 204  |
                            19587 ; 205  |#if DEBUG
                            19588 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19589 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19590 ; 208  |#else 
                            19591 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            19592 ; 210  |#define DebugBuildAssert(x)    
                            19593 ; 211  |#endif
                            19594 ; 212  |
                            19595 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19596 ; 214  |//  #pragma asm
                            19597 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19598 ; 216  |//  #pragma endasm
                            19599 ; 217  |
                            19600 ; 218  |
                            19601 ; 219  |#ifdef COLOR_262K
                            19602 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            19603 ; 221  |#elif defined(COLOR_65K)
                            19604 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            19605 ; 223  |#else
                            19606 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            19607 ; 225  |#endif
                            19608 ; 226  |    
                            19609 ; 227  |#endif // #ifndef _TYPES_H
                            19610 
                            19612 
                            19613 ; 5    |
                            19614 ; 6    |#define TIMER_ANIMATE           0
                            19615 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                            19616 ; 8    |#define TIMER_BATT_CHK          2
                            19617 ; 9    |#define TIMER_SONG_CHANGE       3
                            19618 ; 10   |#define TIMER_TUNER                             4
                            19619 ; 11   |#define TIMER_BACKLIGHT                 5
                            19620 ; 12   |#define TIMER_FFRWND                6
                            19621 ; 13   |#define TIMER_BATTERY_CHARGER   7
                            19622 ; 14   |#define TIMER_TIMEDATE                  8
                            19623 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use together
                            19624 ; 16   |#define TIMER_APIC_UPDATE               9
                            19625 ; 17   |
                            19626 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                            19627 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                            19628 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                            19629 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                            19630 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                            19631 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                            19632 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                            19633 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            19634 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                            19635 ; 27   |#ifdef USE_PLAYLIST3
                            19636 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                            19637 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                            19638 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                            19639 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                            19640 ; 32   |
                            19641 ; 33   |#define PLAYLIST_ENABLE         (0)
                            19642 ; 34   |#endif
                            19643 ; 35   |#define ANIMATE_PERIOD          (100)
                            19644 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                            19645 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                            19646 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                            19647 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                            19648 ; 40   |#ifdef USE_PLAYLIST5
                            19649 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                            19650 ; 42   |#endif
                            19651 ; 43   |
                            19652 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            19653 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                            19654 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                            19655 ; 47   |
                            19656 ; 48   |// used with shutdown menu
                            19657 ; 49   |// FORCESHUTDOWN does not allow abort
                            19658 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                            19659 ; 51   |#define FORCESHUTDOWN                   TRUE
                            19660 ; 52   |#define USERSHUTDOWN                    FALSE
                            19661 ; 53   |
                            19662 ; 54   |// if low battery display low battery message
                            19663 ; 55   |#define LOWBATT                                 TRUE
                            19664 ; 56   |#define REGBATT                                 FALSE
                            19665 ; 57   |
                            19666 ; 58   |//Backlight Define Statements
                            19667 ; 59   |#ifdef CLCD
                            19668 ; 60   |#ifdef CLCD_16BIT
                            19669 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                            19670 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            19671 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            19672 ; 64   |#define BACKLIGHT_ON                            0x06C000
                            19673 ; 65   |#define BACKLIGHT_OFF                           0x024000
                            19674 ; 66   |#else
                            19675 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                            19676 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            19677 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            19678 ; 70   |#define BACKLIGHT_ON                            0x006000
                            19679 ; 71   |#define BACKLIGHT_OFF                           0x002000
                            19680 ; 72   |#endif
                            19681 ; 73   |#else
                            19682 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                            19683 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                            19684 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            19685 ; 77   |#define BACKLIGHT_ON                            TRUE
                            19686 ; 78   |#define BACKLIGHT_OFF                           FALSE
                            19687 ; 79   |#endif
                            19688 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 seconds
                            19689 ; 81   |
                            19690 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                            19691 ; 83   |#define INCREMENT 1
                            19692 ; 84   |#define DECREMENT 0
                            19693 ; 85   |
                            19694 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                            19695 ; 87   |//states that aren't included in the displayed list.
                            19696 ; 88   |#define MENU_EXIT       101
                            19697 ; 89   |#define MENU_MAIN       100
                            19698 ; 90   |
                            19699 ; 91   |// menu flags
                            19700 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                            19701 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesting to music
                            19702 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save changes?
                            19703 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            19704 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesting to voice/fm menu and start recording
                            19705 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesting to music
                            19706 ; 98   |#endif
                            19707 ; 99   |
                            19708 ; 100  |#define LANGUAGES_ENG   0
                            19709 ; 101  |#define LANGUAGES_VIE   1
                            19710 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                            19711 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                            19712 ; 104  |
                            19713 ; 105  |// 1 word menu variable -- bit flags
                            19714 ; 106  |extern struct Bitfield g_MenuFlags;
                            19715 ; 107  |
                            19716 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                            19717 ; 109  |extern union EventTypes gEventInfo;
                            19718 ; 110  |
                            19719 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                            19720 ; 112  |extern INT g_iCurrentMenu;
                            19721 ; 113  |
                            19722 ; 114  |//Backlight State
                            19723 ; 115  |extern INT g_iBackLightState;
                            19724 ; 116  |
                            19725 ; 117  |//Language state
                            19726 ; 118  |extern INT g_iLanguage;
                            19727 ; 119  |
                            19728 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                            19729 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                            19730 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                            19731 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                            19732 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                            19733 ; 125  |#ifdef USE_PLAYLIST3
                            19734 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                            19735 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                            19736 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            19737 ; 129  |#endif // #ifdef USE_PLAYLIST3
                            19738 ; 130  |#ifdef MOTION_VIDEO
                            19739 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                            19740 ; 132  |#endif
                            19741 ; 133  |#ifdef JPEG_APP
                            19742 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                            19743 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                            19744 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                            19745 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                            19746 ; 138  |#endif
                            19747 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                            19748 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                            19749 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                            19750 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                            19751 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                            19752 ; 144  |
                            19753 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                            19754 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                            19755 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                            19756 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                            19757 ; 149  |#ifdef USE_PLAYLIST5
                            19758 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            19759 ; 151  |#endif
                            19760 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                            19761 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                            19762 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                            19763 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                            19764 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                            19765 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19766 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                            19767 ; 159  |
                            19768 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                            19769 ; 161  |void _reentrant RecordTestMenu(void);
                            19770 ; 162  |
                            19771 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                            19772 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            19773 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            19774 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            19775 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                            19776 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                            19777 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                            19778 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                            19779 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                            19780 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                            19781 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                            19782 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                            19783 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                            19784 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                            19785 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                            19786 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                            19787 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                            19788 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                            19789 ; 181  |_reentrant void ChangePlaySet(INT mode);
                            19790 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                            19791 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                            19792 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                            19793 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                            19794 ; 186  |#endif
                            19795 ; 187  |
                            19796 
                            19798 
                            19799 ; 13   |#include "mainmenu.h"
                            19800 
                            19802 
                            19803 ; 1    |#ifndef _MAIN_MENU_H
                            19804 ; 2    |#define _MAIN_MENU_H
                            19805 ; 3    |
                            19806 ; 4    |// menus in mainmenu
                            19807 ; 5    |#define MAINMENU_FIRST  0
                            19808 ; 6    |
                            19809 ; 7    |enum _MENU_ID
                            19810 ; 8    |{
                            19811 ; 9    |        MENU_MUSIC = 0,
                            19812 ; 10   |#ifdef JPEG_APP
                            19813 ; 11   |        MENU_JPEG_DISPLAY,
                            19814 ; 12   |#endif
                            19815 ; 13   |#ifdef MOTION_VIDEO
                            19816 ; 14   |        MENU_MVIDEO,
                            19817 ; 15   |#endif
                            19818 ; 16   |        MENU_VOICE,
                            19819 ; 17   |
                            19820 ; 18   |/*This version does not use PL5
                            19821 ; 19   |#ifdef USE_PLAYLIST5
                            19822 ; 20   |#ifndef REMOVE_FM
                            19823 ; 21   |    MENU_FMREC,
                            19824 ; 22   |#endif
                            19825 ; 23   |    MENU_LINEIN,
                            19826 ; 24   |#ifdef AUDIBLE
                            19827 ; 25   |        MENU_AUDIBLE,
                            19828 ; 26   |#endif
                            19829 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                            19830 ; 28   |*/
                            19831 ; 29   |
                            19832 ; 30   |#ifdef USE_PLAYLIST3
                            19833 ; 31   |#ifdef AUDIBLE
                            19834 ; 32   |        MENU_AUDIBLE,
                            19835 ; 33   |#endif
                            19836 ; 34   |#endif
                            19837 ; 35   |#ifndef REMOVE_FM
                            19838 ; 36   |        MENU_FMTUNER,
                            19839 ; 37   |#endif
                            19840 ; 38   |        MENU_RECORD,
                            19841 ; 39   |        MENU_SETTINGS,
                            19842 ; 40   |        MENU_SHUTDOWN,
                            19843 ; 41   |        MENU_TIME_DATE,
                            19844 ; 42   |        MENU_AB,
                            19845 ; 43   |        MENU_DELETE,
                            19846 ; 44   |        MENU_ABOUT,
                            19847 ; 45   |#ifdef SPECTRUM_ANAL
                            19848 ; 46   |        MENU_SPECTROGRAM,
                            19849 ; 47   |#endif
                            19850 ; 48   |        MENU_MAIN_EXIT
                            19851 ; 49   |};
                            19852 ; 50   |
                            19853 ; 51   |
                            19854 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                            19855 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                            19856 ; 54   |
                            19857 ; 55   |#ifdef S6B33B0A_LCD
                            19858 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                            19859 ; 57   |#endif
                            19860 ; 58   |
                            19861 ; 59   |#ifdef SED15XX_LCD
                            19862 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                            19863 ; 61   |#endif
                            19864 ; 62   |
                            19865 ; 63   |
                            19866 ; 64   |// Media error constants
                            19867 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                            19868 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                            19869 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                            19870 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                            19871 ; 69   |// supported in the current code.)
                            19872 ; 70   |
                            19873 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                            19874 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            19875 ; 73   |
                            19876 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                            19877 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            19878 ; 76   |
                            19879 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                            19880 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                            19881 ; 79   |
                            19882 ; 80   |#ifdef USE_PLAYLIST3
                            19883 ; 81   |extern INT  g_current_index;
                            19884 ; 82   |extern INT  g_current_size;
                            19885 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                            19886 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                            19887 ; 85   |extern INT  g_iFileHandle;
                            19888 ; 86   |extern INT  g_ML_save_on_exit;
                            19889 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                            19890 ; 88   |#endif  // USE_PLAYLIST3
                            19891 ; 89   |
                            19892 ; 90   |////////////////////////////////////////////////////////////////////////////////
                            19893 ; 91   |//  Prototypes
                            19894 ; 92   |////////////////////////////////////////////////////////////////////////////////
                            19895 ; 93   |#ifdef USE_PLAYLIST3
                            19896 ; 94   |void _reentrant ML_building_engine_init(void);
                            19897 ; 95   |#endif  // USE_PLAYLIST3
                            19898 ; 96   |
                            19899 ; 97   |#endif
                            19900 
                            19902 
                            19903 ; 14   |#include "display.h"
                            19904 
                            19906 
                            19907 ; 1    |#ifndef _DISPLAY_H
                            19908 ; 2    |#define _DISPLAY_H
                            19909 ; 3    |
                            19910 ; 4    |//Display bits
                            19911 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                            19912 ; 6    |
                            19913 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                            19914 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                            19915 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                            19916 ; 10   |
                            19917 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                            19918 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                            19919 ; 13   |//things that are specific for that menu.
                            19920 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                            19921 ; 15   |
                            19922 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                            19923 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                            19924 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                            19925 ; 19   |
                            19926 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                            19927 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                            19928 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                            19929 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                            19930 ; 24   |
                            19931 ; 25   |//Playback info
                            19932 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                            19933 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                            19934 ; 28   |
                            19935 ; 29   |//Track Info
                            19936 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                            19937 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                            19938 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                            19939 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                            19940 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                            19941 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                            19942 ; 36   |
                            19943 ; 37   |//Device status info
                            19944 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                            19945 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                            19946 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                            19947 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                            19948 ; 42   |
                            19949 ; 43   |#ifdef PLAYER_STRESS
                            19950 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                            19951 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                            19952 ; 46   |#endif
                            19953 ; 47   |
                            19954 ; 48   |
                            19955 ; 49   |union DisplayHints
                            19956 ; 50   |{
                            19957 ; 51   |    struct {
                            19958 ; 52   |        int ClearDisplay        :1;//0
                            19959 ; 53   |        int EncoderTrackTime    :1;//1
                            19960 ; 54   |        int EncoderTrackName    :1;//2
                            19961 ; 55   |        int RecordMode          :1;//3
                            19962 ; 56   |        int Misc                :1;//4
                            19963 ; 57   |        int FMTunerFrequency    :1;//5
                            19964 ; 58   |        int FMTunerPreset       :1;//6
                            19965 ; 59   |        int FMTunerStrength     :1;//7
                            19966 ; 60   |        int TotalTrackTime      :1;//8
                            19967 ; 61   |        int PlayState           :1;//9
                            19968 ; 62   |        int ABIcon              :1;//10
                            19969 ; 63   |        int PlayMode            :1;//11
                            19970 ; 64   |        int PlaySet             :1;//12
                            19971 ; 65   |        int EQ                  :1;//13
                            19972 ; 66   |        int Volume              :1;//14
                            19973 ; 67   |        int SongArtistAlbum     :1;//15
                            19974 ; 68   |        int SongTitle           :1;//16
                            19975 ; 69   |        int CurrentTrack        :1;//17
                            19976 ; 70   |        int TrackTime           :1;//18
                            19977 ; 71   |        int Bitrate             :1;//19
                            19978 ; 72   |        int LockIcon            :1;//20
                            19979 ; 73   |        int Disk                :1;//21
                            19980 ; 74   |        int Battery             :1;//22
                            19981 ; 75   |#ifdef PLAYER_STRESS
                            19982 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                            19983 ; 77   |#else
                            19984 ; 78   |        int AlbumArt            :1;//23
                            19985 ; 79   |#endif
                            19986 ; 80   |    } bits;
                            19987 ; 81   |    WORD I;
                            19988 ; 82   |};
                            19989 ; 83   |
                            19990 ; 84   |// setup default display for all menus
                            19991 ; 85   |// can be adjusted in each menus as required.
                            19992 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                            19993 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                            19994 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            19995 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            19996 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            19997 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            19998 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            19999 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                            20000 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            20001 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                            20002 ; 96   |                                )
                            20003 ; 97   |
                            20004 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                            20005 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            20006 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            20007 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            20008 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            20009 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                            20010 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            20011 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                            20012 ; 106  |                                )
                            20013 ; 107  |
                            20014 ; 108  |//-----------------------------------------------
                            20015 ; 109  |#ifdef JPEG_ALBUM_ART
                            20016 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                            20017 ; 111  |#else
                            20018 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                            20019 ; 113  |#endif
                            20020 ; 114  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20021 ; 115  |#ifdef PLAYER_STRESS
                            20022 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                            20023 ; 117  |#else
                            20024 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                            20025 ; 119  |#endif
                            20026 ; 120  |
                            20027 ; 121  |
                            20028 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                            20029 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                            20030 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            20031 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20032 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            20033 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            20034 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            20035 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            20036 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                            20037 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                            20038 ; 132  |                                )
                            20039 ; 133  |
                            20040 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                            20041 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            20042 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                            20043 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            20044 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            20045 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            20046 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                            20047 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                            20048 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            20049 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20050 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                            20051 ; 145  |                                )
                            20052 ; 146  |//-----------------------------------------------
                            20053 ; 147  |
                            20054 ; 148  |
                            20055 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                            20056 ; 150  |
                            20057 ; 151  |
                            20058 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                            20059 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                            20060 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            20061 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20062 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            20063 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            20064 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            20065 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            20066 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                            20067 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                            20068 ; 162  |                                )
                            20069 ; 163  |
                            20070 ; 164  |
                            20071 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                            20072 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                            20073 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                            20074 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                            20075 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20076 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            20077 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                            20078 ; 172  |                                )
                            20079 ; 173  |
                            20080 ; 174  |#ifdef USE_PLAYLIST3
                            20081 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                            20082 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                            20083 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            20084 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            20085 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            20086 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            20087 ; 181  |                                )
                            20088 ; 182  |#else
                            20089 ; 183  |#ifdef USE_PLAYLIST5
                            20090 ; 184  |#if 0
                            20091 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                            20092 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                            20093 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            20094 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20095 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            20096 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            20097 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            20098 ; 192  |                                )
                            20099 ; 193  |#else
                            20100 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                            20101 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                            20102 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            20103 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20104 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            20105 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            20106 ; 200  |                                )
                            20107 ; 201  |#endif
                            20108 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                            20109 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                            20110 ; 204  |
                            20111 ; 205  |
                            20112 ; 206  |
                            20113 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20114 ; 208  |
                            20115 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                            20116 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                            20117 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                            20118 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                            20119 ; 213  |                                        )     // (SDK2.520)
                            20120 ; 214  |
                            20121 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                            20122 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20123 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20124 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20125 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20126 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                            20127 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                            20128 ; 222  |
                            20129 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20130 ; 224  |
                            20131 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                            20132 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                            20133 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                            20134 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                            20135 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            20136 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                            20137 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                            20138 ; 232  |                                                                        )
                            20139 ; 233  |
                            20140 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            20141 ; 235  |// used during track update to force total time update
                            20142 ; 236  |#define AUTOUPDATE              FALSE
                            20143 ; 237  |#define FORCEUPDATE             TRUE
                            20144 ; 238  |
                            20145 ; 239  |
                            20146 ; 240  |// based on font used for title/artist display
                            20147 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                            20148 ; 242  |
                            20149 ; 243  |
                            20150 ; 244  |// LCD dimensions
                            20151 ; 245  |#ifdef LDS514_LCD
                            20152 ; 246  |#define   LCD_SIZE_X       96
                            20153 ; 247  |#define   LCD_SIZE_Y       64
                            20154 ; 248  |#endif
                            20155 ; 249  |
                            20156 ; 250  |#ifdef ILI814_LCD
                            20157 ; 251  |#define   LCD_SIZE_X       96
                            20158 ; 252  |#define   LCD_SIZE_Y       64
                            20159 ; 253  |#endif
                            20160 ; 254  |
                            20161 ; 255  |#ifdef ML9341_LCD
                            20162 ; 256  |#define   LCD_SIZE_X       96
                            20163 ; 257  |#define   LCD_SIZE_Y       96
                            20164 ; 258  |#endif
                            20165 ; 259  |
                            20166 ; 260  |#ifdef SSD1332_LCD
                            20167 ; 261  |#define   LCD_SIZE_X       96
                            20168 ; 262  |#define   LCD_SIZE_Y       64
                            20169 ; 263  |#endif
                            20170 ; 264  |
                            20171 ; 265  |#ifdef S6B33B0A_LCD
                            20172 ; 266  |#define   LCD_SIZE_X       128
                            20173 ; 267  |#define   LCD_SIZE_Y       159
                            20174 ; 268  |#endif
                            20175 ; 269  |
                            20176 ; 270  |#ifdef SED15XX_LCD
                            20177 ; 271  |#define LCD_SIZE_X                      128
                            20178 ; 272  |#define LCD_SIZE_Y                      64
                            20179 ; 273  |#endif
                            20180 ; 274  |
                            20181 ; 275  |#define LCD_SIZE_ROW                     8
                            20182 ; 276  |
                            20183 ; 277  |#define TOP_OF_SCREEN           0
                            20184 ; 278  |#define LEFT_OF_SCREEN          0
                            20185 ; 279  |
                            20186 ; 280  |#ifdef LDS514_LCD
                            20187 ; 281  |#define   SCREEN_WIDTH       96
                            20188 ; 282  |#define   SCREEN_HEIGHT       64
                            20189 ; 283  |#endif
                            20190 ; 284  |
                            20191 ; 285  |#ifdef ILI814_LCD
                            20192 ; 286  |#define   SCREEN_WIDTH       96
                            20193 ; 287  |#define   SCREEN_HEIGHT       64
                            20194 ; 288  |#endif
                            20195 ; 289  |
                            20196 ; 290  |#ifdef ML9341_LCD
                            20197 ; 291  |#define   SCREEN_WIDTH       96
                            20198 ; 292  |#define   SCREEN_HEIGHT       96
                            20199 ; 293  |#endif
                            20200 ; 294  |
                            20201 ; 295  |#ifdef SSD1332_LCD
                            20202 ; 296  |#define   SCREEN_WIDTH       96
                            20203 ; 297  |#define   SCREEN_HEIGHT       64
                            20204 ; 298  |#endif
                            20205 ; 299  |
                            20206 ; 300  |#ifdef S6B33B0A_LCD
                            20207 ; 301  |#define   SCREEN_WIDTH       128
                            20208 ; 302  |#define   SCREEN_HEIGHT       159
                            20209 ; 303  |#endif
                            20210 ; 304  |
                            20211 ; 305  |#ifdef SED15XX_LCD
                            20212 ; 306  |#define SCREEN_WIDTH            128
                            20213 ; 307  |#define SCREEN_HEIGHT           64
                            20214 ; 308  |#endif
                            20215 ; 309  |
                            20216 ; 310  |#define CHAR_SIZE_X             6
                            20217 ; 311  |#define CHAR_SIZE_Y             8
                            20218 ; 312  |
                            20219 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                            20220 ; 314  |#define LCD_FIRST_ROW_NUM                1
                            20221 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                            20222 ; 316  |
                            20223 ; 317  |// Top row in order from left to right
                            20224 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                            20225 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                            20226 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                            20227 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                            20228 ; 322  |
                            20229 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                            20230 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                            20231 ; 325  |#define REPEAT_ICON_X_SIZE      12
                            20232 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                            20233 ; 327  |
                            20234 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                            20235 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                            20236 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                            20237 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                            20238 ; 332  |
                            20239 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                            20240 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                            20241 ; 335  |#define AB_ICON_X_SIZE          12
                            20242 ; 336  |#define AB_ICON_Y_SIZE          8
                            20243 ; 337  |
                            20244 ; 338  |#ifdef  AUDIBLE
                            20245 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                            20246 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                            20247 ; 341  |#define SECNAV_ICON_X_SIZE      12
                            20248 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                            20249 ; 343  |#endif
                            20250 ; 344  |
                            20251 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                            20252 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                            20253 ; 347  |#define EQ_ICON_X_SIZE          22
                            20254 ; 348  |#define EQ_ICON_Y_SIZE          8
                            20255 ; 349  |
                            20256 ; 350  |#ifdef WOW
                            20257 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                            20258 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                            20259 ; 353  |#endif
                            20260 ; 354  |
                            20261 ; 355  |
                            20262 ; 356  |// Media icon
                            20263 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                            20264 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                            20265 ; 359  |#define DISK_X_SIZE             8
                            20266 ; 360  |#define DISK_Y_SIZE             8
                            20267 ; 361  |
                            20268 ; 362  |// Hold icon
                            20269 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                            20270 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                            20271 ; 365  |#define LOCK_ICON_X_SIZE        8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20272 ; 366  |#define LOCK_ICON_Y_SIZE        8
                            20273 ; 367  |
                            20274 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                            20275 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                            20276 ; 370  |#define BATTERY_ICON_X_SIZE     16
                            20277 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                            20278 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                            20279 ; 373  |
                            20280 ; 374  |// Second row from left to right
                            20281 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                            20282 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                            20283 ; 377  |#define VOLUME_ICON_X_SIZE      48
                            20284 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                            20285 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                            20286 ; 380  |#define VOLUME_NUM_ICONS        27
                            20287 ; 381  |
                            20288 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                            20289 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                            20290 ; 384  |
                            20291 ; 385  |//Lyrics Position
                            20292 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                            20293 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                            20294 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                            20295 ; 389  |
                            20296 ; 390  |// Music menu
                            20297 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                            20298 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                            20299 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                            20300 ; 394  |#define SONG_TITLE_Y_SIZE       10
                            20301 ; 395  |
                            20302 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                            20303 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                            20304 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                            20305 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                            20306 ; 400  |
                            20307 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                            20308 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                            20309 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                            20310 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                            20311 ; 405  |
                            20312 ; 406  |#ifdef USE_PLAYLIST5
                            20313 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                            20314 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                            20315 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                            20316 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                            20317 ; 411  |
                            20318 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                            20319 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                            20320 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                            20321 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                            20322 ; 416  |
                            20323 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                            20324 ; 418  |#else
                            20325 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                            20326 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                            20327 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                            20328 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                            20329 ; 423  |
                            20330 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                            20331 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                            20332 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                            20333 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                            20334 ; 428  |
                            20335 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                            20336 ; 430  |#endif
                            20337 ; 431  |
                            20338 ; 432  |
                            20339 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                            20340 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                            20341 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                            20342 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                            20343 ; 437  |
                            20344 ; 438  |#define TRACK_SLASH_X_SIZE          5
                            20345 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                            20346 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                            20347 ; 441  |
                            20348 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                            20349 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                            20350 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                            20351 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                            20352 ; 446  |
                            20353 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                            20354 ; 448  |#define VBR_FLAG_Y_POS      8
                            20355 ; 449  |#define VBR_FLAG_X_SIZE     20
                            20356 ; 450  |#define VBR_FLAG_Y_SIZE     8
                            20357 ; 451  |#ifdef JPEG_ALBUM_ART
                            20358 ; 452  |// Album art display parameters:
                            20359 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                            20360 ; 454  |#define ALBUM_ART_Y_POS         80
                            20361 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                            20362 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                            20363 ; 457  |#endif
                            20364 ; 458  |
                            20365 ; 459  |// Recording Display
                            20366 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                            20367 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                            20368 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                            20369 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                            20370 ; 464  |
                            20371 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                            20372 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                            20373 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                            20374 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                            20375 ; 469  |
                            20376 ; 470  |// Playback Display with hours added.
                            20377 ; 471  |#ifdef LDS514_LCD
                            20378 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20379 ; 473  |#endif
                            20380 ; 474  |
                            20381 ; 475  |#ifdef ILI814_LCD
                            20382 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20383 ; 477  |#endif
                            20384 ; 478  |
                            20385 ; 479  |#ifdef ML9341_LCD
                            20386 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20387 ; 481  |#endif
                            20388 ; 482  |
                            20389 ; 483  |#ifdef SSD1332_LCD
                            20390 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20391 ; 485  |#endif
                            20392 ; 486  |
                            20393 ; 487  |#ifdef S6B33B0A_LCD
                            20394 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20395 ; 489  |#endif
                            20396 ; 490  |
                            20397 ; 491  |#ifdef SED15XX_LCD
                            20398 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            20399 ; 493  |#endif
                            20400 ; 494  |
                            20401 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                            20402 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                            20403 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                            20404 ; 498  |
                            20405 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                            20406 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                            20407 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                            20408 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                            20409 ; 503  |
                            20410 ; 504  |//Clear entire Track Time when song changes.
                            20411 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                            20412 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                            20413 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                            20414 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                            20415 ; 509  |
                            20416 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                            20417 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                            20418 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                            20419 ; 513  |
                            20420 ; 514  | //DVRWARN
                            20421 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                            20422 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                            20423 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                            20424 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                            20425 ; 519  |
                            20426 ; 520  |//Shutdown
                            20427 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                            20428 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                            20429 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                            20430 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                            20431 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                            20432 ; 526  |
                            20433 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                            20434 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                            20435 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                            20436 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                            20437 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                            20438 ; 532  |
                            20439 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                            20440 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                            20441 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                            20442 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                            20443 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                            20444 ; 538  |
                            20445 ; 539  |
                            20446 ; 540  |//Contrast Display
                            20447 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                            20448 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                            20449 ; 543  |
                            20450 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                            20451 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                            20452 ; 546  |#define CONTRAST_X_SIZE             96
                            20453 ; 547  |#define CONTRAST_Y_SIZE             8
                            20454 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                            20455 ; 549  |
                            20456 ; 550  |//Backlight Display
                            20457 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                            20458 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                            20459 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                            20460 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                            20461 ; 555  |
                            20462 ; 556  |//settings title display
                            20463 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                            20464 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                            20465 ; 559  |//jpeg display title display
                            20466 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                            20467 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                            20468 ; 562  |//erase files title display
                            20469 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                            20470 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                            20471 ; 565  |
                            20472 ; 566  |// Splashscreen
                            20473 ; 567  |#ifdef LDS514_LCD
                            20474 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20475 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            20476 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                            20477 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                            20478 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20479 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20480 ; 574  |#endif
                            20481 ; 575  |
                            20482 ; 576  |#ifdef ILI814_LCD
                            20483 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20484 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            20485 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                            20486 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                            20487 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20488 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20489 ; 583  |#endif
                            20490 ; 584  |
                            20491 ; 585  |#ifdef ML9341_LCD
                            20492 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20493 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            20494 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                            20495 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                            20496 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20497 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20498 ; 592  |#endif
                            20499 ; 593  |
                            20500 ; 594  |#ifdef SSD1332_LCD
                            20501 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20502 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            20503 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                            20504 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                            20505 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20506 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20507 ; 601  |#endif
                            20508 ; 602  |
                            20509 ; 603  |#ifdef S6B33B0A_LCD
                            20510 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20511 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                            20512 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                            20513 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                            20514 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20515 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20516 ; 610  |#endif
                            20517 ; 611  |
                            20518 ; 612  |#ifdef SED15XX_LCD
                            20519 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            20520 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                            20521 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                            20522 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20523 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            20524 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            20525 ; 619  |#endif
                            20526 ; 620  |
                            20527 ; 621  |// FM tuner
                            20528 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                            20529 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                            20530 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                            20531 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                            20532 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                            20533 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                            20534 ; 628  |
                            20535 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                            20536 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                            20537 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                            20538 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                            20539 ; 633  |
                            20540 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                            20541 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                            20542 ; 636  |
                            20543 ; 637  |// About menu
                            20544 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                            20545 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                            20546 ; 640  |// starting row -- use offsets for the rest
                            20547 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                            20548 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                            20549 ; 643  |
                            20550 ; 644  |#ifdef PLAYER_STRESS
                            20551 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                            20552 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                            20553 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                            20554 ; 648  |#define STRESS_TEST_Y_SIZE      8
                            20555 ; 649  |#endif
                            20556 ; 650  |
                            20557 ; 651  |
                            20558 ; 652  |// Delete Menu
                            20559 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                            20560 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                            20561 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                            20562 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                            20563 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                            20564 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                            20565 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                            20566 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                            20567 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                            20568 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                            20569 ; 663  |
                            20570 ; 664  |_reentrant void DisplayClear (void);
                            20571 ; 665  |_reentrant void DisplayLowBattery (void);
                            20572 ; 666  |
                            20573 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                            20574 ; 668  |
                            20575 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                            20576 ; 670  |#ifdef WOW
                            20577 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                            20578 ; 672  |#endif
                            20579 ; 673  |extern _X BOOL g_bSongStringScroll;
                            20580 ; 674  |extern _X INT  g_iSongStringOffset;
                            20581 ; 675  |extern _X INT  g_iSongStringLength;
                            20582 ; 676  |
                            20583 ; 677  |extern _X BOOL g_bArtistStringScroll;
                            20584 ; 678  |extern _X INT  g_iArtistStringOffset;
                            20585 ; 679  |extern _X INT  g_iArtistStringLength;
                            20586 ; 680  |
                            20587 ; 681  |
                            20588 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                            20589 ; 683  |extern _X INT  g_iAlbumStringOffset;
                            20590 ; 684  |extern _X INT  g_iAlbumStringLength;
                            20591 ; 685  |extern int g_iVolume_Control_Mode;
                            20592 ; 686  |extern int g_iAB_Control_Mode;
                            20593 ; 687  |
                            20594 ; 688  |
                            20595 ; 689  |#endif //_DISPLAY_H
                            20596 
                            20598 
                            20599 ; 15   |#include "playerstatemachine.h"
                            20600 
                            20602 
                            20603 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                            20604 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                            20605 ; 3    |
                            20606 ; 4    |#ifdef USE_PLAYLIST3
                            20607 ; 5    |#include "musiclib_ghdr.h"
                            20608 
                            20610 
                            20611 ; 1    |#ifndef MUSICLIB_GHDR_H
                            20612 ; 2    |#define MUSICLIB_GHDR_H
                            20613 ; 3    |
                            20614 ; 4    |#ifdef __cplusplus
                            20615 ; 5    |extern "C" {
                            20616 ; 6    |#endif
                            20617 ; 7    |
                            20618 ; 8    |/*==================================================================================================
                            20619 ; 9    |
                            20620 ; 10   |                                        General Description
                            20621 ; 11   |
                            20622 ; 12   |====================================================================================================
                            20623 ; 13   |
                            20624 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            20625 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            20626 ; 16   |
                            20627 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            20628 ; 18   |
                            20629 ; 19   |PRODUCT NAMES: All
                            20630 ; 20   |
                            20631 ; 21   |GENERAL DESCRIPTION:
                            20632 ; 22   |
                            20633 ; 23   |    General description of this grouping of functions.
                            20634 ; 24   |
                            20635 ; 25   |Portability: All
                            20636 ; 26   |
                            20637 ; 27   |
                            20638 ; 28   |Revision History:
                            20639 ; 29   |
                            20640 ; 30   |                         Modification        Tracking
                            20641 ; 31   |Author                       Date             Number           Description of Changes
                            20642 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            20643 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            20644 ; 34   |
                            20645 ; 35   |
                            20646 ; 36   |====================================================================================================
                            20647 ; 37   |                                            DESCRIPTION
                            20648 ; 38   |====================================================================================================
                            20649 ; 39   |
                            20650 ; 40   |GLOBAL FUNCTIONS:
                            20651 ; 41   |    MF_global_func_name()
                            20652 ; 42   |
                            20653 ; 43   |TRACEABILITY MATRIX:
                            20654 ; 44   |    None
                            20655 ; 45   |
                            20656 ; 46   |==================================================================================================*/
                            20657 ; 47   |
                            20658 ; 48   |/*==================================================================================================
                            20659 ; 49   |                                                                Conditional Compilation Directives
                            20660 ; 50   |==================================================================================================*/
                            20661 ; 51   |#ifdef WIN32
                            20662 ; 52   |#define _PC_SIMULATION_
                            20663 ; 53   |#else
                            20664 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            20665 ; 55   |#endif  // WIN32
                            20666 ; 56   |
                            20667 ; 57   |#if 1
                            20668 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            20669 ; 59   |#endif
                            20670 ; 60   |
                            20671 ; 61   |#if 1
                            20672 ; 62   |#define _AUDIBLE_       /* install audible list */
                            20673 ; 63   |#endif
                            20674 ; 64   |
                            20675 ; 65   |#if 1
                            20676 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            20677 ; 67   |#endif
                            20678 ; 68   |
                            20679 ; 69   |#ifdef PL3_FB
                            20680 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            20681 ; 71   |#endif
                            20682 ; 72   |
                            20683 ; 73   |#if 1
                            20684 ; 74   |#define _SUPPORT_2000_SONGS_
                            20685 ; 75   |#endif
                            20686 ; 76   |
                            20687 ; 77   |/*==================================================================================================
                            20688 ; 78   |                                           INCLUDE FILES
                            20689 ; 79   |==================================================================================================*/
                            20690 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            20691 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            20692 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            20693 ; 83   |#define OEM_SEEK_END    SEEK_END
                            20694 ; 84   |#else
                            20695 ; 85   |#define _X
                            20696 ; 86   |#define _Y
                            20697 ; 87   |#define _packed
                            20698 ; 88   |
                            20699 ; 89   |#define _asmfunc
                            20700 ; 90   |#define _reentrant
                            20701 ; 91   |
                            20702 ; 92   |#define OEM_SEEK_CUR    1
                            20703 ; 93   |#define OEM_SEEK_SET    0
                            20704 ; 94   |#define OEM_SEEK_END    2
                            20705 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            20706 ; 96   |
                            20707 ; 97   |#include "types.h"
                            20708 ; 98   |#include "exec.h"
                            20709 ; 99   |#include "messages.h"
                            20710 ; 100  |#include "project.h"
                            20711 ; 101  |
                            20712 ; 102  |/*==================================================================================================
                            20713 ; 103  |                                             CONSTANTS
                            20714 ; 104  |==================================================================================================*/
                            20715 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20716 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20717 ; 107  |Artistname                              1:0
                            20718 ; 108  |Albumname                               3:2
                            20719 ; 109  |Genrename                               5:4
                            20720 ; 110  |Songname                                7:6
                            20721 ; 111  |----------------------------------------------------------
                            20722 ; 112  |    Value (2 bits)                      Meanings
                            20723 ; 113  |    0                                   RAW and All ASCII
                            20724 ; 114  |    1                                   Uni-code
                            20725 ; 115  |    2                                   Mixed, non-unicode
                            20726 ; 116  |
                            20727 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20728 ; 118  |*/
                            20729 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20730 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20731 ; 121  |#define BITMASK_GENRE   (0x30)
                            20732 ; 122  |#define BITMASK_SONG    (0xC0)
                            20733 ; 123  |
                            20734 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20735 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20736 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20737 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20738 ; 128  |
                            20739 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20740 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20741 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20742 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20743 ; 133  |
                            20744 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20745 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20746 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20747 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20748 ; 138  |
                            20749 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20750 ; 140  |
                            20751 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20752 ; 142  |
                            20753 ; 143  |#define INDEX_EOF       0xFFF
                            20754 ; 144  |#ifdef _FOLDER_BROWSE_
                            20755 ; 145  |#define INDEX_ROOT  0xffe
                            20756 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20757 ; 147  |#endif  // _FOLDER_BROWSE_
                            20758 ; 148  |
                            20759 ; 149  |/* Constant for item_type */
                            20760 ; 150  |#define         ITEM_ARTIST                     0
                            20761 ; 151  |#define         ITEM_ALBUM                      1
                            20762 ; 152  |#define         ITEM_GENRE                      2
                            20763 ; 153  |#define         ITEM_TRACK                      3
                            20764 ; 154  |#define         ITEM_YEAR                       4
                            20765 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20766 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20767 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20768 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20769 ; 159  |#ifdef _NEWMUSIC_
                            20770 ; 160  |#define         ITEM_1DAY                       10
                            20771 ; 161  |#define         ITEM_1WEEK                      11
                            20772 ; 162  |#define         ITEM_1MONTH                     12
                            20773 ; 163  |#endif
                            20774 ; 164  |#ifdef _AUDIBLE_
                            20775 ; 165  |#define         ITEM_AUDIBLE            13
                            20776 ; 166  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20777 ; 167  |#define         ITEM_ON_THE_GO          14
                            20778 ; 168  |
                            20779 ; 169  |#define         ITEM_VOICE                      15
                            20780 ; 170  |#define         ITEM_FMREC                      16
                            20781 ; 171  |#define         ITEM_PHOTO                      17
                            20782 ; 172  |#ifdef _FOLDER_BROWSE_
                            20783 ; 173  |#define         ITEM_INTERNAL           18
                            20784 ; 174  |#define         ITEM_EXTERNAL       19
                            20785 ; 175  |#endif  // _FOLDER_BROWSE_
                            20786 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20787 ; 177  |
                            20788 ; 178  |/*
                            20789 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20790 ; 180  |option input.
                            20791 ; 181  |*/
                            20792 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20793 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20794 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20795 ; 185  |#ifdef _FOLDER_BROWSE_
                            20796 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20797 ; 187  |#endif  // _FOLDER_BROWSE_
                            20798 ; 188  |
                            20799 ; 189  |/* Constant for key action */
                            20800 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            20801 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            20802 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            20803 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            20804 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20805 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            20806 ; 196  |
                            20807 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20808 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20809 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20810 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20811 ; 201  |
                            20812 ; 202  |#define         NO_SD                                   0
                            20813 ; 203  |#define         HAS_SD                                  1
                            20814 ; 204  |
                            20815 ; 205  |#define         PLAY_NORMAL                             0
                            20816 ; 206  |#define         PLAY_SHUFFLE                    1
                            20817 ; 207  |
                            20818 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20819 ; 209  |#define     PLAY_REPEAT_ON          1
                            20820 ; 210  |
                            20821 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20822 ; 212  |#define     PLAY_SELECT_SD          1
                            20823 ; 213  |
                            20824 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20825 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20826 ; 216  |
                            20827 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20828 ; 218  |#define         ON_THE_GO_FULL                  1
                            20829 ; 219  |#define         ON_THE_GO_FREE                  2
                            20830 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20831 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20832 ; 222  |
                            20833 ; 223  |#define         REC_VOICE_TYPE                  0
                            20834 ; 224  |#define         REC_FMREC_TYPE                  1
                            20835 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20836 ; 226  |#define         VOICE_FILE_ADD                  0
                            20837 ; 227  |#define         VOICE_FILE_DEL                  1
                            20838 ; 228  |
                            20839 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20840 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20841 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20842 ; 232  |flash or external SD card */
                            20843 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20844 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20845 ; 235  |#else
                            20846 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20847 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20848 ; 238  |
                            20849 ; 239  |/* number of byte in one DSP word */
                            20850 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20851 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20852 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20853 ; 243  |are 10 level directory structure */
                            20854 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20855 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20856 ; 246  |
                            20857 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20858 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20859 ; 249  |/* number of songs in each new music list */
                            20860 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20861 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20862 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20863 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20864 ; 254  |/* number of songs in the on-the-fly list */
                            20865 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20866 ; 256  |/* number of files audible list */
                            20867 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20868 ; 258  |
                            20869 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20870 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20871 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20872 ; 262  |
                            20873 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20874 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20875 ; 265  |#ifdef _FOLDER_BROWSE_
                            20876 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20877 ; 267  |#else
                            20878 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20879 ; 269  |#endif  // _FOLDER_BROWSE_
                            20880 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20881 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20882 ; 272  |
                            20883 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20884 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20885 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20886 ; 276  |
                            20887 ; 277  |/*==================================================================================================*/
                            20888 ; 278  |
                            20889 ; 279  |
                            20890 ; 280  |/*==================================================================================================
                            20891 ; 281  |                                               MACROS
                            20892 ; 282  |==================================================================================================*/
                            20893 ; 283  |
                            20894 ; 284  |/*==================================================================================================
                            20895 ; 285  |                                               ENUMS
                            20896 ; 286  |==================================================================================================*/
                            20897 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20898 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20899 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20900 ; 290  |/*==================================================================================================
                            20901 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20902 ; 292  |==================================================================================================*/
                            20903 ; 293  |
                            20904 ; 294  |typedef char    int8;
                            20905 ; 295  |typedef short   int16;
                            20906 ; 296  |typedef int     int24;
                            20907 ; 297  |typedef long    int32;
                            20908 ; 298  |
                            20909 ; 299  |typedef int     intx;
                            20910 ; 300  |
                            20911 ; 301  |typedef unsigned char   uint8;
                            20912 ; 302  |typedef unsigned short  uint16;
                            20913 ; 303  |typedef unsigned int    uint24;
                            20914 ; 304  |typedef unsigned long   uint32;
                            20915 ; 305  |
                            20916 ; 306  |/*
                            20917 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            20918 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20919 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20920 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20921 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20922 ; 312  |*/
                            20923 ; 313  |/*
                            20924 ; 314  |path_name[] _must_have_data_:
                            20925 ; 315  |path_name[] = (Max. 120 Characters);
                            20926 ; 316  |year range:
                            20927 ; 317  |year = 0x000000-0xFFFFFF;
                            20928 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20929 ; 319  |Unknown track number:
                            20930 ; 320  |track_number = 0x7FFFFF;
                            20931 ; 321  |unicode refer to above #define BITMASK_*
                            20932 ; 322  |*/
                            20933 ; 323  |/*
                            20934 ; 324  |Interface of UI and Music Library
                            20935 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20936 ; 326  |
                            20937 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20938 ; 328  |
                            20939 ; 329  |3) UI to Music Library variable passing length definition:
                            20940 ; 330  |        All ASCII Characters:
                            20941 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20942 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20943 ; 333  |        Unicode Characters:
                            20944 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20945 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20946 ; 336  |
                            20947 ; 337  |4) UI input data to Music Library in two formats.
                            20948 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20949 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20950 ; 340  |
                            20951 ; 341  |5) UI calling function:
                            20952 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20953 ; 343  |        int16 option definition:
                            20954 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20955 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20956 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20957 ; 347  |
                            20958 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20959 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            20960 ; 350  |
                            20961 ; 351  |6) Modification Date:
                            20962 ; 352  |        uint24 g_file_time:
                            20963 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20964 ; 354  |*/
                            20965 ; 355  |
                            20966 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20967 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20968 ; 358  |typedef struct _ram_song_info {
                            20969 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20970 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20971 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20972 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20973 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20974 ; 364  |    uint32 g_songFastKey;
                            20975 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20976 ; 366  |        uint24 year;
                            20977 ; 367  |        uint24 track_number;
                            20978 ; 368  |        uint8 unicode;
                            20979 ; 369  |} RAM_SONG_INFO_T;
                            20980 ; 370  |
                            20981 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20982 ; 372  |typedef struct _flash_group_name {
                            20983 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20984 ; 374  |        uint8 unicode;
                            20985 ; 375  |} FLASH_GROUP_NAME_T;
                            20986 ; 376  |
                            20987 ; 377  |// struct to store directories information passed from UI
                            20988 ; 378  |#ifdef _FOLDER_BROWSE_
                            20989 ; 379  |typedef struct _ml_DirInfo {
                            20990 ; 380  |        uint24  u8Unicode : 8;
                            20991 ; 381  |        uint24  u12DirDepth : 12;
                            20992 ; 382  |        uint24  u4Added : 4;            
                            20993 ; 383  |        INT     iDirRecord;
                            20994 ; 384  |        DWORD   dwFastKey;
                            20995 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20996 ; 386  |} ML_DIRINFO_T;
                            20997 ; 387  |#endif  // _FOLDER_BROWSE_
                            20998 ; 388  |
                            20999 ; 389  |/*==================================================================================================
                            21000 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21001 ; 391  |==================================================================================================*/
                            21002 ; 392  |extern uint24   IsPlayOnTheGo;
                            21003 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21004 ; 394  |extern uint24   merge_id_list_flash[];
                            21005 ; 395  |extern uint24   merge_id_list_sd[];
                            21006 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21007 ; 397  |#ifdef _FOLDER_BROWSE_
                            21008 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21009 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21010 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21011 ; 401  |#endif  // _FOLDER_BROWSE_
                            21012 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21013 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            21014 ; 404  |
                            21015 ; 405  |/*==================================================================================================
                            21016 ; 406  |                                        FUNCTION PROTOTYPES
                            21017 ; 407  |==================================================================================================*/
                            21018 ; 408  |
                            21019 ; 409  |///////////////////////////////////////////////////////////////////////
                            21020 ; 410  |//! \brief
                            21021 ; 411  |//!
                            21022 ; 412  |//! \fntype Function
                            21023 ; 413  |//!
                            21024 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21025 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21026 ; 416  |//!
                            21027 ; 417  |//! \param[in]  none
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21028 ; 418  |//!
                            21029 ; 419  |//! \return
                            21030 ; 420  |//!
                            21031 ; 421  |///////////////////////////////////////////////////////////////////////
                            21032 ; 422  |void ML_InitLibraryParameter(void);
                            21033 ; 423  |
                            21034 ; 424  |///////////////////////////////////////////////////////////////////////
                            21035 ; 425  |//! \brief
                            21036 ; 426  |//!
                            21037 ; 427  |//! \fntype Function
                            21038 ; 428  |//!
                            21039 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21040 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21041 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            21042 ; 432  |//! the song information is recorded in music library.
                            21043 ; 433  |//!
                            21044 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21045 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21046 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            21047 ; 437  |//!
                            21048 ; 438  |//! \return
                            21049 ; 439  |//!
                            21050 ; 440  |///////////////////////////////////////////////////////////////////////
                            21051 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21052 ; 442  |
                            21053 ; 443  |///////////////////////////////////////////////////////////////////////
                            21054 ; 444  |//! \brief
                            21055 ; 445  |//!
                            21056 ; 446  |//! \fntype Function
                            21057 ; 447  |//!
                            21058 ; 448  |//! \param[in]
                            21059 ; 449  |//!
                            21060 ; 450  |//! \return
                            21061 ; 451  |//!
                            21062 ; 452  |///////////////////////////////////////////////////////////////////////
                            21063 ; 453  |#ifdef _FOLDER_BROWSE_
                            21064 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            21065 ; 455  |#endif  // _FOLDER_BROWSE_
                            21066 ; 456  |
                            21067 ; 457  |///////////////////////////////////////////////////////////////////////
                            21068 ; 458  |//! \brief
                            21069 ; 459  |//!
                            21070 ; 460  |//! \fntype Function
                            21071 ; 461  |//!
                            21072 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21073 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21074 ; 464  |//! music library for that particular media.
                            21075 ; 465  |//!
                            21076 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21077 ; 467  |//!
                            21078 ; 468  |//! \return
                            21079 ; 469  |//!
                            21080 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21081 ; 471  |//!         function.
                            21082 ; 472  |///////////////////////////////////////////////////////////////////////
                            21083 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21084 ; 474  |
                            21085 ; 475  |///////////////////////////////////////////////////////////////////////
                            21086 ; 476  |//! \brief
                            21087 ; 477  |//!
                            21088 ; 478  |//! \fntype Function
                            21089 ; 479  |//!
                            21090 ; 480  |//! \param[in]
                            21091 ; 481  |//!
                            21092 ; 482  |//! \return
                            21093 ; 483  |//!
                            21094 ; 484  |///////////////////////////////////////////////////////////////////////
                            21095 ; 485  |#ifdef _NEWMUSIC_
                            21096 ; 486  |void ML_UpdateNewMusic(void);
                            21097 ; 487  |#endif
                            21098 ; 488  |
                            21099 ; 489  |///////////////////////////////////////////////////////////////////////
                            21100 ; 490  |//! \brief
                            21101 ; 491  |//!
                            21102 ; 492  |//! \fntype Function
                            21103 ; 493  |//!
                            21104 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21105 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21106 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21107 ; 497  |//!
                            21108 ; 498  |//! \param[in]  none
                            21109 ; 499  |//!
                            21110 ; 500  |//! \return
                            21111 ; 501  |//!
                            21112 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21113 ; 503  |//!         must be called before calling any other music library functions.
                            21114 ; 504  |///////////////////////////////////////////////////////////////////////
                            21115 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21116 ; 506  |
                            21117 ; 507  |///////////////////////////////////////////////////////////////////////
                            21118 ; 508  |//! \brief
                            21119 ; 509  |//!
                            21120 ; 510  |//! \fntype Function
                            21121 ; 511  |//!
                            21122 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21123 ; 513  |//! library operation.
                            21124 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            21125 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            21126 ; 516  |//! music.sec file do not exist.
                            21127 ; 517  |//!
                            21128 ; 518  |//! \param[in]  none
                            21129 ; 519  |//!
                            21130 ; 520  |//! \return
                            21131 ; 521  |//!
                            21132 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21133 ; 523  |//!         must be called before calling any other music library functions.
                            21134 ; 524  |///////////////////////////////////////////////////////////////////////
                            21135 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21136 ; 526  |
                            21137 ; 527  |///////////////////////////////////////////////////////////////////////
                            21138 ; 528  |//! \brief
                            21139 ; 529  |//!
                            21140 ; 530  |//! \fntype Function
                            21141 ; 531  |//!
                            21142 ; 532  |//! Preload the list, prepare for renew.
                            21143 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21144 ; 534  |//! structure in RAM.
                            21145 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21146 ; 536  |//! in RAM.
                            21147 ; 537  |//!
                            21148 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21149 ; 539  |//!
                            21150 ; 540  |//! \return
                            21151 ; 541  |//!
                            21152 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21153 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21154 ; 544  |///////////////////////////////////////////////////////////////////////
                            21155 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21156 ; 546  |
                            21157 ; 547  |///////////////////////////////////////////////////////////////////////
                            21158 ; 548  |//! \brief
                            21159 ; 549  |//!
                            21160 ; 550  |//! \fntype Function
                            21161 ; 551  |//!
                            21162 ; 552  |//! Save the list to flash memory.
                            21163 ; 553  |//!
                            21164 ; 554  |//! \param[in]
                            21165 ; 555  |//!
                            21166 ; 556  |//! \return
                            21167 ; 557  |//!
                            21168 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21169 ; 559  |//!         changed by the user.
                            21170 ; 560  |///////////////////////////////////////////////////////////////////////
                            21171 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21172 ; 562  |
                            21173 ; 563  |///////////////////////////////////////////////////////////////////////
                            21174 ; 564  |//! \brief
                            21175 ; 565  |//!
                            21176 ; 566  |//! \fntype Function
                            21177 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21178 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            21179 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            21180 ; 570  |//! Otherwise the song is deleted.
                            21181 ; 571  |//!
                            21182 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21183 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21184 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21185 ; 575  |//!
                            21186 ; 576  |//! \return
                            21187 ; 577  |//!
                            21188 ; 578  |///////////////////////////////////////////////////////////////////////
                            21189 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21190 ; 580  |
                            21191 ; 581  |///////////////////////////////////////////////////////////////////////
                            21192 ; 582  |//! \brief
                            21193 ; 583  |//!
                            21194 ; 584  |//! \fntype Function
                            21195 ; 585  |//!
                            21196 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21197 ; 587  |//! in the ML_UpdateOnTheGo().
                            21198 ; 588  |//!
                            21199 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21200 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            21201 ; 591  |//!
                            21202 ; 592  |//! \return
                            21203 ; 593  |//!
                            21204 ; 594  |///////////////////////////////////////////////////////////////////////
                            21205 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21206 ; 596  |
                            21207 ; 597  |///////////////////////////////////////////////////////////////////////
                            21208 ; 598  |//! \brief
                            21209 ; 599  |//!
                            21210 ; 600  |//! \fntype Function
                            21211 ; 601  |//!
                            21212 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21213 ; 603  |//!
                            21214 ; 604  |//! \param[in]  none
                            21215 ; 605  |//!
                            21216 ; 606  |//! \return
                            21217 ; 607  |//!
                            21218 ; 608  |///////////////////////////////////////////////////////////////////////
                            21219 ; 609  |void ML_UpdateOnTheGo(void);
                            21220 ; 610  |
                            21221 ; 611  |///////////////////////////////////////////////////////////////////////
                            21222 ; 612  |//! \brief
                            21223 ; 613  |//!
                            21224 ; 614  |//! \fntype Function
                            21225 ; 615  |//!
                            21226 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21227 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21228 ; 618  |//!
                            21229 ; 619  |//! \param[in]  none
                            21230 ; 620  |//!
                            21231 ; 621  |//! \return
                            21232 ; 622  |//!
                            21233 ; 623  |///////////////////////////////////////////////////////////////////////
                            21234 ; 624  |void ML_InitVoiceParameter(void);
                            21235 ; 625  |
                            21236 ; 626  |///////////////////////////////////////////////////////////////////////
                            21237 ; 627  |//! \brief
                            21238 ; 628  |//!
                            21239 ; 629  |//! \fntype Function
                            21240 ; 630  |//!
                            21241 ; 631  |//! \param[in]
                            21242 ; 632  |//!
                            21243 ; 633  |//! \return
                            21244 ; 634  |//!
                            21245 ; 635  |///////////////////////////////////////////////////////////////////////
                            21246 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21247 ; 637  |
                            21248 ; 638  |///////////////////////////////////////////////////////////////////////
                            21249 ; 639  |//! \brief
                            21250 ; 640  |//!
                            21251 ; 641  |//! \fntype Function
                            21252 ; 642  |//!
                            21253 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21254 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            21255 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21256 ; 646  |//!
                            21257 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21258 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21259 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21260 ; 650  |//!
                            21261 ; 651  |//! \return
                            21262 ; 652  |//!
                            21263 ; 653  |///////////////////////////////////////////////////////////////////////
                            21264 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21265 ; 655  |
                            21266 ; 656  |///////////////////////////////////////////////////////////////////////
                            21267 ; 657  |//! \brief
                            21268 ; 658  |//!
                            21269 ; 659  |//! \fntype Function
                            21270 ; 660  |//!
                            21271 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21272 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            21273 ; 663  |//! of music library for that particular media.
                            21274 ; 664  |//!
                            21275 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21276 ; 666  |//!
                            21277 ; 667  |//! \return
                            21278 ; 668  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21279 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21280 ; 670  |//!         function.
                            21281 ; 671  |///////////////////////////////////////////////////////////////////////
                            21282 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21283 ; 673  |
                            21284 ; 674  |///////////////////////////////////////////////////////////////////////
                            21285 ; 675  |//! \brief
                            21286 ; 676  |//!
                            21287 ; 677  |//! \fntype Function
                            21288 ; 678  |//!
                            21289 ; 679  |//! Called by UI, the merge the music library tables album,
                            21290 ; 680  |//! artist, genre, song and year.
                            21291 ; 681  |//!
                            21292 ; 682  |//! \param[in]  none
                            21293 ; 683  |//!
                            21294 ; 684  |//! \return
                            21295 ; 685  |//!
                            21296 ; 686  |///////////////////////////////////////////////////////////////////////
                            21297 ; 687  |void ML_MergeLibraryTables(void);
                            21298 ; 688  |
                            21299 ; 689  |///////////////////////////////////////////////////////////////////////
                            21300 ; 690  |//! \brief
                            21301 ; 691  |//!
                            21302 ; 692  |//! \fntype Function
                            21303 ; 693  |//!
                            21304 ; 694  |//! Called by UI, the merge the music library tables album,
                            21305 ; 695  |//! artist, genre, song and year.
                            21306 ; 696  |//!
                            21307 ; 697  |//! \param[in]  none
                            21308 ; 698  |//!
                            21309 ; 699  |//! \return
                            21310 ; 700  |//!
                            21311 ; 701  |///////////////////////////////////////////////////////////////////////
                            21312 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21313 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21314 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21315 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21316 ; 706  |
                            21317 ; 707  |///////////////////////////////////////////////////////////////////////
                            21318 ; 708  |//! \brief
                            21319 ; 709  |//!
                            21320 ; 710  |//! \fntype Function
                            21321 ; 711  |//!
                            21322 ; 712  |//! \param[in]
                            21323 ; 713  |//!
                            21324 ; 714  |//! \return
                            21325 ; 715  |//!
                            21326 ; 716  |///////////////////////////////////////////////////////////////////////
                            21327 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21328 ; 718  |
                            21329 ; 719  |/*================================================================================================*/
                            21330 ; 720  |
                            21331 ; 721  |// Siukoon 2005-02-28
                            21332 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21333 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21334 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21335 ; 725  |#else
                            21336 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21337 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21338 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21339 ; 729  |#define WORD_PER_SECTOR             (171)
                            21340 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21341 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21342 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21343 ; 733  |
                            21344 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21345 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21346 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21347 ; 737  |
                            21348 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21349 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21350 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21351 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21352 ; 742  |
                            21353 ; 743  |/////////////////////
                            21354 ; 744  |
                            21355 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21356 ; 746  |
                            21357 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21358 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21359 ; 749  |#else
                            21360 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21361 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21362 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21363 ; 753  |
                            21364 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21365 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21366 ; 756  |
                            21367 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21368 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21369 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21370 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21371 ; 761  |#else
                            21372 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21373 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21374 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21375 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21376 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21377 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21378 ; 768  |
                            21379 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21380 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21381 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21382 ; 772  |#else
                            21383 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21384 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21385 ; 775  |
                            21386 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21387 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21388 ; 778  |
                            21389 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21390 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21391 ; 781  |
                            21392 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21393 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21394 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21395 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21396 ; 786  |#else
                            21397 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21398 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21399 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21400 ; 790  |
                            21401 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21402 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            21403 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21404 ; 794  |#else
                            21405 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21406 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21407 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21408 ; 798  |
                            21409 ; 799  |#ifdef __cplusplus
                            21410 ; 800  |}
                            21411 ; 801  |#endif
                            21412 ; 802  |
                            21413 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21414 
                            21416 
                            21417 ; 6    |#endif  // USE_PLAYLIST3
                            21418 ; 7    |
                            21419 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21420 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21421 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21422 ; 11   |#endif
                            21423 ; 12   |
                            21424 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21425 ; 14   |#define DECODER_VBRFlag         1<<1
                            21426 ; 15   |#define DECODER_PAUSED          1<<5
                            21427 ; 16   |#define DECODER_STOPPED         1<<6
                            21428 ; 17   |#define DECODER_SYNCED          1<<10
                            21429 ; 18   |#define DECODER_PLAYING         1<<12
                            21430 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21431 ; 20   |#define DECODER_SONG_INFO       1<<15
                            21432 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21433 ; 22   |#define DECODER_A_SET           1<<18
                            21434 ; 23   |#define DECODER_B_SET           1<<19
                            21435 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21436 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21437 ; 26   |
                            21438 ; 27   |#define SEEK_NONE 0
                            21439 ; 28   |#define SEEK_FFWD 1
                            21440 ; 29   |#define SEEK_RWND -1
                            21441 ; 30   |
                            21442 ; 31   |extern _X int g_iSeeking;
                            21443 ; 32   |extern _X INT g_iPlayerState;
                            21444 ; 33   |
                            21445 ; 34   |#ifdef USE_PLAYLIST3
                            21446 ; 35   |extern BOOL bSystemInit;
                            21447 ; 36   |extern uint24   g_is_SD_inserted;
                            21448 ; 37   |extern BOOL bResume;
                            21449 ; 38   |#endif  // USE_PLAYLIST3
                            21450 ; 39   |
                            21451 ; 40   |#ifdef USE_PLAYLIST3
                            21452 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21453 ; 42   |#endif  // USE_PLAYLIST3
                            21454 ; 43   |
                            21455 ; 44   |#endif
                            21456 
                            21458 
                            21459 ; 16   |#include "recorderstatemachine.h"
                            21460 
                            21462 
                            21463 ; 1    |#ifndef _RECORDER_STATE_MACHINE_H
                            21464 ; 2    |#define _RECORDER_STATE_MACHINE_H
                            21465 ; 3    |
                            21466 ; 4    |// types of encoders
                            21467 ; 5    |#define ENCODER_TYPE_ADPCM_IMA  0
                            21468 ; 6    |#define ENCODER_TYPE_PCM        1
                            21469 ; 7    |#define ENCODER_TYPE_MP3        2
                            21470 ; 8    |
                            21471 ; 9    |//These are in the EncoderCSR
                            21472 ; 10   |#define ENCODER_NO_SPACE            1<<0
                            21473 ; 11   |#define ENCODER_RAN_OUT_OF_SPACE    1<<1
                            21474 ; 12   |#define ENCODER_RECORD_ERROR        1<<2
                            21475 ; 13   |#define ENCODER_TOLD_TO_STOP        1<<3
                            21476 ; 14   |#define ENCODER_ALREADY_RECORDING   1<<4
                            21477 ; 15   |#define ENCODER_PAUSED              1<<5
                            21478 ; 16   |#define ENCODER_STOPPED             1<<6
                            21479 ; 17   |#define ENCODER_WARN_LOW_SPACE      1<<7   // Only in EncoderIsrSr, menus may read it.
                            21480 ; 18   |#define ENCODER_WARNING_SENT        1<<8
                            21481 ; 19   |#define ENCODER_RECORDING           1<<12
                            21482 ; 20   |
                            21483 ; 21   |#define ENCODERCURRENTMICROPHONEVOLUME  HW_MIXMICINVR_GN_ZERO_SETMASK 
                            21484 ; 22   |
                            21485 ; 23   |#define MIC_LEFT_SOURCE                         HW_MIXRECSELR_SL_MIC_SETMASK
                            21486 ; 24   |#define MIC_RIGHT_SOURCE                                HW_MIXRECSELR_SR_MIC_SETMASK
                            21487 ; 25   |
                            21488 ; 26   |#define LINE1_LEFT_SOURCE                       HW_MIXRECSELR_SL_LINEIN1_SETMASK
                            21489 ; 27   |#define LINE1_RIGHT_SOURCE                              HW_MIXRECSELR_SR_LINEIN1_SETMASK
                            21490 ; 28   |
                            21491 ; 29   |//define FM as line-in 1 for 100 pin package, FM or line-in2 for 144 pin package
                            21492 ; 30   |#ifdef FMTUNER_ON_LINE2_IN
                            21493 ; 31   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN2_SETMASK
                            21494 ; 32   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN2_SETMASK
                            21495 ; 33   |#else
                            21496 ; 34   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN1_SETMASK
                            21497 ; 35   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN1_SETMASK
                            21498 ; 36   |#endif
                            21499 ; 37   |
                            21500 ; 38   |// This default gain from the ADC input amp is maxed at +22.5 dB
                            21501 ; 39   |// STMP35xx family: mic recording gets max gain at this pre-ADC gain stage
                            21502 ; 40   |#define MAX_ADC_GAIN_SETMASK            (HW_MIXADCGAINR_GL_22P5_SETMASK|HW_MIXADCGAINR_GR_22P5_SETMASK)
                            21503 ; 41   |#define CURRENTADCGAIN                          MAX_ADC_GAIN_SETMASK
                            21504 ; 42   |
                            21505 ; 43   |#define DIGITALGAINFORMP3RECORD         0x80 // 3420/3560 GAIN
                            21506 ; 44   |
                            21507 ; 45   |extern int g_iEncTotalSeconds;
                            21508 ; 46   |extern int g_iEncCurrentSeconds;
                            21509 ; 47   |
                            21510 ; 48   |extern volatile int g_bEncoderLowSpace; 
                            21511 ; 49   |
                            21512 ; 50   |_reentrant int InitRecorderStateMachine(int a, int b, int *c);
                            21513 ; 51   |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                            21514 ; 52   |_reentrant int ExitRecorderStateMachine(int a, int b, int *c);
                            21515 ; 53   |
                            21516 ; 54   |#endif
                            21517 
                            21519 
                            21520 ; 17   |#include "recordsettingsmenu.h"
                            21521 
                            21523 
                            21524 ; 1    |#ifndef _RECORDSETTINGS_MENU_H
                            21525 ; 2    |#define _RECORDSETTINGS_MENU_H
                            21526 ; 3    |
                            21527 ; 4    |// menus in settings menu
                            21528 ; 5    |// defines order of selection
                            21529 ; 6    |#define RECORDSETTINGSMENU_FIRST        0
                            21530 ; 7    |#define RECORDSETTINGSMENU_SOURCE       0
                            21531 ; 8    |#define RECORDSETTINGSMENU_ENCODER      1
                            21532 ; 9    |#define RECORDSETTINGSMENU_CHANNELS     2
                            21533 ; 10   |#define RECORDSETTINGSMENU_DESTINATION  3
                            21534 ; 11   |#define RECORDSETTINGSMENU_SAMPLERATE   4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21535 ; 12   |#define RECORDSETTINGSMENU_BITRATE      5
                            21536 ; 13   |#define RECORDSETTINGSMENU_MODE         6
                            21537 ; 14   |#define RECORDSETTINGSMENU_EXIT         7
                            21538 ; 15   |#define RECORDSETTINGSMENU_LAST         7
                            21539 ; 16   |#define RECORDSETTINGSMENU_COUNT  (RECORDSETTINGSMENU_LAST+1)
                            21540 ; 17   |
                            21541 ; 18   |#define SOURCE_FIRST        0
                            21542 ; 19   |#define SOURCE_MIC          0
                            21543 ; 20   |#define SOURCE_FM               1          
                            21544 ; 21   |#define SOURCE_LINEIN       2      //Used as line-in 1 for 144 pin package
                            21545 ; 22   |#ifdef FMTUNER_ON_LINE2_IN         
                            21546 ; 23   |        #define SOURCE_LAST     SOURCE_LINEIN               
                            21547 ; 24   |#else
                            21548 ; 25   |        #define SOURCE_LAST     SOURCE_LINEIN //SOURCE_FM               //if using the 100 pin package, skip Line-In
                            21549 ; 26   |#endif
                            21550 ; 27   |  
                            21551 ; 28   |#define SOURCE_COUNT        (SOURCE_LAST+1)
                            21552 ; 29   |
                            21553 ; 30   |#define ENCODER_FIRST       0
                            21554 ; 31   |#define ENCODER_IMADPCM     0
                            21555 ; 32   |#define ENCODER_MSADPCM     1
                            21556 ; 33   |#define ENCODER_PCM         2
                            21557 ; 34   |#ifdef TEST
                            21558 ; 35   |    #ifdef MP3_ENCODE
                            21559 ; 36   |        #define ENCODER_MP3         3
                            21560 ; 37   |        #define ENCODER_ALL                     4
                            21561 ; 38   |        #define ENCODER_LAST        4
                            21562 ; 39   |    #else
                            21563 ; 40   |        #define ENCODER_MP3         (WORD)-1
                            21564 ; 41   |        #define ENCODER_LAST        3
                            21565 ; 42   |        #define ENCODER_ALL                     3
                            21566 ; 43   |    #endif
                            21567 ; 44   |#else
                            21568 ; 45   |        #ifdef MP3_ENCODE
                            21569 ; 46   |                #define ENCODER_MP3         3
                            21570 ; 47   |                #define ENCODER_LAST        3
                            21571 ; 48   |        #else
                            21572 ; 49   |                #define ENCODER_MP3         (WORD)-1
                            21573 ; 50   |                #define ENCODER_LAST        2
                            21574 ; 51   |        #endif
                            21575 ; 52   |#endif
                            21576 ; 53   |#define IMADPCM             0x11
                            21577 ; 54   |#define MSADPCM             2
                            21578 ; 55   |#define WPCM                1
                            21579 ; 56   |#define ENCODER_COUNT       (ENCODER_LAST+1)
                            21580 ; 57   |
                            21581 ; 58   |#define MODE_FIRST       0  // this number represents the # channels too
                            21582 ; 59   |#define MODE_ALBUM       0
                            21583 ; 60   |#define MODE_SONG        1
                            21584 ; 61   |#define MODE_LAST        1
                            21585 ; 62   |#define MODE_COUNT      (MODE_LAST+1)
                            21586 ; 63   |
                            21587 ; 64   |
                            21588 ; 65   |#define CHANNELS_FIRST      1  // this number represents the # channels too
                            21589 ; 66   |#define CHANNELS_MONO       1
                            21590 ; 67   |#define CHANNELS_STEREO     2
                            21591 ; 68   |#define CHANNELS_LAST       2
                            21592 ; 69   |#define CHANNELS_COUNT      (CHANNELS_LAST)
                            21593 ; 70   |
                            21594 ; 71   |#define DESTINATION_FIRST       0
                            21595 ; 72   |#define DESTINATION_INTERNAL    0
                            21596 ; 73   |#define DESTINATION_EXTERNAL    1    
                            21597 ; 74   |#ifdef TEST
                            21598 ; 75   |        #define DESTINATION_ALL         2 
                            21599 ; 76   |        #define DESTINATION_LAST        2
                            21600 ; 77   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            21601 ; 78   |#else
                            21602 ; 79   |        #define DESTINATION_LAST        1
                            21603 ; 80   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            21604 ; 81   |#endif
                            21605 ; 82   |
                            21606 ; 83   |#define SAMPLE_RATE_FIRST     0
                            21607 ; 84   |#define SAMPLE_RATE_8000HZ    0
                            21608 ; 85   |#define SAMPLE_RATE_11025HZ   1
                            21609 ; 86   |#define SAMPLE_RATE_16000HZ   2
                            21610 ; 87   |#define SAMPLE_RATE_22050HZ   3
                            21611 ; 88   |#define SAMPLE_RATE_32000HZ   4
                            21612 ; 89   |#define SAMPLE_RATE_44100HZ   5
                            21613 ; 90   |#define SAMPLE_RATE_48000HZ   6
                            21614 ; 91   |#define SAMPLE_RATE_LAST      6
                            21615 ; 92   |#define SAMPLE_RATE_COUNT     (SAMPLE_RATE_ADPCM_LAST+1)
                            21616 ; 93   |
                            21617 ; 94   |#define BITRATE_FIRST     1
                            21618 ; 95   |#define BITRATE_32000HZ   1
                            21619 ; 96   |#define BITRATE_40000HZ   2
                            21620 ; 97   |#define BITRATE_48000HZ   3
                            21621 ; 98   |#define BITRATE_56000HZ   4
                            21622 ; 99   |#define BITRATE_64000HZ   5
                            21623 ; 100  |#define BITRATE_80000HZ   6
                            21624 ; 101  |#define BITRATE_96000HZ   7
                            21625 ; 102  |#define BITRATE_112000HZ   8
                            21626 ; 103  |#define BITRATE_128000HZ   9
                            21627 ; 104  |#define BITRATE_160000HZ   10
                            21628 ; 105  |#define BITRATE_192000HZ   11
                            21629 ; 106  |#define BITRATE_224000HZ   12
                            21630 ; 107  |#define BITRATE_256000HZ   13
                            21631 ; 108  |#define BITRATE_320000HZ   14
                            21632 ; 109  |#define BITRATE_LAST      14
                            21633 ; 110  |
                            21634 ; 111  |#define  BITS_FIRST     0
                            21635 ; 112  |#define  BITS_4         0    
                            21636 ; 113  |#define  BITS_8         1
                            21637 ; 114  |#define  BITS_16        2
                            21638 ; 115  |#define  BITS_24        3
                            21639 ; 116  |#define  BITS_LAST      3
                            21640 ; 117  |#define  BITS_COUNT     (BITS_LAST +1)
                            21641 ; 118  |
                            21642 ; 119  |
                            21643 ; 120  |extern int g_ADCsource;
                            21644 ; 121  |
                            21645 ; 122  |//if you change the size of this structure, you MUST change 
                            21646 ; 123  |//the saverange macro in recordsettingsmenu.c (very bottom).
                            21647 ; 124  |struct RecorderSettings
                            21648 ; 125  |{
                            21649 ; 126  |    WORD m_Encoder;
                            21650 ; 127  |    WORD m_EncoderNo;
                            21651 ; 128  |    WORD m_iChannels;
                            21652 ; 129  |    WORD m_iDestinationDevice;
                            21653 ; 130  |    WORD m_iSampleRateInHz;
                            21654 ; 131  |    WORD m_iBitRateInKbps;
                            21655 ; 132  |        WORD m_iMode;
                            21656 ; 133  |    WORD m_ibits;
                            21657 ; 134  |};
                            21658 ; 135  |
                            21659 ; 136  |extern struct RecorderSettings g_RecorderSettings[];
                            21660 ; 137  |
                            21661 ; 138  |#endif
                            21662 
                            21664 
                            21665 ; 18   |#include "deletemenu.h"
                            21666 
                            21668 
                            21669 ; 1    |#ifndef _SYSTEM_MENU_H
                            21670 ; 2    |#define _SYSTEM_MENU_H
                            21671 ; 3    |
                            21672 ; 4    |// menus in settings menu
                            21673 ; 5    |// defines order of selection
                            21674 ; 6    |#define DELETEMENU_FIRST                0
                            21675 ; 7    |//#define MENU_DELETE_MUSIC             0
                            21676 ; 8    |//#define MENU_DELETE_MUSIC_ALL 1
                            21677 ; 9    |#define MENU_DELETE_VOICE               0
                            21678 ; 10   |#define MENU_DELETE_VOICE_ALL   1
                            21679 ; 11   |#define MENU_DELETE_EXIT                2
                            21680 ; 12   |#define DELETEMENU_LAST                 2
                            21681 ; 13   |#define DELETEMENU_COUNT        DELETEMENU_LAST+1
                            21682 ; 14   |// TOVERIFY2 ln below should be changed to 3 right?
                            21683 ; 15   |#define MENU_DELETE_MAIN                5
                            21684 ; 16   |#ifdef USE_PLAYLIST3
                            21685 ; 17   |#define MENU_DELETE_FM                  6
                            21686 ; 18   |#define MENU_DELETE_FM_ALL              7
                            21687 ; 19   |#define MENU_DELETE_LINEIN      8
                            21688 ; 20   |#define MENU_DELETE_LINEIN_ALL  9
                            21689 ; 21   |
                            21690 ; 22   |typedef enum{
                            21691 ; 23   |    VOICE_SUBMENU,
                            21692 ; 24   |    FMREC_SUBMENU,
                            21693 ; 25   |    LINEIN_SUBMENU,
                            21694 ; 26   |    MAXSUBMENU
                            21695 ; 27   |} DELVOICESUBMENU;
                            21696 ; 28   |
                            21697 ; 29   |#endif  // #ifdef USE_PLAYLIST3
                            21698 ; 30   |
                            21699 ; 31   |#ifndef NO
                            21700 ; 32   |#define NO      0
                            21701 ; 33   |#endif
                            21702 ; 34   |
                            21703 ; 35   |#ifndef YES
                            21704 ; 36   |#define YES 1
                            21705 ; 37   |#endif
                            21706 ; 38   |#endif
                            21707 
                            21709 
                            21710 ; 19   |#include "sysmem.h"
                            21711 
                            21713 
                            21714 ; 1    |//;******************************************************************************
                            21715 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            21716 ; 3    |//; File: sysmem.h
                            21717 ; 4    |//; ST System Memory Externs
                            21718 ; 5    |//;******************************************************************************
                            21719 ; 6    |
                            21720 ; 7    |#ifndef SYSMEM_XREF_C
                            21721 ; 8    |#define SYSMEM_XREF_C
                            21722 ; 9    |
                            21723 ; 10   |// Variables in X
                            21724 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            21725 ; 12   |extern unsigned int _X g_wDecoderSR;
                            21726 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            21727 ; 14   |extern unsigned int _X g_wEncoderSR;
                            21728 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            21729 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            21730 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            21731 ; 18   |extern unsigned int _X g_wSysError;
                            21732 ; 19   |#ifdef TRACEBUF_EN
                            21733 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            21734 ; 21   |extern unsigned int _X g_wTracePointer;
                            21735 ; 22   |#endif
                            21736 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            21737 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            21738 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            21739 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            21740 ; 27   |extern unsigned int _X g_wEncModuleState;
                            21741 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            21742 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA file navigation
                            21743 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file position play-through indicator
                            21744 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until confirmed we can use g_wSongByteTotalConsumedHigh/Low
                            21745 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            21746 ; 33   |
                            21747 ; 34   |// Variables in Y
                            21748 ; 35   |extern int          _Y g_VolumeBias;
                            21749 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            21750 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            21751 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            21752 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            21753 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            21754 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            21755 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            21756 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            21757 ; 44   |extern unsigned int _Y g_iSongType;
                            21758 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            21759 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            21760 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            21761 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            21762 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            21763 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            21764 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            21765 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            21766 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            21767 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            21768 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            21769 ; 56   |
                            21770 ; 57   |#endif  // SYSMEM_XREF_C
                            21771 
                            21773 
                            21774 ; 20   |#include "playerlib.h"
                            21775 
                            21777 
                            21778 ; 1    |#ifndef _PLAYERLIB_H
                            21779 ; 2    |#define _PLAYERLIB_H
                            21780 ; 3    |
                            21781 ; 4    |#include "types.h"
                            21782 
                            21784 
                            21785 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21786 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21787 ; 3    |//
                            21788 ; 4    |// Filename: types.h
                            21789 ; 5    |// Description: Standard data types
                            21790 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21791 ; 7    |
                            21792 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21793 ; 9    |#define _TYPES_H
                            21794 ; 10   |
                            21795 ; 11   |// TODO:  move this outta here!
                            21796 ; 12   |#if !defined(NOERROR)
                            21797 ; 13   |#define NOERROR 0
                            21798 ; 14   |#define SUCCESS 0
                            21799 ; 15   |#endif 
                            21800 ; 16   |#if !defined(SUCCESS)
                            21801 ; 17   |#define SUCCESS  0
                            21802 ; 18   |#endif
                            21803 ; 19   |#if !defined(ERROR)
                            21804 ; 20   |#define ERROR   -1
                            21805 ; 21   |#endif
                            21806 ; 22   |#if !defined(FALSE)
                            21807 ; 23   |#define FALSE 0
                            21808 ; 24   |#endif
                            21809 ; 25   |#if !defined(TRUE)
                            21810 ; 26   |#define TRUE  1
                            21811 ; 27   |#endif
                            21812 ; 28   |
                            21813 ; 29   |#if !defined(NULL)
                            21814 ; 30   |#define NULL 0
                            21815 ; 31   |#endif
                            21816 ; 32   |
                            21817 ; 33   |#define MAX_INT     0x7FFFFF
                            21818 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21819 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21820 ; 36   |#define MAX_ULONG   (-1) 
                            21821 ; 37   |
                            21822 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21823 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21824 ; 40   |
                            21825 ; 41   |
                            21826 ; 42   |#define BYTE    unsigned char       // btVarName
                            21827 ; 43   |#define CHAR    signed char         // cVarName
                            21828 ; 44   |#define USHORT  unsigned short      // usVarName
                            21829 ; 45   |#define SHORT   unsigned short      // sVarName
                            21830 ; 46   |#define WORD    unsigned int        // wVarName
                            21831 ; 47   |#define INT     signed int          // iVarName
                            21832 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21833 ; 49   |#define LONG    signed long         // lVarName
                            21834 ; 50   |#define BOOL    unsigned int        // bVarName
                            21835 ; 51   |#define FRACT   _fract              // frVarName
                            21836 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21837 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21838 ; 54   |#define FLOAT   float               // fVarName
                            21839 ; 55   |#define DBL     double              // dVarName
                            21840 ; 56   |#define ENUM    enum                // eVarName
                            21841 ; 57   |#define CMX     _complex            // cmxVarName
                            21842 ; 58   |typedef WORD UCS3;                   // 
                            21843 ; 59   |
                            21844 ; 60   |#define UINT16  unsigned short
                            21845 ; 61   |#define UINT8   unsigned char   
                            21846 ; 62   |#define UINT32  unsigned long
                            21847 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21848 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21849 ; 65   |#define WCHAR   UINT16
                            21850 ; 66   |
                            21851 ; 67   |//UINT128 is 16 bytes or 6 words
                            21852 ; 68   |typedef struct UINT128_3500 {   
                            21853 ; 69   |    int val[6];     
                            21854 ; 70   |} UINT128_3500;
                            21855 ; 71   |
                            21856 ; 72   |#define UINT128   UINT128_3500
                            21857 ; 73   |
                            21858 ; 74   |// Little endian word packed byte strings:   
                            21859 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21860 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21861 ; 77   |// Little endian word packed byte strings:   
                            21862 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21863 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21864 ; 80   |
                            21865 ; 81   |// Declare Memory Spaces To Use When Coding
                            21866 ; 82   |// A. Sector Buffers
                            21867 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21868 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21869 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21870 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21871 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21872 ; 88   |// B. Media DDI Memory
                            21873 ; 89   |#define MEDIA_DDI_MEM _Y
                            21874 ; 90   |
                            21875 ; 91   |
                            21876 ; 92   |
                            21877 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21878 ; 94   |// Examples of circular pointers:
                            21879 ; 95   |//    INT CIRC cpiVarName
                            21880 ; 96   |//    DWORD CIRC cpdwVarName
                            21881 ; 97   |
                            21882 ; 98   |#define RETCODE INT                 // rcVarName
                            21883 ; 99   |
                            21884 ; 100  |// generic bitfield structure
                            21885 ; 101  |struct Bitfield {
                            21886 ; 102  |    unsigned int B0  :1;
                            21887 ; 103  |    unsigned int B1  :1;
                            21888 ; 104  |    unsigned int B2  :1;
                            21889 ; 105  |    unsigned int B3  :1;
                            21890 ; 106  |    unsigned int B4  :1;
                            21891 ; 107  |    unsigned int B5  :1;
                            21892 ; 108  |    unsigned int B6  :1;
                            21893 ; 109  |    unsigned int B7  :1;
                            21894 ; 110  |    unsigned int B8  :1;
                            21895 ; 111  |    unsigned int B9  :1;
                            21896 ; 112  |    unsigned int B10 :1;
                            21897 ; 113  |    unsigned int B11 :1;
                            21898 ; 114  |    unsigned int B12 :1;
                            21899 ; 115  |    unsigned int B13 :1;
                            21900 ; 116  |    unsigned int B14 :1;
                            21901 ; 117  |    unsigned int B15 :1;
                            21902 ; 118  |    unsigned int B16 :1;
                            21903 ; 119  |    unsigned int B17 :1;
                            21904 ; 120  |    unsigned int B18 :1;
                            21905 ; 121  |    unsigned int B19 :1;
                            21906 ; 122  |    unsigned int B20 :1;
                            21907 ; 123  |    unsigned int B21 :1;
                            21908 ; 124  |    unsigned int B22 :1;
                            21909 ; 125  |    unsigned int B23 :1;
                            21910 ; 126  |};
                            21911 ; 127  |
                            21912 ; 128  |union BitInt {
                            21913 ; 129  |        struct Bitfield B;
                            21914 ; 130  |        int        I;
                            21915 ; 131  |};
                            21916 ; 132  |
                            21917 ; 133  |#define MAX_MSG_LENGTH 10
                            21918 ; 134  |struct CMessage
                            21919 ; 135  |{
                            21920 ; 136  |        unsigned int m_uLength;
                            21921 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21922 ; 138  |};
                            21923 ; 139  |
                            21924 ; 140  |typedef struct {
                            21925 ; 141  |    WORD m_wLength;
                            21926 ; 142  |    WORD m_wMessage;
                            21927 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21928 ; 144  |} Message;
                            21929 ; 145  |
                            21930 ; 146  |struct MessageQueueDescriptor
                            21931 ; 147  |{
                            21932 ; 148  |        int *m_pBase;
                            21933 ; 149  |        int m_iModulo;
                            21934 ; 150  |        int m_iSize;
                            21935 ; 151  |        int *m_pHead;
                            21936 ; 152  |        int *m_pTail;
                            21937 ; 153  |};
                            21938 ; 154  |
                            21939 ; 155  |struct ModuleEntry
                            21940 ; 156  |{
                            21941 ; 157  |    int m_iSignaledEventMask;
                            21942 ; 158  |    int m_iWaitEventMask;
                            21943 ; 159  |    int m_iResourceOfCode;
                            21944 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21945 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            21946 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21947 ; 163  |    int m_uTimeOutHigh;
                            21948 ; 164  |    int m_uTimeOutLow;
                            21949 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21950 ; 166  |};
                            21951 ; 167  |
                            21952 ; 168  |union WaitMask{
                            21953 ; 169  |    struct B{
                            21954 ; 170  |        unsigned int m_bNone     :1;
                            21955 ; 171  |        unsigned int m_bMessage  :1;
                            21956 ; 172  |        unsigned int m_bTimer    :1;
                            21957 ; 173  |        unsigned int m_bButton   :1;
                            21958 ; 174  |    } B;
                            21959 ; 175  |    int I;
                            21960 ; 176  |} ;
                            21961 ; 177  |
                            21962 ; 178  |
                            21963 ; 179  |struct Button {
                            21964 ; 180  |        WORD wButtonEvent;
                            21965 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21966 ; 182  |};
                            21967 ; 183  |
                            21968 ; 184  |struct Message {
                            21969 ; 185  |        WORD wMsgLength;
                            21970 ; 186  |        WORD wMsgCommand;
                            21971 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21972 ; 188  |};
                            21973 ; 189  |
                            21974 ; 190  |union EventTypes {
                            21975 ; 191  |        struct CMessage msg;
                            21976 ; 192  |        struct Button Button ;
                            21977 ; 193  |        struct Message Message;
                            21978 ; 194  |};
                            21979 ; 195  |
                            21980 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21981 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21982 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21983 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21984 ; 200  |
                            21985 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21986 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21987 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21988 ; 204  |
                            21989 ; 205  |#if DEBUG
                            21990 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21991 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21992 ; 208  |#else 
                            21993 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            21994 ; 210  |#define DebugBuildAssert(x)    
                            21995 ; 211  |#endif
                            21996 ; 212  |
                            21997 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21998 ; 214  |//  #pragma asm
                            21999 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22000 ; 216  |//  #pragma endasm
                            22001 ; 217  |
                            22002 ; 218  |
                            22003 ; 219  |#ifdef COLOR_262K
                            22004 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            22005 ; 221  |#elif defined(COLOR_65K)
                            22006 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            22007 ; 223  |#else
                            22008 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            22009 ; 225  |#endif
                            22010 ; 226  |    
                            22011 ; 227  |#endif // #ifndef _TYPES_H
                            22012 
                            22014 
                            22015 ; 5    |#include "playlist.h"
                            22016 
                            22018 
                            22019 ; 1    |#ifndef PLAYLIST_H
                            22020 ; 2    |#define PLAYLIST_H
                            22021 ; 3    |
                            22022 ; 4    |#include "types.h"
                            22023 
                            22025 
                            22026 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22027 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22028 ; 3    |//
                            22029 ; 4    |// Filename: types.h
                            22030 ; 5    |// Description: Standard data types
                            22031 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22032 ; 7    |
                            22033 ; 8    |#ifndef _TYPES_H
                            22034 ; 9    |#define _TYPES_H
                            22035 ; 10   |
                            22036 ; 11   |// TODO:  move this outta here!
                            22037 ; 12   |#if !defined(NOERROR)
                            22038 ; 13   |#define NOERROR 0
                            22039 ; 14   |#define SUCCESS 0
                            22040 ; 15   |#endif 
                            22041 ; 16   |#if !defined(SUCCESS)
                            22042 ; 17   |#define SUCCESS  0
                            22043 ; 18   |#endif
                            22044 ; 19   |#if !defined(ERROR)
                            22045 ; 20   |#define ERROR   -1
                            22046 ; 21   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22047 ; 22   |#if !defined(FALSE)
                            22048 ; 23   |#define FALSE 0
                            22049 ; 24   |#endif
                            22050 ; 25   |#if !defined(TRUE)
                            22051 ; 26   |#define TRUE  1
                            22052 ; 27   |#endif
                            22053 ; 28   |
                            22054 ; 29   |#if !defined(NULL)
                            22055 ; 30   |#define NULL 0
                            22056 ; 31   |#endif
                            22057 ; 32   |
                            22058 ; 33   |#define MAX_INT     0x7FFFFF
                            22059 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22060 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22061 ; 36   |#define MAX_ULONG   (-1) 
                            22062 ; 37   |
                            22063 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22064 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22065 ; 40   |
                            22066 ; 41   |
                            22067 ; 42   |#define BYTE    unsigned char       // btVarName
                            22068 ; 43   |#define CHAR    signed char         // cVarName
                            22069 ; 44   |#define USHORT  unsigned short      // usVarName
                            22070 ; 45   |#define SHORT   unsigned short      // sVarName
                            22071 ; 46   |#define WORD    unsigned int        // wVarName
                            22072 ; 47   |#define INT     signed int          // iVarName
                            22073 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22074 ; 49   |#define LONG    signed long         // lVarName
                            22075 ; 50   |#define BOOL    unsigned int        // bVarName
                            22076 ; 51   |#define FRACT   _fract              // frVarName
                            22077 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22078 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22079 ; 54   |#define FLOAT   float               // fVarName
                            22080 ; 55   |#define DBL     double              // dVarName
                            22081 ; 56   |#define ENUM    enum                // eVarName
                            22082 ; 57   |#define CMX     _complex            // cmxVarName
                            22083 ; 58   |typedef WORD UCS3;                   // 
                            22084 ; 59   |
                            22085 ; 60   |#define UINT16  unsigned short
                            22086 ; 61   |#define UINT8   unsigned char   
                            22087 ; 62   |#define UINT32  unsigned long
                            22088 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22089 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22090 ; 65   |#define WCHAR   UINT16
                            22091 ; 66   |
                            22092 ; 67   |//UINT128 is 16 bytes or 6 words
                            22093 ; 68   |typedef struct UINT128_3500 {   
                            22094 ; 69   |    int val[6];     
                            22095 ; 70   |} UINT128_3500;
                            22096 ; 71   |
                            22097 ; 72   |#define UINT128   UINT128_3500
                            22098 ; 73   |
                            22099 ; 74   |// Little endian word packed byte strings:   
                            22100 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22101 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22102 ; 77   |// Little endian word packed byte strings:   
                            22103 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22104 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22105 ; 80   |
                            22106 ; 81   |// Declare Memory Spaces To Use When Coding
                            22107 ; 82   |// A. Sector Buffers
                            22108 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22109 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22110 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22111 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22112 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22113 ; 88   |// B. Media DDI Memory
                            22114 ; 89   |#define MEDIA_DDI_MEM _Y
                            22115 ; 90   |
                            22116 ; 91   |
                            22117 ; 92   |
                            22118 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22119 ; 94   |// Examples of circular pointers:
                            22120 ; 95   |//    INT CIRC cpiVarName
                            22121 ; 96   |//    DWORD CIRC cpdwVarName
                            22122 ; 97   |
                            22123 ; 98   |#define RETCODE INT                 // rcVarName
                            22124 ; 99   |
                            22125 ; 100  |// generic bitfield structure
                            22126 ; 101  |struct Bitfield {
                            22127 ; 102  |    unsigned int B0  :1;
                            22128 ; 103  |    unsigned int B1  :1;
                            22129 ; 104  |    unsigned int B2  :1;
                            22130 ; 105  |    unsigned int B3  :1;
                            22131 ; 106  |    unsigned int B4  :1;
                            22132 ; 107  |    unsigned int B5  :1;
                            22133 ; 108  |    unsigned int B6  :1;
                            22134 ; 109  |    unsigned int B7  :1;
                            22135 ; 110  |    unsigned int B8  :1;
                            22136 ; 111  |    unsigned int B9  :1;
                            22137 ; 112  |    unsigned int B10 :1;
                            22138 ; 113  |    unsigned int B11 :1;
                            22139 ; 114  |    unsigned int B12 :1;
                            22140 ; 115  |    unsigned int B13 :1;
                            22141 ; 116  |    unsigned int B14 :1;
                            22142 ; 117  |    unsigned int B15 :1;
                            22143 ; 118  |    unsigned int B16 :1;
                            22144 ; 119  |    unsigned int B17 :1;
                            22145 ; 120  |    unsigned int B18 :1;
                            22146 ; 121  |    unsigned int B19 :1;
                            22147 ; 122  |    unsigned int B20 :1;
                            22148 ; 123  |    unsigned int B21 :1;
                            22149 ; 124  |    unsigned int B22 :1;
                            22150 ; 125  |    unsigned int B23 :1;
                            22151 ; 126  |};
                            22152 ; 127  |
                            22153 ; 128  |union BitInt {
                            22154 ; 129  |        struct Bitfield B;
                            22155 ; 130  |        int        I;
                            22156 ; 131  |};
                            22157 ; 132  |
                            22158 ; 133  |#define MAX_MSG_LENGTH 10
                            22159 ; 134  |struct CMessage
                            22160 ; 135  |{
                            22161 ; 136  |        unsigned int m_uLength;
                            22162 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22163 ; 138  |};
                            22164 ; 139  |
                            22165 ; 140  |typedef struct {
                            22166 ; 141  |    WORD m_wLength;
                            22167 ; 142  |    WORD m_wMessage;
                            22168 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22169 ; 144  |} Message;
                            22170 ; 145  |
                            22171 ; 146  |struct MessageQueueDescriptor
                            22172 ; 147  |{
                            22173 ; 148  |        int *m_pBase;
                            22174 ; 149  |        int m_iModulo;
                            22175 ; 150  |        int m_iSize;
                            22176 ; 151  |        int *m_pHead;
                            22177 ; 152  |        int *m_pTail;
                            22178 ; 153  |};
                            22179 ; 154  |
                            22180 ; 155  |struct ModuleEntry
                            22181 ; 156  |{
                            22182 ; 157  |    int m_iSignaledEventMask;
                            22183 ; 158  |    int m_iWaitEventMask;
                            22184 ; 159  |    int m_iResourceOfCode;
                            22185 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22186 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            22187 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22188 ; 163  |    int m_uTimeOutHigh;
                            22189 ; 164  |    int m_uTimeOutLow;
                            22190 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22191 ; 166  |};
                            22192 ; 167  |
                            22193 ; 168  |union WaitMask{
                            22194 ; 169  |    struct B{
                            22195 ; 170  |        unsigned int m_bNone     :1;
                            22196 ; 171  |        unsigned int m_bMessage  :1;
                            22197 ; 172  |        unsigned int m_bTimer    :1;
                            22198 ; 173  |        unsigned int m_bButton   :1;
                            22199 ; 174  |    } B;
                            22200 ; 175  |    int I;
                            22201 ; 176  |} ;
                            22202 ; 177  |
                            22203 ; 178  |
                            22204 ; 179  |struct Button {
                            22205 ; 180  |        WORD wButtonEvent;
                            22206 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22207 ; 182  |};
                            22208 ; 183  |
                            22209 ; 184  |struct Message {
                            22210 ; 185  |        WORD wMsgLength;
                            22211 ; 186  |        WORD wMsgCommand;
                            22212 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22213 ; 188  |};
                            22214 ; 189  |
                            22215 ; 190  |union EventTypes {
                            22216 ; 191  |        struct CMessage msg;
                            22217 ; 192  |        struct Button Button ;
                            22218 ; 193  |        struct Message Message;
                            22219 ; 194  |};
                            22220 ; 195  |
                            22221 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22222 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22223 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22224 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22225 ; 200  |
                            22226 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22227 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22228 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22229 ; 204  |
                            22230 ; 205  |#if DEBUG
                            22231 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22232 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22233 ; 208  |#else 
                            22234 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            22235 ; 210  |#define DebugBuildAssert(x)    
                            22236 ; 211  |#endif
                            22237 ; 212  |
                            22238 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22239 ; 214  |//  #pragma asm
                            22240 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22241 ; 216  |//  #pragma endasm
                            22242 ; 217  |
                            22243 ; 218  |
                            22244 ; 219  |#ifdef COLOR_262K
                            22245 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            22246 ; 221  |#elif defined(COLOR_65K)
                            22247 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            22248 ; 223  |#else
                            22249 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            22250 ; 225  |#endif
                            22251 ; 226  |    
                            22252 ; 227  |#endif // #ifndef _TYPES_H
                            22253 
                            22255 
                            22256 ; 5    |
                            22257 ; 6    |typedef struct {
                            22258 ; 7    |    WORD    m_wTrack;                       
                            22259 ; 8    |    WORD    m_wDeviceID;
                            22260 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            22261 ; 10   |    _packed BYTE *m_pFilename;
                            22262 ; 11   |} SONGFILEINFO;
                            22263 ; 12   |
                            22264 ; 13   |#define PLAYLIST_SUCCESS                                0
                            22265 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            22266 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            22267 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            22268 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            22269 ; 18   |#define PLAYLIST_REBUILD                5
                            22270 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always be the same as the last RETCODE
                            22271 ; 20   |
                            22272 ; 21   |
                            22273 ; 22   |#ifdef  USE_PLAYLIST1
                            22274 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            22275 ; 24   |#endif
                            22276 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is actually typdef WORD
                            22277 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            22278 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            22279 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            22280 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            22281 ; 30   |#ifdef USE_PLAYLIST1
                            22282 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            22283 ; 32   |#endif
                            22284 ; 33   |
                            22285 ; 34   |#endif 
                            22286 
                            22288 
                            22289 ; 6    |
                            22290 ; 7    |#define DECODER_STATE_STOP          0
                            22291 ; 8    |#define DECODER_STATE_PLAY          1
                            22292 ; 9    |#define DECODER_STATE_PAUSE         2
                            22293 ; 10   |#define DECODER_STATE_TOGGLE    4
                            22294 ; 11   |
                            22295 ; 12   |#define PLAYERLIB_SUCCESS       0
                            22296 ; 13   |#define PLAYERLIB_BAD_FILE      1
                            22297 ; 14   |#define PLAYERLIB_ERROR         2
                            22298 ; 15   |#define PLAYERLIB_END_OF_LIST   3
                            22299 ; 16   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22300 ; 17   |//These are in the DecoderSR/DecoderCSR
                            22301 ; 18   |#define DECODER_PAUSED          1<<5
                            22302 ; 19   |#define DECODER_STOPPED         1<<6
                            22303 ; 20   |#define DECODER_SYNCED          1<<10
                            22304 ; 21   |#define DECODER_PLAYING         1<<12
                            22305 ; 22   |#define DECODER_SONG_INFO       1<<15
                            22306 ; 23   |#define DECODER_FILE_IS_OPEN    1<<16
                            22307 ; 24   |#define DECODER_A_SET           1<<18
                            22308 ; 25   |#define DECODER_B_SET           1<<19
                            22309 ; 26   |#define DECODER_BAD_FILE        1<<21
                            22310 ; 27   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            22311 ; 28   |
                            22312 ; 29   |//PrevSong Message Parameters
                            22313 ; 30   |#define PREVSONG_STOP        0             //PrevSong + Stopped
                            22314 ; 31   |#define PREVSONG_PLAY        1<<0          //PrevSong + Play
                            22315 ; 32   |#define PREVSONG_RWND        1<<1          //PrevSong + Rwnd
                            22316 ; 33   |//NextSong Message Parameters
                            22317 ; 34   |#define NEXTSONG_STOP        0             //NextSong + Stopped
                            22318 ; 35   |#define NEXTSONG_PLAY_EOF    1             //NextSong + Play + EOF reached
                            22319 ; 36   |#define NEXTSONG_PLAY_BUTTON 3             //NextSong + Play + BUTTON pressed
                            22320 ; 37   |#define NEXTSONG_FFWD        4             //NextSong + Ffwd
                            22321 ; 38   |#define NEXTSONG_DELETE_MENU 5             //NextSong via delete menu
                            22322 ; 39   |//CurrentSong Message Parameters
                            22323 ; 40   |#define CURRENTSONG_DELETE_MENU 1          //CurrentSong via delete menu
                            22324 ; 41   |
                            22325 ; 42   |#ifdef USE_PLAYLIST3
                            22326 ; 43   |extern DWORD    g_CurrentSongFastkey;
                            22327 ; 44   |#endif  // USE_PLAYLIST3
                            22328 ; 45   |
                            22329 ; 46   |#ifdef USE_PLAYLIST5
                            22330 ; 47   |extern long g_CurrentFastKey;
                            22331 ; 48   |#endif //USE_PLAYLIST5
                            22332 ; 49   |RETCODE _reentrant PlayerLib_SetState (int iState,int bWait,int*);  
                            22333 ; 50   |RETCODE _reentrant PlayerLib_FastForward (int bPlayDuring,int,int*);
                            22334 ; 51   |RETCODE _reentrant PlayerLib_Rewind(int bPlayDuring,int,int*);
                            22335 ; 52   |RETCODE _reentrant PlayerLib_SetSongName(int bStartPlaying, int, SONGFILEINFO*);
                            22336 
                            22345 
                            22346 ; 53   |RETCODE _reentrant PlayerLib_GetCurrentSong(WORD wMode,int ignored1,int*ignored2);
                            22347 ; 54   |RETCODE _reentrant PlayerLib_SkipToNextSong(WORD,WORD,int*);
                            22348 ; 55   |RETCODE _reentrant PlayerLib_SkipToPreviousSong(WORD,WORD,int*);
                            22349 ; 56   |RETCODE _reentrant PlayerLib_EnablePlaylist(int bTrueFalse,int,int*);  
                            22350 ; 57   |RETCODE _reentrant PlayerLib_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            22351 ; 58   |DWORD _reentrant PlayerLib_GetSongPosition(void);
                            22352 ; 59   |RETCODE _reentrant PlayerLib_SetSongPosition(DWORD dwSongPos);
                            22353 ; 60   |////////////////////Bookmarking functions///////////////////////////////
                            22354 ; 61   |RETCODE _reentrant PlayerLib_ResetBookmark(int iCurrentPlayset, int ignored, int* pPtr);
                            22355 ; 62   |RETCODE _reentrant PlayerLib_SetBookmark(int iCurrentPlayset, int iTracknum,int* pPtr);
                            22356 ; 63   |RETCODE _reentrant PlayerLib_GotoTrack(int iTracknum, int ignored, int* ptr);
                            22357 ; 64   |RETCODE _reentrant PlayerLib_GetBookmarkSongInfo(int iCurrentPlayset, int ignored2, int* pPtr);
                            22358 ; 65   |#ifdef USE_PLAYLIST3
                            22359 ; 66   |RETCODE _reentrant PlayerLib_GetCurrentSong_ML(WORD wMode,int ignored1,int*ignored2);
                            22360 ; 67   |#endif // #ifdef USE_PLAYLIST3
                            22361 ; 68   |
                            22362 ; 69   |#endif 
                            22363 
                            22365 
                            22366 ; 21   |#include "hwequ.h"
                            22367 
                            22369 
                            22370 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22371 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            22372 ; 3    |//  File        : hwequ.inc
                            22373 ; 4    |//  Description : STMP Hardware Constants
                            22374 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22375 ; 6    |
                            22376 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            22377 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            22378 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            22379 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            22380 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            22381 ; 12   |
                            22382 ; 13   |#if (!defined(HWEQU_INC))
                            22383 ; 14   |#define HWEQU_INC 1
                            22384 ; 15   |
                            22385 ; 16   |#include "types.h"
                            22386 ; 17   |#include "regsclkctrl.h"
                            22387 ; 18   |#include "regscore.h"
                            22388 ; 19   |#include "regscodec.h"
                            22389 ; 20   |#include "regsdcdc.h"
                            22390 ; 21   |#include "regsemc.h"
                            22391 ; 22   |#include "regsgpio.h"
                            22392 ; 23   |#include "regsi2c.h"
                            22393 ; 24   |#include "regsi2s.h"
                            22394 ; 25   |#include "regsicoll.h"
                            22395 ; 26   |#include "regslradc.h"
                            22396 ; 27   |#include "regspwm.h"
                            22397 ; 28   |#include "regsrevision.h"
                            22398 ; 29   |#include "regsrtc.h"
                            22399 ; 30   |#include "regsspare.h"
                            22400 ; 31   |#include "regsspi.h"
                            22401 ; 32   |#include "regsswizzle.h"
                            22402 ; 33   |#include "regssdram.h"
                            22403 ; 34   |#include "regstb.h"
                            22404 ; 35   |#include "regstimer.h"
                            22405 ; 36   |#include "regsusb20.h"
                            22406 ; 37   |#include "regsusb20phy.h"
                            22407 ; 38   |
                            22408 ; 39   |
                            22409 ; 40   |#endif // if (!@def(hwequ))
                            22410 ; 41   |
                            22411 
                            22413 
                            22414 ; 22   |#include "stringlib.h"
                            22415 
                            22417 
                            22418 ; 1    |#ifndef STRINGLIB_H
                            22419 ; 2    |#define STRINGLIB_H
                            22420 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            22421 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            22422 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCount);
                            22423 ; 6    |
                            22424 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            22425 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            22426 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            22427 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            22428 ; 11   |
                            22429 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            22430 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            22431 ; 14   |
                            22432 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            22433 ; 16   |
                            22434 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSrc, int iCount);
                            22435 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSrc);
                            22436 ; 19   |
                            22437 ; 20   |
                            22438 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int iCount);
                            22439 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            22440 ; 23   |
                            22441 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int iCount);
                            22442 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            22443 ; 26   |
                            22444 ; 27   |
                            22445 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            22446 ; 29   |
                            22447 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            22448 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            22449 ; 32   |
                            22450 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            22451 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22452 ; 35   |
                            22453 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            22454 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22455 ; 38   |
                            22456 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            22457 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22458 ; 41   |
                            22459 ; 42   |#endif
                            22460 
                            22462 
                            22463 ; 23   |#include "persist_bits.h"
                            22464 
                            22466 
                            22467 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            22468 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2005
                            22469 ; 3    |//;
                            22470 ; 4    |//; Filename:    persist_bits.h
                            22471 ; 5    |//; Description: General purpose interface to Persistent Bits
                            22472 ; 6    |//;              Persistent bits are mapped to more generic bits in regsrtc.inc.
                            22473 ; 7    |//;///////////////////////////////////////////////////////////////////////////////
                            22474 ; 8    |
                            22475 ; 9    |#ifndef _PERSIST_BITS_H
                            22476 ; 10   |#define _PERSIST_BITS_H
                            22477 ; 11   |
                            22478 ; 12   |#include "regsrtc.h"
                            22479 
                            22481 
                            22482 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22483 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22484 ; 3    |// Filename: regsrtc.inc
                            22485 ; 4    |// Description: Register definitions for RTC interface
                            22486 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22487 ; 6    |// The following naming conventions are followed in this file.
                            22488 ; 7    |// All registers are named using the format...
                            22489 ; 8    |//     HW_<module>_<regname>
                            22490 ; 9    |// where <module> is the module name which can be any of the following...
                            22491 ; 10   |//     USB20
                            22492 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            22493 ; 12   |// module name includes a number starting from 0 for the first instance of
                            22494 ; 13   |// that module)
                            22495 ; 14   |// <regname> is the specific register within that module
                            22496 ; 15   |// We also define the following...
                            22497 ; 16   |//     HW_<module>_<regname>_BITPOS
                            22498 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            22499 ; 18   |//     HW_<module>_<regname>_SETMASK
                            22500 ; 19   |// which does something else, and
                            22501 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            22502 ; 21   |// which does something else.
                            22503 ; 22   |// Other rules
                            22504 ; 23   |//     All caps
                            22505 ; 24   |//     Numeric identifiers start at 0
                            22506 ; 25   |#if !(defined(regsrtcinc))
                            22507 ; 26   |#define regsrtcinc 1
                            22508 ; 27   |
                            22509 ; 28   |#include "types.h"
                            22510 ; 29   |
                            22511 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            22512 ; 31   |
                            22513 ; 32   |//   RTC STMP Registers 
                            22514 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            22515 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            22516 ; 35   |
                            22517 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            22518 ; 37   |
                            22519 ; 38   |
                            22520 ; 39   |
                            22521 ; 40   |
                            22522 ; 41   |
                            22523 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            22524 ; 43   |
                            22525 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            22526 ; 45   |
                            22527 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            22528 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            22529 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            22530 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            22531 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            22532 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            22533 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            22534 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            22535 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            22536 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            22537 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            22538 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            22539 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            22540 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            22541 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            22542 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            22543 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            22544 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            22545 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            22546 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            22547 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            22548 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            22549 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            22550 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            22551 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            22552 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            22553 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            22554 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            22555 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            22556 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            22557 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            22558 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            22559 ; 78   |
                            22560 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            22561 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            22562 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            22563 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            22564 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            22565 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22566 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            22567 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            22568 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            22569 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            22570 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            22571 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            22572 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            22573 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            22574 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            22575 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            22576 ; 95   |
                            22577 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            22578 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            22579 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            22580 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            22581 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            22582 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            22583 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            22584 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            22585 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            22586 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            22587 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            22588 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            22589 ; 108  |
                            22590 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            22591 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            22592 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            22593 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            22594 ; 113  |
                            22595 ; 114  |
                            22596 ; 115  |typedef union               
                            22597 ; 116  |{
                            22598 ; 117  |    struct {
                            22599 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            22600 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            22601 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            22602 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            22603 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            22604 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            22605 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            22606 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            22607 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            22608 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            22609 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            22610 ; 129  |    } B;
                            22611 ; 130  |    int I;
                            22612 ; 131  |    unsigned int U;
                            22613 ; 132  |} rtc_csr_type;
                            22614 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            22615 ; 134  |
                            22616 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            22617 ; 136  |
                            22618 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            22619 ; 138  |
                            22620 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            22621 ; 140  |
                            22622 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            22623 ; 142  |
                            22624 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            22625 ; 144  |
                            22626 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            22627 ; 146  |
                            22628 ; 147  |typedef union               
                            22629 ; 148  |{
                            22630 ; 149  |    struct {
                            22631 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            22632 ; 151  |    } B;
                            22633 ; 152  |    int I;
                            22634 ; 153  |    unsigned int U;
                            22635 ; 154  |} rtc_mseconds0_type;
                            22636 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            22637 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            22638 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            22639 ; 158  |
                            22640 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            22641 ; 160  |
                            22642 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            22643 ; 162  |
                            22644 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            22645 ; 164  |
                            22646 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            22647 ; 166  |
                            22648 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            22649 ; 168  |
                            22650 ; 169  |typedef union               
                            22651 ; 170  |{
                            22652 ; 171  |    struct {
                            22653 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            22654 ; 173  |    } B;
                            22655 ; 174  |    int I;
                            22656 ; 175  |    unsigned int U;
                            22657 ; 176  |} rtc_mseconds1_type;
                            22658 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            22659 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            22660 ; 179  |
                            22661 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            22662 ; 181  |#define HW_RTC_UP_OFFSET 2
                            22663 ; 182  |
                            22664 ; 183  |
                            22665 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            22666 ; 185  |
                            22667 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            22668 ; 187  |
                            22669 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            22670 ; 189  |
                            22671 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            22672 ; 191  |
                            22673 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            22674 ; 193  |
                            22675 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            22676 ; 195  |
                            22677 ; 196  |typedef union               
                            22678 ; 197  |{
                            22679 ; 198  |    struct {
                            22680 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            22681 ; 200  |    } B;
                            22682 ; 201  |    int I;
                            22683 ; 202  |    unsigned int U;
                            22684 ; 203  |} rtc_watchdog_type;
                            22685 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            22686 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            22687 ; 206  |
                            22688 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            22689 ; 208  |
                            22690 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            22691 ; 210  |
                            22692 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            22693 ; 212  |
                            22694 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            22695 ; 214  |
                            22696 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            22697 ; 216  |
                            22698 ; 217  |typedef union               
                            22699 ; 218  |{
                            22700 ; 219  |    struct {
                            22701 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            22702 ; 221  |    } B;
                            22703 ; 222  |    int I;
                            22704 ; 223  |    unsigned int U;
                            22705 ; 224  |} rtc_alarm0_type;
                            22706 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            22707 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            22708 ; 227  |
                            22709 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            22710 ; 229  |
                            22711 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            22712 ; 231  |
                            22713 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            22714 ; 233  |
                            22715 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            22716 ; 235  |
                            22717 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            22718 ; 237  |
                            22719 ; 238  |typedef union               
                            22720 ; 239  |{
                            22721 ; 240  |    struct {
                            22722 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            22723 ; 242  |    } B;
                            22724 ; 243  |    int I;
                            22725 ; 244  |    unsigned int U;
                            22726 ; 245  |} rtc_alarm1_type;
                            22727 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            22728 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            22729 ; 248  |
                            22730 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            22731 ; 250  |
                            22732 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            22733 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            22734 ; 253  |
                            22735 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            22736 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            22737 ; 256  |
                            22738 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            22739 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            22740 ; 259  |
                            22741 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            22742 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            22743 ; 262  |
                            22744 ; 263  |typedef union               
                            22745 ; 264  |{
                            22746 ; 265  |    struct {
                            22747 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            22748 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            22749 ; 268  |    } B;
                            22750 ; 269  |    int I;
                            22751 ; 270  |    unsigned int U;
                            22752 ; 271  |} rtc_xtaldivide_type;
                            22753 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            22754 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            22755 ; 274  |
                            22756 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            22757 ; 276  |
                            22758 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            22759 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            22760 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            22761 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            22762 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            22763 ; 282  |
                            22764 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            22765 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            22766 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            22767 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            22768 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            22769 ; 288  |
                            22770 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            22771 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            22772 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            22773 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            22774 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            22775 ; 294  |
                            22776 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            22777 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            22778 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            22779 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            22780 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            22781 ; 300  |
                            22782 ; 301  |typedef union               
                            22783 ; 302  |{
                            22784 ; 303  |   struct {
                            22785 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            22786 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            22787 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            22788 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            22789 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            22790 ; 309  |   } B;
                            22791 ; 310  |    int I;
                            22792 ; 311  |    unsigned int U;
                            22793 ; 312  |} rtc_PERSISTENT0_type;
                            22794 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            22795 ; 314  |
                            22796 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            22797 ; 316  |
                            22798 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            22799 ; 318  |
                            22800 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            22801 ; 320  |
                            22802 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            22803 ; 322  |
                            22804 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            22805 ; 324  |
                            22806 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            22807 ; 326  |
                            22808 ; 327  |
                            22809 ; 328  |typedef union               
                            22810 ; 329  |{
                            22811 ; 330  |    struct {
                            22812 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            22813 ; 332  |    } B;
                            22814 ; 333  |    int I;
                            22815 ; 334  |    unsigned int U;
                            22816 ; 335  |} rtc_PERSISTENT1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22817 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            22818 ; 337  |
                            22819 ; 338  |
                            22820 ; 339  |#endif
                            22821 ; 340  |
                            22822 ; 341  |
                            22823 ; 342  |
                            22824 ; 343  |
                            22825 ; 344  |
                            22826 ; 345  |
                            22827 ; 346  |
                            22828 ; 347  |
                            22829 ; 348  |
                            22830 ; 349  |
                            22831 ; 350  |
                            22832 ; 351  |
                            22833 ; 352  |
                            22834 ; 353  |
                            22835 
                            22837 
                            22838 ; 13   |
                            22839 ; 14   |// Reserve bit 0 for Low Power USB, if hub can't supply 500mA, need to reboot with 100mA
                            22840 ; 15   |#define HW_RTC_LOW_POWER_USB_REG                     (HW_RTC_PERSISTENT1)
                            22841 ; 16   |#define HW_RTC_PERSISTANT1_LOW_POWER_USB_BITPOS      (0)
                            22842 ; 17   |#define HW_RTC_PERSISTANT1_LOW_POWER_USB_WIDTH       (1)
                            22843 ; 18   |#define HW_RTC_PERSISTANT1_LOW_POWER_USB_SETMASK     (((1<<HW_RTC_PERSISTANT1_LOW_POWER_USB_WIDTH)-1)<<HW_RTC_PERSISTANT1_LOW_POWER_USB_BITPOS) 
                            22844 ; 19   |#define HW_RTC_PERSISTANT1_LOW_POWER_USB_CLRMASK     (~(WORD)HW_RTC_PERSISTANT1_LOW_POWER_USB_SETMASK)
                            22845 ; 20   |
                            22846 ; 21   |// Reserve bit 1 for Skip Checkdisk.  If disk hasn't changed, don't run checkdisk.
                            22847 ; 22   |#define HW_RTC_SKIP_CHECKDISK_REG                    (HW_RTC_PERSISTENT1)
                            22848 ; 23   |#define HW_RTC_PERSISTENT1_SKIP_CHECKDISK_BITPOS     (1)
                            22849 ; 24   |#define HW_RTC_PERSISTENT1_SKIP_CHECKDISK_WIDTH      (1)
                            22850 ; 25   |#define HW_RTC_PERSISTENT1_SKIP_CHECKDISK_SETMASK    (((1<<HW_RTC_PERSISTANT1_SKIP_CHECKDISK_WIDTH)-1)<<HW_RTC_PERSISTANT1_SKIP_CHECKDISK_BITPOS) 
                            22851 ; 26   |#define HW_RTC_PERSISTANT1_SKIP_CHECKDISK_CLRMASK    (~(WORD)HW_RTC_PERSISTANT1_SKIP_CHECKDISK_SETMASK)
                            22852 ; 27   |
                            22853 ; 28   |// Reserve bit 2 for Skip building music library internal flash.  If disk hasn't changed, don't run building.
                            22854 ; 29   |#define HW_RTC_SKIP_REBUILD_REG                  (HW_RTC_PERSISTENT1)
                            22855 ; 30   |#define HW_RTC_PERSISTENT1_SKIP_REBUILD_BITPOS   (2)
                            22856 ; 31   |#define HW_RTC_PERSISTENT1_SKIP_REBUILD_WIDTH    (1)
                            22857 ; 32   |#define HW_RTC_PERSISTENT1_SKIP_REBUILD_SETMASK  (((1<<HW_RTC_PERSISTENT1_SKIP_REBUILD_WIDTH)-1)<<HW_RTC_PERSISTENT1_SKIP_REBUILD_BITPOS) 
                            22858 ; 33   |#define HW_RTC_PERSISTENT1_SKIP_REBUILD_CLRMASK  (~(WORD)HW_RTC_PERSISTENT1_SKIP_REBUILD_SETMASK)
                            22859 ; 34   |
                            22860 ; 35   |// Reserve bit 3 for 2nd try Low Power USB, if hub can't supply 500mA (try 2 times)
                            22861 ; 36   |// need to reboot with 100mA
                            22862 ; 37   |#define HW_RTC_PERSISTANT1_LOW_POWER2_USB_BITPOS     (3)
                            22863 ; 38   |#define HW_RTC_PERSISTANT1_LOW_POWER2_USB_WIDTH      (1)
                            22864 ; 39   |#define HW_RTC_PERSISTANT1_LOW_POWER2_USB_SETMASK    (((1<<HW_RTC_PERSISTANT1_LOW_POWER2_USB_WIDTH)-1)<<HW_RTC_PERSISTANT1_LOW_POWER2_USB_BITPOS) 
                            22865 ; 40   |#define HW_RTC_PERSISTANT1_LOW_POWER2_USB_CLRMASK    (~(WORD)HW_RTC_PERSISTANT1_LOW_POWER2_USB_SETMASK)
                            22866 ; 41   |
                            22867 ; 42   |// Reserve bit 5 for MTP database clean flag. 1 => database "clean", 0 => database "dirty"
                            22868 ; 43   |#define HW_RTC_MTP_DB_CLEAN_FLAG_REG                 (HW_RTC_PERSISTENT1)
                            22869 ; 44   |#define HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_BITPOS  (5)
                            22870 ; 45   |#define HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_WIDTH   (1)
                            22871 ; 46   |#define HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_SETMASK (((1<<HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_WIDTH)-1)<<HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_BITPOS) 
                            22872 ; 47   |#define HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_CLRMASK (~(WORD)HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_SETMASK)
                            22873 ; 48   |
                            22874 ; 49   |// Reserve bit 6 for when to use backup resource.bin.  1 => require resource.bat refresh, 0 => no refresh reqd.
                            22875 ; 50   |#define HW_RTC_RESOURCE_BIN_REFRESH_FLAG_REG              (HW_RTC_PERSISTENT1)
                            22876 ; 51   |#define HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_BITPOS  (6)
                            22877 ; 52   |#define HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_WIDTH   (1)
                            22878 ; 53   |#define HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_SETMASK (((1<<HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_WIDTH)-1)<<HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_BITPOS) 
                            22879 ; 54   |#define HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_CLRMASK (~(WORD)HW_RTC_PERSISTANT1_RESOURCE_BIN_REFRESH_FLAG_SETMASK)
                            22880 ; 55   |
                            22881 ; 56   |// Reserve bit 7 for when to use backup resource.bin.  1 => require resource.bat refresh, 0 => no refresh reqd.
                            22882 ; 57   |#define HW_RTC_HOST_RESOURCE_BIN_REFRESH_FLAG_REG              (HW_RTC_PERSISTENT1)
                            22883 ; 58   |#define HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_BITPOS  (7)
                            22884 ; 59   |#define HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_WIDTH   (1)
                            22885 ; 60   |#define HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_SETMASK (((1<<HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_WIDTH)-1)<<HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_BITPOS) 
                            22886 ; 61   |#define HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_CLRMASK (~(WORD)HW_RTC_PERSISTANT1_HOST_RESOURCE_BIN_REFRESH_FLAG_SETMASK)
                            22887 ; 62   |
                            22888 ; 63   |// Want to wait 2000 clocks before failing.
                            22889 ; 64   |#define PERSIST_WAIT_TIME                            2000
                            22890 ; 65   |
                            22891 ; 66   |void _reentrant StickyBitInit(void);
                            22892 ; 67   |RETCODE _reentrant ReadStickyBit(volatile _X WORD * pSBPointer, WORD BitPosition, BOOL * bResult);
                            22893 ; 68   |RETCODE _reentrant SetStickyBit(volatile _X WORD * pSBPointer, WORD BitPosition);
                            22894 ; 69   |RETCODE _reentrant ClearStickyBit(volatile _X WORD * pSBPointer, WORD BitPosition);
                            22895 ; 70   |void _reentrant SetBitResourceRefresh(INT bBitValue); // should this line be commented out? I think the func def was commented out since unused.
                            22896 ; 71   |INT _reentrant GetBitResourceRefresh(void);           // "
                            22897 ; 72   |void _reentrant StickyBitForceUpdate(void);
                            22898 ; 73   |
                            22899 ; 74   |#endif // _PERSIST_BITS_H
                            22900 
                            22902 
                            22903 ; 24   |#include "regsrtc.h"
                            22904 
                            22906 
                            22907 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22908 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22909 ; 3    |// Filename: regsrtc.inc
                            22910 ; 4    |// Description: Register definitions for RTC interface
                            22911 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22912 ; 6    |// The following naming conventions are followed in this file.
                            22913 ; 7    |// All registers are named using the format...
                            22914 ; 8    |//     HW_<module>_<regname>
                            22915 ; 9    |// where <module> is the module name which can be any of the following...
                            22916 ; 10   |//     USB20
                            22917 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            22918 ; 12   |// module name includes a number starting from 0 for the first instance of
                            22919 ; 13   |// that module)
                            22920 ; 14   |// <regname> is the specific register within that module
                            22921 ; 15   |// We also define the following...
                            22922 ; 16   |//     HW_<module>_<regname>_BITPOS
                            22923 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            22924 ; 18   |//     HW_<module>_<regname>_SETMASK
                            22925 ; 19   |// which does something else, and
                            22926 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            22927 ; 21   |// which does something else.
                            22928 ; 22   |// Other rules
                            22929 ; 23   |//     All caps
                            22930 ; 24   |//     Numeric identifiers start at 0
                            22931 ; 25   |#if !(defined(regsrtcinc))
                            22932 ; 26   |#define regsrtcinc 1
                            22933 ; 27   |
                            22934 ; 28   |#include "types.h"
                            22935 ; 29   |
                            22936 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            22937 ; 31   |
                            22938 ; 32   |//   RTC STMP Registers 
                            22939 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            22940 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            22941 ; 35   |
                            22942 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            22943 ; 37   |
                            22944 ; 38   |
                            22945 ; 39   |
                            22946 ; 40   |
                            22947 ; 41   |
                            22948 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            22949 ; 43   |
                            22950 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            22951 ; 45   |
                            22952 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            22953 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            22954 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            22955 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            22956 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            22957 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            22958 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            22959 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            22960 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            22961 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            22962 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            22963 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            22964 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            22965 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            22966 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            22967 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            22968 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            22969 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            22970 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            22971 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            22972 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            22973 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            22974 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            22975 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            22976 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            22977 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            22978 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            22979 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            22980 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            22981 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            22982 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            22983 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            22984 ; 78   |
                            22985 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            22986 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            22987 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            22988 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            22989 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            22990 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            22991 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            22992 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            22993 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            22994 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            22995 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            22996 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            22997 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            22998 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            22999 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            23000 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            23001 ; 95   |
                            23002 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            23003 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            23004 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            23005 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            23006 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            23007 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            23008 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            23009 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            23010 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            23011 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            23012 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            23013 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            23014 ; 108  |
                            23015 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            23016 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            23017 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            23018 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            23019 ; 113  |
                            23020 ; 114  |
                            23021 ; 115  |typedef union               
                            23022 ; 116  |{
                            23023 ; 117  |    struct {
                            23024 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            23025 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            23026 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            23027 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            23028 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            23029 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            23030 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            23031 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            23032 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            23033 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            23034 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            23035 ; 129  |    } B;
                            23036 ; 130  |    int I;
                            23037 ; 131  |    unsigned int U;
                            23038 ; 132  |} rtc_csr_type;
                            23039 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            23040 ; 134  |
                            23041 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            23042 ; 136  |
                            23043 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            23044 ; 138  |
                            23045 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            23046 ; 140  |
                            23047 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            23048 ; 142  |
                            23049 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            23050 ; 144  |
                            23051 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            23052 ; 146  |
                            23053 ; 147  |typedef union               
                            23054 ; 148  |{
                            23055 ; 149  |    struct {
                            23056 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            23057 ; 151  |    } B;
                            23058 ; 152  |    int I;
                            23059 ; 153  |    unsigned int U;
                            23060 ; 154  |} rtc_mseconds0_type;
                            23061 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            23062 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            23063 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            23064 ; 158  |
                            23065 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            23066 ; 160  |
                            23067 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            23068 ; 162  |
                            23069 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            23070 ; 164  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23071 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            23072 ; 166  |
                            23073 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            23074 ; 168  |
                            23075 ; 169  |typedef union               
                            23076 ; 170  |{
                            23077 ; 171  |    struct {
                            23078 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            23079 ; 173  |    } B;
                            23080 ; 174  |    int I;
                            23081 ; 175  |    unsigned int U;
                            23082 ; 176  |} rtc_mseconds1_type;
                            23083 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            23084 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            23085 ; 179  |
                            23086 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            23087 ; 181  |#define HW_RTC_UP_OFFSET 2
                            23088 ; 182  |
                            23089 ; 183  |
                            23090 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            23091 ; 185  |
                            23092 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            23093 ; 187  |
                            23094 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            23095 ; 189  |
                            23096 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            23097 ; 191  |
                            23098 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            23099 ; 193  |
                            23100 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            23101 ; 195  |
                            23102 ; 196  |typedef union               
                            23103 ; 197  |{
                            23104 ; 198  |    struct {
                            23105 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            23106 ; 200  |    } B;
                            23107 ; 201  |    int I;
                            23108 ; 202  |    unsigned int U;
                            23109 ; 203  |} rtc_watchdog_type;
                            23110 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            23111 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            23112 ; 206  |
                            23113 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            23114 ; 208  |
                            23115 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            23116 ; 210  |
                            23117 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            23118 ; 212  |
                            23119 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            23120 ; 214  |
                            23121 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            23122 ; 216  |
                            23123 ; 217  |typedef union               
                            23124 ; 218  |{
                            23125 ; 219  |    struct {
                            23126 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            23127 ; 221  |    } B;
                            23128 ; 222  |    int I;
                            23129 ; 223  |    unsigned int U;
                            23130 ; 224  |} rtc_alarm0_type;
                            23131 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            23132 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            23133 ; 227  |
                            23134 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            23135 ; 229  |
                            23136 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            23137 ; 231  |
                            23138 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            23139 ; 233  |
                            23140 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            23141 ; 235  |
                            23142 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            23143 ; 237  |
                            23144 ; 238  |typedef union               
                            23145 ; 239  |{
                            23146 ; 240  |    struct {
                            23147 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            23148 ; 242  |    } B;
                            23149 ; 243  |    int I;
                            23150 ; 244  |    unsigned int U;
                            23151 ; 245  |} rtc_alarm1_type;
                            23152 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            23153 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            23154 ; 248  |
                            23155 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            23156 ; 250  |
                            23157 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            23158 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            23159 ; 253  |
                            23160 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            23161 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            23162 ; 256  |
                            23163 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            23164 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            23165 ; 259  |
                            23166 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            23167 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            23168 ; 262  |
                            23169 ; 263  |typedef union               
                            23170 ; 264  |{
                            23171 ; 265  |    struct {
                            23172 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            23173 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            23174 ; 268  |    } B;
                            23175 ; 269  |    int I;
                            23176 ; 270  |    unsigned int U;
                            23177 ; 271  |} rtc_xtaldivide_type;
                            23178 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            23179 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            23180 ; 274  |
                            23181 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            23182 ; 276  |
                            23183 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            23184 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            23185 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            23186 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            23187 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            23188 ; 282  |
                            23189 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            23190 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            23191 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            23192 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            23193 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            23194 ; 288  |
                            23195 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            23196 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            23197 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            23198 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            23199 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            23200 ; 294  |
                            23201 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            23202 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            23203 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            23204 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            23205 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            23206 ; 300  |
                            23207 ; 301  |typedef union               
                            23208 ; 302  |{
                            23209 ; 303  |   struct {
                            23210 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            23211 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            23212 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            23213 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            23214 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            23215 ; 309  |   } B;
                            23216 ; 310  |    int I;
                            23217 ; 311  |    unsigned int U;
                            23218 ; 312  |} rtc_PERSISTENT0_type;
                            23219 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            23220 ; 314  |
                            23221 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            23222 ; 316  |
                            23223 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            23224 ; 318  |
                            23225 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            23226 ; 320  |
                            23227 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            23228 ; 322  |
                            23229 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            23230 ; 324  |
                            23231 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            23232 ; 326  |
                            23233 ; 327  |
                            23234 ; 328  |typedef union               
                            23235 ; 329  |{
                            23236 ; 330  |    struct {
                            23237 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            23238 ; 332  |    } B;
                            23239 ; 333  |    int I;
                            23240 ; 334  |    unsigned int U;
                            23241 ; 335  |} rtc_PERSISTENT1_type;
                            23242 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            23243 ; 337  |
                            23244 ; 338  |
                            23245 ; 339  |#endif
                            23246 ; 340  |
                            23247 ; 341  |
                            23248 ; 342  |
                            23249 ; 343  |
                            23250 ; 344  |
                            23251 ; 345  |
                            23252 ; 346  |
                            23253 ; 347  |
                            23254 ; 348  |
                            23255 ; 349  |
                            23256 ; 350  |
                            23257 ; 351  |
                            23258 ; 352  |
                            23259 ; 353  |
                            23260 
                            23262 
                            23263 ; 25   |
                            23264 ; 26   |#ifdef   USE_PLAYLIST1
                            23265 ; 27   |#include "playlist1.h"
                            23266 ; 28   |#else
                            23267 ; 29   |#ifdef   USE_PLAYLIST2
                            23268 ; 30   |#include  "playlist2.h"
                            23269 ; 31   |#else
                            23270 ; 32   |#ifdef   USE_PLAYLIST3
                            23271 ; 33   |#include  "playlist3.h"
                            23272 
                            23274 
                            23275 ; 1    |#ifndef _PLAYLIST3_H
                            23276 ; 2    |#define _PLAYLIST3_H
                            23277 ; 3    |#include "playlist.h"
                            23278 
                            23280 
                            23281 ; 1    |#ifndef PLAYLIST_H
                            23282 ; 2    |#define PLAYLIST_H
                            23283 ; 3    |
                            23284 ; 4    |#include "types.h"
                            23285 ; 5    |
                            23286 ; 6    |typedef struct {
                            23287 ; 7    |    WORD    m_wTrack;                       
                            23288 ; 8    |    WORD    m_wDeviceID;
                            23289 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            23290 ; 10   |    _packed BYTE *m_pFilename;
                            23291 ; 11   |} SONGFILEINFO;
                            23292 ; 12   |
                            23293 ; 13   |#define PLAYLIST_SUCCESS                                0
                            23294 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            23295 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            23296 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            23297 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            23298 ; 18   |#define PLAYLIST_REBUILD                5
                            23299 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always be the same as the last RETCODE
                            23300 ; 20   |
                            23301 ; 21   |
                            23302 ; 22   |#ifdef  USE_PLAYLIST1
                            23303 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            23304 ; 24   |#endif
                            23305 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is actually typdef WORD
                            23306 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            23307 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            23308 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            23309 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            23310 ; 30   |#ifdef USE_PLAYLIST1
                            23311 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            23312 ; 32   |#endif
                            23313 ; 33   |
                            23314 ; 34   |#endif 
                            23315 
                            23317 
                            23318 ; 4    |#include "playlist3internal.h"
                            23319 
                            23321 
                            23322 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            23323 ; 2    |#define __PLAYLIST3INTERNAL_H
                            23324 ; 3    |
                            23325 ; 4    |#include "project.h"
                            23326 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23328 
                            23329 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            23330 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            23331 ; 3    |//  Filename: project.inc
                            23332 ; 4    |//  Description: 
                            23333 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            23334 ; 6    |
                            23335 ; 7    |#if (!defined(_PROJECT_INC))
                            23336 ; 8    |#define _PROJECT_INC 1
                            23337 ; 9    |
                            23338 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            23339 ; 11   |#include "hwequ.h"
                            23340 ; 12   |#else 
                            23341 ; 13   |//include "regscodec.inc"
                            23342 ; 14   |#endif
                            23343 ; 15   |
                            23344 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            23345 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            23346 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            23347 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            23348 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            23349 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            23350 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            23351 ; 23   |
                            23352 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            23353 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            23354 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            23355 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            23356 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            23357 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            23358 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            23359 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            23360 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            23361 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            23362 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            23363 ; 35   |
                            23364 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            23365 ; 37   |// MEDIA DEFINITIONS
                            23366 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            23367 ; 39   |
                            23368 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            23369 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            23370 ; 42   |#if defined(NAND1)
                            23371 ; 43   |#define SM_INTERNAL_CHIPS 1
                            23372 ; 44   |#else 
                            23373 ; 45   |#if defined(NAND2)
                            23374 ; 46   |#define SM_INTERNAL_CHIPS 2
                            23375 ; 47   |#else 
                            23376 ; 48   |#if defined(NAND3)
                            23377 ; 49   |#define SM_INTERNAL_CHIPS 3
                            23378 ; 50   |#else 
                            23379 ; 51   |#if defined(NAND4)
                            23380 ; 52   |#define SM_INTERNAL_CHIPS 4
                            23381 ; 53   |#else 
                            23382 ; 54   |#define SM_INTERNAL_CHIPS 1
                            23383 ; 55   |#endif
                            23384 ; 56   |#endif
                            23385 ; 57   |#endif
                            23386 ; 58   |#endif
                            23387 ; 59   |
                            23388 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            23389 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            23390 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            23391 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            23392 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            23393 ; 65   |//*** comment out if active high ****
                            23394 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            23395 ; 67   |
                            23396 ; 68   |#if defined(SMEDIA)
                            23397 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            23398 ; 70   |#define NUM_SM_EXTERNAL 1
                            23399 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            23400 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            23401 ; 73   |#else 
                            23402 ; 74   |#if defined(MMC)
                            23403 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            23404 ; 76   |#define NUM_SM_EXTERNAL 0
                            23405 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            23406 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            23407 ; 79   |#else 
                            23408 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            23409 ; 81   |#define NUM_SM_EXTERNAL 0
                            23410 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            23411 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            23412 ; 84   |#endif
                            23413 ; 85   |#endif
                            23414 ; 86   |
                            23415 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            23416 ; 88   |// Mass Storage Class definitions
                            23417 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            23418 ; 90   |// Set to 0 if Composite Device build is desired.    
                            23419 ; 91   |#define MULTI_LUN_BUILD 1   
                            23420 ; 92   |
                            23421 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            23422 ; 94   |//  SCSI
                            23423 ; 95   |#if (MULTI_LUN_BUILD==0)
                            23424 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            23425 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            23426 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            23427 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            23428 ; 100  |  #else
                            23429 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            23430 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            23431 ; 103  |  #endif
                            23432 ; 104  |#else
                            23433 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            23434 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            23435 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            23436 ; 108  |  #else
                            23437 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            23438 ; 110  |  #endif
                            23439 ; 111  |#endif
                            23440 ; 112  |
                            23441 ; 113  |
                            23442 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            23443 ; 115  |
                            23444 ; 116  |
                            23445 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            23446 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            23447 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            23448 ; 120  |#ifdef MMC
                            23449 ; 121  |#ifdef MTP_BUILD
                            23450 ; 122  |// --------------------
                            23451 ; 123  |// MTP and MMC
                            23452 ; 124  |// --------------------
                            23453 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            23454 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            23455 ; 127  |#else  // ifndef MTP_BUILD
                            23456 ; 128  |#ifdef STMP_BUILD_PLAYER
                            23457 ; 129  |// --------------------
                            23458 ; 130  |// Player and MMC
                            23459 ; 131  |// --------------------
                            23460 ; 132  |#else
                            23461 ; 133  |// --------------------
                            23462 ; 134  |// USBMSC and MMC
                            23463 ; 135  |// --------------------
                            23464 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            23465 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            23466 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            23467 ; 139  |#endif // ifdef MTP_BUILD
                            23468 ; 140  |#else  // ifndef MMC
                            23469 ; 141  |#ifdef MTP_BUILD
                            23470 ; 142  |// --------------------
                            23471 ; 143  |// MTP and NAND only
                            23472 ; 144  |// --------------------
                            23473 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            23474 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            23475 ; 147  |#else  // ifndef MTP_BUILD
                            23476 ; 148  |#ifdef STMP_BUILD_PLAYER
                            23477 ; 149  |// --------------------
                            23478 ; 150  |// Player and NAND only
                            23479 ; 151  |// --------------------
                            23480 ; 152  |#else
                            23481 ; 153  |// --------------------
                            23482 ; 154  |// USBMSC and NAND only
                            23483 ; 155  |// --------------------
                            23484 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            23485 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            23486 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            23487 ; 159  |#endif // ifdef MTP_BUILD
                            23488 ; 160  |#endif // ifdef MMC 
                            23489 ; 161  |
                            23490 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            23491 ; 163  |#if (defined(MTP_BUILD))
                            23492 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            23493 ; 165  |
                            23494 ; 166  |////!
                            23495 ; 167  |////! This varible holds the watchdog count for the store flush.
                            23496 ; 168  |////!
                            23497 ; 169  |///
                            23498 ; 170  |#include <types.h>
                            23499 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            23500 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            23501 ; 173  |#endif
                            23502 ; 174  |
                            23503 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            23504 ; 176  |// These are needed here for Mass Storage Class
                            23505 ; 177  |// Needs to be cleaned up
                            23506 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            23507 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            23508 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            23509 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            23510 ; 182  |
                            23511 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            23512 ; 184  |
                            23513 ; 185  |#endif
                            23514 ; 186  |
                            23515 ; 187  |
                            23516 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            23517 ; 189  |// SmartMedia/NAND defs
                            23518 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            23519 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            23520 ; 192  |
                            23521 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            23522 ; 194  |// Sysloadresources defs
                            23523 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            23524 ; 196  |
                            23525 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            23526 ; 198  |// MMC defs
                            23527 ; 199  |#define MMC_MAX_PARTITIONS 1
                            23528 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            23529 ; 201  |
                            23530 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            23531 ; 203  |// SPI defs
                            23532 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            23533 ; 205  |
                            23534 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            23535 ; 207  |// Global media defs
                            23536 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            23537 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            23538 ; 210  |
                            23539 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            23540 ; 212  |// DO NOT CHANGE THESE!!!
                            23541 ; 213  |#define SM_MAX_PARTITIONS 4
                            23542 ; 214  |#define MAX_HANDLES 2
                            23543 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            23544 ; 216  |
                            23545 ; 217  |
                            23546 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            23547 ; 219  |// Battery LRADC Values 
                            23548 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            23549 ; 221  |// brownout trip point in mV (moved by RS)
                            23550 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            23551 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            23552 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            23553 ; 225  |//     audio recording to media.
                            23554 ; 226  |#define BATT_SAFETY_MARGIN 10
                            23555 ; 227  |
                            23556 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            23557 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            23558 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            23559 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            23560 ; 232  |
                            23561 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            23562 ; 234  |
                            23563 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            23564 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            23565 ; 237  |#if (!defined(CLCD))
                            23566 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            23567 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            23568 ; 240  |#else 
                            23569 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            23570 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            23571 ; 243  |#endif
                            23572 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            23573 ; 245  |
                            23574 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            23575 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            23576 ; 248  |// See mp3 encoder overlay.
                            23577 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            23578 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23579 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            23580 ; 252  |
                            23581 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            23582 ; 254  |// Voice recording filenames
                            23583 ; 255  |// number of digits in filename Vxxx.wav
                            23584 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            23585 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            23586 ; 258  |
                            23587 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            23588 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            23589 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            23590 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            23591 ; 263  |#if defined(DEVICE_3500)
                            23592 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            23593 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            23594 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            23595 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            23596 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            23597 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            23598 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            23599 ; 271  |
                            23600 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            23601 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            23602 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            23603 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            23604 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            23605 ; 277  |
                            23606 ; 278  |#else 
                            23607 ; 279  |// STMP3410
                            23608 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            23609 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            23610 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            23611 ; 283  |#endif
                            23612 ; 284  |
                            23613 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            23614 ; 286  |// Number of available soft timers
                            23615 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            23616 ; 288  |#if defined(SYNC_LYRICS)
                            23617 ; 289  |#define SOFT_TIMERS 10
                            23618 ; 290  |#else 
                            23619 ; 291  |#if defined(JPEG_DECODER)
                            23620 ; 292  |#define SOFT_TIMERS 10
                            23621 ; 293  |#else 
                            23622 ; 294  |#define SOFT_TIMERS 9
                            23623 ; 295  |#endif
                            23624 ; 296  |#endif
                            23625 ; 297  |
                            23626 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            23627 ; 299  |//  sizes
                            23628 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            23629 ; 301  |#if defined(MMC)
                            23630 ; 302  |#if defined(USE_PLAYLIST5)
                            23631 ; 303  |#define MENU_STACK_SIZE 1500
                            23632 ; 304  |#else 
                            23633 ; 305  |#define MENU_STACK_SIZE 1250
                            23634 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            23635 ; 307  |#else 
                            23636 ; 308  |#if defined(USE_PLAYLIST5)
                            23637 ; 309  |#define MENU_STACK_SIZE 1500
                            23638 ; 310  |#else 
                            23639 ; 311  |#define MENU_STACK_SIZE 1250
                            23640 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            23641 ; 313  |#endif //if @def('MMC')
                            23642 ; 314  |
                            23643 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            23644 ; 316  |// 
                            23645 ; 317  |#define STACK_L1_SIZE 750
                            23646 ; 318  |#define STACK_L2_SIZE 100
                            23647 ; 319  |#define STACK_L3_SIZE 160
                            23648 ; 320  |
                            23649 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            23650 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            23651 ; 323  |// is ok with switching code.
                            23652 ; 324  |#if defined(MTP_BUILD)
                            23653 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            23654 ; 326  |#endif
                            23655 ; 327  |
                            23656 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            23657 ; 329  |// maximum number of nested funclets 
                            23658 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            23659 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            23660 ; 332  |
                            23661 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            23662 ; 334  |//    LCD DEFINITIONS
                            23663 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            23664 ; 336  |
                            23665 ; 337  |#define SPACE_CHAR 0x000020          
                            23666 ; 338  |#define ZERO_CHAR 0x000030
                            23667 ; 339  |#define COLON_CHAR 0x00003A
                            23668 ; 340  |#define PERIOD_CHAR 0x00002E
                            23669 ; 341  |
                            23670 ; 342  |#if (defined(S6B33B0A_LCD))
                            23671 ; 343  |#define LCD_X_SIZE 128
                            23672 ; 344  |#define LCD_Y_SIZE 159
                            23673 ; 345  |#endif
                            23674 ; 346  |
                            23675 ; 347  |#if (defined(SED15XX_LCD))
                            23676 ; 348  |#define LCD_X_SIZE 128
                            23677 ; 349  |#define LCD_Y_SIZE 64
                            23678 ; 350  |#endif
                            23679 ; 351  |
                            23680 ; 352  |
                            23681 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            23682 ; 354  |//   Details on Customizing Contrast
                            23683 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            23684 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            23685 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            23686 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            23687 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            23688 ; 360  |//   unless the ezact sequence is remembered.
                            23689 ; 361  |//   To find out what range your player supports: 
                            23690 ; 362  |//   change these equs to full range or comment out (full range is default)
                            23691 ; 363  |//;;;;;;
                            23692 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            23693 ; 365  |// recommended calibration using player -- uncomment 
                            23694 ; 366  |//;;;;;;
                            23695 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            23696 ; 368  |////////////////////////////
                            23697 ; 369  |#if (defined(DEMO_HW))
                            23698 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            23699 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            23700 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            23701 ; 373  |#else 
                            23702 ; 374  |
                            23703 ; 375  |#if (defined(S6B33B0A_LCD))
                            23704 ; 376  |#define LCD_MAX_CONTRAST 210
                            23705 ; 377  |#define LCD_MIN_CONTRAST 160    
                            23706 ; 378  |#endif
                            23707 ; 379  |
                            23708 ; 380  |#if (defined(SED15XX_LCD))
                            23709 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            23710 ; 382  |// Engineering board regs support range [17-37].
                            23711 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            23712 ; 384  |//   One default contrast range [24-42] works for both.
                            23713 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            23714 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            23715 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            23716 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            23717 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            23718 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            23719 ; 391  |
                            23720 ; 392  |#if (defined(NEWSHINGYIH))
                            23721 ; 393  |#define LCD_MAX_CONTRAST 250
                            23722 ; 394  |#define LCD_MIN_CONTRAST 0
                            23723 ; 395  |#else 
                            23724 ; 396  |//-----
                            23725 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            23726 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            23727 ; 399  |#define LCD_MAX_CONTRAST 250
                            23728 ; 400  |#define LCD_MIN_CONTRAST 0
                            23729 ; 401  |
                            23730 ; 402  |//=====
                            23731 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            23732 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            23733 ; 405  |//LCD_MAX_CONTRAST equ 42
                            23734 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            23735 ; 407  |
                            23736 ; 408  |#endif
                            23737 ; 409  |#endif
                            23738 ; 410  |
                            23739 ; 411  |#endif
                            23740 ; 412  |
                            23741 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            23742 ; 414  |// The default value of the lcd contrast in % of range
                            23743 ; 415  |//   the default value is used when no settings.dat is available
                            23744 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            23745 ; 417  |
                            23746 ; 418  |#if (defined(S6B33B0A_LCD))
                            23747 ; 419  |// 60% of range is default value
                            23748 ; 420  |#define DEFAULT_CONTRAST 50 
                            23749 ; 421  |#endif
                            23750 ; 422  |
                            23751 ; 423  |#if (defined(SED15XX_LCD))
                            23752 ; 424  |// % of range is default value (was 60%)
                            23753 ; 425  |#define DEFAULT_CONTRAST 50 
                            23754 ; 426  |#endif
                            23755 ; 427  |
                            23756 ; 428  |
                            23757 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            23758 ; 430  |// make lower when doing calibration
                            23759 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            23760 ; 432  |
                            23761 ; 433  |
                            23762 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            23763 ; 435  |// For FFWD and RWND
                            23764 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            23765 ; 437  |#define SECONDS_TO_SKIP 1
                            23766 ; 438  |#define SECONDS_TO_SKIP1 3
                            23767 ; 439  |#define SECONDS_TO_SKIP2 6
                            23768 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            23769 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            23770 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23771 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            23772 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23773 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            23774 ; 446  |
                            23775 ; 447  |// For audible FFW/RWD
                            23776 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            23777 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            23778 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            23779 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            23780 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23781 ; 453  |#define LEVEL1_BOUNDARY 17 
                            23782 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23783 ; 455  |#define LEVEL2_BOUNDARY 33 
                            23784 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23785 ; 457  |#define LEVEL3_BOUNDARY 50 
                            23786 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            23787 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            23788 ; 460  |// Short Song Time, songs too short to play.
                            23789 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            23790 ; 462  |
                            23791 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            23792 ; 464  |// MP3 Sync Values
                            23793 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            23794 ; 466  |// # bytes to look for sync before marking it bad
                            23795 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            23796 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            23797 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            23798 ; 470  |// once we have sync'd, the isr should be called this frequently
                            23799 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            23800 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            23801 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            23802 ; 474  |
                            23803 ; 475  |
                            23804 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            23805 ; 477  |//// Multi-Stage Volume Control Definitions
                            23806 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            23807 ; 479  |//// Use Multi-Stage Volume
                            23808 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            23809 ; 481  |
                            23810 ; 482  |//// Master Volume definitions
                            23811 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            23812 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            23813 ; 485  |
                            23814 ; 486  |//// DAC-Mode definitions
                            23815 ; 487  |//// Adjusts 0dB point
                            23816 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            23817 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            23818 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            23819 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            23820 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            23821 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            23822 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            23823 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            23824 ; 496  |
                            23825 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            23826 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            23827 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            23828 ; 500  |
                            23829 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23830 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            23831 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            23832 ; 504  |
                            23833 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            23834 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            23835 ; 507  |
                            23836 ; 508  |
                            23837 ; 509  |//// Line In definitions (used for Line-In 1)
                            23838 ; 510  |//// 0dB point of the Line In
                            23839 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            23840 ; 512  |//// Minimum volume of Line In
                            23841 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            23842 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            23843 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            23844 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            23845 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            23846 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            23847 ; 519  |
                            23848 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            23849 ; 521  |//// 0dB point of the Line In
                            23850 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            23851 ; 523  |//// Minimum volume of Line In
                            23852 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            23853 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            23854 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            23855 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            23856 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            23857 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            23858 ; 530  |
                            23859 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            23860 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            23861 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            23862 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            23863 ; 535  |
                            23864 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            23865 ; 537  |////
                            23866 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            23867 ; 539  |////
                            23868 ; 540  |///
                            23869 ; 541  |#include <types.h>
                            23870 ; 542  |extern volatile WORD g_wActivityState;
                            23871 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            23872 ; 544  |
                            23873 ; 545  |void _reentrant Init5VSense(void);
                            23874 ; 546  |void _reentrant ServiceDCDC(void);
                            23875 ; 547  |
                            23876 ; 548  |////////////////////////////////////////////////////////////////////////////
                            23877 ; 549  |//// JPEG Thumbnail Mode Setting
                            23878 ; 550  |//// number of column in thumbnail mode
                            23879 ; 551  |#define THUMBNAIL_X 2           
                            23880 ; 552  |//// number of row in  thumbnail mode
                            23881 ; 553  |#define THUMBNAIL_Y 2           
                            23882 ; 554  |//// thumbnail boundary offset x
                            23883 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            23884 ; 556  |//// thumbnail boundary offset y
                            23885 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            23886 ; 558  |
                            23887 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            23888 ; 560  |
                            23889 
                            23891 
                            23892 ; 5    |
                            23893 ; 6    |#include "filesystem.h"
                            23894 
                            23896 
                            23897 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23898 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            23899 ; 3    |//
                            23900 ; 4    |//  File        : FileSystem.h
                            23901 ; 5    |//  Description : Header File for File System
                            23902 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23903 ; 7    |
                            23904 ; 8    |#ifndef _FILESYSTEM_H
                            23905 ; 9    |#define _FILESYSTEM_H
                            23906 ; 10   |
                            23907 ; 11   |#include "types.h"
                            23908 
                            23910 
                            23911 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23912 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23913 ; 3    |//
                            23914 ; 4    |// Filename: types.h
                            23915 ; 5    |// Description: Standard data types
                            23916 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23917 ; 7    |
                            23918 ; 8    |#ifndef _TYPES_H
                            23919 ; 9    |#define _TYPES_H
                            23920 ; 10   |
                            23921 ; 11   |// TODO:  move this outta here!
                            23922 ; 12   |#if !defined(NOERROR)
                            23923 ; 13   |#define NOERROR 0
                            23924 ; 14   |#define SUCCESS 0
                            23925 ; 15   |#endif 
                            23926 ; 16   |#if !defined(SUCCESS)
                            23927 ; 17   |#define SUCCESS  0
                            23928 ; 18   |#endif
                            23929 ; 19   |#if !defined(ERROR)
                            23930 ; 20   |#define ERROR   -1
                            23931 ; 21   |#endif
                            23932 ; 22   |#if !defined(FALSE)
                            23933 ; 23   |#define FALSE 0
                            23934 ; 24   |#endif
                            23935 ; 25   |#if !defined(TRUE)
                            23936 ; 26   |#define TRUE  1
                            23937 ; 27   |#endif
                            23938 ; 28   |
                            23939 ; 29   |#if !defined(NULL)
                            23940 ; 30   |#define NULL 0
                            23941 ; 31   |#endif
                            23942 ; 32   |
                            23943 ; 33   |#define MAX_INT     0x7FFFFF
                            23944 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            23945 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            23946 ; 36   |#define MAX_ULONG   (-1) 
                            23947 ; 37   |
                            23948 ; 38   |#define WORD_SIZE   24              // word size in bits
                            23949 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23950 ; 40   |
                            23951 ; 41   |
                            23952 ; 42   |#define BYTE    unsigned char       // btVarName
                            23953 ; 43   |#define CHAR    signed char         // cVarName
                            23954 ; 44   |#define USHORT  unsigned short      // usVarName
                            23955 ; 45   |#define SHORT   unsigned short      // sVarName
                            23956 ; 46   |#define WORD    unsigned int        // wVarName
                            23957 ; 47   |#define INT     signed int          // iVarName
                            23958 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23959 ; 49   |#define LONG    signed long         // lVarName
                            23960 ; 50   |#define BOOL    unsigned int        // bVarName
                            23961 ; 51   |#define FRACT   _fract              // frVarName
                            23962 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23963 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23964 ; 54   |#define FLOAT   float               // fVarName
                            23965 ; 55   |#define DBL     double              // dVarName
                            23966 ; 56   |#define ENUM    enum                // eVarName
                            23967 ; 57   |#define CMX     _complex            // cmxVarName
                            23968 ; 58   |typedef WORD UCS3;                   // 
                            23969 ; 59   |
                            23970 ; 60   |#define UINT16  unsigned short
                            23971 ; 61   |#define UINT8   unsigned char   
                            23972 ; 62   |#define UINT32  unsigned long
                            23973 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23974 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23975 ; 65   |#define WCHAR   UINT16
                            23976 ; 66   |
                            23977 ; 67   |//UINT128 is 16 bytes or 6 words
                            23978 ; 68   |typedef struct UINT128_3500 {   
                            23979 ; 69   |    int val[6];     
                            23980 ; 70   |} UINT128_3500;
                            23981 ; 71   |
                            23982 ; 72   |#define UINT128   UINT128_3500
                            23983 ; 73   |
                            23984 ; 74   |// Little endian word packed byte strings:   
                            23985 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23986 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23987 ; 77   |// Little endian word packed byte strings:   
                            23988 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23989 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23990 ; 80   |
                            23991 ; 81   |// Declare Memory Spaces To Use When Coding
                            23992 ; 82   |// A. Sector Buffers
                            23993 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23994 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23995 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23996 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23997 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23998 ; 88   |// B. Media DDI Memory
                            23999 ; 89   |#define MEDIA_DDI_MEM _Y
                            24000 ; 90   |
                            24001 ; 91   |
                            24002 ; 92   |
                            24003 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24004 ; 94   |// Examples of circular pointers:
                            24005 ; 95   |//    INT CIRC cpiVarName
                            24006 ; 96   |//    DWORD CIRC cpdwVarName
                            24007 ; 97   |
                            24008 ; 98   |#define RETCODE INT                 // rcVarName
                            24009 ; 99   |
                            24010 ; 100  |// generic bitfield structure
                            24011 ; 101  |struct Bitfield {
                            24012 ; 102  |    unsigned int B0  :1;
                            24013 ; 103  |    unsigned int B1  :1;
                            24014 ; 104  |    unsigned int B2  :1;
                            24015 ; 105  |    unsigned int B3  :1;
                            24016 ; 106  |    unsigned int B4  :1;
                            24017 ; 107  |    unsigned int B5  :1;
                            24018 ; 108  |    unsigned int B6  :1;
                            24019 ; 109  |    unsigned int B7  :1;
                            24020 ; 110  |    unsigned int B8  :1;
                            24021 ; 111  |    unsigned int B9  :1;
                            24022 ; 112  |    unsigned int B10 :1;
                            24023 ; 113  |    unsigned int B11 :1;
                            24024 ; 114  |    unsigned int B12 :1;
                            24025 ; 115  |    unsigned int B13 :1;
                            24026 ; 116  |    unsigned int B14 :1;
                            24027 ; 117  |    unsigned int B15 :1;
                            24028 ; 118  |    unsigned int B16 :1;
                            24029 ; 119  |    unsigned int B17 :1;
                            24030 ; 120  |    unsigned int B18 :1;
                            24031 ; 121  |    unsigned int B19 :1;
                            24032 ; 122  |    unsigned int B20 :1;
                            24033 ; 123  |    unsigned int B21 :1;
                            24034 ; 124  |    unsigned int B22 :1;
                            24035 ; 125  |    unsigned int B23 :1;
                            24036 ; 126  |};
                            24037 ; 127  |
                            24038 ; 128  |union BitInt {
                            24039 ; 129  |        struct Bitfield B;
                            24040 ; 130  |        int        I;
                            24041 ; 131  |};
                            24042 ; 132  |
                            24043 ; 133  |#define MAX_MSG_LENGTH 10
                            24044 ; 134  |struct CMessage
                            24045 ; 135  |{
                            24046 ; 136  |        unsigned int m_uLength;
                            24047 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24048 ; 138  |};
                            24049 ; 139  |
                            24050 ; 140  |typedef struct {
                            24051 ; 141  |    WORD m_wLength;
                            24052 ; 142  |    WORD m_wMessage;
                            24053 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24054 ; 144  |} Message;
                            24055 ; 145  |
                            24056 ; 146  |struct MessageQueueDescriptor
                            24057 ; 147  |{
                            24058 ; 148  |        int *m_pBase;
                            24059 ; 149  |        int m_iModulo;
                            24060 ; 150  |        int m_iSize;
                            24061 ; 151  |        int *m_pHead;
                            24062 ; 152  |        int *m_pTail;
                            24063 ; 153  |};
                            24064 ; 154  |
                            24065 ; 155  |struct ModuleEntry
                            24066 ; 156  |{
                            24067 ; 157  |    int m_iSignaledEventMask;
                            24068 ; 158  |    int m_iWaitEventMask;
                            24069 ; 159  |    int m_iResourceOfCode;
                            24070 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24071 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            24072 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24073 ; 163  |    int m_uTimeOutHigh;
                            24074 ; 164  |    int m_uTimeOutLow;
                            24075 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24076 ; 166  |};
                            24077 ; 167  |
                            24078 ; 168  |union WaitMask{
                            24079 ; 169  |    struct B{
                            24080 ; 170  |        unsigned int m_bNone     :1;
                            24081 ; 171  |        unsigned int m_bMessage  :1;
                            24082 ; 172  |        unsigned int m_bTimer    :1;
                            24083 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24084 ; 174  |    } B;
                            24085 ; 175  |    int I;
                            24086 ; 176  |} ;
                            24087 ; 177  |
                            24088 ; 178  |
                            24089 ; 179  |struct Button {
                            24090 ; 180  |        WORD wButtonEvent;
                            24091 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24092 ; 182  |};
                            24093 ; 183  |
                            24094 ; 184  |struct Message {
                            24095 ; 185  |        WORD wMsgLength;
                            24096 ; 186  |        WORD wMsgCommand;
                            24097 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24098 ; 188  |};
                            24099 ; 189  |
                            24100 ; 190  |union EventTypes {
                            24101 ; 191  |        struct CMessage msg;
                            24102 ; 192  |        struct Button Button ;
                            24103 ; 193  |        struct Message Message;
                            24104 ; 194  |};
                            24105 ; 195  |
                            24106 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24107 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24108 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24109 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24110 ; 200  |
                            24111 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24112 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24113 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24114 ; 204  |
                            24115 ; 205  |#if DEBUG
                            24116 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24117 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24118 ; 208  |#else 
                            24119 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            24120 ; 210  |#define DebugBuildAssert(x)    
                            24121 ; 211  |#endif
                            24122 ; 212  |
                            24123 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24124 ; 214  |//  #pragma asm
                            24125 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24126 ; 216  |//  #pragma endasm
                            24127 ; 217  |
                            24128 ; 218  |
                            24129 ; 219  |#ifdef COLOR_262K
                            24130 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            24131 ; 221  |#elif defined(COLOR_65K)
                            24132 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            24133 ; 223  |#else
                            24134 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            24135 ; 225  |#endif
                            24136 ; 226  |    
                            24137 ; 227  |#endif // #ifndef _TYPES_H
                            24138 
                            24140 
                            24141 ; 12   |
                            24142 ; 13   |
                            24143 ; 14   |// File attributes
                            24144 ; 15   |#ifndef _FS_ATTRIBUTES
                            24145 ; 16   |#define _FS_ATTRIBUTES
                            24146 ; 17   |#define READ        1
                            24147 ; 18   |#define WRITE       2
                            24148 ; 19   |#define WRITE_PLUS  3
                            24149 ; 20   |#define APPEND      4
                            24150 ; 21   |#define TRUNCATE    8
                            24151 ; 22   |#define CREATE      16
                            24152 ; 23   |#endif
                            24153 ; 24   |
                            24154 ; 25   |//#ifndef FAT12
                            24155 ; 26   |//#define FAT12   1
                            24156 ; 27   |//#endif
                            24157 ; 28   |//
                            24158 ; 29   |#ifndef FAT16
                            24159 ; 30   |#define FAT16   2
                            24160 ; 31   |#endif
                            24161 ; 32   |
                            24162 ; 33   |#define MEM_SPACE_P 0x100000
                            24163 ; 34   |#define MEM_SPACE_Y 0x400000
                            24164 ; 35   |#define MEM_SPACE_X 0x800000
                            24165 ; 36   |
                            24166 ; 37   |#define FILE_SYS_MODE_READ  0
                            24167 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            24168 ; 39   | 
                            24169 ; 40   |#define ATTR_READ_ONLY      0x01
                            24170 ; 41   |#define ATTR_HIDDEN         0x02
                            24171 ; 42   |#define ATTR_SYSTEM         0x04
                            24172 ; 43   |#define ATTR_VOLUME_ID      0x08
                            24173 ; 44   |#define ATTR_DIRECTORY      0x10
                            24174 ; 45   |#define ATTR_ARCHIVE        0x20
                            24175 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            24176 ; 47   |
                            24177 ; 48   |#define SEEK_SET           -1
                            24178 ; 49   |#define SEEK_CUR            0
                            24179 ; 50   |#define SEEK_END            1
                            24180 ; 51   |
                            24181 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            24182 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            24183 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            24184 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            24185 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            24186 ; 57   |
                            24187 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            24188 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            24189 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            24190 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            24191 ; 62   |
                            24192 ; 63   |#define READ_TYPE_NORMAL            0
                            24193 ; 64   |#define READ_TYPE_FAT               1
                            24194 ; 65   |#define READ_TYPE_RAW               2
                            24195 ; 66   |
                            24196 ; 67   |
                            24197 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            24198 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            24199 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            24200 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            24201 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            24202 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            24203 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            24204 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            24205 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            24206 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            24207 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            24208 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            24209 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            24210 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            24211 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            24212 ; 83   |    #endif
                            24213 ; 84   |#else
                            24214 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            24215 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            24216 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            24217 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            24218 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            24219 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            24220 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            24221 ; 92   |    #endif
                            24222 ; 93   |#endif
                            24223 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            24224 ; 95   |
                            24225 ; 96   |
                            24226 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            24227 ; 98   |#define MAX_FILENAME_LENGTH 256
                            24228 ; 99   |#endif
                            24229 ; 100  |
                            24230 ; 101  |typedef struct {
                            24231 ; 102  |    WORD wNumberOfZones;
                            24232 ; 103  |    WORD wSizeInMegaBytes;
                            24233 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            24234 ; 105  |
                            24235 ; 106  |typedef struct {
                            24236 ; 107  |    WORD wBootIdentification;
                            24237 ; 108  |    WORD wStartHeadNumber;
                            24238 ; 109  |    WORD wStartSectorNumber;
                            24239 ; 110  |    WORD wStartCylinderNumber;
                            24240 ; 111  |    WORD wSystemIdentification;
                            24241 ; 112  |    WORD wEndHeadNumber;
                            24242 ; 113  |    WORD wEndSectorNumber;
                            24243 ; 114  |    WORD wEndCylinderNumber;
                            24244 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            24245 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            24246 ; 117  |    WORD wPartitionSizeHigh;
                            24247 ; 118  |    WORD wPartitionSizeLow;
                            24248 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            24249 ; 120  |
                            24250 ; 121  |typedef struct {
                            24251 ; 122  |    WORD wWord0;
                            24252 ; 123  |    WORD wWord1;
                            24253 ; 124  |    WORD wWord2;
                            24254 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            24255 ; 126  |
                            24256 ; 127  |typedef struct {
                            24257 ; 128  |    WORD wWord0;
                            24258 ; 129  |    WORD wWord1;
                            24259 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            24260 ; 131  |
                            24261 ; 132  |typedef struct {
                            24262 ; 133  |    WORD wWord0;
                            24263 ; 134  |    WORD wWord1;
                            24264 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            24265 ; 136  |
                            24266 ; 137  |typedef struct {
                            24267 ; 138  |    WORD wWord0;
                            24268 ; 139  |    WORD wWord1;
                            24269 ; 140  |    WORD wWord2;
                            24270 ; 141  |    WORD wWord3;
                            24271 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            24272 ; 143  |
                            24273 ; 144  |typedef struct {
                            24274 ; 145  |    WORD wWord0;
                            24275 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            24276 
                            24299 
                            24300 ; 147  |
                            24301 ; 148  |typedef struct {
                            24302 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            24303 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            24304 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            24305 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            24306 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            24307 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            24308 
                            24330 
                            24331 ; 155  |   
                            24332 ; 156  |typedef struct {
                            24333 ; 157  |    WORD wPageSizeInBytes;
                            24334 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            24335 ; 159  |    WORD wNumberOfPagesPerBlock;
                            24336 ; 160  |    WORD wNumberOfBlocksPerZone;
                            24337 ; 161  |    WORD wNumberOfZonesInMedia;
                            24338 ; 162  |    WORD wMediaSizeInMBytes;
                            24339 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            24340 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            24341 ; 165  |    WORD wMediaFlagStatus;
                            24342 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            24343 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            24344 ; 168  |    WORD wNumberOfSystemBlocks;
                            24345 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            24346 ; 170  |
                            24347 ; 171  |typedef struct {
                            24348 ; 172  |    WORD wDevice;        
                            24349 ; 173  |    WORD wDirtyBlockFlag;
                            24350 ; 174  |    WORD wCleanTailFlag; 
                            24351 ; 175  |    WORD wLogDOSPage;    
                            24352 ; 176  |    WORD wSrcLogBlock;   
                            24353 ; 177  |    WORD wSrcPhyBlock;   
                            24354 ; 178  |    WORD wDestPhyBlock;  
                            24355 ; 179  |    WORD wStartSrcPage;  
                            24356 ; 180  |    WORD wStartDestPage; 
                            24357 ; 181  |    WORD wPagesToCopy;   
                            24358 ; 182  |    WORD wReplaceBuff;   
                            24359 ; 183  |    WORD wReplaceRdnt;
                            24360 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            24361 ; 185  |        WORD wFirstCount;
                            24362 ; 186  |        WORD wNextCount;
                            24363 ; 187  |        WORD wLastCount;
                            24364 ; 188  |    #endif
                            24365 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            24366 ; 190  |
                            24367 ; 191  |typedef struct {
                            24368 ; 192  |    WORD wWord0;
                            24369 ; 193  |    WORD wWord1;
                            24370 ; 194  |    WORD wWord2;
                            24371 ; 195  |    WORD wWord3;
                            24372 ; 196  |} DIRECTORY_NAME;
                            24373 ; 197  |
                            24374 ; 198  |typedef struct {
                            24375 ; 199  |    WORD wWord0;
                            24376 ; 200  |    WORD wWord1;
                            24377 ; 201  |} DIRECTORY_EXTENSION;
                            24378 ; 202  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24379 ; 203  |typedef struct {
                            24380 ; 204  |    WORD wWord0;
                            24381 ; 205  |    WORD wWord1;
                            24382 ; 206  |} DIRECTORY_SIZE;
                            24383 
                            24398 
                            24399 ; 207  |
                            24400 ; 208  |typedef struct {
                            24401 ; 209  |    DIRECTORY_NAME Name;
                            24402 ; 210  |    DIRECTORY_EXTENSION Extension;
                            24403 ; 211  |    WORD wAttribute;
                            24404 ; 212  |    WORD wReserved[4];
                            24405 ; 213  |    WORD wCreationTime;
                            24406 ; 214  |    WORD wCreationData;
                            24407 ; 215  |    WORD wFirstCluster;
                            24408 ; 216  |    DIRECTORY_SIZE Size;
                            24409 ; 217  |    WORD wCurrentCluster;
                            24410 ; 218  |    WORD wPointer;
                            24411 ; 219  |    WORD wRecord;
                            24412 ; 220  |    WORD wRd;
                            24413 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            24414 ; 222  |
                            24415 ; 223  |// TODO:  clean this up.  There are two versions.
                            24416 ; 224  |struct FCB
                            24417 ; 225  |{
                            24418 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            24419 ; 227  |    int     m_wReserved;                //3
                            24420 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            24421 ; 229  |    int     m_wAttributes;              //6
                            24422 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            24423 ; 231  |    int     m_wTimeofCreation;          //b
                            24424 ; 232  |    int     m_wDateofCreation;          //c
                            24425 ; 233  |    int     m_wFirstCluster;            //d
                            24426 ; 234  |    int     m_wFileSizeHigh;            //e
                            24427 ; 235  |    int     m_wFileSizeLow;             //f
                            24428 ; 236  |};
                            24429 
                            24445 
                            24446 ; 237  |
                            24447 ; 238  |
                            24448 ; 239  |typedef struct {
                            24449 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            24450 ; 241  |    WORD wFirstClusterParentDirectory;
                            24451 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            24452 ; 243  |    WORD wCurrentRelativeSector;
                            24453 ; 244  |    WORD wNumberOfSectors;
                            24454 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            24455 ; 246  |    WORD wBufferedRecord;
                            24456 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            24457 ; 248  |    WORD * pwPointerToBuffer;
                            24458 ; 249  |    WORD * pwPointerToPath;
                            24459 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            24460 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            24461 ; 252  |
                            24462 ; 253  |typedef struct {
                            24463 ; 254  |    WORD wWord0;
                            24464 ; 255  |    WORD wWord1;
                            24465 ; 256  |    WORD wWord2;
                            24466 ; 257  |    WORD wWord3;
                            24467 ; 258  |} FILE_NAME;
                            24468 ; 259  |
                            24469 ; 260  |typedef struct {
                            24470 ; 261  |    WORD wWord0;
                            24471 ; 262  |    WORD wWord1;
                            24472 ; 263  |} FILE_EXTENSION;
                            24473 ; 264  |
                            24474 ; 265  |typedef struct {
                            24475 ; 266  |    WORD wWord0;
                            24476 ; 267  |    WORD wWord1;
                            24477 ; 268  |} FILE_SIZE;
                            24478 ; 269  |
                            24479 ; 270  |typedef union {
                            24480 ; 271  |    struct {
                            24481 ; 272  |        int Read        :1;
                            24482 ; 273  |        int Write       :1;
                            24483 ; 274  |        int Append      :1;
                            24484 ; 275  |        int Truncate    :1;
                            24485 ; 276  |        int Create      :1;
                            24486 ; 277  |        int Rsrv        :3;
                            24487 ; 278  |        int Mode        :8;
                            24488 ; 279  |        int Device      :8;
                            24489 ; 280  |    } B;
                            24490 ; 281  |    int I;
                            24491 ; 282  |} FILE_FLAGS;
                            24492 ; 283  |
                            24493 ; 284  |typedef struct {
                            24494 ; 285  |    WORD wWord0;
                            24495 ; 286  |    WORD wWord1;
                            24496 ; 287  |} FILE_BYTE_CURRENT;
                            24497 
                            24537 
                            24538 ; 288  |
                            24539 ; 289  |typedef struct {
                            24540 ; 290  |    FILE_NAME Name;
                            24541 ; 291  |    FILE_EXTENSION Extension;
                            24542 ; 292  |    WORD wAttributes;
                            24543 ; 293  |    WORD wReserved[4];
                            24544 ; 294  |    WORD wCreationTime;
                            24545 ; 295  |    WORD wCreationData;
                            24546 ; 296  |    WORD wFirstCluster;
                            24547 ; 297  |    FILE_SIZE Size;
                            24548 ; 298  |    WORD wCurrentCluster;
                            24549 ; 299  |    WORD wPointer;
                            24550 ; 300  |    WORD wRecord;
                            24551 ; 301  |    WORD wRd;
                            24552 ; 302  |    FILE_FLAGS Flags;
                            24553 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            24554 ; 304  |    WORD wFcbFlagEndOfCx;
                            24555 ; 305  |} FILE_CONTROL_BLOCK;    
                            24556 ; 306  |
                            24557 ; 307  |typedef struct {
                            24558 ; 308  |    WORD wWord0;
                            24559 ; 309  |    WORD wWord1;
                            24560 ; 310  |    WORD wWord2;
                            24561 ; 311  |    WORD wWord3;
                            24562 ; 312  |} VOLUME_LABEL;
                            24563 ; 313  |
                            24564 ; 314  |typedef struct {
                            24565 ; 315  |    WORD wFATPhysicalBlock1;
                            24566 ; 316  |    WORD wFATPhysicalBlock2;
                            24567 ; 317  |    WORD wFATPhysicalBlock3;
                            24568 ; 318  |    WORD wFATPhysicalBlock4;
                            24569 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            24570 
                            24577 
                            24578 ; 320  |
                            24579 ; 321  |typedef struct {
                            24580 ; 322  |    WORD wFATSectorInCache;
                            24581 ; 323  |    WORD wLastClusterFree;
                            24582 ; 324  |    WORD wNumberOfUsedClusters;
                            24583 ; 325  |    WORD wNumberOfFreeClusters;
                            24584 ; 326  |    WORD wNumberOfBadClusters;
                            24585 ; 327  |    WORD wNumberOfReservedClusters;
                            24586 ; 328  |    WORD wControl;
                            24587 ; 329  |    WORD * pwSectorCache;
                            24588 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            24589 ; 331  |} FAT_TABLE;
                            24590 
                            24597 
                            24598 ; 332  |
                            24599 ; 333  |typedef struct {
                            24600 ; 334  |    WORD wStateMediaTable;
                            24601 ; 335  |    WORD wTypeFs;
                            24602 ; 336  |    WORD wBytesPerSector;
                            24603 ; 337  |    WORD wSectorsPerCluster;
                            24604 ; 338  |    WORD wNumberOfReservedSectors;
                            24605 ; 339  |    WORD wMaximumNumberOfFATs;
                            24606 ; 340  |    WORD wMaxRootDirectoryEntries;
                            24607 ; 341  |    WORD wTotalSectors;
                            24608 ; 342  |    WORD wNumberOfFATSectors;
                            24609 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            24610 ; 344  |    WORD wNumberOfHeads;
                            24611 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            24612 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            24613 ; 347  |    WORD wTotalSectors32MSB;
                            24614 ; 348  |    WORD wTotalSectors32LSB;
                            24615 ; 349  |    WORD wDriverNumber;
                            24616 ; 350  |    WORD wExtendedBootSignature;
                            24617 ; 351  |    WORD wVolumeIDMSB;
                            24618 ; 352  |    WORD wVolumeIDLSB;
                            24619 ; 353  |    VOLUME_LABEL VolumeLabel;
                            24620 ; 354  |    WORD * pwWriteBuffer;
                            24621 ; 355  |    WORD wPrimaryFATRelativeSector;
                            24622 ; 356  |    WORD wSecondaryFATRelativeSector;
                            24623 ; 357  |    WORD wRootDirectoryRelativeSector;
                            24624 ; 358  |    WORD wFirstSectorNumberDataZone;
                            24625 ; 359  |    WORD wMaxNumberOfFATEntries;
                            24626 ; 360  |    WORD wRootDirectorySizeInSectors;
                            24627 ; 361  |    WORD wDataAreaSizeInSectors;
                            24628 ; 362  |} MEDIA_TABLE;
                            24629 
                            24688 
                            24689 ; 363  |
                            24690 ; 364  |typedef struct {
                            24691 ; 365  |    MEDIA_TABLE * pMediaTable;
                            24692 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            24693 ; 367  |    FAT_TABLE * pFATTable;
                            24694 ; 368  |} DEVICE_CONTROL_TABLE;
                            24695 ; 369  |    
                            24696 ; 370  |typedef struct {
                            24697 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            24698 ; 372  |                                        //  to 2-bytes for compatibility with
                            24699 ; 373  |                                        //  older host drivers.
                            24700 ; 374  |    DWORD dwTotalNumberOfSectors;
                            24701 ; 375  |    DWORD dwTotalNumberOfBytes;
                            24702 ; 376  |    WORD wSectorSizeInBytes;
                            24703 ; 377  |} MEDIA_SIZE;
                            24704 ; 378  |
                            24705 ; 379  |typedef struct {
                            24706 ; 380  |    BOOL    bInstalled;
                            24707 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            24708 ; 382  |    DWORD   dwSize;
                            24709 ; 383  |} DATA_DRIVE_PBS_LOC;
                            24710 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            24711 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            24712 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            24713 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            24714 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            24715 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            24716 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            24717 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            24718 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            24719 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            24720 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            24721 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            24722 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            24723 ; 397  |extern  INT FSFreeClusters(INT Device);
                            24724 ; 398  |extern  INT BytesPerCluster(INT Device);
                            24725 ; 399  |
                            24726 ; 400  |
                            24727 ; 401  |
                            24728 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            24729 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            24730 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
                            24731 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            24732 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            24733 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            24734 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            24735 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            24736 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            24737 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            24738 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            24739 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            24740 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            24741 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            24742 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            24743 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            24744 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            24745 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24746 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24747 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24748 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            24749 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            24750 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            24751 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            24752 ; 426  |
                            24753 ; 427  |#endif
                            24754 
                            24756 
                            24757 ; 7    |#include "metadata.h"
                            24758 
                            24760 
                            24761 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24762 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            24763 ; 3    |//
                            24764 ; 4    |// Filename: metadata.h
                            24765 ; 5    |// Description:
                            24766 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24767 ; 7    |
                            24768 ; 8    |#ifndef _METADATA_H
                            24769 ; 9    |#define _METADATA_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24770 ; 10   |
                            24771 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            24772 ; 12   |// MetaData definitions
                            24773 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            24774 ; 14   |
                            24775 ; 15   |//#define MMC_CMD59       0x40|59
                            24776 ; 16   |
                            24777 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            24778 ; 18   |// Meta Data structure definitions
                            24779 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            24780 ; 20   |
                            24781 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            24782 ; 22   |// MetaData definitions
                            24783 ; 23   |
                            24784 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            24785 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            24786 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            24787 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            24788 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            24789 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            24790 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            24791 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            24792 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            24793 ; 33   |
                            24794 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            24795 ; 35   |
                            24796 ; 36   |// VBR
                            24797 ; 37   |#define VBR_NOT_DETERMINED 0
                            24798 ; 38   |#define VBR_TRUE 1
                            24799 ; 39   |
                            24800 ; 40   |#ifndef TITLE_SIZE
                            24801 ; 41   |//#define TITLE_SIZE 30
                            24802 ; 42   |#ifndef USE_PLAYLIST3
                            24803 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            24804 ; 44   |#else
                            24805 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            24806 ; 46   |#endif
                            24807 ; 47   |#endif
                            24808 ; 48   |
                            24809 ; 49   |#ifndef ARTIST_SIZE
                            24810 ; 50   |#ifndef USE_PLAYLIST3
                            24811 ; 51   |//#define ARTIST_SIZE 30
                            24812 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003110)
                            24813 ; 53   |#else
                            24814 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003110)
                            24815 ; 55   |#endif
                            24816 ; 56   |#endif
                            24817 ; 57   |
                            24818 ; 58   |#ifndef ALBUM_SIZE
                            24819 ; 59   |#ifndef USE_PLAYLIST3
                            24820 ; 60   |//#define ALBUM_SIZE 30
                            24821 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            24822 ; 62   |#else
                            24823 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            24824 ; 64   |#endif
                            24825 ; 65   |#endif
                            24826 ; 66   |
                            24827 ; 67   |#ifdef USE_PLAYLIST3
                            24828 ; 68   |#ifndef GENRE_SIZE
                            24829 ; 69   |#define GENRE_SIZE 20
                            24830 ; 70   |#endif
                            24831 ; 71   |
                            24832 ; 72   |#ifndef YEAR_SIZE
                            24833 ; 73   |#define YEAR_SIZE 8
                            24834 ; 74   |#endif
                            24835 ; 75   |
                            24836 ; 76   |#ifndef TRACKNUM_SIZE
                            24837 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            24838 ; 78   |#endif
                            24839 ; 79   |
                            24840 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            24841 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            24842 ; 82   |#endif
                            24843 ; 83   |
                            24844 ; 84   |#define XING_TOC_SIZE   100
                            24845 ; 85   |#if MTP_BUILD
                            24846 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            24847 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            24848 ; 88   |#define VBR_TOC_SIZE    2
                            24849 ; 89   |#else
                            24850 ; 90   |#define VBR_TOC_SIZE    200
                            24851 ; 91   |#endif
                            24852 ; 92   |
                            24853 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            24854 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            24855 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            24856 ; 96   |#ifdef USE_PLAYLIST3
                            24857 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            24858 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            24859 ; 99   |extern WORD g_wSongTrackNum;
                            24860 ; 100  |#endif
                            24861 ; 101  |
                            24862 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            24863 ; 103  |
                            24864 ; 104  |typedef struct {
                            24865 ; 105  |    WORD        iTitleBufferLength;
                            24866 ; 106  |        UCS3       *wTitle;        // Title of Song
                            24867 ; 107  |    WORD        iArtistBufferLength;
                            24868 ; 108  |    UCS3       *wArtist;
                            24869 ; 109  |    WORD        iAlbumBufferLength;
                            24870 ; 110  |    UCS3       *wAlbum;
                            24871 ; 111  |#ifdef USE_PLAYLIST3
                            24872 ; 112  |    WORD        iGenreBufferLength;
                            24873 ; 113  |    UCS3       *wGenre;
                            24874 ; 114  |    WORD        iYearBufferLength;
                            24875 ; 115  |    UCS3       *wYear;
                            24876 ; 116  |    WORD        wTrackNum;
                            24877 ; 117  |#endif
                            24878 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            24879 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            24880 ; 120  |        WORD       wNumChannels;
                            24881 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitrate found)
                            24882 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            24883 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the decoder)
                            24884 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            24885 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            24886 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            24887 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see question below**)
                            24888 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = IMA ADPCM, etc (use defines below)
                            24889 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed for this file
                            24890 ; 130  |} FILE_META_DATA;
                            24891 ; 131  |
                            24892 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            24893 ; 133  |#define UNKNOWN_TYPE   0
                            24894 ; 134  |#define MP3_TYPE       1
                            24895 ; 135  |#define WMA_TYPE       2
                            24896 ; 136  |#define AAC_TYPE       4
                            24897 ; 137  |#define IMA_ADPCM_TYPE 8
                            24898 ; 138  |#define MS_ADPCM_TYPE  16
                            24899 ; 139  |#define PCM_WAV_TYPE   32
                            24900 ; 140  |#define ASF_TYPE       64
                            24901 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            24902 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            24903 ; 143  |
                            24904 ; 144  |#define SMV_ADPCM_TYPE 512
                            24905 ; 145  |
                            24906 ; 146  |
                            24907 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            24908 ; 148  |// Sample rates
                            24909 ; 149  |#ifdef WOW
                            24910 ; 150  |#define SR_48KHZ        48000
                            24911 ; 151  |#define SR_44KHZ        44100
                            24912 ; 152  |#define SR_32KHZ        32000
                            24913 ; 153  |#define SR_24KHZ        24000
                            24914 ; 154  |#define SR_22KHZ        22050
                            24915 ; 155  |#define SR_16KHZ        16000
                            24916 ; 156  |#define SR_12KHZ        12000
                            24917 ; 157  |#define SR_11KHZ        11025
                            24918 ; 158  |#define SR_8KHZ          8000
                            24919 ; 159  |#endif
                            24920 ; 160  |
                            24921 ; 161  |
                            24922 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            24923 ; 163  |// MetaData prototypes
                            24924 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            24925 ; 165  |
                            24926 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            24927 
                            24955 
                            24956 ; 167  |#ifdef USE_PLAYLIST3
                            24957 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAddress);
                            24958 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            24959 ; 170  |#endif
                            24960 ; 171  |
                            24961 ; 172  |#endif // #ifndef _METADATA_H
                            24962 
                            24964 
                            24965 ; 8    |
                            24966 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            24967 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            24968 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            24969 ; 12   |
                            24970 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecordNum field in the following data structures.
                            24971 ; 14   |                                                                                        //An entry can have multiple records in the FAT for LFNs.
                            24972 ; 15   |                                                                                        //Records more than this number will not be included in the playlist content
                            24973 ; 16   |
                            24974 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            24975 ; 18   |
                            24976 ; 19   |#define  _MAX_DIR_DEPTH 8
                            24977 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            24978 ; 21   |
                            24979 ; 22   |struct Bookmark{
                            24980 ; 23   |        INT       m_iTracknum;
                            24981 ; 24   |        DWORD m_dwTrackPosBytes;
                            24982 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            24983 ; 26   |
                            24984 ; 27   |
                            24985 ; 28   |typedef struct{
                            24986 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            24987 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            24988 ; 31   |    unsigned int    m_iDevice:1;
                            24989 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            24990 ; 33   |////////////////////////////////////////////////////////////////////////////////////////////
                            24991 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            24992 ; 35   |///////////////////////////////////////////////////////////////////////////////////////////
                            24993 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file contents for this directory begin.
                            24994 ; 37   |////////////////////////////////////////////////////////////////////////////////////////////
                            24995 ; 38   |        unsigned int    m_iDirSector1:21;
                            24996 ; 39   |////////////////////////////////////////////////////////////////////////////////////////////
                            24997 ; 40   |        unsigned int    m_iDirOffset:12;
                            24998 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (LFN use).
                            24999 ; 42   |
                            25000 ; 43   |        unsigned int    m_iDirSector2:11;
                            25001 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memory !!!
                            25002 ; 45   |////////////////////////////////////////////////////////////////////////////////////////////    
                            25003 ; 46   |#ifdef DEBUG_SFN
                            25004 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            25005 ; 48   |#endif
                            25006 ; 49   |}DirEntry;
                            25007 ; 50   |
                            25008 ; 51   |typedef struct{
                            25009 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            25010 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            25011 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was played atleast once. Currently not used.
                            25012 ; 55   |        unsigned int    m_iDirSector1:21;
                            25013 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25014 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the current playset.
                            25015 ; 58   |        unsigned int    m_iDirOffset:12;
                            25016 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25017 ; 60   |        unsigned int    m_iDevice:1;
                            25018 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN use).
                            25019 ; 62   |        unsigned int    m_iDirSector2:11;
                            25020 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25021 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            25022 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25023 ; 66   |#ifdef DEBUG_SFN
                            25024 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            25025 ; 68   |#endif
                            25026 ; 69   |}FileEntry;
                            25027 
                            25072 
                            25073 ; 70   |
                            25074 ; 71   |typedef struct{
                            25075 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            25076 ; 73   |        unsigned int    iReason;
                            25077 ; 74   |        unsigned int iDevice;
                            25078 ; 75   |        unsigned int iPlayset;
                            25079 ; 76   |        unsigned int iDepth;
                            25080 ; 77   |        unsigned int iTrackOrder;
                            25081 ; 78   |        unsigned int iTrackNum;
                            25082 ; 79   |        FileEntry* pFileEntry;
                            25083 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory links within the recursion
                            25084 ; 81   |        unsigned int    iTotalLinks;
                            25085 ; 82   |}TraverseTreeParams;
                            25086 ; 83   |
                            25087 ; 84   |typedef struct{
                            25088 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            25089 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            25090 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            25091 ; 88   |        unsigned int iTrackNum;
                            25092 ; 89   |        unsigned int iTrackOrder;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25093 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            25094 ; 91   |        unsigned int iTotalLinks;
                            25095 ; 92   |}EntryAccessInfo;
                            25096 ; 93   |
                            25097 ; 94   |typedef struct{
                            25098 ; 95   |        void* pEntry;
                            25099 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            25100 ; 97   |}SFNStorage;
                            25101 ; 98   |
                            25102 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            25103 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not contain files.
                            25104 ; 101  |extern FileEntry g_FileEntryPool[];
                            25105 
                            25120 
                            25121 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            25122 ; 103  |extern int g_iPlaylistRepeat;
                            25123 ; 104  |extern int g_bPlaylistShuffle;
                            25124 
                            25132 
                            25133 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            25134 ; 106  |extern int g_iTotalTracks;
                            25135 ; 107  |
                            25136 ; 108  |extern int g_iPlaySet;
                            25137 ; 109  |
                            25138 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            25139 ; 111  |extern int g_iTotalDir;
                            25140 ; 112  |extern int g_iTotalFiles;
                            25141 ; 113  |
                            25142 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            25143 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            25144 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            25145 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            25146 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            25147 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            25148 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            25149 ; 121  |
                            25150 ; 122  |#endif
                            25151 
                            25153 
                            25154 ; 5    |#include "musiclib_ghdr.h"
                            25155 
                            25157 
                            25158 ; 1    |#ifndef MUSICLIB_GHDR_H
                            25159 ; 2    |#define MUSICLIB_GHDR_H
                            25160 ; 3    |
                            25161 ; 4    |#ifdef __cplusplus
                            25162 ; 5    |extern "C" {
                            25163 ; 6    |#endif
                            25164 ; 7    |
                            25165 ; 8    |/*==================================================================================================
                            25166 ; 9    |
                            25167 ; 10   |                                        General Description
                            25168 ; 11   |
                            25169 ; 12   |====================================================================================================
                            25170 ; 13   |
                            25171 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            25172 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            25173 ; 16   |
                            25174 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            25175 ; 18   |
                            25176 ; 19   |PRODUCT NAMES: All
                            25177 ; 20   |
                            25178 ; 21   |GENERAL DESCRIPTION:
                            25179 ; 22   |
                            25180 ; 23   |    General description of this grouping of functions.
                            25181 ; 24   |
                            25182 ; 25   |Portability: All
                            25183 ; 26   |
                            25184 ; 27   |
                            25185 ; 28   |Revision History:
                            25186 ; 29   |
                            25187 ; 30   |                         Modification        Tracking
                            25188 ; 31   |Author                       Date             Number           Description of Changes
                            25189 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            25190 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            25191 ; 34   |
                            25192 ; 35   |
                            25193 ; 36   |====================================================================================================
                            25194 ; 37   |                                            DESCRIPTION
                            25195 ; 38   |====================================================================================================
                            25196 ; 39   |
                            25197 ; 40   |GLOBAL FUNCTIONS:
                            25198 ; 41   |    MF_global_func_name()
                            25199 ; 42   |
                            25200 ; 43   |TRACEABILITY MATRIX:
                            25201 ; 44   |    None
                            25202 ; 45   |
                            25203 ; 46   |==================================================================================================*/
                            25204 ; 47   |
                            25205 ; 48   |/*==================================================================================================
                            25206 ; 49   |                                                                Conditional Compilation Directives
                            25207 ; 50   |==================================================================================================*/
                            25208 ; 51   |#ifdef WIN32
                            25209 ; 52   |#define _PC_SIMULATION_
                            25210 ; 53   |#else
                            25211 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            25212 ; 55   |#endif  // WIN32
                            25213 ; 56   |
                            25214 ; 57   |#if 1
                            25215 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            25216 ; 59   |#endif
                            25217 ; 60   |
                            25218 ; 61   |#if 1
                            25219 ; 62   |#define _AUDIBLE_       /* install audible list */
                            25220 ; 63   |#endif
                            25221 ; 64   |
                            25222 ; 65   |#if 1
                            25223 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            25224 ; 67   |#endif
                            25225 ; 68   |
                            25226 ; 69   |#ifdef PL3_FB
                            25227 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            25228 ; 71   |#endif
                            25229 ; 72   |
                            25230 ; 73   |#if 1
                            25231 ; 74   |#define _SUPPORT_2000_SONGS_
                            25232 ; 75   |#endif
                            25233 ; 76   |
                            25234 ; 77   |/*==================================================================================================
                            25235 ; 78   |                                           INCLUDE FILES
                            25236 ; 79   |==================================================================================================*/
                            25237 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            25238 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            25239 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            25240 ; 83   |#define OEM_SEEK_END    SEEK_END
                            25241 ; 84   |#else
                            25242 ; 85   |#define _X
                            25243 ; 86   |#define _Y
                            25244 ; 87   |#define _packed
                            25245 ; 88   |
                            25246 ; 89   |#define _asmfunc
                            25247 ; 90   |#define _reentrant
                            25248 ; 91   |
                            25249 ; 92   |#define OEM_SEEK_CUR    1
                            25250 ; 93   |#define OEM_SEEK_SET    0
                            25251 ; 94   |#define OEM_SEEK_END    2
                            25252 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            25253 ; 96   |
                            25254 ; 97   |#include "types.h"
                            25255 ; 98   |#include "exec.h"
                            25256 ; 99   |#include "messages.h"
                            25257 ; 100  |#include "project.h"
                            25258 ; 101  |
                            25259 ; 102  |/*==================================================================================================
                            25260 ; 103  |                                             CONSTANTS
                            25261 ; 104  |==================================================================================================*/
                            25262 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            25263 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            25264 ; 107  |Artistname                              1:0
                            25265 ; 108  |Albumname                               3:2
                            25266 ; 109  |Genrename                               5:4
                            25267 ; 110  |Songname                                7:6
                            25268 ; 111  |----------------------------------------------------------
                            25269 ; 112  |    Value (2 bits)                      Meanings
                            25270 ; 113  |    0                                   RAW and All ASCII
                            25271 ; 114  |    1                                   Uni-code
                            25272 ; 115  |    2                                   Mixed, non-unicode
                            25273 ; 116  |
                            25274 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            25275 ; 118  |*/
                            25276 ; 119  |#define BITMASK_ARTIST  (0x03)
                            25277 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            25278 ; 121  |#define BITMASK_GENRE   (0x30)
                            25279 ; 122  |#define BITMASK_SONG    (0xC0)
                            25280 ; 123  |
                            25281 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            25282 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            25283 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            25284 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            25285 ; 128  |
                            25286 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            25287 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            25288 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            25289 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            25290 ; 133  |
                            25291 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            25292 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            25293 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            25294 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            25295 ; 138  |
                            25296 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            25297 ; 140  |
                            25298 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            25299 ; 142  |
                            25300 ; 143  |#define INDEX_EOF       0xFFF
                            25301 ; 144  |#ifdef _FOLDER_BROWSE_
                            25302 ; 145  |#define INDEX_ROOT  0xffe
                            25303 ; 146  |#define UNKNOWN_RECORD  0xfff
                            25304 ; 147  |#endif  // _FOLDER_BROWSE_
                            25305 ; 148  |
                            25306 ; 149  |/* Constant for item_type */
                            25307 ; 150  |#define         ITEM_ARTIST                     0
                            25308 ; 151  |#define         ITEM_ALBUM                      1
                            25309 ; 152  |#define         ITEM_GENRE                      2
                            25310 ; 153  |#define         ITEM_TRACK                      3
                            25311 ; 154  |#define         ITEM_YEAR                       4
                            25312 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            25313 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            25314 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            25315 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            25316 ; 159  |#ifdef _NEWMUSIC_
                            25317 ; 160  |#define         ITEM_1DAY                       10
                            25318 ; 161  |#define         ITEM_1WEEK                      11
                            25319 ; 162  |#define         ITEM_1MONTH                     12
                            25320 ; 163  |#endif
                            25321 ; 164  |#ifdef _AUDIBLE_
                            25322 ; 165  |#define         ITEM_AUDIBLE            13
                            25323 ; 166  |#endif
                            25324 ; 167  |#define         ITEM_ON_THE_GO          14
                            25325 ; 168  |
                            25326 ; 169  |#define         ITEM_VOICE                      15
                            25327 ; 170  |#define         ITEM_FMREC                      16
                            25328 ; 171  |#define         ITEM_PHOTO                      17
                            25329 ; 172  |#ifdef _FOLDER_BROWSE_
                            25330 ; 173  |#define         ITEM_INTERNAL           18
                            25331 ; 174  |#define         ITEM_EXTERNAL       19
                            25332 ; 175  |#endif  // _FOLDER_BROWSE_
                            25333 ; 176  |#define     ITEM_UNKNOWN        0xff
                            25334 ; 177  |
                            25335 ; 178  |/*
                            25336 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            25337 ; 180  |option input.
                            25338 ; 181  |*/
                            25339 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            25340 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            25341 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            25342 ; 185  |#ifdef _FOLDER_BROWSE_
                            25343 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            25344 ; 187  |#endif  // _FOLDER_BROWSE_
                            25345 ; 188  |
                            25346 ; 189  |/* Constant for key action */
                            25347 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            25348 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            25349 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            25350 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            25351 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            25352 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            25353 ; 196  |
                            25354 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            25355 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            25356 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            25357 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            25358 ; 201  |
                            25359 ; 202  |#define         NO_SD                                   0
                            25360 ; 203  |#define         HAS_SD                                  1
                            25361 ; 204  |
                            25362 ; 205  |#define         PLAY_NORMAL                             0
                            25363 ; 206  |#define         PLAY_SHUFFLE                    1
                            25364 ; 207  |
                            25365 ; 208  |#define     PLAY_REPEAT_OFF         0
                            25366 ; 209  |#define     PLAY_REPEAT_ON          1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25367 ; 210  |
                            25368 ; 211  |#define     PLAY_SELECT_FLASH       0
                            25369 ; 212  |#define     PLAY_SELECT_SD          1
                            25370 ; 213  |
                            25371 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            25372 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            25373 ; 216  |
                            25374 ; 217  |#define         ON_THE_GO_EXIST                 0
                            25375 ; 218  |#define         ON_THE_GO_FULL                  1
                            25376 ; 219  |#define         ON_THE_GO_FREE                  2
                            25377 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            25378 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            25379 ; 222  |
                            25380 ; 223  |#define         REC_VOICE_TYPE                  0
                            25381 ; 224  |#define         REC_FMREC_TYPE                  1
                            25382 ; 225  |#define         REC_PHOTO_TYPE                  2
                            25383 ; 226  |#define         VOICE_FILE_ADD                  0
                            25384 ; 227  |#define         VOICE_FILE_DEL                  1
                            25385 ; 228  |
                            25386 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            25387 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            25388 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            25389 ; 232  |flash or external SD card */
                            25390 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            25391 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            25392 ; 235  |#else
                            25393 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            25394 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            25395 ; 238  |
                            25396 ; 239  |/* number of byte in one DSP word */
                            25397 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            25398 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            25399 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            25400 ; 243  |are 10 level directory structure */
                            25401 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            25402 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            25403 ; 246  |
                            25404 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            25405 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            25406 ; 249  |/* number of songs in each new music list */
                            25407 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            25408 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            25409 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            25410 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            25411 ; 254  |/* number of songs in the on-the-fly list */
                            25412 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            25413 ; 256  |/* number of files audible list */
                            25414 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            25415 ; 258  |
                            25416 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            25417 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            25418 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            25419 ; 262  |
                            25420 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            25421 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            25422 ; 265  |#ifdef _FOLDER_BROWSE_
                            25423 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            25424 ; 267  |#else
                            25425 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            25426 ; 269  |#endif  // _FOLDER_BROWSE_
                            25427 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            25428 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            25429 ; 272  |
                            25430 ; 273  |#ifndef _MAX_DIR_DEPTH
                            25431 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            25432 ; 275  |#endif  // _MAX_DIR_DEPTH
                            25433 ; 276  |
                            25434 ; 277  |/*==================================================================================================*/
                            25435 ; 278  |
                            25436 ; 279  |
                            25437 ; 280  |/*==================================================================================================
                            25438 ; 281  |                                               MACROS
                            25439 ; 282  |==================================================================================================*/
                            25440 ; 283  |
                            25441 ; 284  |/*==================================================================================================
                            25442 ; 285  |                                               ENUMS
                            25443 ; 286  |==================================================================================================*/
                            25444 ; 287  |#define NUM_OF_MEDIA                            (2)
                            25445 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            25446 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            25447 ; 290  |/*==================================================================================================
                            25448 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            25449 ; 292  |==================================================================================================*/
                            25450 ; 293  |
                            25451 ; 294  |typedef char    int8;
                            25452 ; 295  |typedef short   int16;
                            25453 ; 296  |typedef int     int24;
                            25454 ; 297  |typedef long    int32;
                            25455 ; 298  |
                            25456 ; 299  |typedef int     intx;
                            25457 ; 300  |
                            25458 ; 301  |typedef unsigned char   uint8;
                            25459 ; 302  |typedef unsigned short  uint16;
                            25460 ; 303  |typedef unsigned int    uint24;
                            25461 ; 304  |typedef unsigned long   uint32;
                            25462 ; 305  |
                            25463 ; 306  |/*
                            25464 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            25465 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            25466 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            25467 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            25468 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            25469 ; 312  |*/
                            25470 ; 313  |/*
                            25471 ; 314  |path_name[] _must_have_data_:
                            25472 ; 315  |path_name[] = (Max. 120 Characters);
                            25473 ; 316  |year range:
                            25474 ; 317  |year = 0x000000-0xFFFFFF;
                            25475 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            25476 ; 319  |Unknown track number:
                            25477 ; 320  |track_number = 0x7FFFFF;
                            25478 ; 321  |unicode refer to above #define BITMASK_*
                            25479 ; 322  |*/
                            25480 ; 323  |/*
                            25481 ; 324  |Interface of UI and Music Library
                            25482 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            25483 ; 326  |
                            25484 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            25485 ; 328  |
                            25486 ; 329  |3) UI to Music Library variable passing length definition:
                            25487 ; 330  |        All ASCII Characters:
                            25488 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            25489 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            25490 ; 333  |        Unicode Characters:
                            25491 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            25492 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            25493 ; 336  |
                            25494 ; 337  |4) UI input data to Music Library in two formats.
                            25495 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            25496 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            25497 ; 340  |
                            25498 ; 341  |5) UI calling function:
                            25499 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            25500 ; 343  |        int16 option definition:
                            25501 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            25502 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            25503 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            25504 ; 347  |
                            25505 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            25506 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            25507 ; 350  |
                            25508 ; 351  |6) Modification Date:
                            25509 ; 352  |        uint24 g_file_time:
                            25510 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            25511 ; 354  |*/
                            25512 ; 355  |
                            25513 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            25514 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            25515 ; 358  |typedef struct _ram_song_info {
                            25516 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25517 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25518 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25519 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25520 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25521 ; 364  |    uint32 g_songFastKey;
                            25522 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25523 ; 366  |        uint24 year;
                            25524 ; 367  |        uint24 track_number;
                            25525 ; 368  |        uint8 unicode;
                            25526 ; 369  |} RAM_SONG_INFO_T;
                            25527 ; 370  |
                            25528 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            25529 ; 372  |typedef struct _flash_group_name {
                            25530 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25531 ; 374  |        uint8 unicode;
                            25532 ; 375  |} FLASH_GROUP_NAME_T;
                            25533 ; 376  |
                            25534 ; 377  |// struct to store directories information passed from UI
                            25535 ; 378  |#ifdef _FOLDER_BROWSE_
                            25536 ; 379  |typedef struct _ml_DirInfo {
                            25537 ; 380  |        uint24  u8Unicode : 8;
                            25538 ; 381  |        uint24  u12DirDepth : 12;
                            25539 ; 382  |        uint24  u4Added : 4;            
                            25540 ; 383  |        INT     iDirRecord;
                            25541 ; 384  |        DWORD   dwFastKey;
                            25542 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25543 ; 386  |} ML_DIRINFO_T;
                            25544 ; 387  |#endif  // _FOLDER_BROWSE_
                            25545 ; 388  |
                            25546 ; 389  |/*==================================================================================================
                            25547 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            25548 ; 391  |==================================================================================================*/
                            25549 ; 392  |extern uint24   IsPlayOnTheGo;
                            25550 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            25551 ; 394  |extern uint24   merge_id_list_flash[];
                            25552 ; 395  |extern uint24   merge_id_list_sd[];
                            25553 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            25554 ; 397  |#ifdef _FOLDER_BROWSE_
                            25555 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            25556 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25557 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            25558 ; 401  |#endif  // _FOLDER_BROWSE_
                            25559 ; 402  |extern INT _X    *sec_temp_buf_X;
                            25560 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            25561 ; 404  |
                            25562 ; 405  |/*==================================================================================================
                            25563 ; 406  |                                        FUNCTION PROTOTYPES
                            25564 ; 407  |==================================================================================================*/
                            25565 ; 408  |
                            25566 ; 409  |///////////////////////////////////////////////////////////////////////
                            25567 ; 410  |//! \brief
                            25568 ; 411  |//!
                            25569 ; 412  |//! \fntype Function
                            25570 ; 413  |//!
                            25571 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            25572 ; 415  |//! Call only once before inserting items. Call once for each media.
                            25573 ; 416  |//!
                            25574 ; 417  |//! \param[in]  none
                            25575 ; 418  |//!
                            25576 ; 419  |//! \return
                            25577 ; 420  |//!
                            25578 ; 421  |///////////////////////////////////////////////////////////////////////
                            25579 ; 422  |void ML_InitLibraryParameter(void);
                            25580 ; 423  |
                            25581 ; 424  |///////////////////////////////////////////////////////////////////////
                            25582 ; 425  |//! \brief
                            25583 ; 426  |//!
                            25584 ; 427  |//! \fntype Function
                            25585 ; 428  |//!
                            25586 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            25587 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            25588 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            25589 ; 432  |//! the song information is recorded in music library.
                            25590 ; 433  |//!
                            25591 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25592 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            25593 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            25594 ; 437  |//!
                            25595 ; 438  |//! \return
                            25596 ; 439  |//!
                            25597 ; 440  |///////////////////////////////////////////////////////////////////////
                            25598 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            25599 ; 442  |
                            25600 ; 443  |///////////////////////////////////////////////////////////////////////
                            25601 ; 444  |//! \brief
                            25602 ; 445  |//!
                            25603 ; 446  |//! \fntype Function
                            25604 ; 447  |//!
                            25605 ; 448  |//! \param[in]
                            25606 ; 449  |//!
                            25607 ; 450  |//! \return
                            25608 ; 451  |//!
                            25609 ; 452  |///////////////////////////////////////////////////////////////////////
                            25610 ; 453  |#ifdef _FOLDER_BROWSE_
                            25611 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            25612 ; 455  |#endif  // _FOLDER_BROWSE_
                            25613 ; 456  |
                            25614 ; 457  |///////////////////////////////////////////////////////////////////////
                            25615 ; 458  |//! \brief
                            25616 ; 459  |//!
                            25617 ; 460  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25618 ; 461  |//!
                            25619 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            25620 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            25621 ; 464  |//! music library for that particular media.
                            25622 ; 465  |//!
                            25623 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25624 ; 467  |//!
                            25625 ; 468  |//! \return
                            25626 ; 469  |//!
                            25627 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            25628 ; 471  |//!         function.
                            25629 ; 472  |///////////////////////////////////////////////////////////////////////
                            25630 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            25631 ; 474  |
                            25632 ; 475  |///////////////////////////////////////////////////////////////////////
                            25633 ; 476  |//! \brief
                            25634 ; 477  |//!
                            25635 ; 478  |//! \fntype Function
                            25636 ; 479  |//!
                            25637 ; 480  |//! \param[in]
                            25638 ; 481  |//!
                            25639 ; 482  |//! \return
                            25640 ; 483  |//!
                            25641 ; 484  |///////////////////////////////////////////////////////////////////////
                            25642 ; 485  |#ifdef _NEWMUSIC_
                            25643 ; 486  |void ML_UpdateNewMusic(void);
                            25644 ; 487  |#endif
                            25645 ; 488  |
                            25646 ; 489  |///////////////////////////////////////////////////////////////////////
                            25647 ; 490  |//! \brief
                            25648 ; 491  |//!
                            25649 ; 492  |//! \fntype Function
                            25650 ; 493  |//!
                            25651 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            25652 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            25653 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            25654 ; 497  |//!
                            25655 ; 498  |//! \param[in]  none
                            25656 ; 499  |//!
                            25657 ; 500  |//! \return
                            25658 ; 501  |//!
                            25659 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25660 ; 503  |//!         must be called before calling any other music library functions.
                            25661 ; 504  |///////////////////////////////////////////////////////////////////////
                            25662 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            25663 ; 506  |
                            25664 ; 507  |///////////////////////////////////////////////////////////////////////
                            25665 ; 508  |//! \brief
                            25666 ; 509  |//!
                            25667 ; 510  |//! \fntype Function
                            25668 ; 511  |//!
                            25669 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            25670 ; 513  |//! library operation.
                            25671 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            25672 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            25673 ; 516  |//! music.sec file do not exist.
                            25674 ; 517  |//!
                            25675 ; 518  |//! \param[in]  none
                            25676 ; 519  |//!
                            25677 ; 520  |//! \return
                            25678 ; 521  |//!
                            25679 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25680 ; 523  |//!         must be called before calling any other music library functions.
                            25681 ; 524  |///////////////////////////////////////////////////////////////////////
                            25682 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            25683 ; 526  |
                            25684 ; 527  |///////////////////////////////////////////////////////////////////////
                            25685 ; 528  |//! \brief
                            25686 ; 529  |//!
                            25687 ; 530  |//! \fntype Function
                            25688 ; 531  |//!
                            25689 ; 532  |//! Preload the list, prepare for renew.
                            25690 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            25691 ; 534  |//! structure in RAM.
                            25692 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            25693 ; 536  |//! in RAM.
                            25694 ; 537  |//!
                            25695 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            25696 ; 539  |//!
                            25697 ; 540  |//! \return
                            25698 ; 541  |//!
                            25699 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            25700 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            25701 ; 544  |///////////////////////////////////////////////////////////////////////
                            25702 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            25703 ; 546  |
                            25704 ; 547  |///////////////////////////////////////////////////////////////////////
                            25705 ; 548  |//! \brief
                            25706 ; 549  |//!
                            25707 ; 550  |//! \fntype Function
                            25708 ; 551  |//!
                            25709 ; 552  |//! Save the list to flash memory.
                            25710 ; 553  |//!
                            25711 ; 554  |//! \param[in]
                            25712 ; 555  |//!
                            25713 ; 556  |//! \return
                            25714 ; 557  |//!
                            25715 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            25716 ; 559  |//!         changed by the user.
                            25717 ; 560  |///////////////////////////////////////////////////////////////////////
                            25718 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            25719 ; 562  |
                            25720 ; 563  |///////////////////////////////////////////////////////////////////////
                            25721 ; 564  |//! \brief
                            25722 ; 565  |//!
                            25723 ; 566  |//! \fntype Function
                            25724 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            25725 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            25726 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            25727 ; 570  |//! Otherwise the song is deleted.
                            25728 ; 571  |//!
                            25729 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25730 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            25731 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            25732 ; 575  |//!
                            25733 ; 576  |//! \return
                            25734 ; 577  |//!
                            25735 ; 578  |///////////////////////////////////////////////////////////////////////
                            25736 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            25737 ; 580  |
                            25738 ; 581  |///////////////////////////////////////////////////////////////////////
                            25739 ; 582  |//! \brief
                            25740 ; 583  |//!
                            25741 ; 584  |//! \fntype Function
                            25742 ; 585  |//!
                            25743 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            25744 ; 587  |//! in the ML_UpdateOnTheGo().
                            25745 ; 588  |//!
                            25746 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            25747 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            25748 ; 591  |//!
                            25749 ; 592  |//! \return
                            25750 ; 593  |//!
                            25751 ; 594  |///////////////////////////////////////////////////////////////////////
                            25752 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            25753 ; 596  |
                            25754 ; 597  |///////////////////////////////////////////////////////////////////////
                            25755 ; 598  |//! \brief
                            25756 ; 599  |//!
                            25757 ; 600  |//! \fntype Function
                            25758 ; 601  |//!
                            25759 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            25760 ; 603  |//!
                            25761 ; 604  |//! \param[in]  none
                            25762 ; 605  |//!
                            25763 ; 606  |//! \return
                            25764 ; 607  |//!
                            25765 ; 608  |///////////////////////////////////////////////////////////////////////
                            25766 ; 609  |void ML_UpdateOnTheGo(void);
                            25767 ; 610  |
                            25768 ; 611  |///////////////////////////////////////////////////////////////////////
                            25769 ; 612  |//! \brief
                            25770 ; 613  |//!
                            25771 ; 614  |//! \fntype Function
                            25772 ; 615  |//!
                            25773 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            25774 ; 617  |//! Call only once before inserting items. Call once for each media.
                            25775 ; 618  |//!
                            25776 ; 619  |//! \param[in]  none
                            25777 ; 620  |//!
                            25778 ; 621  |//! \return
                            25779 ; 622  |//!
                            25780 ; 623  |///////////////////////////////////////////////////////////////////////
                            25781 ; 624  |void ML_InitVoiceParameter(void);
                            25782 ; 625  |
                            25783 ; 626  |///////////////////////////////////////////////////////////////////////
                            25784 ; 627  |//! \brief
                            25785 ; 628  |//!
                            25786 ; 629  |//! \fntype Function
                            25787 ; 630  |//!
                            25788 ; 631  |//! \param[in]
                            25789 ; 632  |//!
                            25790 ; 633  |//! \return
                            25791 ; 634  |//!
                            25792 ; 635  |///////////////////////////////////////////////////////////////////////
                            25793 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            25794 ; 637  |
                            25795 ; 638  |///////////////////////////////////////////////////////////////////////
                            25796 ; 639  |//! \brief
                            25797 ; 640  |//!
                            25798 ; 641  |//! \fntype Function
                            25799 ; 642  |//!
                            25800 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            25801 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            25802 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            25803 ; 646  |//!
                            25804 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25805 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            25806 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            25807 ; 650  |//!
                            25808 ; 651  |//! \return
                            25809 ; 652  |//!
                            25810 ; 653  |///////////////////////////////////////////////////////////////////////
                            25811 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            25812 ; 655  |
                            25813 ; 656  |///////////////////////////////////////////////////////////////////////
                            25814 ; 657  |//! \brief
                            25815 ; 658  |//!
                            25816 ; 659  |//! \fntype Function
                            25817 ; 660  |//!
                            25818 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            25819 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            25820 ; 663  |//! of music library for that particular media.
                            25821 ; 664  |//!
                            25822 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25823 ; 666  |//!
                            25824 ; 667  |//! \return
                            25825 ; 668  |//!
                            25826 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            25827 ; 670  |//!         function.
                            25828 ; 671  |///////////////////////////////////////////////////////////////////////
                            25829 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            25830 ; 673  |
                            25831 ; 674  |///////////////////////////////////////////////////////////////////////
                            25832 ; 675  |//! \brief
                            25833 ; 676  |//!
                            25834 ; 677  |//! \fntype Function
                            25835 ; 678  |//!
                            25836 ; 679  |//! Called by UI, the merge the music library tables album,
                            25837 ; 680  |//! artist, genre, song and year.
                            25838 ; 681  |//!
                            25839 ; 682  |//! \param[in]  none
                            25840 ; 683  |//!
                            25841 ; 684  |//! \return
                            25842 ; 685  |//!
                            25843 ; 686  |///////////////////////////////////////////////////////////////////////
                            25844 ; 687  |void ML_MergeLibraryTables(void);
                            25845 ; 688  |
                            25846 ; 689  |///////////////////////////////////////////////////////////////////////
                            25847 ; 690  |//! \brief
                            25848 ; 691  |//!
                            25849 ; 692  |//! \fntype Function
                            25850 ; 693  |//!
                            25851 ; 694  |//! Called by UI, the merge the music library tables album,
                            25852 ; 695  |//! artist, genre, song and year.
                            25853 ; 696  |//!
                            25854 ; 697  |//! \param[in]  none
                            25855 ; 698  |//!
                            25856 ; 699  |//! \return
                            25857 ; 700  |//!
                            25858 ; 701  |///////////////////////////////////////////////////////////////////////
                            25859 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25860 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25861 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            25862 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            25863 ; 706  |
                            25864 ; 707  |///////////////////////////////////////////////////////////////////////
                            25865 ; 708  |//! \brief
                            25866 ; 709  |//!
                            25867 ; 710  |//! \fntype Function
                            25868 ; 711  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25869 ; 712  |//! \param[in]
                            25870 ; 713  |//!
                            25871 ; 714  |//! \return
                            25872 ; 715  |//!
                            25873 ; 716  |///////////////////////////////////////////////////////////////////////
                            25874 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            25875 ; 718  |
                            25876 ; 719  |/*================================================================================================*/
                            25877 ; 720  |
                            25878 ; 721  |// Siukoon 2005-02-28
                            25879 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            25880 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            25881 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            25882 ; 725  |#else
                            25883 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            25884 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            25885 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            25886 ; 729  |#define WORD_PER_SECTOR             (171)
                            25887 ; 730  |#define BYTE_PER_SECTOR             (512)
                            25888 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            25889 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            25890 ; 733  |
                            25891 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            25892 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            25893 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            25894 ; 737  |
                            25895 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            25896 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            25897 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            25898 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            25899 ; 742  |
                            25900 ; 743  |/////////////////////
                            25901 ; 744  |
                            25902 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            25903 ; 746  |
                            25904 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            25905 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            25906 ; 749  |#else
                            25907 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            25908 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            25909 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            25910 ; 753  |
                            25911 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            25912 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            25913 ; 756  |
                            25914 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            25915 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            25916 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            25917 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            25918 ; 761  |#else
                            25919 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            25920 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            25921 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            25922 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            25923 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            25924 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            25925 ; 768  |
                            25926 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            25927 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            25928 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            25929 ; 772  |#else
                            25930 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            25931 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            25932 ; 775  |
                            25933 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            25934 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            25935 ; 778  |
                            25936 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            25937 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            25938 ; 781  |
                            25939 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            25940 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            25941 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            25942 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            25943 ; 786  |#else
                            25944 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            25945 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            25946 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            25947 ; 790  |
                            25948 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            25949 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            25950 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            25951 ; 794  |#else
                            25952 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            25953 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            25954 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            25955 ; 798  |
                            25956 ; 799  |#ifdef __cplusplus
                            25957 ; 800  |}
                            25958 ; 801  |#endif
                            25959 ; 802  |
                            25960 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            25961 
                            25963 
                            25964 ; 6    |#include "fsapi.h"
                            25965 
                            25967 
                            25968 ; 1    |#ifndef _FSAPI_H_
                            25969 ; 2    |#define _FSAPI_H_
                            25970 ; 3    |#include "filespec.h"
                            25971 
                            25973 
                            25974 ; 1    |#ifndef _FILESPEC_H_
                            25975 ; 2    |#define _FILESPEC_H_
                            25976 ; 3    |#include  "fstypes.h"
                            25977 
                            25979 
                            25980 ; 1    |#ifndef _FS_TYPE_H_
                            25981 ; 2    |#define _FS_TYPE_H_
                            25982 ; 3    |
                            25983 ; 4    |#include   "types.h"
                            25984 
                            25986 
                            25987 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25988 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            25989 ; 3    |//
                            25990 ; 4    |// Filename: types.h
                            25991 ; 5    |// Description: Standard data types
                            25992 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25993 ; 7    |
                            25994 ; 8    |#ifndef _TYPES_H
                            25995 ; 9    |#define _TYPES_H
                            25996 ; 10   |
                            25997 ; 11   |// TODO:  move this outta here!
                            25998 ; 12   |#if !defined(NOERROR)
                            25999 ; 13   |#define NOERROR 0
                            26000 ; 14   |#define SUCCESS 0
                            26001 ; 15   |#endif 
                            26002 ; 16   |#if !defined(SUCCESS)
                            26003 ; 17   |#define SUCCESS  0
                            26004 ; 18   |#endif
                            26005 ; 19   |#if !defined(ERROR)
                            26006 ; 20   |#define ERROR   -1
                            26007 ; 21   |#endif
                            26008 ; 22   |#if !defined(FALSE)
                            26009 ; 23   |#define FALSE 0
                            26010 ; 24   |#endif
                            26011 ; 25   |#if !defined(TRUE)
                            26012 ; 26   |#define TRUE  1
                            26013 ; 27   |#endif
                            26014 ; 28   |
                            26015 ; 29   |#if !defined(NULL)
                            26016 ; 30   |#define NULL 0
                            26017 ; 31   |#endif
                            26018 ; 32   |
                            26019 ; 33   |#define MAX_INT     0x7FFFFF
                            26020 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            26021 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            26022 ; 36   |#define MAX_ULONG   (-1) 
                            26023 ; 37   |
                            26024 ; 38   |#define WORD_SIZE   24              // word size in bits
                            26025 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            26026 ; 40   |
                            26027 ; 41   |
                            26028 ; 42   |#define BYTE    unsigned char       // btVarName
                            26029 ; 43   |#define CHAR    signed char         // cVarName
                            26030 ; 44   |#define USHORT  unsigned short      // usVarName
                            26031 ; 45   |#define SHORT   unsigned short      // sVarName
                            26032 ; 46   |#define WORD    unsigned int        // wVarName
                            26033 ; 47   |#define INT     signed int          // iVarName
                            26034 ; 48   |#define DWORD   unsigned long       // dwVarName
                            26035 ; 49   |#define LONG    signed long         // lVarName
                            26036 ; 50   |#define BOOL    unsigned int        // bVarName
                            26037 ; 51   |#define FRACT   _fract              // frVarName
                            26038 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            26039 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            26040 ; 54   |#define FLOAT   float               // fVarName
                            26041 ; 55   |#define DBL     double              // dVarName
                            26042 ; 56   |#define ENUM    enum                // eVarName
                            26043 ; 57   |#define CMX     _complex            // cmxVarName
                            26044 ; 58   |typedef WORD UCS3;                   // 
                            26045 ; 59   |
                            26046 ; 60   |#define UINT16  unsigned short
                            26047 ; 61   |#define UINT8   unsigned char   
                            26048 ; 62   |#define UINT32  unsigned long
                            26049 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            26050 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            26051 ; 65   |#define WCHAR   UINT16
                            26052 ; 66   |
                            26053 ; 67   |//UINT128 is 16 bytes or 6 words
                            26054 ; 68   |typedef struct UINT128_3500 {   
                            26055 ; 69   |    int val[6];     
                            26056 ; 70   |} UINT128_3500;
                            26057 ; 71   |
                            26058 ; 72   |#define UINT128   UINT128_3500
                            26059 ; 73   |
                            26060 ; 74   |// Little endian word packed byte strings:   
                            26061 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            26062 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            26063 ; 77   |// Little endian word packed byte strings:   
                            26064 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            26065 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            26066 ; 80   |
                            26067 ; 81   |// Declare Memory Spaces To Use When Coding
                            26068 ; 82   |// A. Sector Buffers
                            26069 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            26070 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            26071 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            26072 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            26073 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            26074 ; 88   |// B. Media DDI Memory
                            26075 ; 89   |#define MEDIA_DDI_MEM _Y
                            26076 ; 90   |
                            26077 ; 91   |
                            26078 ; 92   |
                            26079 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            26080 ; 94   |// Examples of circular pointers:
                            26081 ; 95   |//    INT CIRC cpiVarName
                            26082 ; 96   |//    DWORD CIRC cpdwVarName
                            26083 ; 97   |
                            26084 ; 98   |#define RETCODE INT                 // rcVarName
                            26085 ; 99   |
                            26086 ; 100  |// generic bitfield structure
                            26087 ; 101  |struct Bitfield {
                            26088 ; 102  |    unsigned int B0  :1;
                            26089 ; 103  |    unsigned int B1  :1;
                            26090 ; 104  |    unsigned int B2  :1;
                            26091 ; 105  |    unsigned int B3  :1;
                            26092 ; 106  |    unsigned int B4  :1;
                            26093 ; 107  |    unsigned int B5  :1;
                            26094 ; 108  |    unsigned int B6  :1;
                            26095 ; 109  |    unsigned int B7  :1;
                            26096 ; 110  |    unsigned int B8  :1;
                            26097 ; 111  |    unsigned int B9  :1;
                            26098 ; 112  |    unsigned int B10 :1;
                            26099 ; 113  |    unsigned int B11 :1;
                            26100 ; 114  |    unsigned int B12 :1;
                            26101 ; 115  |    unsigned int B13 :1;
                            26102 ; 116  |    unsigned int B14 :1;
                            26103 ; 117  |    unsigned int B15 :1;
                            26104 ; 118  |    unsigned int B16 :1;
                            26105 ; 119  |    unsigned int B17 :1;
                            26106 ; 120  |    unsigned int B18 :1;
                            26107 ; 121  |    unsigned int B19 :1;
                            26108 ; 122  |    unsigned int B20 :1;
                            26109 ; 123  |    unsigned int B21 :1;
                            26110 ; 124  |    unsigned int B22 :1;
                            26111 ; 125  |    unsigned int B23 :1;
                            26112 ; 126  |};
                            26113 ; 127  |
                            26114 ; 128  |union BitInt {
                            26115 ; 129  |        struct Bitfield B;
                            26116 ; 130  |        int        I;
                            26117 ; 131  |};
                            26118 ; 132  |
                            26119 ; 133  |#define MAX_MSG_LENGTH 10
                            26120 ; 134  |struct CMessage
                            26121 ; 135  |{
                            26122 ; 136  |        unsigned int m_uLength;
                            26123 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            26124 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26125 ; 139  |
                            26126 ; 140  |typedef struct {
                            26127 ; 141  |    WORD m_wLength;
                            26128 ; 142  |    WORD m_wMessage;
                            26129 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            26130 ; 144  |} Message;
                            26131 ; 145  |
                            26132 ; 146  |struct MessageQueueDescriptor
                            26133 ; 147  |{
                            26134 ; 148  |        int *m_pBase;
                            26135 ; 149  |        int m_iModulo;
                            26136 ; 150  |        int m_iSize;
                            26137 ; 151  |        int *m_pHead;
                            26138 ; 152  |        int *m_pTail;
                            26139 ; 153  |};
                            26140 ; 154  |
                            26141 ; 155  |struct ModuleEntry
                            26142 ; 156  |{
                            26143 ; 157  |    int m_iSignaledEventMask;
                            26144 ; 158  |    int m_iWaitEventMask;
                            26145 ; 159  |    int m_iResourceOfCode;
                            26146 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            26147 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            26148 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            26149 ; 163  |    int m_uTimeOutHigh;
                            26150 ; 164  |    int m_uTimeOutLow;
                            26151 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            26152 ; 166  |};
                            26153 ; 167  |
                            26154 ; 168  |union WaitMask{
                            26155 ; 169  |    struct B{
                            26156 ; 170  |        unsigned int m_bNone     :1;
                            26157 ; 171  |        unsigned int m_bMessage  :1;
                            26158 ; 172  |        unsigned int m_bTimer    :1;
                            26159 ; 173  |        unsigned int m_bButton   :1;
                            26160 ; 174  |    } B;
                            26161 ; 175  |    int I;
                            26162 ; 176  |} ;
                            26163 ; 177  |
                            26164 ; 178  |
                            26165 ; 179  |struct Button {
                            26166 ; 180  |        WORD wButtonEvent;
                            26167 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            26168 ; 182  |};
                            26169 ; 183  |
                            26170 ; 184  |struct Message {
                            26171 ; 185  |        WORD wMsgLength;
                            26172 ; 186  |        WORD wMsgCommand;
                            26173 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            26174 ; 188  |};
                            26175 ; 189  |
                            26176 ; 190  |union EventTypes {
                            26177 ; 191  |        struct CMessage msg;
                            26178 ; 192  |        struct Button Button ;
                            26179 ; 193  |        struct Message Message;
                            26180 ; 194  |};
                            26181 ; 195  |
                            26182 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            26183 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            26184 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            26185 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            26186 ; 200  |
                            26187 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            26188 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            26189 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            26190 ; 204  |
                            26191 ; 205  |#if DEBUG
                            26192 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            26193 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            26194 ; 208  |#else 
                            26195 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            26196 ; 210  |#define DebugBuildAssert(x)    
                            26197 ; 211  |#endif
                            26198 ; 212  |
                            26199 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            26200 ; 214  |//  #pragma asm
                            26201 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            26202 ; 216  |//  #pragma endasm
                            26203 ; 217  |
                            26204 ; 218  |
                            26205 ; 219  |#ifdef COLOR_262K
                            26206 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            26207 ; 221  |#elif defined(COLOR_65K)
                            26208 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            26209 ; 223  |#else
                            26210 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            26211 ; 225  |#endif
                            26212 ; 226  |    
                            26213 ; 227  |#endif // #ifndef _TYPES_H
                            26214 
                            26216 
                            26217 ; 5    |
                            26218 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            26219 ; 7    |typedef struct
                            26220 ; 8    |{
                            26221 ; 9    |
                            26222 ; 10   |INT     _Y BytesPerSector;
                            26223 ; 11   |INT     _Y SectorsPerCluster;
                            26224 ; 12   |INT     _Y RsvdSectors;
                            26225 ; 13   |INT     _Y NoOfFATs;
                            26226 ; 14   |INT     _Y MaxRootDirEntries;
                            26227 ; 15   |LONG    _Y TotalSectors;
                            26228 ; 16   |LONG    _Y FATSize;
                            26229 ; 17   |LONG    _Y RootdirCluster;
                            26230 ; 18   |//INT   _Y FSInfoSector;
                            26231 ; 19   |//INT   _Y BkBootSector;
                            26232 ; 20   |LONG    _Y NextFreeCluster;
                            26233 ; 21   |LONG    _Y TotalFreeClusters;
                            26234 ; 22   |INT     _Y RootDirSectors;
                            26235 ; 23   |INT     _Y FIRSTDataSector;
                            26236 ; 24   |INT    _Y FATType;
                            26237 ; 25   |LONG   _Y TotalNoofclusters;
                            26238 ; 26   |INT    _Y ClusterMask;
                            26239 ; 27   |INT    _Y ClusterShift;
                            26240 ; 28   |INT    _Y SectorShift;
                            26241 ; 29   |INT    _Y SectorMask;
                            26242 ; 30   |INT    _Y DevicePresent;
                            26243 ; 31   |LONG   _Y FirRootdirsec;
                            26244 ; 32   |INT             _Y FSInfoSector;
                            26245 ; 33   |}FSMEDIA_TABLE;
                            26246 ; 34   |
                            26247 ; 35   |
                            26248 ; 36   |#define         MAXDEVICES              2
                            26249 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            26250 ; 38   |
                            26251 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            26252 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc def'd it here so I insert it here.
                            26253 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            26254 ; 42   |#define         BOOTSECTOR              0
                            26255 ; 43   |#define     FSINFOSECTOR        1
                            26256 ; 44   |
                            26257 ; 45   |#define     READ_MODE           1
                            26258 ; 46   |#define     WRITE_MODE          2
                            26259 ; 47   |#define     APPEND_MODE         4
                            26260 ; 48   |#define     SEQ_WRITE_MODE      8
                            26261 ; 49   |#define     DIRECTORY_MODE         16
                            26262 ; 50   |#define     CREATE_MODE        32
                            26263 ; 51   |
                            26264 ; 52   |#define     RPLUS               5
                            26265 ; 53   |#define     WPLUS                   6
                            26266 ; 54   |#define     APLUS               7
                            26267 ; 55   |
                            26268 ; 56   |
                            26269 ; 57   |
                            26270 ; 58   |#define     X_MEMORY            0
                            26271 ; 59   |#define     Y_MEMORY            2
                            26272 ; 60   |#define     P_MEMORY            4
                            26273 ; 61   |
                            26274 ; 62   |#define     FAT12               0 
                            26275 ; 63   |#define     FAT16               1   
                            26276 ; 64   |#define     FAT32               2 
                            26277 ; 65   |
                            26278 ; 66   |
                            26279 ; 67   |#define FAT12EOF            0x0FFF
                            26280 ; 68   |#define FAT16EOF            0xFFFF
                            26281 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            26282 ; 70   |
                            26283 ; 71   |
                            26284 ; 72   |
                            26285 ; 73   |#define FAT12FREECX         0x000
                            26286 ; 74   |#define FAT16FREECX         0x0000
                            26287 ; 75   |#define FAT32FREECX         0x00000000
                            26288 ; 76   |
                            26289 ; 77   |
                            26290 ; 78   |#define  DBCS               1
                            26291 ; 79   |#define  UNICODE            2
                            26292 ; 80   |
                            26293 ; 81   |
                            26294 ; 82   |#define     CREATION_DATE       1
                            26295 ; 83   |#define     CREATION_TIME       2
                            26296 ; 84   |#define     MODIFICATION_DATE   3
                            26297 ; 85   |#define     MODIFICATION_TIME   4
                            26298 ; 86   |
                            26299 ; 87   |
                            26300 ; 88   |#define     READ_ONLY      0X01
                            26301 ; 89   |#define     HIDDEN         0X02
                            26302 ; 90   |#define     SYSTEM         0X04
                            26303 ; 91   |#define     VOLUME_ID      0X08
                            26304 ; 92   |#define     DIRECTORY      0X10
                            26305 ; 93   |#define     ARCHIVE        0X20
                            26306 ; 94   |
                            26307 ; 95   |#define READCOUNTER         105
                            26308 ; 96   |#define WRITECOUNTER        100
                            26309 ; 97   |#define FLUSHCOUNTER        200
                            26310 ; 98   |
                            26311 ; 99   |
                            26312 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            26313 ; 101  |
                            26314 ; 102  |#define  CWD_HANDLE           0
                            26315 ; 103  |#define  DIRECTORY_HANDLE     1
                            26316 ; 104  |#define  FIRST_VALID_HANDLE   2
                            26317 ; 105  |#define  END_OF_DIR_PATH      3
                            26318 ; 106  |
                            26319 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            26320 ; 108  |#define         NORMALTYPE              0
                            26321 ; 109  |#define         FATTYPE                 1
                            26322 ; 110  |#define     RAWTYPE         2
                            26323 ; 111  |
                            26324 ; 112  |#define  SHORTNAMERES_CH      6
                            26325 ; 113  |#define  LONGNAMERES_CH       9
                            26326 ; 114  |#define  MAXFILENAME_CH       260
                            26327 ; 115  |
                            26328 ; 116  |#define VOLUME_TYPE          0
                            26329 ; 117  |#define DIR_TYPE             1
                            26330 ; 118  |#define FILE_TYPE            2
                            26331 ; 119  |                                           
                            26332 ; 120  |#define WRITE_TYPE_RANDOM               0
                            26333 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            26334 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            26335 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            26336 ; 124  |                  
                            26337 ; 125  |
                            26338 ; 126  |#define     HANDLEENTRYSIZE         19
                            26339 ; 127  |
                            26340 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 prelim 
                            26341 ; 129  |
                            26342 ; 130  |#define     CACHEDESCRSIZE          8
                            26343 ; 131  |#define     CACHEBUFSIZE            705
                            26344 ; 132  |
                            26345 ; 133  |#define     UCS2s                     0
                            26346 ; 134  |#define     UCS3s                     1
                            26347 ; 135  |
                            26348 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            26349 ; 137  |
                            26350 ; 138  |#endif // _FS_TYPE_H_
                            26351 ; 139  |
                            26352 
                            26354 
                            26355 ; 4    |#define MAX_FILESNAME   13
                            26356 ; 5    |
                            26357 ; 6    |typedef struct {
                            26358 ; 7    |    INT     gCurrentRecord;
                            26359 ; 8    |    INT     DirAttribute;
                            26360 ; 9    |    _packed char    FileName[9];
                            26361 ; 10   |    _packed char    FileExtension[4];
                            26362 ; 11   |}FILESPEC;
                            26363 ; 12   |
                            26364 ; 13   |typedef struct {
                            26365 ; 14   |    INT attrib;
                            26366 ; 15   |        LONG FileSize;
                            26367 ; 16   |    int  device;
                            26368 ; 17   |    INT startrecord;
                            26369 ; 18   |    _packed char name[MAX_FILESNAME];
                            26370 ; 19   |        LONG Key;
                            26371 ; 20   |}Finddata;
                            26372 ; 21   |#endif
                            26373 ; 22   |
                            26374 
                            26376 
                            26377 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            26378 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26379 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            26380 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_Memory,INT MOdulo);
                            26381 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            26382 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            26383 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                            26384 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            26385 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            26386 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Source_Memory,INT MOdulo);
                            26387 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            26388 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            26389 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            26390 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            26391 ; 18   |
                            26392 ; 19   |        //      SGTL-HK 27-05-2005
                            26393 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            26394 ; 21   |
                            26395 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            26396 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            26397 ; 24   |
                            26398 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,INT length);
                            26399 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            26400 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *Buffer);
                            26401 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcaches);
                            26402 ; 29   |extern INT  FlushCache(void);
                            26403 ; 30   |extern _reentrant INT FsShutDown(void);
                            26404 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            26405 ; 32   |
                            26406 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            26407 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            26408 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            26409 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            26410 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            26411 ; 38   |extern INT FlushCache(void);
                            26412 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            26413 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            26414 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            26415 ; 42   |extern INT FSFATType (INT DeviceNum);
                            26416 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            26417 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            26418 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            26419 ; 46   |
                            26420 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBuffer);
                            26421 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            26422 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            26423 
                            26433 
                            26434 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            26435 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            26436 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            26437 ; 53   |
                            26438 ; 54   |
                            26439 ; 55   |
                            26440 ; 56   |
                            26441 ; 57   |typedef struct
                            26442 ; 58   |{
                            26443 ; 59   |
                            26444 ; 60   |INT             Day;
                            26445 ; 61   |INT             Month;
                            26446 ; 62   |INT             Year;
                            26447 ; 63   |}DIR_DATE;
                            26448 ; 64   |
                            26449 ; 65   |
                            26450 ; 66   |typedef struct
                            26451 ; 67   |{
                            26452 ; 68   |
                            26453 ; 69   |INT             Second;
                            26454 ; 70   |INT             Minute;
                            26455 ; 71   |INT             Hour;
                            26456 ; 72   |}DIR_TIME;
                            26457 ; 73   |
                            26458 ; 74   |
                            26459 ; 75   |typedef struct
                            26460 ; 76   |{
                            26461 ; 77   |LONG CurrentOffset;     
                            26462 ; 78   |LONG CurrentCluster;
                            26463 ; 79   |}HANDLECONTEXT;
                            26464 ; 80   |
                            26465 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            26466 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            26467 
                            26478 
                            26479 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            26480 ; 84   |#endif
                            26481 
                            26483 
                            26484 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            26485 ; 8    |//  Equates
                            26486 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            26487 ; 10   |//Traversal return types
                            26488 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            26489 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            26490 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            26491 ; 14   |
                            26492 ; 15   |#define PLAYSET_MUSIC 0
                            26493 ; 16   |#define PLAYSET_VOICE 1
                            26494 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            26495 ; 18   |#define PLAYSET_FAVORITES 3
                            26496 ; 19   |
                            26497 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            26498 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            26499 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            26500 ; 23   |
                            26501 ; 24   |#define SELECT_TRACKS   0
                            26502 ; 25   |#define ORDER_TRACKS    1
                            26503 ; 26   |#define BUILD_FILE_LINKS        2
                            26504 ; 27   |#define RESTORE_BOOKMARK 3
                            26505 ; 28   |        //      SGTL-HK 28-10-2004
                            26506 ; 29   |#define BUILD_DIR_LINKS         4
                            26507 ; 30   |
                            26508 ; 31   |
                            26509 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            26510 ; 33   |
                            26511 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            26512 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            26513 ; 36   |
                            26514 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            26515 ; 38   |
                            26516 ; 39   |#define TYPE_DIR 0
                            26517 ; 40   |#define TYPE_FILE 1
                            26518 ; 41   |
                            26519 ; 42   |#define IS_TRASH        0
                            26520 ; 43   |#define IS_VOICE_DIR 1
                            26521 ; 44   |#define IS_VALID_AUDIO 2
                            26522 ; 45   |#define IS_VOICE_FILE  3
                            26523 ; 46   |
                            26524 ; 47   |//List containing audio file extensions
                            26525 ; 48   |#define WMA_FILE_EXT     0x414D57
                            26526 ; 49   |#define MP3_FILE_EXT     0x33504d
                            26527 ; 50   |#define WAV_FILE_EXT     0x564157
                            26528 ; 51   |#define MP4_FILE_EXT     0x34504d
                            26529 ; 52   |#define M4A_FILE_EXT     0x41344d
                            26530 ; 53   |#define ASF_FILE_EXT     0x465341
                            26531 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            26532 ; 55   |#define JPG_FILE_EXT     0x47504a
                            26533 ; 56   |#define BMP_FILE_EXT     0x504d42
                            26534 ; 57   |#define SMV_FILE_EXT     0x564d53
                            26535 ; 58   |
                            26536 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            26537 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            26538 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            26539 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            26540 ; 63   |
                            26541 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            26542 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            26543 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            26544 ; 67   |
                            26545 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            26546 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            26547 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            26548 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            26549 ; 72   |
                            26550 ; 73   |#define NAME_SFN        0
                            26551 ; 74   |#define NAME_LFN        1
                            26552 ; 75   |//Error code for unsupported file Names or Extensions
                            26553 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            26554 ; 77   |
                            26555 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            26556 ; 79   |
                            26557 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            26558 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            26559 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            26560 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            26561 ; 84   |
                            26562 ; 85   |extern int g_iPlaylistRepeat;
                            26563 ; 86   |extern int g_bPlaylistShuffle;
                            26564 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            26565 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            26566 ; 89   |extern BOOL g_Rebuild;
                            26567 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            26568 ; 91   |extern INT  g_file_time;
                            26569 ; 92   |extern INT  g_unicode;
                            26570 ; 93   |extern DWORD    g_dwFastKey;
                            26571 ; 94   |extern INT  g_iRecordNum;
                            26572 ; 95   |extern DWORD    g_FileKey;
                            26573 ; 96   |extern DIR_DATE g_dirdate;
                            26574 ; 97   |extern DIR_TIME g_dirtime;
                            26575 ; 98   |extern INT  *pHighestNumber;
                            26576 ; 99   |extern INT  g_iHighestVoiceNumber;
                            26577 ; 100  |extern INT  g_iHighestFMNumber;
                            26578 ; 101  |extern INT  g_iHighestLineNumber;
                            26579 ; 102  |
                            26580 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            26581 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            26582 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            26583 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            26584 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT RecordNumber);
                            26585 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            26586 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            26587 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            26588 ; 111  |
                            26589 ; 112  |///////////////////////////////////////////////////////////////////////////////////////////////////////////
                            26590 ; 113  |/////playlist3 helper functions
                            26591 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////////////////////
                            26592 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            26593 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            26594 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            26595 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            26596 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            26597 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            26598 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            26599 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            26600 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            26601 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            26602 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            26603 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            26604 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            26605 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26606 ; 129  |
                            26607 ; 130  |DWORD GetDclkCount(void);
                            26608 ; 131  |
                            26609 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            26610 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            26611 ; 134  |
                            26612 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            26613 ; 136  |_reentrant void BuildFMFilePath(void);
                            26614 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            26615 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            26616 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            26617 ; 140  |#endif
                            26618 
                            26620 
                            26621 ; 34   |#else
                            26622 ; 35   |#ifdef   USE_PLAYLIST5
                            26623 ; 36   |#include  "playlist5.h"
                            26624 ; 37   |#endif
                            26625 ; 38   |#endif
                            26626 ; 39   |#endif
                            26627 ; 40   |#endif
                            26628 ; 41   |
                            26629 ; 42   |#include "filesystem.h"
                            26630 
                            26632 
                            26633 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26634 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            26635 ; 3    |//
                            26636 ; 4    |//  File        : FileSystem.h
                            26637 ; 5    |//  Description : Header File for File System
                            26638 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26639 ; 7    |
                            26640 ; 8    |#ifndef _FILESYSTEM_H
                            26641 ; 9    |#define _FILESYSTEM_H
                            26642 ; 10   |
                            26643 ; 11   |#include "types.h"
                            26644 ; 12   |
                            26645 ; 13   |
                            26646 ; 14   |// File attributes
                            26647 ; 15   |#ifndef _FS_ATTRIBUTES
                            26648 ; 16   |#define _FS_ATTRIBUTES
                            26649 ; 17   |#define READ        1
                            26650 ; 18   |#define WRITE       2
                            26651 ; 19   |#define WRITE_PLUS  3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26652 ; 20   |#define APPEND      4
                            26653 ; 21   |#define TRUNCATE    8
                            26654 ; 22   |#define CREATE      16
                            26655 ; 23   |#endif
                            26656 ; 24   |
                            26657 ; 25   |//#ifndef FAT12
                            26658 ; 26   |//#define FAT12   1
                            26659 ; 27   |//#endif
                            26660 ; 28   |//
                            26661 ; 29   |#ifndef FAT16
                            26662 ; 30   |#define FAT16   2
                            26663 ; 31   |#endif
                            26664 ; 32   |
                            26665 ; 33   |#define MEM_SPACE_P 0x100000
                            26666 ; 34   |#define MEM_SPACE_Y 0x400000
                            26667 ; 35   |#define MEM_SPACE_X 0x800000
                            26668 ; 36   |
                            26669 ; 37   |#define FILE_SYS_MODE_READ  0
                            26670 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            26671 ; 39   | 
                            26672 ; 40   |#define ATTR_READ_ONLY      0x01
                            26673 ; 41   |#define ATTR_HIDDEN         0x02
                            26674 ; 42   |#define ATTR_SYSTEM         0x04
                            26675 ; 43   |#define ATTR_VOLUME_ID      0x08
                            26676 ; 44   |#define ATTR_DIRECTORY      0x10
                            26677 ; 45   |#define ATTR_ARCHIVE        0x20
                            26678 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            26679 ; 47   |
                            26680 ; 48   |#define SEEK_SET           -1
                            26681 ; 49   |#define SEEK_CUR            0
                            26682 ; 50   |#define SEEK_END            1
                            26683 ; 51   |
                            26684 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            26685 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            26686 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            26687 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            26688 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            26689 ; 57   |
                            26690 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            26691 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            26692 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            26693 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            26694 ; 62   |
                            26695 ; 63   |#define READ_TYPE_NORMAL            0
                            26696 ; 64   |#define READ_TYPE_FAT               1
                            26697 ; 65   |#define READ_TYPE_RAW               2
                            26698 ; 66   |
                            26699 ; 67   |
                            26700 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            26701 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            26702 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            26703 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            26704 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            26705 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            26706 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            26707 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            26708 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            26709 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            26710 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            26711 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            26712 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            26713 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            26714 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            26715 ; 83   |    #endif
                            26716 ; 84   |#else
                            26717 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            26718 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            26719 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            26720 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            26721 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            26722 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            26723 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            26724 ; 92   |    #endif
                            26725 ; 93   |#endif
                            26726 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            26727 ; 95   |
                            26728 ; 96   |
                            26729 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            26730 ; 98   |#define MAX_FILENAME_LENGTH 256
                            26731 ; 99   |#endif
                            26732 ; 100  |
                            26733 ; 101  |typedef struct {
                            26734 ; 102  |    WORD wNumberOfZones;
                            26735 ; 103  |    WORD wSizeInMegaBytes;
                            26736 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            26737 ; 105  |
                            26738 ; 106  |typedef struct {
                            26739 ; 107  |    WORD wBootIdentification;
                            26740 ; 108  |    WORD wStartHeadNumber;
                            26741 ; 109  |    WORD wStartSectorNumber;
                            26742 ; 110  |    WORD wStartCylinderNumber;
                            26743 ; 111  |    WORD wSystemIdentification;
                            26744 ; 112  |    WORD wEndHeadNumber;
                            26745 ; 113  |    WORD wEndSectorNumber;
                            26746 ; 114  |    WORD wEndCylinderNumber;
                            26747 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            26748 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            26749 ; 117  |    WORD wPartitionSizeHigh;
                            26750 ; 118  |    WORD wPartitionSizeLow;
                            26751 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            26752 ; 120  |
                            26753 ; 121  |typedef struct {
                            26754 ; 122  |    WORD wWord0;
                            26755 ; 123  |    WORD wWord1;
                            26756 ; 124  |    WORD wWord2;
                            26757 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            26758 ; 126  |
                            26759 ; 127  |typedef struct {
                            26760 ; 128  |    WORD wWord0;
                            26761 ; 129  |    WORD wWord1;
                            26762 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            26763 ; 131  |
                            26764 ; 132  |typedef struct {
                            26765 ; 133  |    WORD wWord0;
                            26766 ; 134  |    WORD wWord1;
                            26767 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            26768 ; 136  |
                            26769 ; 137  |typedef struct {
                            26770 ; 138  |    WORD wWord0;
                            26771 ; 139  |    WORD wWord1;
                            26772 ; 140  |    WORD wWord2;
                            26773 ; 141  |    WORD wWord3;
                            26774 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            26775 ; 143  |
                            26776 ; 144  |typedef struct {
                            26777 ; 145  |    WORD wWord0;
                            26778 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            26779 ; 147  |
                            26780 ; 148  |typedef struct {
                            26781 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            26782 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            26783 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            26784 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            26785 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            26786 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            26787 ; 155  |   
                            26788 ; 156  |typedef struct {
                            26789 ; 157  |    WORD wPageSizeInBytes;
                            26790 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            26791 ; 159  |    WORD wNumberOfPagesPerBlock;
                            26792 ; 160  |    WORD wNumberOfBlocksPerZone;
                            26793 ; 161  |    WORD wNumberOfZonesInMedia;
                            26794 ; 162  |    WORD wMediaSizeInMBytes;
                            26795 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            26796 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            26797 ; 165  |    WORD wMediaFlagStatus;
                            26798 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            26799 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            26800 ; 168  |    WORD wNumberOfSystemBlocks;
                            26801 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            26802 ; 170  |
                            26803 ; 171  |typedef struct {
                            26804 ; 172  |    WORD wDevice;        
                            26805 ; 173  |    WORD wDirtyBlockFlag;
                            26806 ; 174  |    WORD wCleanTailFlag; 
                            26807 ; 175  |    WORD wLogDOSPage;    
                            26808 ; 176  |    WORD wSrcLogBlock;   
                            26809 ; 177  |    WORD wSrcPhyBlock;   
                            26810 ; 178  |    WORD wDestPhyBlock;  
                            26811 ; 179  |    WORD wStartSrcPage;  
                            26812 ; 180  |    WORD wStartDestPage; 
                            26813 ; 181  |    WORD wPagesToCopy;   
                            26814 ; 182  |    WORD wReplaceBuff;   
                            26815 ; 183  |    WORD wReplaceRdnt;
                            26816 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            26817 ; 185  |        WORD wFirstCount;
                            26818 ; 186  |        WORD wNextCount;
                            26819 ; 187  |        WORD wLastCount;
                            26820 ; 188  |    #endif
                            26821 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            26822 ; 190  |
                            26823 ; 191  |typedef struct {
                            26824 ; 192  |    WORD wWord0;
                            26825 ; 193  |    WORD wWord1;
                            26826 ; 194  |    WORD wWord2;
                            26827 ; 195  |    WORD wWord3;
                            26828 ; 196  |} DIRECTORY_NAME;
                            26829 ; 197  |
                            26830 ; 198  |typedef struct {
                            26831 ; 199  |    WORD wWord0;
                            26832 ; 200  |    WORD wWord1;
                            26833 ; 201  |} DIRECTORY_EXTENSION;
                            26834 ; 202  |
                            26835 ; 203  |typedef struct {
                            26836 ; 204  |    WORD wWord0;
                            26837 ; 205  |    WORD wWord1;
                            26838 ; 206  |} DIRECTORY_SIZE;
                            26839 ; 207  |
                            26840 ; 208  |typedef struct {
                            26841 ; 209  |    DIRECTORY_NAME Name;
                            26842 ; 210  |    DIRECTORY_EXTENSION Extension;
                            26843 ; 211  |    WORD wAttribute;
                            26844 ; 212  |    WORD wReserved[4];
                            26845 ; 213  |    WORD wCreationTime;
                            26846 ; 214  |    WORD wCreationData;
                            26847 ; 215  |    WORD wFirstCluster;
                            26848 ; 216  |    DIRECTORY_SIZE Size;
                            26849 ; 217  |    WORD wCurrentCluster;
                            26850 ; 218  |    WORD wPointer;
                            26851 ; 219  |    WORD wRecord;
                            26852 ; 220  |    WORD wRd;
                            26853 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            26854 ; 222  |
                            26855 ; 223  |// TODO:  clean this up.  There are two versions.
                            26856 ; 224  |struct FCB
                            26857 ; 225  |{
                            26858 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            26859 ; 227  |    int     m_wReserved;                //3
                            26860 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            26861 ; 229  |    int     m_wAttributes;              //6
                            26862 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            26863 ; 231  |    int     m_wTimeofCreation;          //b
                            26864 ; 232  |    int     m_wDateofCreation;          //c
                            26865 ; 233  |    int     m_wFirstCluster;            //d
                            26866 ; 234  |    int     m_wFileSizeHigh;            //e
                            26867 ; 235  |    int     m_wFileSizeLow;             //f
                            26868 ; 236  |};
                            26869 ; 237  |
                            26870 ; 238  |
                            26871 ; 239  |typedef struct {
                            26872 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            26873 ; 241  |    WORD wFirstClusterParentDirectory;
                            26874 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            26875 ; 243  |    WORD wCurrentRelativeSector;
                            26876 ; 244  |    WORD wNumberOfSectors;
                            26877 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            26878 ; 246  |    WORD wBufferedRecord;
                            26879 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            26880 ; 248  |    WORD * pwPointerToBuffer;
                            26881 ; 249  |    WORD * pwPointerToPath;
                            26882 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            26883 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            26884 ; 252  |
                            26885 ; 253  |typedef struct {
                            26886 ; 254  |    WORD wWord0;
                            26887 ; 255  |    WORD wWord1;
                            26888 ; 256  |    WORD wWord2;
                            26889 ; 257  |    WORD wWord3;
                            26890 ; 258  |} FILE_NAME;
                            26891 ; 259  |
                            26892 ; 260  |typedef struct {
                            26893 ; 261  |    WORD wWord0;
                            26894 ; 262  |    WORD wWord1;
                            26895 ; 263  |} FILE_EXTENSION;
                            26896 ; 264  |
                            26897 ; 265  |typedef struct {
                            26898 ; 266  |    WORD wWord0;
                            26899 ; 267  |    WORD wWord1;
                            26900 ; 268  |} FILE_SIZE;
                            26901 ; 269  |
                            26902 ; 270  |typedef union {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26903 ; 271  |    struct {
                            26904 ; 272  |        int Read        :1;
                            26905 ; 273  |        int Write       :1;
                            26906 ; 274  |        int Append      :1;
                            26907 ; 275  |        int Truncate    :1;
                            26908 ; 276  |        int Create      :1;
                            26909 ; 277  |        int Rsrv        :3;
                            26910 ; 278  |        int Mode        :8;
                            26911 ; 279  |        int Device      :8;
                            26912 ; 280  |    } B;
                            26913 ; 281  |    int I;
                            26914 ; 282  |} FILE_FLAGS;
                            26915 ; 283  |
                            26916 ; 284  |typedef struct {
                            26917 ; 285  |    WORD wWord0;
                            26918 ; 286  |    WORD wWord1;
                            26919 ; 287  |} FILE_BYTE_CURRENT;
                            26920 ; 288  |
                            26921 ; 289  |typedef struct {
                            26922 ; 290  |    FILE_NAME Name;
                            26923 ; 291  |    FILE_EXTENSION Extension;
                            26924 ; 292  |    WORD wAttributes;
                            26925 ; 293  |    WORD wReserved[4];
                            26926 ; 294  |    WORD wCreationTime;
                            26927 ; 295  |    WORD wCreationData;
                            26928 ; 296  |    WORD wFirstCluster;
                            26929 ; 297  |    FILE_SIZE Size;
                            26930 ; 298  |    WORD wCurrentCluster;
                            26931 ; 299  |    WORD wPointer;
                            26932 ; 300  |    WORD wRecord;
                            26933 ; 301  |    WORD wRd;
                            26934 ; 302  |    FILE_FLAGS Flags;
                            26935 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            26936 ; 304  |    WORD wFcbFlagEndOfCx;
                            26937 ; 305  |} FILE_CONTROL_BLOCK;    
                            26938 ; 306  |
                            26939 ; 307  |typedef struct {
                            26940 ; 308  |    WORD wWord0;
                            26941 ; 309  |    WORD wWord1;
                            26942 ; 310  |    WORD wWord2;
                            26943 ; 311  |    WORD wWord3;
                            26944 ; 312  |} VOLUME_LABEL;
                            26945 ; 313  |
                            26946 ; 314  |typedef struct {
                            26947 ; 315  |    WORD wFATPhysicalBlock1;
                            26948 ; 316  |    WORD wFATPhysicalBlock2;
                            26949 ; 317  |    WORD wFATPhysicalBlock3;
                            26950 ; 318  |    WORD wFATPhysicalBlock4;
                            26951 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            26952 ; 320  |
                            26953 ; 321  |typedef struct {
                            26954 ; 322  |    WORD wFATSectorInCache;
                            26955 ; 323  |    WORD wLastClusterFree;
                            26956 ; 324  |    WORD wNumberOfUsedClusters;
                            26957 ; 325  |    WORD wNumberOfFreeClusters;
                            26958 ; 326  |    WORD wNumberOfBadClusters;
                            26959 ; 327  |    WORD wNumberOfReservedClusters;
                            26960 ; 328  |    WORD wControl;
                            26961 ; 329  |    WORD * pwSectorCache;
                            26962 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            26963 ; 331  |} FAT_TABLE;
                            26964 ; 332  |
                            26965 ; 333  |typedef struct {
                            26966 ; 334  |    WORD wStateMediaTable;
                            26967 ; 335  |    WORD wTypeFs;
                            26968 ; 336  |    WORD wBytesPerSector;
                            26969 ; 337  |    WORD wSectorsPerCluster;
                            26970 ; 338  |    WORD wNumberOfReservedSectors;
                            26971 ; 339  |    WORD wMaximumNumberOfFATs;
                            26972 ; 340  |    WORD wMaxRootDirectoryEntries;
                            26973 ; 341  |    WORD wTotalSectors;
                            26974 ; 342  |    WORD wNumberOfFATSectors;
                            26975 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            26976 ; 344  |    WORD wNumberOfHeads;
                            26977 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            26978 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            26979 ; 347  |    WORD wTotalSectors32MSB;
                            26980 ; 348  |    WORD wTotalSectors32LSB;
                            26981 ; 349  |    WORD wDriverNumber;
                            26982 ; 350  |    WORD wExtendedBootSignature;
                            26983 ; 351  |    WORD wVolumeIDMSB;
                            26984 ; 352  |    WORD wVolumeIDLSB;
                            26985 ; 353  |    VOLUME_LABEL VolumeLabel;
                            26986 ; 354  |    WORD * pwWriteBuffer;
                            26987 ; 355  |    WORD wPrimaryFATRelativeSector;
                            26988 ; 356  |    WORD wSecondaryFATRelativeSector;
                            26989 ; 357  |    WORD wRootDirectoryRelativeSector;
                            26990 ; 358  |    WORD wFirstSectorNumberDataZone;
                            26991 ; 359  |    WORD wMaxNumberOfFATEntries;
                            26992 ; 360  |    WORD wRootDirectorySizeInSectors;
                            26993 ; 361  |    WORD wDataAreaSizeInSectors;
                            26994 ; 362  |} MEDIA_TABLE;
                            26995 ; 363  |
                            26996 ; 364  |typedef struct {
                            26997 ; 365  |    MEDIA_TABLE * pMediaTable;
                            26998 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            26999 ; 367  |    FAT_TABLE * pFATTable;
                            27000 ; 368  |} DEVICE_CONTROL_TABLE;
                            27001 ; 369  |    
                            27002 ; 370  |typedef struct {
                            27003 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            27004 ; 372  |                                        //  to 2-bytes for compatibility with
                            27005 ; 373  |                                        //  older host drivers.
                            27006 ; 374  |    DWORD dwTotalNumberOfSectors;
                            27007 ; 375  |    DWORD dwTotalNumberOfBytes;
                            27008 ; 376  |    WORD wSectorSizeInBytes;
                            27009 ; 377  |} MEDIA_SIZE;
                            27010 ; 378  |
                            27011 ; 379  |typedef struct {
                            27012 ; 380  |    BOOL    bInstalled;
                            27013 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            27014 ; 382  |    DWORD   dwSize;
                            27015 ; 383  |} DATA_DRIVE_PBS_LOC;
                            27016 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            27017 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            27018 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            27019 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            27020 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            27021 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            27022 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            27023 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            27024 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            27025 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            27026 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            27027 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            27028 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            27029 ; 397  |extern  INT FSFreeClusters(INT Device);
                            27030 ; 398  |extern  INT BytesPerCluster(INT Device);
                            27031 ; 399  |
                            27032 ; 400  |
                            27033 ; 401  |
                            27034 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            27035 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            27036 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
                            27037 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            27038 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            27039 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            27040 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            27041 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            27042 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            27043 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            27044 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            27045 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            27046 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            27047 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            27048 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            27049 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            27050 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            27051 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            27052 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            27053 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            27054 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            27055 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            27056 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            27057 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            27058 ; 426  |
                            27059 ; 427  |#endif
                            27060 
                            27062 
                            27063 ; 43   |#include "project.h"  // BATT_SAFETY_MARGIN
                            27064 
                            27066 
                            27067 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            27068 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            27069 ; 3    |//  Filename: project.inc
                            27070 ; 4    |//  Description: 
                            27071 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            27072 ; 6    |
                            27073 ; 7    |#if (!defined(_PROJECT_INC))
                            27074 ; 8    |#define _PROJECT_INC 1
                            27075 ; 9    |
                            27076 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            27077 ; 11   |#include "hwequ.h"
                            27078 ; 12   |#else 
                            27079 ; 13   |//include "regscodec.inc"
                            27080 ; 14   |#endif
                            27081 ; 15   |
                            27082 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            27083 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            27084 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            27085 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            27086 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            27087 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            27088 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            27089 ; 23   |
                            27090 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            27091 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            27092 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            27093 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            27094 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            27095 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            27096 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            27097 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            27098 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            27099 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            27100 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            27101 ; 35   |
                            27102 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            27103 ; 37   |// MEDIA DEFINITIONS
                            27104 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            27105 ; 39   |
                            27106 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            27107 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            27108 ; 42   |#if defined(NAND1)
                            27109 ; 43   |#define SM_INTERNAL_CHIPS 1
                            27110 ; 44   |#else 
                            27111 ; 45   |#if defined(NAND2)
                            27112 ; 46   |#define SM_INTERNAL_CHIPS 2
                            27113 ; 47   |#else 
                            27114 ; 48   |#if defined(NAND3)
                            27115 ; 49   |#define SM_INTERNAL_CHIPS 3
                            27116 ; 50   |#else 
                            27117 ; 51   |#if defined(NAND4)
                            27118 ; 52   |#define SM_INTERNAL_CHIPS 4
                            27119 ; 53   |#else 
                            27120 ; 54   |#define SM_INTERNAL_CHIPS 1
                            27121 ; 55   |#endif
                            27122 ; 56   |#endif
                            27123 ; 57   |#endif
                            27124 ; 58   |#endif
                            27125 ; 59   |
                            27126 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            27127 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            27128 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            27129 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            27130 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            27131 ; 65   |//*** comment out if active high ****
                            27132 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            27133 ; 67   |
                            27134 ; 68   |#if defined(SMEDIA)
                            27135 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            27136 ; 70   |#define NUM_SM_EXTERNAL 1
                            27137 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            27138 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            27139 ; 73   |#else 
                            27140 ; 74   |#if defined(MMC)
                            27141 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            27142 ; 76   |#define NUM_SM_EXTERNAL 0
                            27143 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            27144 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            27145 ; 79   |#else 
                            27146 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            27147 ; 81   |#define NUM_SM_EXTERNAL 0
                            27148 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            27149 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            27150 ; 84   |#endif
                            27151 ; 85   |#endif
                            27152 ; 86   |
                            27153 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            27154 ; 88   |// Mass Storage Class definitions
                            27155 ; 89   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27156 ; 90   |// Set to 0 if Composite Device build is desired.    
                            27157 ; 91   |#define MULTI_LUN_BUILD 1   
                            27158 ; 92   |
                            27159 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            27160 ; 94   |//  SCSI
                            27161 ; 95   |#if (MULTI_LUN_BUILD==0)
                            27162 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            27163 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            27164 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            27165 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            27166 ; 100  |  #else
                            27167 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            27168 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            27169 ; 103  |  #endif
                            27170 ; 104  |#else
                            27171 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            27172 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            27173 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            27174 ; 108  |  #else
                            27175 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            27176 ; 110  |  #endif
                            27177 ; 111  |#endif
                            27178 ; 112  |
                            27179 ; 113  |
                            27180 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            27181 ; 115  |
                            27182 ; 116  |
                            27183 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            27184 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            27185 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            27186 ; 120  |#ifdef MMC
                            27187 ; 121  |#ifdef MTP_BUILD
                            27188 ; 122  |// --------------------
                            27189 ; 123  |// MTP and MMC
                            27190 ; 124  |// --------------------
                            27191 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            27192 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            27193 ; 127  |#else  // ifndef MTP_BUILD
                            27194 ; 128  |#ifdef STMP_BUILD_PLAYER
                            27195 ; 129  |// --------------------
                            27196 ; 130  |// Player and MMC
                            27197 ; 131  |// --------------------
                            27198 ; 132  |#else
                            27199 ; 133  |// --------------------
                            27200 ; 134  |// USBMSC and MMC
                            27201 ; 135  |// --------------------
                            27202 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            27203 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            27204 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            27205 ; 139  |#endif // ifdef MTP_BUILD
                            27206 ; 140  |#else  // ifndef MMC
                            27207 ; 141  |#ifdef MTP_BUILD
                            27208 ; 142  |// --------------------
                            27209 ; 143  |// MTP and NAND only
                            27210 ; 144  |// --------------------
                            27211 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            27212 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            27213 ; 147  |#else  // ifndef MTP_BUILD
                            27214 ; 148  |#ifdef STMP_BUILD_PLAYER
                            27215 ; 149  |// --------------------
                            27216 ; 150  |// Player and NAND only
                            27217 ; 151  |// --------------------
                            27218 ; 152  |#else
                            27219 ; 153  |// --------------------
                            27220 ; 154  |// USBMSC and NAND only
                            27221 ; 155  |// --------------------
                            27222 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            27223 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            27224 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            27225 ; 159  |#endif // ifdef MTP_BUILD
                            27226 ; 160  |#endif // ifdef MMC 
                            27227 ; 161  |
                            27228 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            27229 ; 163  |#if (defined(MTP_BUILD))
                            27230 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            27231 ; 165  |
                            27232 ; 166  |////!
                            27233 ; 167  |////! This varible holds the watchdog count for the store flush.
                            27234 ; 168  |////!
                            27235 ; 169  |///
                            27236 ; 170  |#include <types.h>
                            27237 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            27238 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            27239 ; 173  |#endif
                            27240 ; 174  |
                            27241 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            27242 ; 176  |// These are needed here for Mass Storage Class
                            27243 ; 177  |// Needs to be cleaned up
                            27244 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            27245 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            27246 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            27247 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            27248 ; 182  |
                            27249 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            27250 ; 184  |
                            27251 ; 185  |#endif
                            27252 ; 186  |
                            27253 ; 187  |
                            27254 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            27255 ; 189  |// SmartMedia/NAND defs
                            27256 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            27257 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            27258 ; 192  |
                            27259 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            27260 ; 194  |// Sysloadresources defs
                            27261 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            27262 ; 196  |
                            27263 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            27264 ; 198  |// MMC defs
                            27265 ; 199  |#define MMC_MAX_PARTITIONS 1
                            27266 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            27267 ; 201  |
                            27268 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            27269 ; 203  |// SPI defs
                            27270 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            27271 ; 205  |
                            27272 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            27273 ; 207  |// Global media defs
                            27274 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            27275 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            27276 ; 210  |
                            27277 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            27278 ; 212  |// DO NOT CHANGE THESE!!!
                            27279 ; 213  |#define SM_MAX_PARTITIONS 4
                            27280 ; 214  |#define MAX_HANDLES 2
                            27281 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            27282 ; 216  |
                            27283 ; 217  |
                            27284 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            27285 ; 219  |// Battery LRADC Values 
                            27286 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            27287 ; 221  |// brownout trip point in mV (moved by RS)
                            27288 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            27289 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            27290 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            27291 ; 225  |//     audio recording to media.
                            27292 ; 226  |#define BATT_SAFETY_MARGIN 10
                            27293 ; 227  |
                            27294 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            27295 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            27296 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            27297 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            27298 ; 232  |
                            27299 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            27300 ; 234  |
                            27301 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            27302 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            27303 ; 237  |#if (!defined(CLCD))
                            27304 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            27305 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            27306 ; 240  |#else 
                            27307 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            27308 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            27309 ; 243  |#endif
                            27310 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            27311 ; 245  |
                            27312 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            27313 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            27314 ; 248  |// See mp3 encoder overlay.
                            27315 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            27316 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            27317 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            27318 ; 252  |
                            27319 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            27320 ; 254  |// Voice recording filenames
                            27321 ; 255  |// number of digits in filename Vxxx.wav
                            27322 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            27323 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            27324 ; 258  |
                            27325 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            27326 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            27327 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            27328 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            27329 ; 263  |#if defined(DEVICE_3500)
                            27330 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            27331 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            27332 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            27333 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            27334 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            27335 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            27336 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            27337 ; 271  |
                            27338 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            27339 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            27340 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            27341 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            27342 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            27343 ; 277  |
                            27344 ; 278  |#else 
                            27345 ; 279  |// STMP3410
                            27346 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            27347 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            27348 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            27349 ; 283  |#endif
                            27350 ; 284  |
                            27351 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            27352 ; 286  |// Number of available soft timers
                            27353 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            27354 ; 288  |#if defined(SYNC_LYRICS)
                            27355 ; 289  |#define SOFT_TIMERS 10
                            27356 ; 290  |#else 
                            27357 ; 291  |#if defined(JPEG_DECODER)
                            27358 ; 292  |#define SOFT_TIMERS 10
                            27359 ; 293  |#else 
                            27360 ; 294  |#define SOFT_TIMERS 9
                            27361 ; 295  |#endif
                            27362 ; 296  |#endif
                            27363 ; 297  |
                            27364 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            27365 ; 299  |//  sizes
                            27366 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            27367 ; 301  |#if defined(MMC)
                            27368 ; 302  |#if defined(USE_PLAYLIST5)
                            27369 ; 303  |#define MENU_STACK_SIZE 1500
                            27370 ; 304  |#else 
                            27371 ; 305  |#define MENU_STACK_SIZE 1250
                            27372 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            27373 ; 307  |#else 
                            27374 ; 308  |#if defined(USE_PLAYLIST5)
                            27375 ; 309  |#define MENU_STACK_SIZE 1500
                            27376 ; 310  |#else 
                            27377 ; 311  |#define MENU_STACK_SIZE 1250
                            27378 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            27379 ; 313  |#endif //if @def('MMC')
                            27380 ; 314  |
                            27381 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            27382 ; 316  |// 
                            27383 ; 317  |#define STACK_L1_SIZE 750
                            27384 ; 318  |#define STACK_L2_SIZE 100
                            27385 ; 319  |#define STACK_L3_SIZE 160
                            27386 ; 320  |
                            27387 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            27388 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            27389 ; 323  |// is ok with switching code.
                            27390 ; 324  |#if defined(MTP_BUILD)
                            27391 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            27392 ; 326  |#endif
                            27393 ; 327  |
                            27394 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            27395 ; 329  |// maximum number of nested funclets 
                            27396 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            27397 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            27398 ; 332  |
                            27399 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            27400 ; 334  |//    LCD DEFINITIONS
                            27401 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            27402 ; 336  |
                            27403 ; 337  |#define SPACE_CHAR 0x000020          
                            27404 ; 338  |#define ZERO_CHAR 0x000030
                            27405 ; 339  |#define COLON_CHAR 0x00003A
                            27406 ; 340  |#define PERIOD_CHAR 0x00002E
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27407 ; 341  |
                            27408 ; 342  |#if (defined(S6B33B0A_LCD))
                            27409 ; 343  |#define LCD_X_SIZE 128
                            27410 ; 344  |#define LCD_Y_SIZE 159
                            27411 ; 345  |#endif
                            27412 ; 346  |
                            27413 ; 347  |#if (defined(SED15XX_LCD))
                            27414 ; 348  |#define LCD_X_SIZE 128
                            27415 ; 349  |#define LCD_Y_SIZE 64
                            27416 ; 350  |#endif
                            27417 ; 351  |
                            27418 ; 352  |
                            27419 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            27420 ; 354  |//   Details on Customizing Contrast
                            27421 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            27422 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            27423 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            27424 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            27425 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            27426 ; 360  |//   unless the ezact sequence is remembered.
                            27427 ; 361  |//   To find out what range your player supports: 
                            27428 ; 362  |//   change these equs to full range or comment out (full range is default)
                            27429 ; 363  |//;;;;;;
                            27430 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            27431 ; 365  |// recommended calibration using player -- uncomment 
                            27432 ; 366  |//;;;;;;
                            27433 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            27434 ; 368  |////////////////////////////
                            27435 ; 369  |#if (defined(DEMO_HW))
                            27436 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            27437 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            27438 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            27439 ; 373  |#else 
                            27440 ; 374  |
                            27441 ; 375  |#if (defined(S6B33B0A_LCD))
                            27442 ; 376  |#define LCD_MAX_CONTRAST 210
                            27443 ; 377  |#define LCD_MIN_CONTRAST 160    
                            27444 ; 378  |#endif
                            27445 ; 379  |
                            27446 ; 380  |#if (defined(SED15XX_LCD))
                            27447 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            27448 ; 382  |// Engineering board regs support range [17-37].
                            27449 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            27450 ; 384  |//   One default contrast range [24-42] works for both.
                            27451 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            27452 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            27453 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            27454 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            27455 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            27456 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            27457 ; 391  |
                            27458 ; 392  |#if (defined(NEWSHINGYIH))
                            27459 ; 393  |#define LCD_MAX_CONTRAST 250
                            27460 ; 394  |#define LCD_MIN_CONTRAST 0
                            27461 ; 395  |#else 
                            27462 ; 396  |//-----
                            27463 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            27464 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            27465 ; 399  |#define LCD_MAX_CONTRAST 250
                            27466 ; 400  |#define LCD_MIN_CONTRAST 0
                            27467 ; 401  |
                            27468 ; 402  |//=====
                            27469 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            27470 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            27471 ; 405  |//LCD_MAX_CONTRAST equ 42
                            27472 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            27473 ; 407  |
                            27474 ; 408  |#endif
                            27475 ; 409  |#endif
                            27476 ; 410  |
                            27477 ; 411  |#endif
                            27478 ; 412  |
                            27479 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            27480 ; 414  |// The default value of the lcd contrast in % of range
                            27481 ; 415  |//   the default value is used when no settings.dat is available
                            27482 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            27483 ; 417  |
                            27484 ; 418  |#if (defined(S6B33B0A_LCD))
                            27485 ; 419  |// 60% of range is default value
                            27486 ; 420  |#define DEFAULT_CONTRAST 50 
                            27487 ; 421  |#endif
                            27488 ; 422  |
                            27489 ; 423  |#if (defined(SED15XX_LCD))
                            27490 ; 424  |// % of range is default value (was 60%)
                            27491 ; 425  |#define DEFAULT_CONTRAST 50 
                            27492 ; 426  |#endif
                            27493 ; 427  |
                            27494 ; 428  |
                            27495 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            27496 ; 430  |// make lower when doing calibration
                            27497 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            27498 ; 432  |
                            27499 ; 433  |
                            27500 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            27501 ; 435  |// For FFWD and RWND
                            27502 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            27503 ; 437  |#define SECONDS_TO_SKIP 1
                            27504 ; 438  |#define SECONDS_TO_SKIP1 3
                            27505 ; 439  |#define SECONDS_TO_SKIP2 6
                            27506 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            27507 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            27508 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27509 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            27510 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27511 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            27512 ; 446  |
                            27513 ; 447  |// For audible FFW/RWD
                            27514 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            27515 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            27516 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            27517 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            27518 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27519 ; 453  |#define LEVEL1_BOUNDARY 17 
                            27520 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27521 ; 455  |#define LEVEL2_BOUNDARY 33 
                            27522 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            27523 ; 457  |#define LEVEL3_BOUNDARY 50 
                            27524 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            27525 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            27526 ; 460  |// Short Song Time, songs too short to play.
                            27527 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            27528 ; 462  |
                            27529 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            27530 ; 464  |// MP3 Sync Values
                            27531 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            27532 ; 466  |// # bytes to look for sync before marking it bad
                            27533 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            27534 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            27535 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            27536 ; 470  |// once we have sync'd, the isr should be called this frequently
                            27537 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            27538 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            27539 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            27540 ; 474  |
                            27541 ; 475  |
                            27542 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            27543 ; 477  |//// Multi-Stage Volume Control Definitions
                            27544 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            27545 ; 479  |//// Use Multi-Stage Volume
                            27546 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            27547 ; 481  |
                            27548 ; 482  |//// Master Volume definitions
                            27549 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            27550 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            27551 ; 485  |
                            27552 ; 486  |//// DAC-Mode definitions
                            27553 ; 487  |//// Adjusts 0dB point
                            27554 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            27555 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            27556 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            27557 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            27558 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            27559 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            27560 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            27561 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            27562 ; 496  |
                            27563 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            27564 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            27565 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            27566 ; 500  |
                            27567 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            27568 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            27569 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            27570 ; 504  |
                            27571 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            27572 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            27573 ; 507  |
                            27574 ; 508  |
                            27575 ; 509  |//// Line In definitions (used for Line-In 1)
                            27576 ; 510  |//// 0dB point of the Line In
                            27577 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            27578 ; 512  |//// Minimum volume of Line In
                            27579 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            27580 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            27581 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            27582 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            27583 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            27584 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            27585 ; 519  |
                            27586 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            27587 ; 521  |//// 0dB point of the Line In
                            27588 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            27589 ; 523  |//// Minimum volume of Line In
                            27590 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            27591 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            27592 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            27593 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            27594 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            27595 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            27596 ; 530  |
                            27597 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            27598 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            27599 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            27600 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            27601 ; 535  |
                            27602 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            27603 ; 537  |////
                            27604 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            27605 ; 539  |////
                            27606 ; 540  |///
                            27607 ; 541  |#include <types.h>
                            27608 ; 542  |extern volatile WORD g_wActivityState;
                            27609 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            27610 ; 544  |
                            27611 ; 545  |void _reentrant Init5VSense(void);
                            27612 ; 546  |void _reentrant ServiceDCDC(void);
                            27613 ; 547  |
                            27614 ; 548  |////////////////////////////////////////////////////////////////////////////
                            27615 ; 549  |//// JPEG Thumbnail Mode Setting
                            27616 ; 550  |//// number of column in thumbnail mode
                            27617 ; 551  |#define THUMBNAIL_X 2           
                            27618 ; 552  |//// number of row in  thumbnail mode
                            27619 ; 553  |#define THUMBNAIL_Y 2           
                            27620 ; 554  |//// thumbnail boundary offset x
                            27621 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            27622 ; 556  |//// thumbnail boundary offset y
                            27623 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            27624 ; 558  |
                            27625 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            27626 ; 560  |
                            27627 
                            27629 
                            27630 ; 44   |#include "battery.h"  // SysBatteryGetLevel()
                            27631 
                            27633 
                            27634 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            27635 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2004
                            27636 ; 3    |//;
                            27637 ; 4    |//; Filename: battery.h
                            27638 ; 5    |//; Description: 
                            27639 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            27640 ; 7    |
                            27641 ; 8    |#ifndef _BATTERY_H
                            27642 ; 9    |#define _BATTERY_H
                            27643 ; 10   |
                            27644 ; 11   |
                            27645 ; 12   |// Functions  
                            27646 ; 13   |extern _reentrant void SysLRADCBrownoutInit(WORD wLowResADCBrownoutLevel);
                            27647 ; 14   |extern _reentrant WORD SysBatteryGetLevel(void);
                            27648 ; 15   |extern _reentrant WORD MvToLradcResult(WORD mVolts);
                            27649 ; 16   |extern _reentrant void SysBatteryLRADCInit(void);
                            27650 ; 17   |extern _reentrant void SysLRADCBrownoutIsrInit(void);
                            27651 ; 18   |
                            27652 ; 19   |// player resource drive refresh allowed only when battery usable % is above this value. 
                            27653 ; 20   |// 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            27654 ; 21   |// LIION will also require 50% which will work but that could be changed in the future. 
                            27655 ; 22   |#define RESOURCE_REFRESH_MIN_BATT_PCT 50
                            27656 ; 23   |
                            27657 ; 24   |
                            27658 ; 25   |#endif // _BATTERY_H
                            27659 ; 26   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27660 ; 27   |
                            27661 ; 28   |
                            27662 ; 29   |
                            27663 
                            27665 
                            27666 ; 45   |#include "micbias.h"
                            27667 
                            27669 
                            27670 ; 1    |// SigmaTel, Inc.  CopyRight (C) 2003    STMP SOC   
                            27671 ; 2    |// Filename: micbias.h
                            27672 ; 3    |
                            27673 ; 4    |
                            27674 ; 5    |_reentrant int EnableStmpGeneratedMicBias(int iLradcNum, int iMicBiasConfiguredResistorKOhms);
                            27675 ; 6    |_reentrant int DisableStmpGeneratedMicBias(int a, int b, int c);
                            27676 ; 7    |
                            27677 
                            27679 
                            27680 ; 46   |#include "lowresolutionadc.h"
                            27681 
                            27683 
                            27684 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            27685 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            27686 ; 3    |//;
                            27687 ; 4    |//; Filename:    lowresolutionadc.h
                            27688 ; 5    |//; Description: General purpose interface to LRADCs
                            27689 ; 6    |//;              Generic symbols are mapped to more specific symbols in inc\34xx\regslradc.inc files
                            27690 ; 7    |//;///////////////////////////////////////////////////////////////////////////////
                            27691 ; 8    |
                            27692 ; 9    |#ifndef _LOWRESOLUTIONADC_H
                            27693 ; 10   |#define _LOWRESOLUTIONADC_H
                            27694 ; 11   |
                            27695 ; 12   |#include "regslradc.h"
                            27696 
                            27698 
                            27699 ; 1    |#if !(defined(regslradcinc))
                            27700 ; 2    |
                            27701 ; 3    |#define regslradcinc 1
                            27702 ; 4    |
                            27703 ; 5    |#include "types.h"
                            27704 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            27705 ; 7    |
                            27706 ; 8    |//   SYSTEM STMP Registers 
                            27707 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            27708 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            27709 ; 11   |
                            27710 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            27711 ; 13   |
                            27712 ; 14   |
                            27713 ; 15   |
                            27714 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            27715 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            27716 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            27717 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            27718 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            27719 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            27720 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            27721 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            27722 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            27723 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            27724 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            27725 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            27726 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            27727 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            27728 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            27729 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            27730 ; 32   |
                            27731 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            27732 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            27733 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            27734 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            27735 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            27736 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            27737 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            27738 ; 40   |
                            27739 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            27740 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            27741 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            27742 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            27743 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            27744 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            27745 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            27746 ; 48   |
                            27747 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            27748 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            27749 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            27750 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            27751 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            27752 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            27753 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            27754 ; 56   |
                            27755 ; 57   |typedef union               
                            27756 ; 58   |{
                            27757 ; 59   |    struct {
                            27758 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            27759 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            27760 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            27761 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            27762 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            27763 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            27764 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            27765 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            27766 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            27767 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            27768 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            27769 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            27770 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            27771 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            27772 ; 74   |    } B;
                            27773 ; 75   |   unsigned int I;
                            27774 ; 76   |        unsigned int U;
                            27775 ; 77   |} lradc_ctrl_type;
                            27776 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            27777 ; 79   |
                            27778 ; 80   |
                            27779 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            27780 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            27781 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            27782 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            27783 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            27784 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            27785 ; 87   |
                            27786 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            27787 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            27788 ; 90   |
                            27789 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            27790 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            27791 ; 93   |
                            27792 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
                            27793 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            27794 ; 96   |
                            27795 ; 97   |
                            27796 ; 98   |typedef union               
                            27797 ; 99   |{
                            27798 ; 100  |    struct {
                            27799 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            27800 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            27801 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            27802 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            27803 ; 105  |    } B;
                            27804 ; 106  |    unsigned int I;
                            27805 ; 107  |} lradc_thrsh_type;
                            27806 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            27807 ; 109  |
                            27808 ; 110  |
                            27809 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            27810 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            27811 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            27812 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            27813 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            27814 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            27815 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            27816 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            27817 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            27818 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            27819 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            27820 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            27821 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            27822 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            27823 ; 125  |
                            27824 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            27825 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            27826 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            27827 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            27828 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            27829 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            27830 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            27831 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            27832 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            27833 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            27834 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            27835 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            27836 ; 138  |
                            27837 ; 139  |
                            27838 ; 140  |
                            27839 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            27840 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            27841 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            27842 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            27843 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            27844 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            27845 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            27846 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            27847 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            27848 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            27849 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            27850 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            27851 ; 153  |
                            27852 ; 154  |
                            27853 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            27854 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            27855 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            27856 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            27857 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            27858 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            27859 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            27860 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            27861 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            27862 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            27863 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            27864 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            27865 ; 167  |
                            27866 ; 168  |typedef union               
                            27867 ; 169  |{
                            27868 ; 170  |    struct {
                            27869 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            27870 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            27871 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            27872 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            27873 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            27874 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            27875 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            27876 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            27877 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            27878 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            27879 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            27880 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            27881 ; 183  |    } B;
                            27882 ; 184  |    unsigned int I;
                            27883 ; 185  |} lradc_result_type;
                            27884 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            27885 ; 187  |
                            27886 ; 188  |
                            27887 ; 189  |
                            27888 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            27889 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            27890 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            27891 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            27892 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            27893 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            27894 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            27895 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            27896 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            27897 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            27898 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            27899 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            27900 ; 202  |
                            27901 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            27902 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            27903 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            27904 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            27905 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            27906 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            27907 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            27908 ; 210  |
                            27909 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            27910 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            27911 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            27912 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            27913 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            27914 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            27915 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27916 ; 218  |
                            27917 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            27918 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            27919 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            27920 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            27921 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            27922 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            27923 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            27924 ; 226  |
                            27925 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            27926 ; 228  |
                            27927 ; 229  |
                            27928 ; 230  |
                            27929 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            27930 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            27931 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            27932 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            27933 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            27934 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            27935 ; 237  |
                            27936 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            27937 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            27938 ; 240  |
                            27939 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            27940 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            27941 ; 243  |
                            27942 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            27943 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            27944 ; 246  |
                            27945 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            27946 ; 248  |
                            27947 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            27948 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            27949 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            27950 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            27951 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            27952 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            27953 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            27954 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            27955 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            27956 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            27957 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            27958 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            27959 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            27960 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            27961 ; 263  |
                            27962 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            27963 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            27964 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            27965 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            27966 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            27967 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            27968 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            27969 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            27970 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            27971 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            27972 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            27973 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            27974 ; 276  |
                            27975 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            27976 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            27977 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            27978 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            27979 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            27980 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            27981 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            27982 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            27983 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            27984 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            27985 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            27986 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            27987 ; 289  |
                            27988 ; 290  |
                            27989 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            27990 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            27991 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            27992 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            27993 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            27994 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            27995 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            27996 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            27997 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            27998 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            27999 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            28000 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            28001 ; 303  |
                            28002 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            28003 ; 305  |
                            28004 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            28005 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            28006 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            28007 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            28008 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            28009 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            28010 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            28011 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            28012 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            28013 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            28014 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            28015 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            28016 ; 318  |
                            28017 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            28018 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            28019 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            28020 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            28021 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            28022 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            28023 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            28024 ; 326  |
                            28025 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            28026 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            28027 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            28028 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            28029 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            28030 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            28031 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            28032 ; 334  |
                            28033 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            28034 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            28035 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            28036 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            28037 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            28038 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            28039 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            28040 ; 342  |
                            28041 ; 343  |
                            28042 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            28043 ; 345  |
                            28044 ; 346  |
                            28045 ; 347  |
                            28046 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            28047 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            28048 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            28049 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            28050 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            28051 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            28052 ; 354  |
                            28053 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            28054 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            28055 ; 357  |
                            28056 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            28057 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            28058 ; 360  |
                            28059 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            28060 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            28061 ; 363  |
                            28062 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            28063 ; 365  |
                            28064 ; 366  |
                            28065 ; 367  |
                            28066 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            28067 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            28068 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            28069 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            28070 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            28071 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            28072 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            28073 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            28074 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            28075 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            28076 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            28077 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            28078 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            28079 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            28080 ; 382  |
                            28081 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            28082 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            28083 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            28084 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            28085 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            28086 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            28087 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            28088 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            28089 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            28090 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            28091 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            28092 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            28093 ; 395  |
                            28094 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            28095 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            28096 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            28097 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            28098 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            28099 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            28100 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            28101 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            28102 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            28103 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            28104 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            28105 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            28106 ; 408  |
                            28107 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            28108 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            28109 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            28110 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            28111 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            28112 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            28113 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            28114 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            28115 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            28116 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            28117 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            28118 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            28119 ; 421  |
                            28120 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            28121 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            28122 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            28123 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            28124 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            28125 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            28126 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            28127 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            28128 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            28129 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            28130 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            28131 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            28132 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            28133 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            28134 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            28135 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            28136 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            28137 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            28138 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            28139 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            28140 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            28141 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            28142 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            28143 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            28144 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            28145 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            28146 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            28147 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            28148 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            28149 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            28150 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            28151 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            28152 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            28153 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            28154 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            28155 ; 457  |
                            28156 ; 458  |//Needed by button.asm
                            28157 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            28158 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            28159 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            28160 ; 462  |
                            28161 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            28162 ; 464  |
                            28163 ; 465  |#endif
                            28164 ; 466  |
                            28165 ; 467  |
                            28166 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28168 
                            28169 ; 13   |
                            28170 ; 14   |// Variables
                            28171 ; 15   |extern WORD LowResAdcStatus;
                            28172 ; 16   |extern WORD LowResAdcBattResult, LowResAdcBattAvg;                                      // Results and Averages come from buttons.asm
                            28173 ; 17   |extern WORD LowResAdcAuxResult,  LowResAdcAuxAvg;
                            28174 ; 18   |extern WORD LowResAdcAux2Result, LowResAdcAux2Avg;                                      // Aux2 result and average valid for 3500
                            28175 ; 19   |
                            28176 ; 20   |
                            28177 ; 21   |// Types
                            28178 ; 22   |enum LowResADCChannel {BATT, AUX, AUX2};                                                    // AUX2 valid for 3500
                            28179 ; 23   |enum LowResADCHalfPwr {OFF = 0, ON = LRADC_HALF_POWER_SETMASK};
                            28180 ; 24   |enum LowResADCRef     {REF_0 = HW_LRADC_REF_0_SETMASK,
                            28181 ; 25   |                       REF_1 = HW_LRADC_REF_1_SETMASK,
                            28182 ; 26   |                                           REF_2 = HW_LRADC_REF_2_SETMASK,
                            28183 ; 27   |                                           REF_3 = HW_LRADC_REF_3_SETMASK,
                            28184 ; 28   |                                           REF_4 = HW_LRADC_REF_4_SETMASK,
                            28185 ; 29   |                                           REF_5 = HW_LRADC_REF_5_SETMASK,
                            28186 ; 30   |                                           REF_6 = HW_LRADC_REF_6_SETMASK,
                            28187 ; 31   |                                           REF_7 = HW_LRADC_REF_7_SETMASK
                            28188 ; 32   |                      };
                            28189 ; 33   |
                            28190 ; 34   |
                            28191 ; 35   |// ADC Reference resolutions in mV*10
                            28192 ; 36   |// 1 ADC count = Vref(mV)/([2^N] - 1) where N = # bits in result, and Vref based on selected LRADC reference.
                            28193 ; 37   |#define RES_REF_0      HW_LRADC_RES_REF_0
                            28194 ; 38   |#define RES_REF_1      HW_LRADC_RES_REF_1
                            28195 ; 39   |#define RES_REF_2      HW_LRADC_RES_REF_2
                            28196 ; 40   |#define RES_REF_3      HW_LRADC_RES_REF_3
                            28197 ; 41   |#define RES_REF_4      HW_LRADC_RES_REF_4
                            28198 ; 42   |#define RES_REF_5      HW_LRADC_RES_REF_5
                            28199 ; 43   |#define RES_REF_6      HW_LRADC_RES_REF_6
                            28200 ; 44   |#define RES_REF_7      HW_LRADC_RES_REF_7
                            28201 ; 45   |
                            28202 ; 46   |
                            28203 ; 47   |// These bits are used against LowResAdcStatus, to signal which channels to read in buttons routine
                            28204 ; 48   |#define LOW_RES_ADC_BATT_EN_MASK    1 
                            28205 ; 49   |#define LOW_RES_ADC_AUX_EN_MASK         2 
                            28206 ; 50   |#define LOW_RES_ADC_AUX2_EN_MASK        4
                            28207 ; 51   |
                            28208 ; 52   |/////////////////////////////////////////////////////////////////////////////////////////
                            28209 ; 53   |//
                            28210 ; 54   |//>  Name:          SysLowResolutionAdcReadBin
                            28211 ; 55   |//
                            28212 ; 56   |//   Type:          Function 
                            28213 ; 57   |//
                            28214 ; 58   |//   Description:   Returns the instantaneous Result of the Low Resolution ADC Channel specified
                            28215 ; 59   |//
                            28216 ; 60   |//   Inputs:        Constant specifying the Low Resolution ADC Channel
                            28217 ; 61   |//                  BATT for Battery channel
                            28218 ; 62   |//                  AUX for Auxiliary channel 1
                            28219 ; 63   |//                  AUX2 for Auxiliary channel 2
                            28220 ; 64   |//
                            28221 ; 65   |//   Outputs:       Average in binary format (0->127 for 3410, 0->255 for 3500)
                            28222 ; 66   |//
                            28223 ; 67   |//   Notes:         none
                            28224 ; 68   |//<
                            28225 ; 69   |//////////////////////////////////////////////////////////////////////////////////////////
                            28226 ; 70   |#ifdef DEVICE_3500
                            28227 ; 71   |#define SysLowResolutionAdcReadBin(n)    (n==BATT ? HW_BATT_RESULT.B.DATA_OUT : (n == AUX ? HW_LRADC1_RESULT.B.DATA_OUT: HW_LRADC2_RESULT.B.DATA_OUT))
                            28228 ; 72   |#else
                            28229 ; 73   |//3410 does not support AUX2
                            28230 ; 74   |#define SysLowResolutionAdcReadBin(n)    (n==BATT ? HW_LRADC_RES.B.BATLRR : (n == AUX ? HW_LRADC_RES.B.AUXLRR: 0))
                            28231 ; 75   |#endif
                            28232 ; 76   |
                            28233 ; 77   |/////////////////////////////////////////////////////////////////////////////////////////
                            28234 ; 78   |//
                            28235 ; 79   |//>  Name:          SysLowResolutionAdcReadAvg
                            28236 ; 80   |//
                            28237 ; 81   |//   Type:          Function 
                            28238 ; 82   |//
                            28239 ; 83   |//   Description:   Reads the Averaged Result of the Low Resolution ADC Channel specified
                            28240 ; 84   |//
                            28241 ; 85   |//   Inputs:        Constant specifying the Low Resolution ADC Channel
                            28242 ; 86   |//                  BATT for Battery channel
                            28243 ; 87   |//                  AUX for Auxiliary channel 1
                            28244 ; 88   |//                  AUX2 for Auxiliary channel 2
                            28245 ; 89   |//
                            28246 ; 90   |//   Outputs:       Average in binary format (0->127 for 3410, 0->255 for 3500)
                            28247 ; 91   |//
                            28248 ; 92   |//   Notes:         The average is done using 256 samples
                            28249 ; 93   |//<
                            28250 ; 94   |//////////////////////////////////////////////////////////////////////////////////////////
                            28251 ; 95   |#define SysLowResolutionAdcReadAvg(n)    (n==BATT ? LowResAdcBattAvg : (n == AUX ? LowResAdcAuxAvg : LowResAdcAux2Avg))
                            28252 ; 96   |
                            28253 ; 97   |// Functions  
                            28254 ; 98   |void _reentrant SysLowResolutionADCInit(enum LowResADCChannel Adc, enum LowResADCHalfPwr Power, enum LowResADCRef Ref);
                            28255 ; 99   |INT SysLowResolutionAdcReadVolt(BYTE bAdcChannel,BOOL bAverage);
                            28256 ; 100  |
                            28257 ; 101  |// Equates
                            28258 ; 102  |#define AVERAGE_RESULT  TRUE
                            28259 ; 103  |#define INSTANT_RESULT  FALSE
                            28260 ; 104  |
                            28261 ; 105  |#endif // _LOWRESOLUTIONADC_H
                            28262 
                            28264 
                            28265 ; 47   |#include "battery_config.h"
                            28266 
                            28268 
                            28269 ; 1    |///////////////////////////////////////////////////////////////////////////////
                            28270 ; 2    |// Sigmatel, Inc  copyright (C) 2003-2004
                            28271 ; 3    |// Filename: battery_config.h
                            28272 ; 4    |// Battery Low Resolution ADC values & recharge values 
                            28273 ; 5    |///////////////////////////////////////////////////////////////////////////////
                            28274 ; 6    |
                            28275 ; 7    |#ifdef BATTERY_TYPE_LI_ION
                            28276 ; 8    |    //these are 3500 only
                            28277 ; 9    |    #define VBATT_REF           REF_5120MV
                            28278 ; 10   |    #define VBATT_MIN_MV        3000
                            28279 ; 11   |    #define VBATT_MAX_MV        4200
                            28280 ; 12   |
                            28281 ; 13   |    #define VBATT_BO_MV         3000
                            28282 ; 14   |
                            28283 ; 15   |    #define BATT_BROWNOUT       VBATT_BO_MV
                            28284 ; 16   |
                            28285 ; 17   |    #ifndef LIION_BATTERY_VOLTAGE
                            28286 ; 18   |    //this is in mV
                            28287 ; 19   |    //The reference design uses a 4.2V LiIon battery
                            28288 ; 20   |    #define LIION_BATTERY_VOLTAGE LIION_BATTERY_VOLTAGE_4_2
                            28289 ; 21   |    #endif 
                            28290 ; 22   |
                            28291 ; 23   |    #ifndef LIION_CONDITIONING_VOLTAGE_THRESHHOLD
                            28292 ; 24   |    //This is in millivolts
                            28293 ; 25   |    #define LIION_CONDITIONING_VOLTAGE_THRESHHOLD 3000
                            28294 ; 26   |    #endif
                            28295 ; 27   |
                            28296 ; 28   |    #ifndef LIION_CONDITIONING_CURRENT_LIMIT
                            28297 ; 29   |    //This is in mA.   
                            28298 ; 30   |    //Refer to the battery data sheet for the proper value
                            28299 ; 31   |    //the reference design uses a 400mAh battery that suggests 40mA is a good conditioning current
                            28300 ; 32   |    #define LIION_CONDITIONING_CURRENT_LIMIT 40
                            28301 ; 33   |    #endif 
                            28302 ; 34   |
                            28303 ; 35   |    #ifndef LIION_CHARGING_TIMEOUT
                            28304 ; 36   |    //the default is 4 hours
                            28305 ; 37   |    #define LIION_CHARGING_TIMEOUT  ((DWORD)(DWORD)4*(DWORD)60*(DWORD)60*(DWORD)1000)
                            28306 ; 38   |    #endif 
                            28307 ; 39   |
                            28308 ; 40   |    #ifndef LIION_CHARGING_DIFFERENTIAL_THRESHHOLD
                            28309 ; 41   |    //We want to enter the 'top-off' mode when the voltage differential between
                            28310 ; 42   |    //charging on and off is 20 mV
                            28311 ; 43   |    #define LIION_CHARGING_DIFFERENTIAL_THRESHHOLD  20
                            28312 ; 44   |    #endif 
                            28313 ; 45   |
                            28314 ; 46   |    #ifndef LIION_CHARGING_DIFFERENTIAL_THRESHHOLD_COUNT
                            28315 ; 47   |    //we want 10 samples of the non-charging current to be within the 
                            28316 ; 48   |    //differential threshhold.  
                            28317 ; 49   |
                            28318 ; 50   |#ifdef STMP_BUILD_PLAYER
                            28319 ; 51   |    #define LIION_CHARGING_DIFFERENTIAL_THRESHHOLD_COUNT 5
                            28320 ; 52   |#else
                            28321 ; 53   |    #define LIION_CHARGING_DIFFERENTIAL_THRESHHOLD_COUNT 10
                            28322 ; 54   |#endif
                            28323 ; 55   |    #endif 
                            28324 ; 56   |
                            28325 ; 57   |    #ifndef LIION_CHARGING_CURRENT_LIMIT
                            28326 ; 58   |    //This is in mA.   
                            28327 ; 59   |    //Refer to the battery data sheet for the proper value
                            28328 ; 60   |    //the reference design uses a 400mAh battery that suggests 400mA is a good charging current
                            28329 ; 61   |    #define LIION_CHARGING_CURRENT_LIMIT 400
                            28330 ; 62   |    #endif 
                            28331 ; 63   |
                            28332 ; 64   |    #ifndef LIION_TOPOFF_TIMEOUT
                            28333 ; 65   |    //After we reach that limit, we want to run for a set amount of time to 'top off' the charging
                            28334 ; 66   |    //in this case, 2 minutes (was 30)
                            28335 ; 67   |#ifdef STMP_BUILD_PLAYER
                            28336 ; 68   |    #define LIION_TOPOFF_TIMEOUT ((DWORD)(DWORD)15*(DWORD)60*(DWORD)1000)
                            28337 ; 69   |#else
                            28338 ; 70   |    #define LIION_TOPOFF_TIMEOUT ((DWORD)(DWORD)2*(DWORD)60*(DWORD)1000)
                            28339 ; 71   |#endif
                            28340 ; 72   |    #endif
                            28341 ; 73   |
                            28342 ; 74   |        #ifndef POWER_OFF_FREQUENCY
                            28343 ; 75   |        //Set the Power Off Frequency.  Determines how frequently charging is turned-off.  
                            28344 ; 76   |#ifdef STMP_BUILD_PLAYER
                            28345 ; 77   |        #define POWER_OFF_FREQUENCY 40
                            28346 ; 78   |#else
                            28347 ; 79   |        #define POWER_OFF_FREQUENCY 500
                            28348 ; 80   |#endif
                            28349 ; 81   |        #endif
                            28350 ; 82   |#endif
                            28351 ; 83   |
                            28352 ; 84   |////////////////////////////////////////////////////////////////////////////////
                            28353 ; 85   |#ifdef BATTERY_TYPE_NIMH
                            28354 ; 86   |    #define ONE  1
                            28355 ; 87   |    #define ZERO 0
                            28356 ; 88   |
                            28357 ; 89   |    //NOTE:  Battery is currently Hardcoded to REF_5120MV in USBMSC
                            28358 ; 90   |#ifdef STMP_BUILD_PLAYER
                            28359 ; 91   |    #define VBATT_REF          REF_2700MV
                            28360 ; 92   |    #define VBATT_MIN_MV       900
                            28361 ; 93   |    #define VBATT_MAX_MV       1500
                            28362 ; 94   |    #define VBATT_BO_MV        840
                            28363 ; 95   |#else
                            28364 ; 96   |    #define VBATT_REF          REF_5120MV
                            28365 ; 97   |    #define VBATT_MIN_MV       900
                            28366 ; 98   |    #define VBATT_MAX_MV       1200
                            28367 ; 99   |    #define VBATT_BO_MV        850
                            28368 ; 100  |#endif
                            28369 ; 101  |
                            28370 ; 102  |    #ifdef DEVICE_3500
                            28371 ; 103  |        #define BATT_BROWNOUT                           VBATT_BO_MV
                            28372 ; 104  |    #else
                            28373 ; 105  |        #define BATT_BROWNOUT               HW_LRADC_BO_TRIP_830MV_SETMASK
                            28374 ; 106  |    #endif
                            28375 ; 107  |    // nimh settings above this line are similar to alkaline values below except v max.
                            28376 ; 108  |    
                            28377 ; 109  |    #ifndef NIMH_BATTERY_VOLTAGE
                            28378 ; 110  |    //Units: mV. This is the rated battery voltage.
                            28379 ; 111  |    //The reference design uses a 1.5V NIMH battery
                            28380 ; 112  |    #define NIMH_BATTERY_VOLTAGE NIMH_BATTERY_VOLTAGE_1_2
                            28381 ; 113  |    #endif 
                            28382 ; 114  |
                            28383 ; 115  |    #ifndef NIMH_VOLTAGE_THRESHHOLD_MV
                            28384 ; 116  |    //Units: mV      Stop charging if this ADC battery voltage is measured. This can occur if an alkaline is inserted.
                            28385 ; 117  |    #define NIMH_VOLTAGE_THRESHHOLD_MV 1800
                            28386 ; 118  |    #endif
                            28387 ; 119  |    // 1 enables alkaline detection via brief charge current & voltage threshold check.
                            28388 ; 120  |    #define ALKALINE_DETECTION_IMPULSE_CHARGE_ENABLE 0 /* LEAVE DISABLED. Unimplemented. */
                            28389 ; 121  |
                            28390 ; 122  |    //------- NIMH Detection via exposed batt case check w/ gpio. You must configure a gpio reg & pin num also below.
                            28391 ; 123  |    #define BATTERY_CASE_POLARITY_DETECT_ENABLE 0 // Verified. GPIO pin setup in nimh.c init, External pullup R (47kOhm)
                            28392 ; 124  |    // Explanation: General Purpose Input pin can connect to cylindrical batt end corner. 
                            28393 ; 125  |    // NiMH AAA batteries have ground case exposed at corner, else casing insulation 
                            28394 ; 126  |    //   causes signal to float & external pullup R gives a logic 1 indicating non-nimh. 
                            28395 ; 127  |    // NiMH AA  batteries instead have additional positive terminal exposure (opposite polarity). 
                            28396 ; 128  |    //   Ext transistor can Vlevel shift for gpio logic-1 voltage. 
                            28397 ; 129  |    //   non-NIMH casing will allow gpio pin to stay grounded & gives logic 0.
                            28398 ; 130  |
                            28399 ; 131  |    // SET this to ZERO if your NiMH is AAA or has ground case contact (detects NiMH via case (-) contact)
                            28400 ; 132  |    // SET this to ONE if your NiMH battery is AA (detects NiMH via (+) terminal contact). Requires ext transistor V level shift.
                            28401 ; 133  |    #define NIMH_BATTERY_CASE_LOGIC_LEVEL ZERO
                            28402 ; 134  |    // *** IF YOU HAVE ENABLED, battery case polarity detection (used with nimh), 
                            28403 ; 135  |    //  NOTE: The GP number and bit number in the four macros below must be set to match your input PIN number. 
                            28404 ; 136  |    //    LAYOUT SPECIFIC, but all 3550/3560 qfp and bga can use a single GPIO register & bit num as below. 
                            28405 ; 137  |    //    SigmaTel HW apps recommends pin GP37= pin 17 (100qfp)= pin j7 (bga)= cpu card pin24= GP1 Bit13 per 35xx datasheet.
                            28406 ; 138  |    #define CONFIGURED_GPIO_INPUT_BIT_FOR_BATTERY_CASE_POLARITY ( HW_GP1DIR.B.B13 )
                            28407 ; 139  |    // GPIO Enable register number as GPIO function.
                            28408 ; 140  |    #define CONFIGURED_BATT_CASE_GP_NUM_ENR (HW_GP1ENR)
                            28409 ; 141  |    // Data output enable reg num to use (will be set as input pin in this case)
                            28410 ; 142  |    #define CONFIGURED_BATT_CASE_GP_NUM_DOER  (HW_GP1DOER)
                            28411 ; 143  |    // bit num to use with desired input pin above
                            28412 ; 144  |    #define CONFIGURED_BATT_CASE_GP_BIT  (HW_GP_B13_SETMASK)
                            28413 ; 145  |    
                            28414 ; 146  |    // Error code returned during charging init when case detect feature enabled but cell case not detected.
                            28415 ; 147  |    #define NIMH_POLARITY_NOT_DETECTED (-2)
                            28416 ; 148  |    //------- end batt case polarity detection
                            28417 ; 149  |
                            28418 ; 150  |    //------------------------------------
                            28419 ; 151  |    #ifndef NIMH_EQUILIBRIUM_CHARGING_TIMEOUT_MS
                            28420 ; 152  |    // 0.1C = 10 hr charge, but use 12 hours to more fully charge larger cells. (units: msec)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28421 ; 153  |    #define NIMH_EQUILIBRIUM_CHARGING_TIMEOUT_MS ((DWORD)((DWORD)12*(DWORD)60*(DWORD)60*(DWORD)1000))
                            28422 ; 154  |    //#define NIMH_EQUILIBRIUM_CHARGING_TIMEOUT_MS ((DWORD)((DWORD)10*(DWORD)1000)) //10 sec test mode to easily observe transition
                            28423 ; 155  |    #endif 
                            28424 ; 156  |    
                            28425 ; 157  |    #ifndef NIMH_EQUILIBRIUM_CHARGING_CURRENT_LIMIT
                            28426 ; 158  |    // Units: mA. Refer to the battery data sheet for the proper value. 
                            28427 ; 159  |    // Usually 1 C AAA means a charge of 700 mAh, 750 mAh for a few AAA cells (energizer).
                            28428 ; 160  |    // Assume 700mAh battery so EQUILIBRIUM charge at 0.1C rate (1/10th charge/hr) = 70mA. 
                            28429 ; 161  |    // Register options are 60 or 75mA. Suggest 75mA for AAA. AA's have wide mAh range. Use 1/10th of mAh here:
                            28430 ; 162  |    #define NIMH_EQUILIBRIUM_CHARGING_CURRENT_LIMIT 75
                            28431 ; 163  |    #endif   
                            28432 ; 164  |    #ifndef
                            28433 ; 165  |    #define NIMH_TRICKLE_CHARGE_ENABLE 1
                            28434 ; 166  |    #endif
                            28435 ; 167  |    #ifndef NIMH_TRICKLE_CHARGE_CURRENT
                            28436 ; 168  |    #define NIMH_TRICKLE_CHARGE_CURRENT 10  
                            28437 ; 169  |    #endif //25mA is 0.035C rate for a 700mAh cell. 10mA recommended by 35xx charger designer.
                            28438 ; 170  |    //-------------------------------------
                            28439 ; 171  |    #ifndef NIMH_QUICK_CHARGING_TIMEOUT_MS   // NOTE: C/3 quick charging (3.6hrs) is not implemented.
                            28440 ; 172  |    // ~4 hr charge rate of C/3 terminated by one of 3 events: (per Duracell whitepaper) 
                            28441 ; 173  |    //   -dV/minute of 10mV, or 3.6hr timeout (216 minutes), or real temperature>=(60celcius|140F).
                            28442 ; 174  |    // Thermal warning: at this C/3 charge rate, all 3 of the above termination events must be checked.
                            28443 ; 175  |    #define NIMH_QUICK_CHARGING_TIMEOUT_MS ((DWORD)(DWORD)216*(DWORD)60*(DWORD)1000) 
                            28444 ; 176  |    #endif
                            28445 ; 177  |    #ifndef NIMH_QUICK_CHARGING_MV_PER_MINUTE_THRESHOLD
                            28446 ; 178  |    #define NIMH_QUICK_CHARGING_MV_PER_MINUTE_THRESHOLD 10
                            28447 ; 179  |    #endif
                            28448 ; 180  |    #ifndef NIMH_QUICK_CHARGING_TEMPERATURE_LIMIT_C
                            28449 ; 181  |    // For temp check to function:    10celcius|50F < Ambient Temperature < 45celcius|113F
                            28450 ; 182  |    #define NIMH_QUICK_CHARGING_TEMPERATURE_LIMIT_C 60
                            28451 ; 183  |    #endif
                            28452 ; 184  |    #ifndef NIMH_QUICK_CHARGING_TEMPERATURE_LIMIT_F
                            28453 ; 185  |    #define NIMH_QUICK_CHARGING_TEMPERATURE_LIMIT_F 140
                            28454 ; 186  |    #endif
                            28455 ; 187  |    // C/3 = 700mA/3 = 233 mA, HW supports 235mA. For C=750mAh: 750mA/3= 250mA. 
                            28456 ; 188  |    #ifndef NIMH_QUICK_CHARGING_CURRENT_LIMIT
                            28457 ; 189  |    #define NIMH_QUICK_CHARGING_CURRENT_LIMIT 235        
                            28458 ; 190  |    #endif    
                            28459 ; 191  |    //-------------------------------------
                            28460 ; 192  |    #ifndef NIMH_FAST_CHARGING_CURRENT_LIMIT  // NOTE: C/2 Fast charging (2hrs) is not implemented. 
                            28461 ; 193  |    // in units of mA.   Temperature measurement required with this mode. 
                            28462 ; 194  |    #define NIMH_FAST_CHARGING_CURRENT_LIMIT 400
                            28463 ; 195  |    #endif      
                            28464 ; 196  |    #ifndef NIMH_FAST_CHARGING_TOPOFF_TIMEOUT
                            28465 ; 197  |    //After we reach that limit, we may want to run for a set amount of time to 'top off'
                            28466 ; 198  |    //the charging in this case,                       n minutes
                            28467 ; 199  |    #define NIMH_FAST_CHARGING_TOPOFF_TIMEOUT ((DWORD)(DWORD)30*(DWORD)60*(DWORD)1000)
                            28468 ; 200  |    #endif
                            28469 ; 201  |
                            28470 ; 202  |        #ifndef POWER_OFF_FREQUENCY
                            28471 ; 203  |        //Set the Power Off Frequency Count.  Determines how frequently charging is turned-off. 
                            28472 ; 204  |#ifdef STMP_BUILD_PLAYER
                            28473 ; 205  |        #define POWER_OFF_FREQUENCY 40
                            28474 ; 206  |#else
                            28475 ; 207  |        #define POWER_OFF_FREQUENCY 500
                            28476 ; 208  |#endif
                            28477 ; 209  |        #endif
                            28478 ; 210  |    
                            28479 ; 211  |#endif // BATTERY_TYPE_NIMH
                            28480 ; 212  |////////////////////////////////////////////////////////////////////////////////
                            28481 ; 213  |
                            28482 ; 214  |#ifdef BATTERY_TYPE_ALKALINE
                            28483 ; 215  |#ifdef STMP_BUILD_PLAYER
                            28484 ; 216  |    #define VBATT_REF          REF_2700MV
                            28485 ; 217  |    #define VBATT_MIN_MV       900
                            28486 ; 218  |    #define VBATT_MAX_MV       1500
                            28487 ; 219  |    #define VBATT_BO_MV        840
                            28488 ; 220  |#else
                            28489 ; 221  |    #define VBATT_REF          REF_5120MV
                            28490 ; 222  |    #define VBATT_MIN_MV       900
                            28491 ; 223  |    #define VBATT_MAX_MV       1500
                            28492 ; 224  |    #define VBATT_BO_MV        850
                            28493 ; 225  |#endif
                            28494 ; 226  |
                            28495 ; 227  |    #define BATT_BROWNOUT                               VBATT_BO_MV
                            28496 ; 228  |    
                            28497 ; 229  |    #define OXYRIDE_THRESHOLD_MV  1550     // Battery considered Oxyride if avg voltage exceeds 1.55v
                            28498 ; 230  |    #define OXYRIDE_SETBACK_MV     200     // Battery Voltage - VDDD < 200mv for VDDIO stability
                            28499 ; 231  |#endif 
                            28500 
                            28502 
                            28503 ; 48   |#include "ddildl.h"
                            28504 
                            28506 
                            28507 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            28508 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            28509 ; 3    |//
                            28510 ; 4    |// Filename: ddildl.h
                            28511 ; 5    |// Description: 
                            28512 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            28513 ; 7    |
                            28514 ; 8    |#ifndef _DDILDL_H
                            28515 ; 9    |#define _DDILDL_H
                            28516 ; 10   |
                            28517 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            28518 ; 12   |// Includes
                            28519 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            28520 ; 14   |
                            28521 ; 15   |///////////////////////////////////////////////////////////////////////////////
                            28522 ; 16   |// Definitions
                            28523 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            28524 ; 18   |// version before march 11 2005 
                            28525 ; 19   |//#ifdef PLAYER_BUILD
                            28526 ; 20   |//#define MAX_MEDIA_TABLE_ENTRIES                12
                            28527 ; 21   |//#else
                            28528 ; 22   |//#define MAX_MEDIA_TABLE_ENTRIES                14
                            28529 ; 23   |//#endif
                            28530 ; 24   |// Mar 14 2007: Only requires the maximum number of drives in one media
                            28531 ; 25   |// NAND:(2 data drives + 9 system drives + 1 extra system drive in future) = 12
                            28532 ; 26   |#define MAX_MEDIA_TABLE_ENTRIES                12
                            28533 ; 27   |
                            28534 ; 28   |#define MAX_LOGICAL_MEDIA                       2
                            28535 ; 29   |
                            28536 ; 30   |//
                            28537 ; 31   |// WARNING
                            28538 ; 32   |// The maximum number of drives needed for player, mtp and usbmsc 
                            28539 ; 33   |// builds is currently the player build which has the largest number of drives = 12(NAND)+1(MMC).
                            28540 ; 34   |// Private lib references to this change to use a ddiproject global that's init per project 
                            28541 ; 35   |// instead so those plib references are no longer fixed at lib compile time. March 1 2005
                            28542 ; 36   |#ifdef PLAYER_BUILD
                            28543 ; 37   |#define MAX_LOGICAL_DRIVES                      13
                            28544 ; 38   |#else // MTP_BUILD & USBMSC/updater need support for the ram drive used in msc
                            28545 ; 39   |/********************************************************************************
                            28546 ; 40   | * We have to define 2 more than the actually size for usbmsc case
                            28547 ; 41   | * We have totally 9 system drives, 3 data drives, 1 extra system drive in future, 
                            28548 ; 42   | * so the total number is 13. The max will be 13 + 2 = 15
                            28549 ; 43   | ********************************************************************************/
                            28550 ; 44   |#define MAX_LOGICAL_DRIVES                      15
                            28551 ; 45   |#endif
                            28552 ; 46   |
                            28553 ; 47   |#define DDI_MAGIC_NUMBER                        0xADEADE
                            28554 ; 48   |
                            28555 ; 49   |///////////////////////////////////////////////////////////////////////////////
                            28556 ; 50   |// Error codes
                            28557 ; 51   |///////////////////////////////////////////////////////////////////////////////
                            28558 ; 52   |
                            28559 ; 53   |#include "errors.h"
                            28560 
                            28562 
                            28563 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            28564 ; 2    |//// Copyright(C) SigmaTel, Inc. 2003
                            28565 ; 3    |////
                            28566 ; 4    |//// Filename: errors.inc
                            28567 ; 5    |//// Description: 
                            28568 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            28569 ; 7    |
                            28570 ; 8    |#if (!defined(ERRORS_INC))
                            28571 ; 9    |#define ERRORS_INC 1
                            28572 ; 10   |
                            28573 ; 11   |#define LDRIVE_ERROR_INVALID_DRIVE_NUMBER 0x0101
                            28574 ; 12   |#define LDRIVE_ERROR_NOT_INITIALIZED 0x0102
                            28575 ; 13   |#define LDRIVE_ERROR_HARDWARE_FAILURE 0x0103
                            28576 ; 14   |#define LDRIVE_ERROR_INVALID_DRIVE_TYPE 0x0104
                            28577 ; 15   |#define LDRIVE_ERROR_INVALID_INFO_TYPE 0x0105
                            28578 ; 16   |#define LDRIVE_ERROR_SECTOR_OUT_OF_BOUNDS 0x0106
                            28579 ; 17   |#define LDRIVE_ERROR_WRITE_FAILURE 0x0107
                            28580 ; 18   |#define LDRIVE_ERROR_WRITE_PROTECTED 0x0108
                            28581 ; 19   |#define LDRIVE_ERROR_MULTI_WRITE_IN_PROGRESS 0x0109
                            28582 ; 20   |#define LDRIVE_ERROR_MUST_HAVE_MORE_THAN_ONE_SECTOR 0x010A
                            28583 ; 21   |#define LDRIVE_ERROR_MULTI_WRITE_NOT_SETUP 0x010B
                            28584 ; 22   |// The WRITE_ABORT Error is returned when the system drive detects a bad
                            28585 ; 23   |// block in the device. The block was marked bad and tables updated.
                            28586 ; 24   |// The application must start over.
                            28587 ; 25   |#define LDRIVE_ERROR_WRITE_ABORT 0x010C
                            28588 ; 26   |#define LDRIVE_ERROR_READ_FAILURE 0x010D
                            28589 ; 27   |#define LDRIVE_ERROR_MEDIA_NOT_ALLOCATED 0x010E
                            28590 ; 28   |#define LDRIVE_ERROR_LOW_LEVEL_MEDIA_FORMAT_REQUIRED 0x010F
                            28591 ; 29   |
                            28592 ; 30   |#define LMEDIA_ERROR_HARDWARE_FAILURE 0x0200
                            28593 ; 31   |#define LMEDIA_ERROR_INVALID_MEDIA_NUMBER 0x0201
                            28594 ; 32   |#define LMEDIA_ERROR_MEDIA_NOT_INITIALIZED 0x0202
                            28595 ; 33   |#define LMEDIA_ERROR_MEDIA_NOT_DISCOVERED 0x0203
                            28596 ; 34   |#define LMEDIA_ERROR_INVALID_MEDIA_INFO_TYPE 0x0204
                            28597 ; 35   |#define LMEDIA_ERROR_ALLOCATION_TO_LARGE 0x0205
                            28598 ; 36   |#define LMEDIA_ERROR_MEDIA_NOT_ERASED 0x0206
                            28599 ; 37   |#define LMEDIA_ERROR_MEDIA_ERASED 0x0207
                            28600 ; 38   |//Specific to NAND
                            28601 ; 39   |#define LMEDIA_ERROR_NO_REGIONS_IN_MEDIA 0x0208     
                            28602 ; 40   |#define LMEDIA_ERROR_DRIVES_MAX_OUT 0x0209 
                            28603 ; 41   |#define LMEDIA_ERROR_MEDIA_WRITE_PROTECTED 0x020A
                            28604 ; 42   |#define LMEDIA_ERROR_INVALID_INFO_TYPE 0x020B
                            28605 ; 43   |#define LMEDIA_ERROR_BAD_BLOCKS_MAX_OUT 0x020C
                            28606 ; 44   |#define LMEDIA_ERROR_NOT_ALLOCATED 0x020D
                            28607 ; 45   |
                            28608 ; 46   |#define LMEDIA_ERROR_DRIVE_TYPE_NOT_SUPPORTED 0x0210
                            28609 ; 47   |
                            28610 ; 48   |#define NAND_ERROR_WRITE_PHYS_SECTOR_PROGRAM_FAILED 0x0301
                            28611 ; 49   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_OVERFLOW 0x0302
                            28612 ; 50   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_UNDERFLOW 0x0303
                            28613 ; 51   |
                            28614 ; 52   |#define NAND_DATA_DRIVE_ERROR_LOGICAL_SECTOR_OUT_OF_BOUNDS 0x0401
                            28615 ; 53   |#define NAND_DATA_DRIVE_ERROR_RBLOCK_NOT_FOUND 0x0402
                            28616 ; 54   |#define NAND_DATA_DRIVE_ERROR_NO_FREE_RBLOCKS 0x0403
                            28617 ; 55   |#define NAND_DATA_DRIVE_ERROR_USECTOR_LOOKUP_INTERNAL_1 0x0404
                            28618 ; 56   |#define NAND_DATA_DRIVE_SECTOR_NOT_UPDATED 0x0405
                            28619 ; 57   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_USECTOR_MAP 0x0406
                            28620 ; 58   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_LBAS_INCONSISTENT 0x0407
                            28621 ; 59   |#define NAND_DATA_DRIVE_ERROR_HSECTORIDX_IN_UBLOCK_OUT_OF_RANGE 0x0408
                            28622 ; 60   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_UBLOCK 0x0409
                            28623 ; 61   |#define NAND_DATA_DRIVE_ERROR_BBTABLE_FULL 0x040A
                            28624 ; 62   |#define NAND_DATA_DRIVE_ERROR_UPDATE_NOT_OPEN 0x040B
                            28625 ; 63   |#define NAND_DATA_DRIVE_ERROR_ADD_USECTOR_INTERNAL_1 0x040C
                            28626 ; 64   |#define NAND_DATA_DRIVE_ERROR_CANT_GET_ERASED_UBLOCK 0x040D
                            28627 ; 65   |#define NAND_DATA_DRIVE_ERROR_NO_ERASED_UBLOCKS 0x040E
                            28628 ; 66   |#define NAND_DATA_DRIVE_ERROR_CANT_ERASE_FREE_UBLOCK 0x040F
                            28629 ; 67   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_1 0x0410
                            28630 ; 68   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_2 0x0411
                            28631 ; 69   |#define NAND_DATA_DRIVE_RETURN_BLOCK_NOT_UPDATED 0x0412
                            28632 ; 70   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_PROTECT_TABLE_FULL 0x0413
                            28633 ; 71   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_ALREADY_PROTECTED 0x0414
                            28634 ; 72   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_PROTECTED 0x0415
                            28635 ; 73   |#define NAND_DATA_DRIVE_ERROR_UBLOCKPROTECT_INTERNAL_1 0x0416
                            28636 ; 74   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_1 0x0417
                            28637 ; 75   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_2 0x0418
                            28638 ; 76   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_IN_UTABLE 0x0419
                            28639 ; 77   |#define NAND_DATA_DRIVE_ERROR_CANT_ALLOCATE_USECTORS_MAPS 0x041A
                            28640 ; 78   |#define NAND_DATA_DRIVE_ERROR_CANT_INIT_DATA_REGIONS_LIST 0x041B
                            28641 ; 79   |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_UBLOCKS_IN_CONFIG 0x041C
                            28642 ; 80   |#define NAND_DATA_DRIVE_ERROR_USECTOR_INDEX_IS_NOT_NEXT 0x041D
                            28643 ; 81   |#define NAND_DATA_DRIVE_ERROR_USECTOR_ALREADY_UPDATED 0x041E
                            28644 ; 82   |#define NAND_DATA_DRIVE_ERROR_BgGC_USECTOR_ERASE_TIMEDOUT 0x041F
                            28645 ; 83   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_COPY_TIMEDOUT 0x0420
                            28646 ; 84   |#define NAND_DATA_DRIVE_ERROR_BgGC_ALREADY_ENABLED 0x0421
                            28647 ; 85   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_ERASE_TIMEDOUT 0x0422
                            28648 ; 86   |#define NAND_DATA_DRIVE_ERROR_BgGC_SECTOR_NOT_UPDATED 0x0423
                            28649 ; 87   |#define NAND_DATA_DRIVE_ERROR_NO_STALE_UBLOCKS 0x0424
                            28650 ; 88   |#define NAND_DATA_DRIVE_ERROR_NAND_IS_READY_TIMEOUT 0x0425
                            28651 ; 89   |#define NAND_DATA_DRIVE_ERROR_CANT_CLOSE_UPDATE 0x0426
                            28652 ; 90   |
                            28653 ; 91   |#define NAND_DATA_DRIVE_ERROR_CMW_S0_FETCH_FAILED 0x042C
                            28654 ; 92   |#define NAND_DATA_DRIVE_ERROR_CMW_S1_FETCH_FAILED 0x042D
                            28655 ; 93   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_1_FETCH_FAILED 0x042E
                            28656 ; 94   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_2_FETCH_FAILED 0x042F
                            28657 ; 95   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_1_FETCH_FAILED 0x0430
                            28658 ; 96   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_2_FETCH_FAILED 0x0431
                            28659 ; 97   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_1_FETCH_FAILED 0x0432
                            28660 ; 98   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_2_FETCH_FAILED 0x0433
                            28661 ; 99   |#define NAND_DATA_DRIVE_ERROR_CMW_S5_FETCH_FAILED 0x0434
                            28662 ; 100  |#define NAND_DATA_DRIVE_ERROR_CMW_S0_ECC_TIMEOUT 0x0435
                            28663 ; 101  |#define NAND_DATA_DRIVE_ERROR_CMW_S2_ECC_TIMEOUT 0x0436
                            28664 ; 102  |#define NAND_DATA_DRIVE_ERROR_CMW_S3_ECC_TIMEOUT 0x0437
                            28665 ; 103  |#define NAND_DATA_DRIVE_ERROR_CMW_S4_ECC_TIMEOUT 0x0438
                            28666 ; 104  |#define NAND_DATA_DRIVE_ERROR_CMW_S5_ECC_TIMEOUT 0x0439
                            28667 ; 105  |#define NAND_DATA_DRIVE_ERROR_CMW_WRITE_FAILED 0x043A
                            28668 ; 106  |#define NAND_DATA_DRIVE_ERROR_CMW_RELEASE_FAILED 0x043B
                            28669 ; 107  |
                            28670 ; 108  |#define NAND_DATA_DRIVE_ERROR_INVALID_LOGICAL_SECTOR 0x0427
                            28671 ; 109  |#define NAND_DATA_DRIVE_ERROR_INVALID_RELATIVE_SECTOR 0x0428
                            28672 ; 110  |#define NAND_DATA_DRIVE_ERROR_UBLOCK_IS_EMPTY 0x0429
                            28673 ; 111  |#define NAND_DATA_DRIVE_ERROR_USECTOR_MAP_IS_BAD 0x042A
                            28674 ; 112  |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_BLOCK_RECOVERIES 0x042B
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28675 ; 113  |
                            28676 ; 114  |// indicates that during the NandHalInit, the NandType did not
                            28677 ; 115  |// match the previously initialized Nand chip type.
                            28678 ; 116  |#define NANDHAL_ERROR_NANDTYPE_MISMATCH 0x0500 
                            28679 ; 117  |#define NANDHAL_ERROR_LOOKUP_ID_FAILED 0x0501
                            28680 ; 118  |// Errors from calling HIL functions
                            28681 ; 119  |#define NANDHAL_ERROR_INIT_PORT 0x0502
                            28682 ; 120  |#define NANDHAL_ERROR_WRITE_PORT_CMD 0x0503
                            28683 ; 121  |#define NANDHAL_ERROR_WRITE_PORT_ADDR 0x0504
                            28684 ; 122  |#define NANDHAL_ERROR_READ_PORT_DATA 0x0505
                            28685 ; 123  |#define NANDHAL_ERROR_WAIT_FOR_READY_PORT 0x0506
                            28686 ; 124  |#define NANDHAL_ERROR_POWER_UP_FLASH_PADS 0x0507
                            28687 ; 125  |#define NANDHAL_ERROR_TERMINATE_PORT 0x0508
                            28688 ; 126  |#define NANDHAL_ERROR_LOCKPORT_TIMEOUT 0x0509
                            28689 ; 127  |#define NANDHAL_ERROR_LOCKNAND_TIMEOUT 0x050A
                            28690 ; 128  |// for 3410 build
                            28691 ; 129  |#define NANDHAL_ERROR_LOCKPORT_LOCKED 0x050B
                            28692 ; 130  |// for 3410 build
                            28693 ; 131  |#define NANDHAL_ERROR_LOCKNAND_LOCKED 0x050C
                            28694 ; 132  |#define NANDHAL_ERROR_WRITE_DATA_PORT 0x050D
                            28695 ; 133  |
                            28696 ; 134  |// indicates that the GetStatus returned a FAIL
                            28697 ; 135  |#define NANDHAL_ERROR_GETSTATUS_FAILED 0x050E
                            28698 ; 136  |#define NANDHAL_ERROR_WRITE_FAILED 0x050F
                            28699 ; 137  |#define NANDHAL_ERROR_READ_FAILED 0x0510
                            28700 ; 138  |#define NANDHAL_ERROR_READID1_FAILED 0x0511
                            28701 ; 139  |#define NANDHAL_ERROR_READID2_FAILED 0x0512
                            28702 ; 140  |#define NANDHAL_ERROR_READIDEXT_FAILED 0x0513
                            28703 ; 141  |// indicates the NAND was already BUSY
                            28704 ; 142  |#define NANDHAL_ERROR_SETNANDBUSY_FAILED 0x0514
                            28705 ; 143  |#define NANDHAL_ERROR_ASYNCWAIT_CALLBACK_ERR 0x0515
                            28706 ; 144  |// ECC Error Codes
                            28707 ; 145  |// ECC Computation has successfully completed
                            28708 ; 146  |#define COMPUTE_ECC_SUCCESS 0         
                            28709 ; 147  |// ECC computation still busy
                            28710 ; 148  |#define COMPUTE_ECC_NOT_DONE 0x0516
                            28711 ; 149  |// timed out while waiting on object
                            28712 ; 150  |#define NANDHAL_ERROR_LOCKECC_TIMEOUT 0x0517
                            28713 ; 151  |// flag already set for SDK2.4 lock
                            28714 ; 152  |#define NANDHAL_ERROR_LOCKECC_LOCKED 0x0518
                            28715 ; 153  |
                            28716 ; 154  |#define NANDHAL_ECC_NOERROR 0
                            28717 ; 155  |// SKIP 0519-051B for space optimization in ECC calculate functions
                            28718 ; 156  |#define NANDHAL_ECC_ERROR_FIXED 0x051C
                            28719 ; 157  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_SECTOR 0x051D
                            28720 ; 158  |#define NANDHAL_ECC_FIX_FAILED 0x051E
                            28721 ; 159  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_FAILED 0x051F
                            28722 ; 160  |
                            28723 ; 161  |// MMC Errors
                            28724 ; 162  |#define MMC_MEDIA_ERROR_DEVICE_NOT_INSERTED 0x0600
                            28725 ; 163  |#define MMC_MEDIA_ERROR_RESET_FAILED 0x0601
                            28726 ; 164  |#define MMC_MEDIA_APP_COMMAND_FAILED 0x0602
                            28727 ; 165  |#define MMC_MEDIA_ERROR_INIT_FAILED 0x0603
                            28728 ; 166  |#define MMC_MEDIA_ERROR_SEND_OP_TIMEOUT 0x0604
                            28729 ; 167  |#define MMC_MEDIA_READ_OCR_FAILED 0x0605
                            28730 ; 168  |#define MMC_MEDIA_UNSUPPORTED_OCR_VOLTAGES 0x0606
                            28731 ; 169  |#define MMC_MEDIA_READ_CSD_FAILED 0x0607
                            28732 ; 170  |#define MMC_MEDIA_INVALID_CSD_VERSION 0x0608
                            28733 ; 171  |#define MMC_MEDIA_READ_CID_FAILED 0x0609
                            28734 ; 172  |#define MMC_MEDIA_INVALID_CID 0x060A
                            28735 ; 173  |#define MMC_MEDIA_SPEC_VERSION_NOT_SUPPORTED 0x060B
                            28736 ; 174  |#define MMC_MEDIA_ERROR_NOT_FORMATTED 0x060C
                            28737 ; 175  |#define MMC_MEDIA_ERROR_NOT_ENUMERATED 0x060D
                            28738 ; 176  |
                            28739 ; 177  |#define MMC_DATA_DRIVE_ERROR_WRITE_SECTOR_FAIL 0x0700
                            28740 ; 178  |#define MMC_DATA_DRIVE_ERROR_INVALID_SECTOR 0x0701
                            28741 ; 179  |#define MMC_DATA_DRIVE_ERROR_READ_SECTOR_FAIL 0x0702
                            28742 ; 180  |#define MMC_DATA_DRIVE_ERROR_WRITE_PROTECTED 0x0703
                            28743 ; 181  |#define MMC_DATA_DRIVE_ERROR_ERASE_FAILED 0x0704
                            28744 ; 182  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_FIRST_FAIL 0x0705
                            28745 ; 183  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_NEXT_FAIL 0x0706
                            28746 ; 184  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_END_FAIL 0x0707
                            28747 ; 185  |#define MMC_DATA_DRIVE_ERROR_BLOCK_ALIGN_FAIL 0x0708
                            28748 ; 186  |
                            28749 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                            28750 ; 188  |//// MMC HAL Error codes
                            28751 ; 189  |/////////////////////////////////////////////////////////////////////////////////
                            28752 ; 190  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_BLOCKED 0x0800
                            28753 ; 191  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_NOT_BLOCKED 0x0801
                            28754 ; 192  |#define MMC_HAL_ERROR_SPI_BUS_BLOCKED 0x0802
                            28755 ; 193  |#define MMC_HAL_ERROR_SPI_BUS_NOT_BLOCKED 0x0803
                            28756 ; 194  |#define MMC_HAL_ERROR_SPI_DRIVER_INIT_FAILED 0x0804
                            28757 ; 195  |#define MMC_HAL_ERROR_SPI_BUS_INIT_FAILED 0x0805
                            28758 ; 196  |
                            28759 ; 197  |#define MMC_HAL_ERROR_NO_COMMAND_RESPONSE 0x0810
                            28760 ; 198  |#define MMC_HAL_ERROR_BAD_START_BYTE 0x0811
                            28761 ; 199  |#define MMC_HAL_ERROR_BAD_WRITE_STATUS 0x0812
                            28762 ; 200  |#define MMC_HAL_ERROR_BAD_CSD_WRITE_STATUS 0x0813
                            28763 ; 201  |
                            28764 ; 202  |#define MMC_HAL_ERROR_START_BYTE_TIMEOUT 0x0820
                            28765 ; 203  |#define MMC_HAL_ERROR_WRITE_BUSY_TIMEOUT 0x0821
                            28766 ; 204  |#define MMC_HAL_ERROR_CSD_WRITE_BUSY_TIMEOUT 0x0822
                            28767 ; 205  |#define MMC_HAL_ERROR_ERASE_BUSY_TIMEOUT 0x0823
                            28768 ; 206  |#define MMC_HAL_ERROR_REGISTER_READ_TIMEOUT 0x0824
                            28769 ; 207  |
                            28770 ; 208  |#define MMC_HAL_ERROR_CMD_FAIL_CMD0 0x0830
                            28771 ; 209  |#define MMC_HAL_ERROR_CMD_FAIL_CMD1 0x0831
                            28772 ; 210  |#define MMC_HAL_ERROR_CMD_FAIL_CMD9 0x0832
                            28773 ; 211  |#define MMC_HAL_ERROR_CMD_FAIL_CMD10 0x0833
                            28774 ; 212  |#define MMC_HAL_ERROR_CMD_FAIL_CMD12 0x0834
                            28775 ; 213  |#define MMC_HAL_ERROR_CMD_FAIL_CMD13 0x0835
                            28776 ; 214  |#define MMC_HAL_ERROR_CMD_FAIL_CMD16 0x0836
                            28777 ; 215  |#define MMC_HAL_ERROR_CMD_FAIL_CMD17 0x0837
                            28778 ; 216  |#define MMC_HAL_ERROR_CMD_FAIL_CMD18 0x0838
                            28779 ; 217  |#define MMC_HAL_ERROR_CMD_FAIL_CMD23 0x0839
                            28780 ; 218  |#define MMC_HAL_ERROR_CMD_FAIL_CMD24 0x083A
                            28781 ; 219  |#define MMC_HAL_ERROR_CMD_FAIL_CMD25 0x083B
                            28782 ; 220  |#define MMC_HAL_ERROR_CMD_FAIL_CMD27 0x083C
                            28783 ; 221  |#define MMC_HAL_ERROR_CMD_FAIL_CMD28 0x083D
                            28784 ; 222  |#define MMC_HAL_ERROR_CMD_FAIL_CMD29 0x083E
                            28785 ; 223  |#define MMC_HAL_ERROR_CMD_FAIL_CMD30 0x083F
                            28786 ; 224  |#define MMC_HAL_ERROR_CMD_FAIL_CMD32 0x0840
                            28787 ; 225  |#define MMC_HAL_ERROR_CMD_FAIL_CMD33 0x0841
                            28788 ; 226  |#define MMC_HAL_ERROR_CMD_FAIL_CMD35 0x0842
                            28789 ; 227  |#define MMC_HAL_ERROR_CMD_FAIL_CMD36 0x0843
                            28790 ; 228  |#define MMC_HAL_ERROR_CMD_FAIL_CMD38 0x0844
                            28791 ; 229  |#define MMC_HAL_ERROR_CMD_FAIL_CMD42 0x0845
                            28792 ; 230  |#define MMC_HAL_ERROR_CMD_FAIL_CMD55 0x0846
                            28793 ; 231  |#define MMC_HAL_ERROR_CMD_FAIL_CMD56 0x0847
                            28794 ; 232  |#define MMC_HAL_ERROR_CMD_FAIL_CMD58 0x0848
                            28795 ; 233  |#define MMC_HAL_ERROR_CMD_FAIL_CMD59 0x0849
                            28796 ; 234  |
                            28797 ; 235  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD13 0x0850
                            28798 ; 236  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD22 0x0851
                            28799 ; 237  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD23 0x0852
                            28800 ; 238  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD41 0x0853
                            28801 ; 239  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD42 0x0854
                            28802 ; 240  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD51 0x0855
                            28803 ; 241  |
                            28804 ; 242  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD0 0x0860
                            28805 ; 243  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD1 0x0861
                            28806 ; 244  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD9 0x0862
                            28807 ; 245  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD10 0x0863
                            28808 ; 246  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD12 0x0864
                            28809 ; 247  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD13 0x0865
                            28810 ; 248  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD16 0x0866
                            28811 ; 249  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD17 0x0867
                            28812 ; 250  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD18 0x0868
                            28813 ; 251  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD23 0x0869
                            28814 ; 252  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD24 0x086A
                            28815 ; 253  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD25 0x086B
                            28816 ; 254  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD27 0x086C
                            28817 ; 255  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD28 0x086D
                            28818 ; 256  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD29 0x086E
                            28819 ; 257  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD30 0x086F
                            28820 ; 258  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD32 0x0870
                            28821 ; 259  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD33 0x0871
                            28822 ; 260  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD35 0x0872
                            28823 ; 261  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD36 0x0873
                            28824 ; 262  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD38 0x0874
                            28825 ; 263  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD42 0x0875
                            28826 ; 264  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD55 0x0876
                            28827 ; 265  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD56 0x0877
                            28828 ; 266  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD58 0x0878
                            28829 ; 267  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD59 0x0879
                            28830 ; 268  |
                            28831 ; 269  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD13 0x0880
                            28832 ; 270  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD22 0x0881
                            28833 ; 271  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD23 0x0882
                            28834 ; 272  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD41 0x0883
                            28835 ; 273  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD42 0x0884
                            28836 ; 274  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD51 0x0885
                            28837 ; 275  |
                            28838 ; 276  |//;;;;;;; < Library Error Codes > ;;;;;;;;
                            28839 ; 277  |//MATH errors...
                            28840 ; 278  |#define ERRZeroDivide 0x7FFFFF
                            28841 ; 279  |
                            28842 ; 280  |//Memory Pointer errors...
                            28843 ; 281  |#define INVALID_MEMORY_SPACE 0x900000
                            28844 ; 282  |//****************************************************************/
                            28845 ; 283  |#if (!defined(NOERROR))
                            28846 ; 284  |#define NOERROR 0
                            28847 ; 285  |#endif
                            28848 ; 286  |
                            28849 ; 287  |////Added by RAKS
                            28850 ; 288  |
                            28851 ; 289  |#define ERRProgram 0x911111
                            28852 ; 290  |#define ERRNoMedia 0x922222
                            28853 ; 291  |#define ERRHwFail 0x933333   
                            28854 ; 292  |#define ERRInvMedia 0x944444
                            28855 ; 293  |#define ERRBlkFail 0x955555
                            28856 ; 294  |#define ERRInvDataStatus 0x966666
                            28857 ; 295  |#define ERRWriteFail 0x977777
                            28858 ; 296  |#define ERRECCCorr 0x988888
                            28859 ; 297  |#define ERRECCFail 0x999999
                            28860 ; 298  |#define ERRZoneFull 0x9aaaaa
                            28861 ; 299  |#define ERR_PAGE_UNASSIGNED 0x9aaaaB   
                            28862 ; 300  |// Partition Table Error Codes.                 Note 9AAAAA used above and below.
                            28863 ; 301  |//invalid partition table signature. 
                            28864 ; 302  |#define ERRPartTableSignature 0x9AAAAA   
                            28865 ; 303  |//boot ID bad
                            28866 ; 304  |#define ERRBootID 0x9BBBBB   
                            28867 ; 305  |#define ERRBootTableSignature 0x9CCCCC   
                            28868 ; 306  |////Nothing was here : RAKS
                            28869 ; 307  |//JUMP instruction bad
                            28870 ; 308  |#define ERRBootJump 0x9DDDDD  
                            28871 ; 309  |//ID Byte bad
                            28872 ; 310  |#define ERRIDByte 0x9EEEEE  
                            28873 ; 311  |
                            28874 ; 312  |
                            28875 ; 313  |//****************************************************************
                            28876 ; 314  |//        < < <  EMC5600 FAT12 FileSystem  > > >
                            28877 ; 315  |//****************************************************************
                            28878 ; 316  |// Master ERROR File
                            28879 ; 317  |//****************************************************************/
                            28880 ; 318  |// FAT File System Error Codes
                            28881 ; 319  |// corrupt FAT
                            28882 ; 320  |#define FATCorrupt -1        
                            28883 ; 321  |// invalid FAT sector
                            28884 ; 322  |#define DIRInvlaidSector -2        
                            28885 ; 323  |
                            28886 ; 324  |#define FATwarningFreeCx 0x0AFCFC
                            28887 ; 325  |#define FATwarningEndOfChain 0x0AECEC
                            28888 ; 326  |#define FATwarningReservedCx 0x0A1111
                            28889 ; 327  |#define FATwarningBadCx 0x0ABCBC       
                            28890 ; 328  |//FATcxsFree==0 
                            28891 ; 329  |#define FATwarningNoFreeCxs 0x0A0F0F   
                            28892 ; 330  |#define FATwarningBoundaryCx 0x0A2222
                            28893 ; 331  |#define FATwarningWriteBackAborted 0x0A3333
                            28894 ; 332  |
                            28895 ; 333  |#define FATfailedReadPrimaryFAT 0x7F0000
                            28896 ; 334  |#define FATfailedWritePrimaryFAT 0x7FFFFF   
                            28897 ; 335  |#define FATfailedWriteSecondaryFAT 0x7F8888
                            28898 ; 336  |
                            28899 ; 337  |#define FATerrorNoFreeBlocks 0x80A0A0
                            28900 ; 338  |#define FATerrorTableOverFlow 0x80CCCC
                            28901 ; 339  |#define FATerrorClusterUnderFlow 0x80DDDD
                            28902 ; 340  |#define FATerrorClusterOverFlow 0x80EEEE
                            28903 ; 341  |//No Free Cxs on FAT Scan!
                            28904 ; 342  |#define FATerrorNoFreeCxs 0x80FFFF   
                            28905 ; 343  |
                            28906 ; 344  |#define MATHerrorNotPowerOf2 0x802222
                            28907 ; 345  |
                            28908 ; 346  |#define MEDIAerrorFSNotSupported 0x810000
                            28909 ; 347  |#define MEDIAerrorMediaNotUsable 0x811111
                            28910 ; 348  |
                            28911 ; 349  |#define CXerrorValueOverFlow 0x82AAAA
                            28912 ; 350  |#define CXerrorValueUnderFlow 0x82BBBB
                            28913 ; 351  |
                            28914 ; 352  |#define HNDLerrorNoHandles 0x83AAAA
                            28915 ; 353  |#define HNDLerrorInvalidHandle 0x83BBBB
                            28916 ; 354  |#define HNDLerrorInvalidDevice 0x830D0D
                            28917 ; 355  |#define HNDLerrorIndexSect 0x83CCCC
                            28918 ; 356  |
                            28919 ; 357  |#define FCBwarningEndOfFile 0x84EFEF
                            28920 ; 358  |#define FCBerrorCXtoSect 0x84CCCC
                            28921 ; 359  |#define FCBerrorDiskFull 0x84DFDF
                            28922 ; 360  |
                            28923 ; 361  |#define SEEKprefix 0x85
                            28924 ; 362  |#define SEEKerrorAccessDenied 0x85ADAD
                            28925 ; 363  |#define SEEKerrorPassedBeginingOfFile 0x85BFBF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28926 ; 364  |#define SEEKerrorCurruptFCB 0x85CCCC
                            28927 ; 365  |#define SEEKerrorPassedEndOfFile 0x85EFEF
                            28928 ; 366  |
                            28929 ; 367  |#define READprefix 0x86
                            28930 ; 368  |#define READerrorMemoryOverFlow 0x860F0F
                            28931 ; 369  |#define READerrorInvalidBufferPntr 0x86BFBF
                            28932 ; 370  |#define READerrorInvalidByteCount 0x86BCBC
                            28933 ; 371  |#define READerrorAccessDenied 0x86ADAD
                            28934 ; 372  |#define READerrorFreeCx 0x860000
                            28935 ; 373  |#define READerrorEndOfChain 0x861111
                            28936 ; 374  |#define READerrorReservedCx 0x862222
                            28937 ; 375  |#define READerrorBadCx 0x863333
                            28938 ; 376  |
                            28939 ; 377  |#define WRITEprefix 0x87
                            28940 ; 378  |#define WRITEerrorMemoryOverFlow 0x870F0F
                            28941 ; 379  |#define WRITEerrorInvalidBufferPntr 0x87BFBF
                            28942 ; 380  |#define WRITEerrorInvalidByteCount 0x87BCBC
                            28943 ; 381  |#define WRITEerrorAccessDenied 0x87ADAD
                            28944 ; 382  |#define WRITEerrorFreeCx 0x870000
                            28945 ; 383  |#define WRITEerrorEndOfChain 0x871111
                            28946 ; 384  |#define WRITEerrorReservedCx 0x872222
                            28947 ; 385  |#define WRITEerrorBadCx 0x873333
                            28948 ; 386  |
                            28949 ; 387  |#define UTILprefix 0x88
                            28950 ; 388  |#define UTILerrorDeviceInvalid 0x88BDBD
                            28951 ; 389  |
                            28952 ; 390  |// Directory Error Codes
                            28953 ; 391  |
                            28954 ; 392  |// invalid DIR sector specified
                            28955 ; 393  |#define ERR_DIRInvalidSector 0xA00000  
                            28956 ; 394  |// PATH search string has invlaid directory
                            28957 ; 395  |#define ERR_DIRInvalidPath 0xA00001  
                            28958 ; 396  |#define ERR_DIR_ALREADY_EXISTS 0xA00002
                            28959 ; 397  |#define ERR_DIR_WRITE_FAILED 0xA00003
                            28960 ; 398  |#define ERR_DIR_NOT_EMPTY 0xA00003
                            28961 ; 399  |// Bad cluster number
                            28962 ; 400  |#define ERR_CLUSTER_OUT_OF_RANGE 0xA11111  
                            28963 ; 401  |// Can't open ROOT
                            28964 ; 402  |#define ERR_OPEN_ROOT 0xA22222  
                            28965 ; 403  |#define ERR_CLUSTER_FLAGGED_BAD 0xA33333 
                            28966 ; 404  |#define ERR_CLUSTER_UNREADABLE 0xA44444 
                            28967 ; 405  |#define ERR_SECTOR_UNREADABLE 0xA44441 
                            28968 ; 406  |// bad record number to read
                            28969 ; 407  |#define ERR_INVLAID_DIR_REQUEST 0xA55555  
                            28970 ; 408  |// record requeste not in range
                            28971 ; 409  |#define ERR_ReadRecordRangeError 0xA66666  
                            28972 ; 410  |// record requeste past end of ROOT
                            28973 ; 411  |#define ERR_ReadPastEndOfROOT 0xA66660  
                            28974 ; 412  |// device number invalid
                            28975 ; 413  |#define ERR_BadDeviceNumber 0xA77777  
                            28976 ; 414  |// FCB Does not popint to a sub-Directory entry
                            28977 ; 415  |#define ERR_FCB_Not_SubDir 0xA88888  
                            28978 ; 416  |// Path specified is invalid
                            28979 ; 417  |#define ERR_INVLAID_PATH 0xA99999  
                            28980 ; 418  |#define ERR_FILE_NOT_FOUND 0xAAAAAA
                            28981 ; 419  |#define ERR_FILE_EXISTS 0xABBBBB
                            28982 ; 420  |#define ERR_DISK_FULL 0xACCCCC
                            28983 ; 421  |#define ERR_DIR_DEVICE_NOT_READY 0xACCCC0
                            28984 ; 422  |#define ERR_CX_ALLOCATION 0xADDDDD
                            28985 ; 423  |#define ERR_INVALID_MODE 0xAEEEEE
                            28986 ; 424  |
                            28987 ; 425  |#define ERR_DUPLICATE_FILE_NAME 0xAFFFFC
                            28988 ; 426  |#define ERR_FAT_WRITE_FAILED 0xAFFFFD
                            28989 ; 427  |#define ERR_CANT_DELETE_CHAIN 0xAFFFFE
                            28990 ; 428  |#define ERR_FAT_CHAIN_CORRUPT 0xAFFFFF
                            28991 ; 429  |// String Manipulation Error Codes
                            28992 ; 430  |#define ERR_END_OF_STRING 0xABBBB0
                            28993 ; 431  |
                            28994 ; 432  |#endif //@DEF(ERRORS_INC)
                            28995 ; 433  |
                            28996 
                            28998 
                            28999 ; 54   |
                            29000 ; 55   |///////////////////////////////////////////////////////////////////////////////
                            29001 ; 56   |// Typedefs
                            29002 ; 57   |///////////////////////////////////////////////////////////////////////////////
                            29003 ; 58   |
                            29004 ; 59   |typedef void (*MULTI_WRITE_CALLBACK_FUNCTION)(LONG lValue);
                            29005 ; 60   |
                            29006 ; 61   |#include "ddildl\ddildl_defs.h"
                            29007 
                            29009 
                            29010 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            29011 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            29012 ; 3    |//
                            29013 ; 4    |// Filename: ddildl_defs.h
                            29014 ; 5    |// Description: 
                            29015 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            29016 ; 7    |
                            29017 ; 8    |#ifndef _DDILDL_DEFS_H
                            29018 ; 9    |#define _DDILDL_DEFS_H
                            29019 ; 10   |
                            29020 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            29021 ; 12   |// Typedefs
                            29022 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            29023 ; 14   |
                            29024 ; 15   |typedef enum {
                            29025 ; 16   |  MediaStateUnknown,
                            29026 ; 17   |  MediaStateErased,
                            29027 ; 18   |  MediaStateAllocated
                            29028 ; 19   |} MEDIA_STATE, * P_MEDIA_STATE;
                            29029 ; 20   |
                            29030 ; 21   |typedef enum {
                            29031 ; 22   |    MediaTypeNand = 0,
                            29032 ; 23   |    MediaTypeMMC = 1,
                            29033 ; 24   |    MediaTypeHDD = 2,
                            29034 ; 25   |    MediaTypeRAM = 3
                            29035 ; 26   |} PHYSICAL_MEDIA_TYPE, * P_PHYSICAL_MEDIA_TYPE;
                            29036 ; 27   |
                            29037 ; 28   |typedef enum {
                            29038 ; 29   |    MediaInfoNumberOfDrives = 0,
                            29039 ; 30   |    MediaInfoSizeInBytes = 1,
                            29040 ; 31   |    MediaInfoAllocationUnitSizeInBytes = 2,
                            29041 ; 32   |    MediaInfoIsInitialized = 3,
                            29042 ; 33   |    MediaInfoMediaState = 4,
                            29043 ; 34   |    MediaInfoIsWriteProtected = 5,
                            29044 ; 35   |    MediaInfoPhysicalMediaType = 6,
                            29045 ; 36   |    MediaInfoSizeOfSerialNumberInBytes = 7,
                            29046 ; 37   |    MediaInfoSerialNumber = 8,
                            29047 ; 38   |    MediaInfoIsSystemMedia = 9,
                            29048 ; 39   |    MediaInfoIsMediaPresent = 10
                            29049 ; 40   |} LOGICAL_MEDIA_INFO, * P_LOGICAL_MEDIA_INFO;
                            29050 ; 41   |
                            29051 ; 42   |#ifdef MFG_TOOL
                            29052 ; 43   |  
                            29053 ; 44   |typedef enum {
                            29054 ; 45   |    SerialNoInfoSizeOfSerialNumberInBytes = 0,
                            29055 ; 46   |    SerialNoInfoSerialNumber = 1
                            29056 ; 47   |} SERIAL_NO_INFO, * P_SERIAL_NO_INFO;
                            29057 ; 48   |#endif
                            29058 ; 49   |
                            29059 ; 50   |typedef enum {
                            29060 ; 51   |    DriveInfoSectorSizeInBytes = 0,
                            29061 ; 52   |    DriveInfoEraseSizeInBytes = 1,
                            29062 ; 53   |    DriveInfoSizeInBytes = 2,
                            29063 ; 54   |    DriveInfoSizeInMegaBytes = 3,
                            29064 ; 55   |    DriveInfoSizeInSectors = 4,
                            29065 ; 56   |    DriveInfoType = 5,
                            29066 ; 57   |    DriveInfoTag = 6,
                            29067 ; 58   |    DriveInfoComponentVersion = 7,
                            29068 ; 59   |    DriveInfoProjectVersion = 8,
                            29069 ; 60   |    DriveInfoIsWriteProtected = 9,
                            29070 ; 61   |    DriveInfoSizeOfSerialNumberInBytes = 10,
                            29071 ; 62   |    DriveInfoSerialNumber = 11,
                            29072 ; 63   |    DriveInfoMediaPresent = 12,
                            29073 ; 64   |    DriveInfoMediaChange = 13,
                            29074 ; 65   |    DriveInfoSectorAllocation = 14
                            29075 ; 66   |} LOGICAL_DRIVE_INFO, * P_LOGICAL_DRIVE_INFO;
                            29076 ; 67   |
                            29077 ; 68   |#define DRIVE_TAG_STMPSYS_S         0x00        //!< player drive tag.
                            29078 ; 69   |#define DRIVE_TAG_HOSTLINK_S        0x01        //!< UsbMscMtp drive tag, old name was DRIVE_TAG_USBMSC_S. 
                            29079 ; 70   |#define DRIVE_TAG_RESOURCE_BIN      0x02        //!< player resource drive tag.
                            29080 ; 71   |#define DRIVE_TAG_EXTRA_S           0x03        //!< the host has 0x03 reserved for an extra system drive.
                            29081 ; 72   |// if you change line below, also change this equ: asm_DRIVE_TAG_RESOURCE1_BIN in player main.asm!! Values must match. 
                            29082 ; 73   |#define DRIVE_TAG_RESOURCE1_BIN (DRIVE_TAG_RESOURCE_BIN+0x10)//<! was just 0x04. old comment"the host has 0x04 reserved for an extra system drive." May17'06 JLN: correction: ChrisW says 0x10+resource.bin tag is ta
                                  g for 2nd ver of resource.bin in new 2.61x post sdkrelease updater. 
                            29083 ; 74   |#define DRIVE_TAG_RESOURCE2_BIN (DRIVE_TAG_RESOURCE_BIN+0x20)// master has tag 0x22 (3rd copy)
                            29084 ; 75   |#define DRIVE_TAG_OTGHOST_S         0x05        //!< the host has 0x05 reserved for OTG drive.
                            29085 ; 76   |#define DRIVE_TAG_HOSTRSC_BIN       0x06        //!< UsbMscMtp resource drive tag, old name was DRIVE_TAG_MTP_BIN.
                            29086 ; 77   |#define DRIVE_TAG_DATA              0x0A        //!< data drive tag.
                            29087 ; 78   |#define DRIVE_TAG_DATA_HIDDEN       0x0B        //!< hidden data drive tag, old name was DRIVE_TAG_HIDDEN
                            29088 ; 79   |#define DRIVE_TAG_BOOTMANAGER_S     0x50        //!< boot manager drive tag
                            29089 ; 80   |#define DRIVE_TAG_UPDATER_S         0xFF        //!< the host has 0xFF reserved for usbmsc.sb file used in recovery mode operation only.
                            29090 ; 81   |#define DRIVE_TAG_HOSTRSC1_BIN      0x16        //!< back up resource for hostrsrc.bin.
                            29091 ; 82   |#define DRIVE_TAG_HOSTRSC2_BIN      0x26        //!< MASTER COPY resource for hostrsrc.bin.
                            29092 ; 83   |// Do not use this enum... use the defs above.  We need to use defs so customers
                            29093 ; 84   |//  may extend the system drives without DDI source code.
                            29094 ; 85   |/*
                            29095 ; 86   |typedef enum {
                            29096 ; 87   |    ResourceBinDriveTag = 0x00,
                            29097 ; 88   |    BootManagerDriveTag = 0x50,
                            29098 ; 89   |    StmpSysDriveTag = 0x01,
                            29099 ; 90   |    UsbMscDriveTag = 0x02,
                            29100 ; 91   |    DataDriveTag = 0x0A
                            29101 ; 92   |} LOGICAL_DRIVE_TAG, * P_LOGICAL_DRIVE_TAG;
                            29102 ; 93   |*/
                            29103 ; 94   |
                            29104 ; 95   |typedef enum {
                            29105 ; 96   |    DriveTypeData = 0,
                            29106 ; 97   |    DriveTypeSystem = 1,
                            29107 ; 98   |    DriveTypeHidden = 2,
                            29108 ; 99   |    DriveTypeUnknown = 3
                            29109 ; 100  |} LOGICAL_DRIVE_TYPE, * P_LOGICAL_DRIVE_TYPE;
                            29110 
                            29117 
                            29118 ; 101  |
                            29119 ; 102  |typedef struct {
                            29120 ; 103  |    WORD wDriveNumber;          // In reference to the entire system
                            29121 ; 104  |    LOGICAL_DRIVE_TYPE Type;
                            29122 ; 105  |    WORD wTag;
                            29123 ; 106  |    DWORD dwSizeInBytes;
                            29124 ; 107  |    BOOL bRequired;
                            29125 ; 108  |} MEDIA_ALLOCATION_TABLE_ENTRY, * P_MEDIA_ALLOCATION_TABLE_ENTRY;
                            29126 
                            29134 
                            29135 ; 109  |
                            29136 ; 110  |typedef struct {
                            29137 ; 111  |    WORD wNumEntries;
                            29138 ; 112  |    MEDIA_ALLOCATION_TABLE_ENTRY Entry[MAX_MEDIA_TABLE_ENTRIES];
                            29139 ; 113  |} MEDIA_ALLOCATION_TABLE, * P_MEDIA_ALLOCATION_TABLE;
                            29140 ; 114  |
                            29141 ; 115  |
                            29142 ; 116  |#define TA6_ROM_REV_ID  6
                            29143 ; 117  |#define ROM_REV_ID  (*((WORD _X *)0xFA02) & 0x0F)
                            29144 ; 118  |
                            29145 ; 119  | 
                            29146 ; 120  |typedef union {
                            29147 ; 121  |
                            29148 ; 122  |    struct {
                            29149 ; 123  |        WORD MinorL      : 8;
                            29150 ; 124  |        WORD MinorH      : 8;
                            29151 ; 125  |        WORD MiddleL     : 8;
                            29152 ; 126  |        WORD MiddleH     : 8;
                            29153 ; 127  |        WORD MajorL      : 8;
                            29154 ; 128  |        WORD MajorH      : 8;
                            29155 ; 129  |        } PARTIAL_VERSION;
                            29156 ; 130  |        
                            29157 ; 131  |    DWORD   Version;        
                            29158 ; 132  |
                            29159 ; 133  |} SYSTEM_VERSION;
                            29160 ; 134  |
                            29161 ; 135  |
                            29162 ; 136  |#endif // #ifndef _DDILDL_DEFS_H
                            29163 
                            29165 
                            29166 ; 62   |
                            29167 ; 63   |///////////////////////////////////////////////////////////////////////////////
                            29168 ; 64   |// Prototypes
                            29169 ; 65   |// Note that these are prototypes for the highest level access to the DDI.
                            29170 ; 66   |//  The LDL steering mechanism converts the wLogMediaNumber & wLogDriveNumber
                            29171 ; 67   |//  parameters & passes pointers to the media/drive desctriptrs to the DDIs.
                            29172 ; 68   |///////////////////////////////////////////////////////////////////////////////
                            29173 ; 69   |RETCODE _reentrant MediaInit(WORD wLogMediaNumber);
                            29174 ; 70   |RETCODE _reentrant MediaAllocate(WORD wLogMediaNumber,
                            29175 
                            29183 
                            29184 ; 71   |    P_MEDIA_ALLOCATION_TABLE pMediaTable);
                            29185 ; 72   |RETCODE _reentrant MediaDiscoverAllocation(WORD wLogMediaNumber);
                            29186 ; 73   |RETCODE _reentrant MediaGetMediaTable(WORD wLogMediaNumber,
                            29187 ; 74   |    P_MEDIA_ALLOCATION_TABLE *pMediaTable);
                            29188 ; 75   |RETCODE _reentrant MediaGetInfo(WORD wLogMediaNumber, LOGICAL_MEDIA_INFO Type,
                            29189 
                            29203 
                            29204 ; 76   |    void * _Y pInfo);
                            29205 ; 77   |RETCODE _reentrant MediaErase(WORD wLogMediaNumber, WORD wMagicNumber);
                            29206 ; 78   |
                            29207 ; 79   |RETCODE _reentrant DriveInit(WORD wLogDriveNumber);
                            29208 ; 80   |RETCODE _reentrant DriveGetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            29209 
                            29227 
                            29228 ; 81   |    void * pInfo);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29229 ; 82   |RETCODE _reentrant DriveSetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            29230 ; 83   |    void * pInfo);
                            29231 ; 84   |RETCODE _reentrant DriveReadSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            29232 
                            29236 
                            29237 ; 85   |    P_SECTOR_BUFFER pSectorData);
                            29238 ; 86   |RETCODE _reentrant DriveWriteSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            29239 ; 87   |    P_SECTOR_BUFFER pSectorData);
                            29240 ; 88   |RETCODE _reentrant DriveMultiWriteSetup(WORD wLogDriveNumber,
                            29241 ; 89   |    DWORD dwStartSectorNumber, WORD wSectorCount,
                            29242 
                            29247 
                            29248 ; 90   |    MULTI_WRITE_CALLBACK_FUNCTION pCallBackFunction);
                            29249 ; 91   |RETCODE _reentrant DriveMultiWriteSector(WORD wLogDriveNumber,
                            29250 ; 92   |    P_SECTOR_BUFFER pSectorData, LONG lCallBackPassThru);
                            29251 ; 93   |RETCODE _reentrant DriveErase(WORD wLogDriveNumber, WORD wMagicNumber);
                            29252 ; 94   |RETCODE _reentrant DriveFlush(WORD wDriveNumber);
                            29253 ; 95   |
                            29254 ; 96   |RETCODE DdiInitAll(void);
                            29255 ; 97   |
                            29256 ; 98   |
                            29257 ; 99   |#endif // #ifndef _DDILDL_H
                            29258 
                            29260 
                            29261 ; 49   |#ifdef USE_PLAYLIST3
                            29262 ; 50   |
                            29263 ; 51   |
                            29264 ; 52   |#pragma asm
                            29269 ; 57   |#pragma endasm
                            29270 ; 58   |#endif  // #ifdef USE_PLAYLIST3
                            29271 ; 59   |
                            29272 ; 60   |_asmfunc INT DecoderForceInit(void);
                            29273 ; 61   |_reentrant void ChangePlaySet(INT mode);
                            29274 ; 62   |LONG FSFreeSpace(INT Device);
                            29275 ; 63   |#ifdef USE_PLAYLIST5
                            29276 ; 64   |extern BOOL g_bLastDisplay;
                            29277 ; 65   |extern BOOL g_bLastDisplaySongCnt;
                            29278 ; 66   |#endif
                            29279 ; 67   |
                            29280 ; 68   |#ifdef USE_PLAYLIST3
                            29281 ; 69   |
                            29282 ; 70   |_packed BYTE g_LastEncName[30];
                            29283 ; 71   |
                            29284 ; 72   |void _reentrant ML_voice_menu_init(void)
                            29285 ; 73   |{
                            29286 
P:0000                      29287         org     p,".ptextvoicemenu":
                            29292 FML_voice_menu_init:
                            29293 
                            29294 ; 74   |#pragma asm
                            29295 
P:0000                      29299         org     p,".ptextvoicemenu":
                            29300         extern  F_lc_u_e_MusicLibVoice_P
                            29301         extern  F_lc_u_b_MusicLibVoice_P
                            29302         extern  SysLoadResource
                            29303 
                            29304         ; Load the MusicLib voice build engine into P memory
P:0000 44F400 0003F4  3    329305         move    #>RSRC_MUSICLIB_VOICE_APP,x0                      ; Resource number
P:0002 45F400 000002  3    629306         move    #>RSRC_TYPE_DATA,x1                        ; Resource type is data
P:0004 47F400 rrrrrr  3    929307         move    #>(F_lc_u_e_MusicLibVoice_P-F_lc_u_b_MusicLibVoice_P)*3,y1 ; overlay area sz
P:0006 46F400 rrrrrr  3   1229308         move    #>F_lc_u_b_MusicLibVoice_P,y0                      ; Address of the overlay area
P:0008 54F400 100000  3   1529309         move    #TARGET_MEM_P,a1                           ; Overlay area is in P memory
P:000A 0BF080 rrrrrr  6   2129310         jsr     SysLoadResource
                            29311 
                            29312 ; 88   |#pragma endasm
                            29313 ; 89   |}
                            29314 
P:000C 00000C         4   2529316         rts
                            29318 
                            29319 ; 90   |
                            29320 ; 91   |void _reentrant chop_name(_packed char *p_source, _packed char seperator)
                            29321 ; 92   |{
                            29322 
                            29329 Fchop_name:
P:000D 3F0500         2   2729330         move    #5,n7
P:000E 000000         2   2929331         nop
P:000F 204F00         2   3129332         move    (r7)+n7
                            29340 
                            29341 ; 93   |        _packed char *p_start = p_source;
                            29342 
P:0010 77F400 FFFFFB  3   3429344         move    #-5,n7
P:0012 000000         2   3629345         nop
P:0013 5C6F00         4   4029346         move    a1,y:(r7+n7)
P:0014 221600         2   4229349         move    r0,r6
                            29353 
                            29354 ; 94   |        _packed char *p_last = 0;
                            29355 
P:0015 310000         2   4429357         move    #0,r1
                            29363 
                            29364 ; 95   |        _packed char temp;
                            29365 ; 96   |        int byte_offset = 0, i;
                            29366 
P:0016 270000         2   4629368         move    #0,y1
P:0017 77F400 FFFFFC  3   4929370         move    #-4,n7
P:0019 000000         2   5129371         nop
P:001A 4F6F00         4   5529372         move    y1,y:(r7+n7)
                            29377 
                            29378 ; 97   |
                            29379 ; 98   |        while (1)
                            29380 
P:001B 45F400 000003  3   5829382         move    #>3,x1
                            29383 
                            29384 ; 99   |        {
                            29385 ; 100  |                temp = *p_start;
                            29386 
P:001D 4EE600         2   6029388 L3:     move    y:(r6),y0
P:001E 77F400 FFFFFD  3   6329389         move    #-3,n7
P:0020 000000         2   6529390         nop
P:0021 4E6F00         4   6929391         move    y0,y:(r7+n7)
                            29393 
                            29394 ; 101  |                for (i=0; i<3; i++)
                            29395 
P:0022 240000         2   7129397         move    #0,x0
P:0023 77F400 FFFFFE  3   7429399         move    #-2,n7
P:0025 000000         2   7629400         nop
P:0026 4C6F00         4   8029401         move    x0,y:(r7+n7)
P:0027 47F400 0000FF  3   8329404         move    #>$FF,y1
P:0029 46F400 000002  3   8629405         move    #>2,y0
P:002B 045E1E         4   9029406         lua     (r6)+,n6
P:002C 060380 rrrrrr  6   9629407         do      #3,L21
                            29409 
                            29410 ; 102  |                {
                            29411 ; 103  |                        if ((temp & 0xff) == seperator)
                            29412 
P:002E 77F400 FFFFFD  3   9929414         move    #-3,n7
P:0030 000000         2  10129415         nop
P:0031 5FEF00         4  10529416         move    y:(r7+n7),b
P:0032 20007E         2  10729417         and     y1,b
P:0033 77F400 FFFFFB  3  11029418         move    #-5,n7
P:0035 000000         2  11229419         nop
P:0036 4CEF00         4  11629420         move    y:(r7+n7),x0
P:0037 045FA0         2  11829421         movec   m0,n7
P:0038 000000         2  12029422         nop
P:0039 5D6F00         4  12429423         move    b1,y:(r7+n7)
P:003A 21AF00         2  12629424         move    b1,b
P:003B 20004D         2  12829425         cmp     x0,b
P:003C 0AF0A2 rrrrrr  6  13429426         jne     L7
                            29427 
                            29428 ; 104  |                        {
                            29429 ; 105  |                                if (i<2)
                            29430 
P:003E 77F400 FFFFFE  3  13729432         move    #-2,n7
P:0040 000000         2  13929433         nop
P:0041 5FEF00         4  14329434         move    y:(r7+n7),b
P:0042 20005D         2  14529435         cmp     y0,b
P:0043 0AF0A1 rrrrrr  6  15129436         jge     L5
                            29437 
                            29438 ; 106  |                                {
                            29439 ; 107  |                                        p_last = p_start;
                            29440 
P:0045 22D100         2  15329442         move    r6,r1
                            29443 
                            29444 ; 108  |                                        byte_offset = i+1;
                            29445 
P:0046 21E400         2  15529447         move    b,x0
P:0047 57F400 000001  3  15829448         move    #>1,b
P:0049 200048         2  16029449         add     x0,b
P:004A 77F400 FFFFFC  3  16329450         move    #-4,n7
P:004C 000000         2  16529451         nop
P:004D 5D6F00         4  16929452         move    b1,y:(r7+n7)
                            29453 
                            29454 ; 109  |                                }
                            29455 
P:004E 0AF080 rrrrrr  6  17529457         jmp     L7
                            29458 
                            29459 ; 110  |                                else
                            29460 ; 111  |                                {
                            29461 ; 112  |                                        p_last = p_start+1;
                            29462 
P:0050 23D100         2  17729464 L5:     move    n6,r1
                            29465 
                            29466 ; 113  |                                        byte_offset = 0;
                            29467 
P:0051 2D0000         2  17929469         move    #0,b1
P:0052 77F400 FFFFFC  3  18229472         move    #-4,n7
P:0054 000000         2  18429473         nop
P:0055 5D6F00         4  18829474         move    b1,y:(r7+n7)
                            29477 
                            29478 ; 114  |                                }
                            29479 ; 115  |                        }
                            29480 ; 116  |                        if ((temp & 0xff) == 0)
                            29481 
P:0056 045FA0         2  19029483 L7:     movec   m0,n7
P:0057 000000         2  19229484         nop
P:0058 5FEF00         4  19629485         move    y:(r7+n7),b
P:0059 20000B         2  19829486         tst     b
P:005A 0AF0A2 rrrrrr  6  20429487         jne     L22
P:005C 00008C         2  20629488         enddo
P:005D 0AF080 rrrrrr  6  21229490         jmp     L8
                            29491 
                            29492 ; 117  |                                break;
                            29493 ; 118  |                        temp = temp >> 8;
                            29494 
P:005F 77F400 FFFFFD  3  21529496 L22:    move    #-3,n7
P:0061 000000         2  21729497         nop
P:0062 4CEF00         4  22129498         move    y:(r7+n7),x0
P:0063 0108D8         2  22329499         mpy     x0,#8,b
P:0064 5D6F00         4  22729502         move    b1,y:(r7+n7)
P:0065 77F400 FFFFFE  3  23029506         move    #-2,n7
P:0067 000000         2  23229507         nop
P:0068 5EEF00         4  23629508         move    y:(r7+n7),a
P:0069 57F400 000001  3  23929509         move    #>1,b
P:006B 200010         2  24129510         add     b,a
P:006C 5C6F00         4  24529513         move    a1,y:(r7+n7)
                       (149)29516 L21:
                            29518 
                            29519 ; 119  |                }
                            29520 ; 120  |                if (i<3)
                            29521 
P:006D 77F400 FFFFFE  3  24829523 L8:     move    #-2,n7
P:006F 000000         2  25029524         nop
P:0070 5EEF00         4  25429525         move    y:(r7+n7),a
P:0071 200065         2  25629526         cmp     x1,a
P:0072 0AF0A9 rrrrrr  6  26229529         jlt     L9
                            29530 
                            29531 ; 121  |                        break;
                            29532 ; 122  |                p_start++;
                            29533 
P:0074 23D600         2  26429535         move    n6,r6
P:0075 0AF080 rrrrrr  6  27029537         jmp     L3
                            29538 
                            29539 ; 123  |        }
                            29540 ; 124  |
                            29541 ; 125  |        if (p_last)
                            29542 
P:0077 222F00         2  27229544 L9:     move    r1,b
P:0078 20000B         2  27429545         tst     b
P:0079 0AF0AA rrrrrr  6  28029546         jeq     L20
                            29547 
                            29548 ; 126  |        {
                            29549 ; 127  |                i = 0;
                            29550 
P:007B 250000         2  28229552         move    #0,x1
P:007C 77F400 FFFFFD  3  28529555         move    #-3,n7
P:007E 000000         2  28729556         nop
P:007F 4D6F00         4  29129557         move    x1,y:(r7+n7)
                            29561 
                            29562 ; 128  |                while (1)
                            29563 
P:0080 045915         4  29529565         lua     (r1)+,r5
P:0081 45F400 FFFF00  3  29829566         move    #$FFFF00,x1
P:0083 44F400 00FF00  3  30129567         move    #$FF00,x0
                            29568 
                            29569 ; 129  |                {
                            29570 ; 130  |                        switch (byte_offset)
                            29571 
P:0085 77F400 FFFFFC  3  30429573 L10:    move    #-4,n7
P:0087 000000         2  30629574         nop
P:0088 5FEF00         4  31029575         move    y:(r7+n7),b
P:0089 46F400 000001  3  31329576         move    #>1,y0
P:008B 46F45D 000002  3  31629577         cmp     y0,b    #>2,y0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
P:008D 0AF0AA rrrrrr  6  32229578         jeq     L12
P:008F 20005D         2  32429579         cmp     y0,b
P:0090 0AF0AA rrrrrr  6  33029580         jeq     L13
P:0092 20000B         2  33229581         tst     b
P:0093 0AF0A2 rrrrrr  6  33829582         jne     L16
                            29583 
                            29584 ; 131  |                        {
                            29585 ; 132  |                        case 0:
                            29586 ; 133  |                                p_source[i] = p_last[i] & 0xffffff;
                            29587 
P:0095 77F400 FFFFFD  3  34129589         move    #-3,n7
P:0097 000000         2  34329590         nop
P:0098 5FEF00         4  34729591         move    y:(r7+n7),b
P:0099 21F900         2  34929592         move    b,n1
P:009A 21F400         2  35129593         move    b,r4
P:009B 044916         4  35529594         lua     (r1)+n1,r6
P:009C 000000         2  35729596         nop
P:009D 4EE600         2  35929597         move    y:(r6),y0
P:009E 229800         2  36129598         move    r4,n0
P:009F 000000         2  36329599         nop
P:00A0 044816         4  36729600         lua     (r0)+n0,r6
P:00A1 000000         2  36929601         nop
P:00A2 4E6600         2  37129602         move    y0,y:(r6)
                            29603 
                            29604 ; 134  |                                break;
                            29605 
P:00A3 0AF080 rrrrrr  6  37729607         jmp     L16
                            29608 
                            29609 ; 135  |                        case 1:
                            29610 ; 136  |                                p_source[i] = ((p_last[i] >> 8) & 0xffff) | ((p_last[i+1] << 16) & 0xff0000);
                            29611 
P:00A5 77F400 FFFFFD  3  38029613 L12:    move    #-3,n7
P:00A7 000000         2  38229614         nop
P:00A8 5DEF00         4  38629615         move    y:(r7+n7),b1
P:00A9 21B900         2  38829616         move    b1,n1
P:00AA 000000         2  39029617         nop
P:00AB 044916         4  39429618         lua     (r1)+n1,r6
P:00AC 000000         2  39629619         nop
P:00AD 4EE600         2  39829620         move    y:(r6),y0
P:00AE 0108E8         2  40029621         mpy     y0,#8,b
P:00AF 46F400 00FFFF  3  40329622         move    #$FFFF,y0
P:00B1 20005E         2  40529623         and     y0,b
P:00B2 233D00         2  40729624         move    n1,n5
P:00B3 000000         2  40929625         nop
P:00B4 044D16         4  41329626         lua     (r5)+n5,r6
P:00B5 000000         2  41529627         nop
P:00B6 4EE600         2  41729628         move    y:(r6),y0
P:00B7 0108E0         2  41929629         mpy     y0,#8,a
P:00B8 210E00         2  42129630         move    a0,a
P:00B9 26FF00         2  42329631         move    #<$FF,y0
P:00BA 200056         2  42529632         and     y0,a
P:00BB 218600         2  42729633         move    a1,y0
P:00BC 20005A         2  42929634         or      y0,b
P:00BD 233800         2  43129635         move    n1,n0
P:00BE 000000         2  43329636         nop
P:00BF 044816         4  43729637         lua     (r0)+n0,r6
P:00C0 000000         2  43929638         nop
P:00C1 5D6600         2  44129639         move    b1,y:(r6)
                            29640 
                            29641 ; 137  |                                break;
                            29642 
P:00C2 0AF080 rrrrrr  6  44729644         jmp     L16
                            29645 
                            29646 ; 138  |                        case 2:
                            29647 ; 139  |                                p_source[i] = ((p_last[i] >> 16) & 0xff) | ((p_last[i+1] << 8) & 0xffff00);
                            29648 
P:00C4 77F400 FFFFFD  3  45029650 L13:    move    #-3,n7
P:00C6 000000         2  45229651         nop
P:00C7 4EEF00         4  45629652         move    y:(r7+n7),y0
P:00C8 20DE00         2  45829653         move    y0,n6
P:00C9 223600         2  46029654         move    r1,r6
P:00CA 000000         2  46229655         nop
P:00CB 204E00         2  46429656         move    (r6)+n6
P:00CC 4EE600         2  46629657         move    y:(r6),y0
P:00CD 0110E0         2  46829658         mpy     y0,#16,a
P:00CE 200076         2  47029659         and     y1,a
P:00CF 22B600         2  47229660         move    r5,r6
P:00D0 000000         2  47429661         nop
P:00D1 204E00         2  47629662         move    (r6)+n6
P:00D2 4EE600         2  47829663         move    y:(r6),y0
P:00D3 0110E8         2  48029664         mpy     y0,#16,b
P:00D4 212F00         2  48229665         move    b0,b
P:00D5 20006E         2  48429666         and     x1,b
P:00D6 21A600         2  48629667         move    b1,y0
P:00D7 200052         2  48829668         or      y0,a
P:00D8 221600         2  49029669         move    r0,r6
P:00D9 000000         2  49229670         nop
P:00DA 204E00         2  49429671         move    (r6)+n6
P:00DB 5C6600         2  49629672         move    a1,y:(r6)
                            29673 
                            29674 ; 140  |                                break;
                            29675 ; 141  |                        }
                            29676 ; 142  |                        if (    ((p_source[i] & 0x0000ff) == 0) ||
                            29677 ; 143  |                                ((p_source[i] & 0x00ff00) == 0) ||
                            29678 ; 144  |                                ((p_source[i] & 0xff0000) == 0) )
                            29679 
P:00DC 77F400 FFFFFD  3  49929681 L16:    move    #-3,n7
P:00DE 000000         2  50129682         nop
P:00DF 5EEF00         4  50529683         move    y:(r7+n7),a
P:00E0 21DE00         2  50729684         move    a,n6
P:00E1 221600         2  50929685         move    r0,r6
P:00E2 000000         2  51129686         nop
P:00E3 204E00         2  51329687         move    (r6)+n6
P:00E4 5FE600         2  51529688         move    y:(r6),b
P:00E5 21EC00         2  51729689         move    b,a1
P:00E6 20007E         2  51929690         and     y1,b
P:00E7 0AF0AA rrrrrr  6  52529691         jeq     L20
P:00E9 218F00         2  52729692         move    a1,b
P:00EA 200046         2  52929693         and     x0,a
P:00EB 0AF0AA rrrrrr  6  53529694         jeq     L20
P:00ED 26FF00         2  53729695         move    #<$FF,y0
P:00EE 20005E         2  53929696         and     y0,b
P:00EF 2B0000         2  54129697         move    #0,b2
P:00F0 20000B         2  54329698         tst     b
P:00F1 0AF0AA rrrrrr  6  54929699         jeq     L20
                            29700 
                            29701 ; 145  |                                break;
                            29702 ; 146  |                        i++;
                            29703 
P:00F3 5FEF00         4  55329705         move    y:(r7+n7),b
P:00F4 56F400 000001  3  55629706         move    #>1,a
P:00F6 200018         2  55829707         add     a,b
P:00F7 5D6F00         4  56229710         move    b1,y:(r7+n7)
P:00F8 0AF080 rrrrrr  6  56829714         jmp     L10
                            29715 
                            29716 ; 147  |                }
                            29717 ; 148  |        }
                            29718 
                            29720 L20:
                            29721 
                            29722 ; 149  |}
                            29723 
P:00FA 3F0500         2  57029725         move    #5,n7
P:00FB 000000         2  57229726         nop
P:00FC 204700         2  57429727         move    (r7)-n7
P:00FD 00000C         4  57829729         rts
                            29736 
                            29737 ; 150  |
                            29738 ; 151  |void _reentrant AddVoiceEntry(uint24 type)
                            29739 ; 152  |{
                            29740 
                            29745 FAddVoiceEntry:
P:00FE 055F7C         2  58029746         movec   ssh,y:(r7)+
P:00FF 205F00         2  58229749         move    (r7)+
P:0100 045FA0         2  58429753         movec   m0,n7
P:0101 000000         2  58629754         nop
P:0102 5C6F00         4  59029755         move    a1,y:(r7+n7)
                            29758 
                            29759 ; 153  |        if (g_LastEncName[0])
                            29760 
P:0103 5EF000 rrrrrr  3  59329762         move    y:Fg_LastEncName,a
P:0105 2A0000         2  59529763         move    #0,a2
P:0106 200003         2  59729764         tst     a
P:0107 0AF0AA rrrrrr  6  60329765         jeq     L24
                            29766 
                            29767 ; 154  |        {
                            29768 ; 155  |                ML_voice_menu_init();
                            29769 
P:0109 0BF080 rrrrrr  6  60929771         jsr     FML_voice_menu_init
P:010B 045FA0         2  61129772         movec   m0,n7
P:010C 000000         2  61329773         nop
P:010D 5EEF00         4  61729774         move    y:(r7+n7),a
                            29777 
                            29778 ; 156  |                //ML_InitVoiceParameter();
                            29779 ; 157  |                ML_LoadVoiceParameter(type);
                            29780 
P:010E 0BF080 rrrrrr  6  62329782         jsr     FML_LoadVoiceParameter
                            29785 
                            29786 ; 158  |                song_info.unicode = 0x05; //0x00000101;
                            29787 
P:0110 320500         2  62529789         move    #5,r2
P:0111 6A7000 rrrrrr  3  62829790         move    r2,y:Fsong_info+250
                            29791 
                            29792 ; 159  |                song_info.song_name[0] = 0;
                            29793 
P:0113 20001B         2  63029795         clr     b   
P:0114 5D7000 rrrrrr  3  63329796         move    b1,y:Fsong_info+120
                            29797 
                            29798 ; 160  |                song_info.artist_name[0] = 0;
                            29799 
P:0116 5D7000 rrrrrr  3  63629801         move    b1,y:Fsong_info
                            29802 
                            29803 ; 161  |                song_info.album_name[0] = 0;
                            29804 
P:0118 5D7000 rrrrrr  3  63929806         move    b1,y:Fsong_info+40
                            29807 
                            29808 ; 162  |                song_info.genre_name[0] = 0;
                            29809 
P:011A 5D7000 rrrrrr  3  64229811         move    b1,y:Fsong_info+80
                            29812 
                            29813 ; 163  |        song_info.g_songFastKey=g_CurrentSongFastkey;   //              song_info.g_songFastKey=0;
                            29814 
P:011C 4EF000 rrrrrr  3  64529816         move    y:Fg_CurrentSongFastkey,y0
P:011E 4FF000 rrrrrr  3  64829817         move    y:Fg_CurrentSongFastkey+1,y1
P:0120 4F7000 rrrrrr  3  65129818         move    y1,y:Fsong_info+204
P:0122 4E7000 rrrrrr  3  65429819         move    y0,y:Fsong_info+203
                            29820 
                            29821 ; 164  |                song_info.year = 2036;
                            29822 
P:0124 46F400 0007F4  3  65729824         move    #2036,y0
P:0126 4E7000 rrrrrr  3  66029825         move    y0,y:Fsong_info+248
                            29826 
                            29827 ; 165  |                g_file_time = 18;
                            29828 ; 166  |                g_file_time |= 7 << 6;
                            29829 ; 167  |                g_file_time |= 2005 << 12;
                            29830 
P:0128 44F400 7D51D2  3  66329832         move    #8212946,x0
P:012A 4C7000 rrrrrr  3  66629833         move    x0,y:Fg_file_time
                            29834 
                            29835 ; 168  |                song_info.path_name[0] = 0x3a41; // : A
                            29836 
P:012C 55F400 003A41  3  66929838         move    #14913,b1
P:012E 5D7000 rrrrrr  3  67229839         move    b1,y:Fsong_info+160
                            29840 
                            29841 ; 169  |                packed_strcat((_packed BYTE*)song_info.path_name, g_LastEncName);
                            29842 
P:0130 64F400 rrrrrr  3  67529844         move    #Fg_LastEncName,r4
P:0132 60F400 rrrrrr  3  67829845         move    #Fsong_info+160,r0
P:0134 0BF080 rrrrrr  6  68429846         jsr     packed_strcat
                            29847 
                            29848 ; 170  |                packed_strcpy((_packed BYTE*)song_info.song_name, g_LastEncName);
                            29849 
P:0136 60F400 rrrrrr  3  68729851         move    #Fsong_info+120,r0
P:0138 64F400 rrrrrr  3  69029852         move    #Fg_LastEncName,r4
P:013A 0BF080 rrrrrr  6  69629853         jsr     packed_strcpy
                            29854 
                            29855 ; 171  |                chop_name((_packed char*)song_info.song_name, '/');
                            29856 
P:013C 60F400 rrrrrr  3  69929858         move    #Fsong_info+120,r0
P:013E 56F400 00002F  3  70229859         move    #>47,a
P:0140 0BF080 rrrrrr  6  70829860         jsr     Fchop_name
                            29861 
                            29862 ; 172  |                ML_AddEntryToVoice(type, &song_info,VOICE_FILE_ADD);
                            29863 
P:0142 045FA0         2  71029865         movec   m0,n7
P:0143 000000         2  71229866         nop
P:0144 5EEF00         4  71629867         move    y:(r7+n7),a
P:0145 20001B         2  71829870         clr     b   
P:0146 60F400 rrrrrr  3  72129871         move    #Fsong_info,r0
P:0148 0BF080 rrrrrr  6  72729872         jsr     FML_AddEntryToVoice
                            29875 
                            29876 ; 173  |                ML_FlushVoiceToFlash(type);
                            29877 
P:014A 045FA0         2  72929879         movec   m0,n7
P:014B 000000         2  73129880         nop
P:014C 5EEF00         4  73529881         move    y:(r7+n7),a
P:014D 0BF080 rrrrrr  6  74129882         jsr     FML_FlushVoiceToFlash
                            29886 
                            29887 ; 174  |                g_LastEncName[0] = 0;
                            29888 
P:014F 320000         2  74329890         move    #0,r2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0150 6A7000 rrrrrr  3  74629891         move    r2,y:Fg_LastEncName
                            29892 
                            29893 ; 175  |        }
                            29894 ; 176  |        //load browse apps after finish add entry
                            29895 ; 177  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK, ML_browsing_app_init,0,0,0);
                            29896 
P:0152 240000         2  74829898 L24:    move    #0,x0
P:0153 20001B         2  75029899         clr     b   
P:0154 340000         2  75229900         move    #0,r4
P:0155 60F400 rrrrrr  3  75529901         move    #FML_browsing_app_init,r0
P:0157 56F400 000011  3  75829902         move    #>17,a
                            29903 
                            29904 ; 178  |}
                            29905 
P:0159 205700         2  76029907         move    (r7)-
P:015A 0BF080 rrrrrr  6  76629909         jsr     SysCallFunction
P:015C 05FF7C         4  77029912         movec   y:-(r7),ssh
P:015D 000000         2  77229915         nop
P:015E 00000C         4  77629916         rts
                            29918 
                            29919 ; 179  |#endif  // #ifdef USE_PLAYLIST3
                            29920 ; 180  |//added to refresh bad resource.bin blocks for 70nm Toshiba nand.
                            29921 ; 181  |_reentrant WORD SequentialRefreshSystemDriveErrorBlock(void);
                            29922 ; 182  |_reentrant int EraseOneSystemDriveBlock(void);
                            29923 ; 183  |/////////////////////////////////////////////////////////////////////////////////////////
                            29924 ; 184  |//
                            29925 ; 185  |//>  Name:          int _reentrant VoiceMenu(int a, int b, int *pPtr)
                            29926 ; 186  |//
                            29927 ; 187  |//   Type:          Function (user menu)
                            29928 ; 188  |//
                            29929 ; 189  |//   Description:   This function is the voice menu
                            29930 ; 190  |//
                            29931 ; 191  |//   Inputs:        none used.
                            29932 ; 192  |//
                            29933 ; 193  |//   Outputs:       value of which menu to return to
                            29934 ; 194  |//
                            29935 ; 195  |//   Notes:         This function handles the voice menu.  It loops until a reason
                            29936 ; 196  |//                  to exit is reached (PH_STOP held long enough will return MENU_EXIT, and
                            29937 ; 197  |//                  PR_MENU will return MENU_MAIN)
                            29938 ; 198  |//
                            29939 ; 199  |//                  The basic loop is...
                            29940 ; 200  |//
                            29941 ; 201  |//                  while (not done)
                            29942 ; 202  |//                  {
                            29943 ; 203  |//                      Update display if necessary
                            29944 ; 204  |//                      Wait for event
                            29945 ; 205  |//                      Pass event to player state handler
                            29946 ; 206  |//                      handle event locally
                            29947 ; 207  |//                  }
                            29948 ; 208  |//
                            29949 ; 209  |//                  Sometimes an event may be handled entirely in the player state handler,
                            29950 ; 210  |//                  sometimes entirely locally, sometimes in both places.
                            29951 ; 211  |//<
                            29952 ; 212  |//////////////////////////////////////////////////////////////////////////////////////////
                            29953 ; 213  |_reentrant INT VoiceMenu(INT a, INT b, INT *pPtr)
                            29954 ; 214  |{
                            29955 
                            29962 FVoiceMenu:
P:015F 055F7C         2  77829963         movec   ssh,y:(r7)+
P:0160 3F0700         2  78029966         move    #7,n7
P:0161 000000         2  78229967         nop
P:0162 204F00         2  78429968         move    (r7)+n7
                            30034 
                            30035 ; 215  |    union DisplayHints DisplayHint;
                            30036 ; 216  |    INT  iEvent;
                            30037 ; 217  |    BOOL bDone = FALSE;
                            30038 
P:0163 77F400 FFFFFA  3  78730040         move    #-6,n7
P:0165 000000         2  78930041         nop
P:0166 596F00         4  79330042         move    b0,y:(r7+n7)
                            30051 
                            30052 ; 218  |    INT  iNewMenu;
                            30053 ; 219  |    INT  iSaveRecSource;
                            30054 ; 220  |    BOOL bSendToPlayerStateMachine = FALSE;
                            30055 ; 221  |#ifdef USE_PLAYLIST5
                            30056 ; 222  |    BOOL bLastDisplaySongCnt = FALSE;
                            30057 ; 223  |#endif
                            30058 ; 224  |    a;b;  //here to prevent parameter not used messages.
                            30059 ; 225  |
                            30060 ; 226  |    // This is required to get the message into the playerstatemachine
                            30061 ; 227  |    // casted to avoid pointer mismatch warnings
                            30062 ; 228  |    pPtr = (int *) &gEventInfo;
                            30063 
P:0167 66F400 rrrrrr  3  79630065         move    #FgEventInfo,r6
P:0169 77F400 FFFFFB  3  79930068         move    #-5,n7
P:016B 000000         2  80130069         nop
P:016C 6E6F00         4  80530070         move    r6,y:(r7+n7)
                            30073 
                            30074 ; 229  |
                            30075 ; 230  |    iNewMenu = MENU_MAIN;
                            30076 
P:016D 57F400 000064  3  80830078         move    #>100,b
P:016F 77F400 FFFFFC  3  81130080         move    #-4,n7
P:0171 000000         2  81330081         nop
P:0172 5F6F00         4  81730082         move    b,y:(r7+n7)
                            30085 
                            30086 ; 231  |    g_iCurrentMenu = MENU_VOICE;
                            30087 
P:0173 280100         2  81930089         move    #1,a0
P:0174 587000 rrrrrr  3  82230090         move    a0,y:Fg_iCurrentMenu
                            30092 
                            30093 ; 232  |    DisplayHint.I = VOICE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            30094 
P:0176 44F400 77FF01  3  82530096         move    #7864065,x0
P:0178 77F400 FFFFF9  3  82830097         move    #-7,n7
P:017A 000000         2  83030098         nop
P:017B 4C6F00         4  83430099         move    x0,y:(r7+n7)
                            30100 
                            30101 ; 233  |
                            30102 ; 234  |    #if ENABLE_INTERNALLY_GENERATED_MICBIAS // Pass config values from player's project.inc file
                            30103 ; 235  |    EnableStmpGeneratedMicBias(LRADC_NUM_FOR_MIC_BIAS, MICBIAS_CONFIGURED_RESISTOR_KOHMS);
                            30104 
P:017C 57F400 000008  3  83730106         move    #>8,b
P:017E 210E00         2  83930108         move    a0,a
P:017F 0BF080 rrrrrr  6  84530109         jsr     FEnableStmpGeneratedMicBias
                            30110 
                            30111 ; 236  |    #endif // enabling the bias here allows for the needed pre-record-press mic bias settling time ~ 400 ms.
                            30112 ; 237  |
                            30113 ; 238  |#ifndef USE_PLAYLIST3
                            30114 ; 239  |    if(Playlist_GetPlaySet()!= PLAYSET_VOICE)
                            30115 ; 240  |    {//sdk2.1 (check if currently in voice mode)
                            30116 ; 241  |        //make sure we're stopped
                            30117 ; 242  |#endif // #ifdef USE_PLAYLIST3
                            30118 ; 243  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,PlayerLib_SetState,DECODER_STATE_STOP,TRUE,0);
                            30119 
P:0181 20001B         2  84730121         clr     b   
P:0182 21B400         2  84930122         move    b1,r4
P:0183 56F400 000011  3  85230123         move    #>17,a
P:0185 44F400 000001  3  85530124         move    #>1,x0
P:0187 60F400 rrrrrr  3  85830125         move    #FPlayerLib_SetState,r0
P:0189 0BF080 rrrrrr  6  86430126         jsr     SysCallFunction
                            30127 
                            30128 ; 244  |        g_iPlayerState = DECODER_STOPPED;
                            30129 
P:018B 56F400 000040  3  86730131         move    #>$40,a
P:018D 567000 rrrrrr  3  87030132         move    a,x:Fg_iPlayerState
                            30133 
                            30134 ; 245  |#ifndef USE_PLAYLIST3
                            30135 ; 246  |        ChangePlaySet(PLAYSET_VOICE);
                            30136 ; 247  |    }
                            30137 ; 248  |#endif // #ifdef USE_PLAYLIST3
                            30138 ; 249  |    SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,InitPlayerStateMachine,1,0,0);
                            30139 
P:018F 340000         2  87230141         move    #0,r4
P:0190 240000         2  87430142         move    #0,x0
P:0191 56F400 000011  3  87730143         move    #>17,a
P:0193 57F400 000001  3  88030144         move    #>1,b
P:0195 60F400 rrrrrr  3  88330145         move    #FInitPlayerStateMachine,r0
P:0197 0BF080 rrrrrr  6  88930146         jsr     SysCallFunction
                            30147 
                            30148 ; 250  |
                            30149 ; 251  |    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_ANIMATE,0,100,MENU_MSG_ANIMATE);
                            30150 
P:0199 260000         2  89130152         move    #0,y0
P:019A 2D0600         2  89330153         move    #6,b1
P:019B 44F400 090001  3  89630154         move    #589825,x0
P:019D 200013         2  89830155         clr     a   
P:019E 47F400 060016  3  90130156         move    #393238,y1
P:01A0 4F5F00         2  90330157         move    y1,y:(r7)+
P:01A1 296400         2  90530159         move    #100,b0
P:01A2 595F00         2  90730160         move    b0,y:(r7)+
P:01A3 5C5F00         2  90930162         move    a1,y:(r7)+
P:01A4 4E5F00         2  91130164         move    y0,y:(r7)+
P:01A5 4C5F00         2  91330166         move    x0,y:(r7)+
P:01A6 5D5F00         2  91530168         move    b1,y:(r7)+
P:01A7 0BF080 rrrrrr  6  92130170         jsr     FSysPostMessage
P:01A9 3F0600         2  92330171         move    #6,n7
P:01AA 000000         2  92530172         nop
P:01AB 204700         2  92730173         move    (r7)-n7
                            30175 
                            30176 ; 252  |
                            30177 ; 253  |    while(!bDone)
                            30178 
P:01AC 0AF080 rrrrrr  6  93330180         jmp     L105
                            30181 
                            30182 ; 254  |    {
                            30183 ; 255  |
                            30184 ; 256  |        DisplayHint.I &= (VOICE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            30185 
P:01AE 77F400 FFFFF9  3  93630187 L79:    move    #-7,n7
P:01B0 000000         2  93830188         nop
P:01B1 5CEF00         4  94230189         move    y:(r7+n7),a1
P:01B2 44F400 77FF01  3  94530190         move    #7864065,x0
P:01B4 200046         2  94730191         and     x0,a
P:01B5 5C6F00         4  95130192         move    a1,y:(r7+n7)
                            30193 
                            30194 ; 257  |#ifdef USE_PLAYLIST5
                            30195 ; 258  |        if(!g_PL5_Playback.foundall)
                            30196 ; 259  |        {
                            30197 ; 260  |                DisplayHint.I |= 1<<DISPLAY_CURRENTTRACK_BITPOS;
                            30198 ; 261  |                DisplayHint.I |= 1<<DISPLAY_SONGARTISTALBUM_BITPOS;
                            30199 ; 262  |                g_bLastDisplaySongCnt = TRUE;
                            30200 ; 263  |        }
                            30201 ; 264  |        else if(g_bLastDisplaySongCnt == TRUE)
                            30202 ; 265  |        {
                            30203 ; 266  |                DisplayHint.I |= 1<<DISPLAY_CURRENTTRACK_BITPOS;
                            30204 ; 267  |                DisplayHint.I |= 1<<DISPLAY_SONGARTISTALBUM_BITPOS;
                            30205 ; 268  |                g_bLastDisplaySongCnt = FALSE;
                            30206 ; 269  |        }
                            30207 ; 270  |#endif
                            30208 ; 271  |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            30209 ; 272  |                if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_RECORD)
                            30210 
P:01B6 4EF000 rrrrrr  3  95430212         move    y:Fg_MenuFlags,y0
P:01B8 0AC602 rrrrrr  6  96030213         jclr    #2,y0,L80
                            30214 
                            30215 ; 273  |                {
                            30216 ; 274  |                        iEvent = EVENT_BUTTON;
                            30217 
P:01BA 57F400 000008  3  96330219         move    #>8,b
                            30221 
                            30222 ; 275  |                        gEventInfo.Button.wButtonEvent = PR_RECORD;
                            30223 
P:01BC 281B00         2  96530225         move    #27,a0
P:01BD 587000 rrrrrr  3  96830226         move    a0,y:FgEventInfo
                            30227 
                            30228 ; 276  |                        g_wLastButton = gEventInfo.Button.wButtonEvent;
                            30229 
P:01BF 587000 rrrrrr  3  97130231         move    a0,y:Fg_wLastButton
                            30232 
                            30233 ; 277  |                        g_MenuFlags.MENU_FLAG_ESCAPE_TO_RECORD = FALSE;
                            30234 
P:01C1 0A7042 rrrrrr  6  97730236         bclr    #2,y:Fg_MenuFlags
                            30237 
                            30238 ; 278  |                }
                            30239 
P:01C3 0AF080 rrrrrr  6  98330241         jmp     L81
                            30242 
                            30243 ; 279  |                else
                            30244 ; 280  |#endif
                            30245 ; 281  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,DisplayHint.I ? 1 : -1);
                            30246 
P:01C5 218F00         2  98530248 L80:    move    a1,b
P:01C6 2B0000         2  98730249         move    #0,b2
P:01C7 20000B         2  98930250         tst     b
P:01C8 57F400 000001  3  99230251         move    #>1,b
P:01CA 0AF0A2 rrrrrr  6  99830253         jne     L107
P:01CC 57F400 FFFFFF  3 100130254         move    #>-1,b
P:01CE 60F400 rrrrrr  3 100430255 L107:   move    #FgEventInfo,r0
P:01D0 56F400 00000A  3 100730256         move    #>10,a
P:01D2 0BF080 rrrrrr  6 101330257         jsr     SysWaitOnEvent
P:01D4 200009         2 101530258         tfr     a,b
                            30260 
                            30261 ; 282  |        //this will return when we get a message
                            30262 ; 283  |        //a button has been pressed.
                            30263 ; 284  |
                            30264 ; 285  |        bSendToPlayerStateMachine = TRUE;
                            30265 
P:01D5 44F400 000001  3 101830267 L81:    move    #>1,x0
                            30269 
                            30270 ; 286  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30271 ; 287  |
                            30272 ; 288  |        //Things handled below are menu specific reactions to buttons/events
                            30273 ; 289  |        switch(iEvent)
                            30274 
P:01D7 77F400 FFFFFD  3 102130276         move    #-3,n7
P:01D9 000000         2 102330277         nop
P:01DA 5D6F00         4 102730278         move    b1,y:(r7+n7)
P:01DB 46F400 000002  3 103030279         move    #>2,y0
P:01DD 46F45D 000008  3 103330280         cmp     y0,b    #>8,y0
P:01DF 0AF0AA rrrrrr  6 103930281         jeq     L83
P:01E1 46F45D 000004  3 104230282         cmp     y0,b    #>4,y0
P:01E3 0AF0AA rrrrrr  6 104830283         jeq     L85
P:01E5 20005D         2 105030284         cmp     y0,b
P:01E6 0AF0A2 rrrrrr  6 105630285         jne     L103
                            30286 
                            30287 ; 290  |        {
                            30288 ; 291  |            case EVENT_TIMER:
                            30289 ; 292  |                SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,TRUE,0);
                            30290 
P:01E8 77F400 FFFFF9  3 105930292         move    #-7,n7
P:01EA 000000         2 106130293         nop
P:01EB 5FEF00         4 106530294         move    y:(r7+n7),b
P:01EC 340000         2 106730295         move    #0,r4
P:01ED 56F400 000022  3 107030297         move    #>34,a
P:01EF 60F400 rrrrrr  3 107330298         move    #FRefreshDisplay,r0
P:01F1 21AF00         2 107530299         move    b1,b
P:01F2 0BF080 rrrrrr  6 108130300         jsr     SysCallFunction
                            30301 
                            30302 ; 293  |                DisplayHint.I = 0;
                            30303 
P:01F4 20001B         2 108330305         clr     b   
P:01F5 77F400 FFFFF9  3 108630306         move    #-7,n7
P:01F7 000000         2 108830307         nop
P:01F8 5D6F00         4 109230308         move    b1,y:(r7+n7)
                            30309 
                            30310 ; 294  |                bSendToPlayerStateMachine=FALSE;
                            30311 
P:01F9 0AF080 rrrrrr  6 109830313         jmp     L98
                            30314 
                            30315 ; 295  |                break;
                            30316 ; 296  |
                            30317 ; 297  |                case EVENT_MESSAGE:
                            30318 ; 298  |                switch(gEventInfo.Message.wMsgCommand)
                            30319 
                            30321 L83:
P:01FB 5EF000 rrrrrr  3 110130323         move    y:FgEventInfo+1,a
P:01FD 57F400 060016  3 110430324         move    #393238,b
P:01FF 2A0000         2 110630325         move    #0,a2
P:0200 200005         2 110830326         cmp     b,a
P:0201 0AF0A2 rrrrrr  6 111430327         jne     L103
                            30328 
                            30329 ; 299  |                {
                            30330 ; 300  |                 case MENU_MSG_ANIMATE:
                            30331 ; 301  |                     if(g_bSongStringScroll)
                            30332 
P:0203 57F000 rrrrrr  3 111730334         move    x:Fg_bSongStringScroll,b
P:0205 2B0000         2 111930335         move    #0,b2
P:0206 20000B         2 112130336         tst     b
P:0207 0AF0AA rrrrrr  6 112730337         jeq     L98
                            30338 
                            30339 ; 302  |                     {
                            30340 ; 303  |                         DisplayHint.bits.SongTitle = TRUE;
                            30341 
P:0209 77F400 FFFFF9  3 113030343         move    #-7,n7
P:020B 000000         2 113230344         nop
P:020C 0A6F70         6 113830345         bset    #16,y:(r7+n7)
                            30346 
                            30347 ; 304  |                         g_iSongStringOffset+=1;
                            30348 
P:020D 56F000 rrrrrr  3 114130350         move    x:Fg_iSongStringOffset,a
P:020F 208500         2 114330351         move    x0,x1
P:0210 200060         2 114530352         add     x1,a
P:0211 547000 rrrrrr  3 114830353         move    a1,x:Fg_iSongStringOffset
                            30354 
                            30355 ; 305  |                         if(g_iSongStringOffset>g_iSongStringLength)
                            30356 
P:0213 46F000 rrrrrr  3 115130358         move    x:Fg_iSongStringLength,y0
P:0215 200055         2 115330359         cmp     y0,a
P:0216 0AF0AF rrrrrr  6 115930360         jle     L98
                            30361 
                            30362 ; 306  |                             g_iSongStringOffset=-SONG_ARTIST_X_SIZE;
                            30363 
P:0218 50F400 FFFF80  3 116230365         move    #-128,a0
P:021A 507000 rrrrrr  3 116530366         move    a0,x:Fg_iSongStringOffset
                            30367 
                            30368 ; 307  |                     }
                            30369 ; 308  |
                            30370 ; 309  |                     bSendToPlayerStateMachine = FALSE;
                            30371 
P:021C 0AF080 rrrrrr  6 117130373         jmp     L98
                            30374 
                            30375 ; 310  |                     break;
                            30376 ; 311  |                }
                            30377 ; 312  |                break;
                            30378 ; 313  |
                            30379 ; 314  |            case EVENT_BUTTON:
                            30380 
P:021E 77F400 FFFFFE  3 117430382 L85:    move    #-2,n7
P:0220 000000         2 117630383         nop
P:0221 4C6F00         4 118030384         move    x0,y:(r7+n7)
                            30387 
                            30388 ; 315  |                    // button pressed, so restart timer if enabled
                            30389 ; 316  |                    UpdateAutoShutdownTimer();
                            30390 
P:0222 0BF080 rrrrrr  6 118630392         jsr     FUpdateAutoShutdownTimer
P:0224 77F400 FFFFFE  3 118930393         move    #-2,n7
P:0226 000000         2 119130394         nop
P:0227 4CEF00         4 119530395         move    y:(r7+n7),x0
                            30398 
                            30399 ; 317  |            #ifdef BACKLIGHT
                            30400 ; 318  |                    // turn on backlight when button is pressed.
                            30401 ; 319  |                    if (g_iBackLightState==BACKLIGHT_ON)
                            30402 
P:0228 5EF000 rrrrrr  3 119830404         move    y:Fg_iBackLightState,a
P:022A 47F400 000001  3 120130405         move    #>1,y1
P:022C 200075         2 120330406         cmp     y1,a
P:022D 0AF0A2 rrrrrr  6 120930407         jne     L86
                            30410 
                            30411 ; 320  |                    {
                            30412 ; 321  |                    SysPostMessage(2,LCD_BACKLIGHT_ON);
                            30413 
P:022F 47F400 030010  3 121230415         move    #196624,y1
P:0231 4F5F00         2 121430416         move    y1,y:(r7)+
P:0232 290200         2 121630418         move    #2,b0
P:0233 595F00         2 121830419         move    b0,y:(r7)+
P:0234 0BF080 rrrrrr  6 122430421         jsr     FSysPostMessage
P:0236 205700         2 122630422         move    (r7)-
P:0237 205700         2 122830424         move    (r7)-
                            30426 
                            30427 ; 322  |                        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            30428 
P:0238 280600         2 123030430         move    #6,a0
P:0239 46F400 090001  3 123330431         move    #589825,y0
P:023B 2C0100         2 123530432         move    #1,a1
P:023C 55F400 06001A  3 123830433         move    #393242,b1
P:023E 5D5F00         2 124030434         move    b1,y:(r7)+
P:023F 57F400 001388  3 124330436         move    #5000,b
P:0241 5F5F00         2 124530437         move    b,y:(r7)+
P:0242 5C5F00         2 124730439         move    a1,y:(r7)+
P:0243 290500         2 124930441         move    #5,b0
P:0244 595F00         2 125130442         move    b0,y:(r7)+
P:0245 4E5F00         2 125330444         move    y0,y:(r7)+
P:0246 585F00         2 125530446         move    a0,y:(r7)+
P:0247 0BF080 rrrrrr  6 126130448         jsr     FSysPostMessage
P:0249 3F0600         2 126330449         move    #6,n7
P:024A 000000         2 126530450         nop
P:024B 204700         2 126730451         move    (r7)-n7
                            30453 
                            30454 ; 323  |                        SysWaitOnEvent(0,0,0);
                            30455 
P:024C 300000         2 126930457         move    #0,r0
P:024D 200013         2 127130458         clr     a   
P:024E 20001B         2 127330459         clr     b   
P:024F 0BF080 rrrrrr  6 127930460         jsr     SysWaitOnEvent
P:0251 77F400 FFFFFE  3 128230461         move    #-2,n7
P:0253 000000         2 128430462         nop
P:0254 4CEF00         4 128830463         move    y:(r7+n7),x0
                            30466 
                            30467 ; 324  |                    }
                            30468 ; 325  |            #endif
                            30469 ; 326  |                //remember the last button event (mostly for coming out of FFWD and RWND)
                            30470 ; 327  |                switch(g_wLastButton = gEventInfo.Button.wButtonEvent)
                            30471 
P:0255 5EF000 rrrrrr  3 129130473 L86:    move    y:FgEventInfo,a
P:0257 5C7000 rrrrrr  3 129430474         move    a1,y:Fg_wLastButton
P:0259 57F400 000005  3 129730475         move    #>5,b
P:025B 2A0000         2 129930476         move    #0,a2
P:025C 57F405 000004  3 130230477         cmp     b,a     #>4,b
P:025E 0AF0AA rrrrrr  6 130830478         jeq     L87
P:0260 57F405 00001B  3 131130479         cmp     b,a     #>27,b
P:0262 0AF0AA rrrrrr  6 131730480         jeq     L88
P:0264 57F405 000022  3 132030481         cmp     b,a     #>34,b
P:0266 0AF0AA rrrrrr  6 132630482         jeq     L90
P:0268 57F405 00001A  3 132930483         cmp     b,a     #>26,b
P:026A 0AF0AA rrrrrr  6 133530484         jeq     L91
P:026C 200005         2 133730485         cmp     b,a
P:026D 0AF0AA rrrrrr  6 134330486         jeq     L92
P:026F 0AF080 rrrrrr  6 134930487         jmp     L103
                            30488 
                            30489 ; 328  |                {
                            30490 ; 329  |                case PH_STOP:
                            30491 ; 330  |                    //if the STOP button is held down, lets call the shutdown menu
                            30492 ; 331  |                    SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSHUTDOWN,0,0);
                            30493 ; 332  |                    // if returns update display  -- if doesn't return, powered down
                            30494 ; 333  |                    DisplayHint.I |= (VOICE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            30495 ; 334  |                    bSendToPlayerStateMachine=FALSE;
                            30496 ; 335  |                    break;
                            30497 ; 336  |
                            30498 ; 337  |                case PH_MENU:
                            30499 ; 338  |                    // Allow user to escape to music mode
                            30500 ; 339  |                    bDone= TRUE;
                            30501 
P:0271 46F400 000001  3 135230503 L87:    move    #>1,y0
P:0273 77F400 FFFFFA  3 135530506         move    #-6,n7
P:0275 000000         2 135730507         nop
P:0276 4E6F00         4 136130508         move    y0,y:(r7+n7)
                            30511 
                            30512 ; 340  |                    // Set flag as a command for PR_MENU which always follows a PH_MENU sequence.
                            30513 ; 341  |                    g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            30514 
P:0277 0A7061 rrrrrr  6 136730516         bset    #1,y:Fg_MenuFlags
                            30517 
                            30518 ; 342  |                    break;
                            30519 
P:0279 0AF080 rrrrrr  6 137330521         jmp     L103
                            30522 
                            30523 ; 343  |
                            30524 ; 344  |                case PR_MENU:
                            30525 ; 345  |                    if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC == TRUE)  // escape to music?
                            30526 
P:027B 5EF000 rrrrrr  3 137630528 L88:    move    y:Fg_MenuFlags,a
P:027D 0BCC61         4 138030529         btst    #1,a1
P:027E 200013         2 138230530         clr     a   
P:027F 200037         2 138430531         rol     a
P:0280 46F400 000001  3 138730532         move    #>1,y0
P:0282 200055         2 138930533         cmp     y0,a
P:0283 0AF0A2 rrrrrr  6 139530534         jne     L89
                            30535 
                            30536 ; 346  |                    {   // exit from sub menu
                            30537 ; 347  |                        iNewMenu = MENU_MUSIC;
                            30538 
P:0285 240000         2 139730540         move    #0,x0
P:0286 77F400 FFFFFC  3 140030543         move    #-4,n7
P:0288 000000         2 140230544         nop
P:0289 4C6F00         4 140630545         move    x0,y:(r7+n7)
                            30548 
                            30549 ; 348  |                    }
                            30550 ; 349  |                    bDone = TRUE;
                            30551 
P:028A 44F400 000001  3 140930553 L89:    move    #>1,x0
P:028C 77F400 FFFFFA  3 141230556         move    #-6,n7
P:028E 000000         2 141430557         nop
P:028F 4C6F00         4 141830558         move    x0,y:(r7+n7)
                            30561 
                            30562 ; 350  |                    bSendToPlayerStateMachine=FALSE;
                            30563 
P:0290 0AF080 rrrrrr  6 142430565         jmp     L98
                            30566 
                            30567 ; 351  |                    break;
                            30568 ; 352  |
                            30569 ; 353  |                case PR_RECORD:
                            30570 ; 354  |                    SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ExitPlayerStateMachine,1,0,0);
                            30571 
P:0292 340000         2 142630573 L90:    move    #0,r4
P:0293 240000         2 142830574         move    #0,x0
P:0294 56F400 000011  3 143130576         move    #>17,a
P:0296 57F400 000001  3 143430577         move    #>1,b
P:0298 60F400 rrrrrr  3 143730578         move    #FExitPlayerStateMachine,r0
P:029A 0BF080 rrrrrr  6 144330579         jsr     SysCallFunction
                            30580 
                            30581 ; 355  |                    iSaveRecSource = g_ADCsource;   //save temp copy of global source
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30582 
P:029C 4FF000 rrrrrr  3 144630584         move    y:Fg_ADCsource,y1
P:029E 045FA0         2 144830585         movec   m0,n7
P:029F 000000         2 145030586         nop
P:02A0 4F6F00         4 145430587         move    y1,y:(r7+n7)
                            30589 
                            30590 ; 356  |                    g_ADCsource = SOURCE_MIC;       //set source to MIC
                            30591 
P:02A1 20001B         2 145630593         clr     b   
P:02A2 5D7000 rrrrrr  3 145930594         move    b1,y:Fg_ADCsource
                            30595 
                            30596 ; 357  |                    RecordVoiceFile(0,0,0);
                            30597 
P:02A4 200001         2 146130599         tfr     b,a 
P:02A5 300000         2 146330600         move    #0,r0
P:02A6 0BF080 rrrrrr  6 146930601         jsr     FRecordVoiceFile
P:02A8 045FA0         2 147130602         movec   m0,n7
P:02A9 000000         2 147330603         nop
P:02AA 5FEF00         4 147730604         move    y:(r7+n7),b
                            30607 
                            30608 ; 358  |                    DisplayHint.I |= (VOICE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            30609 
P:02AB 77F400 FFFFF9  3 148030611         move    #-7,n7
P:02AD 000000         2 148230612         nop
P:02AE 5EEF00         4 148630613         move    y:(r7+n7),a
P:02AF 46F400 77FF01  3 148930614         move    #7864065,y0
P:02B1 200052         2 149130615         or      y0,a
P:02B2 5C6F00         4 149530616         move    a1,y:(r7+n7)
                            30617 
                            30618 ; 359  |                    g_ADCsource = iSaveRecSource;   //restore global record source
                            30619 
P:02B3 5F7000 rrrrrr  3 149830621         move    b,y:Fg_ADCsource
                            30622 
                            30623 ; 360  |                    SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,InitPlayerStateMachine,1,0,0);
                            30624 
P:02B5 340000         2 150030626         move    #0,r4
P:02B6 240000         2 150230627         move    #0,x0
P:02B7 56F400 000011  3 150530628         move    #>17,a
P:02B9 57F400 000001  3 150830629         move    #>1,b
P:02BB 60F400 rrrrrr  3 151130631         move    #FInitPlayerStateMachine,r0
P:02BD 0BF080 rrrrrr  6 151730632         jsr     SysCallFunction
                            30633 
                            30634 ; 361  |                    bSendToPlayerStateMachine=FALSE;
                            30635 
P:02BF 2C0000         2 151930637         move    #0,a1
P:02C0 77F400 FFFFFE  3 152230639         move    #-2,n7
P:02C2 000000         2 152430640         nop
P:02C3 5C6F00         4 152830641         move    a1,y:(r7+n7)
P:02C4 200013         2 153030644         clr     a   
                            30645 
                            30646 ; 362  |#ifdef USE_PLAYLIST3
                            30647 ; 363  |                                AddVoiceEntry(REC_VOICE_TYPE);
                            30648 
P:02C5 0BF080 rrrrrr  6 153630650         jsr     FAddVoiceEntry
P:02C7 77F400 FFFFFE  3 153930651         move    #-2,n7
P:02C9 000000         2 154130652         nop
P:02CA 4CEF00         4 154530653         move    y:(r7+n7),x0
                            30656 
                            30657 ; 364  |                                //after record should go back to browse voice
                            30658 ; 365  |                                iNewMenu = MENU_VOICE;
                            30659 
P:02CB 46F400 000001  3 154830661         move    #>1,y0
P:02CD 77F400 FFFFFC  3 155130664         move    #-4,n7
P:02CF 000000         2 155330665         nop
P:02D0 4E6F00         4 155730666         move    y0,y:(r7+n7)
                            30671 
                            30672 ; 366  |                                bDone = TRUE;
                            30673 
P:02D1 77F400 FFFFFA  3 156030675         move    #-6,n7
P:02D3 000000         2 156230676         nop
P:02D4 4E6F00         4 156630677         move    y0,y:(r7+n7)
                            30680 
                            30681 ; 367  |#endif  // #ifdef USE_PLAYLIST3
                            30682 ; 368  |                    break;
                            30683 
P:02D5 0AF080 rrrrrr  6 157230685         jmp     L103
                            30686 
                            30687 ; 369  |
                            30688 ; 370  |                case PR_ERASE: //sdk2.1, should go in the deletemenu (now callable from any menu)
                            30689 ; 371  |                    SysCallFunction(RSRC_DELETE_MENU_CODE_BANK,DeleteMenu,1,PLAYSET_VOICE,0);
                            30690 
P:02D7 57F400 000001  3 157530692 L91:    move    #>1,b
P:02D9 340000         2 157730693         move    #0,r4
P:02DA 21E400         2 157930694         move    b,x0
P:02DB 56F400 000086  3 158230696         move    #>134,a
P:02DD 60F400 rrrrrr  3 158530697         move    #FDeleteMenu,r0
P:02DF 0BF080 rrrrrr  6 159130698         jsr     SysCallFunction
                            30699 
                            30700 ; 372  |                    g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = FALSE; //cause, in voice menu now, and flag=TRUE in deletemenu.c
                            30701 
P:02E1 0A7041 rrrrrr  6 159730703         bclr    #1,y:Fg_MenuFlags
                            30704 
                            30705 ; 373  |                    DisplayHint.I |= (VOICE_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            30706 
P:02E3 0AF080 rrrrrr  6 160330708         jmp     L93
P:02E5 20001B         2 160530710 L92:    clr     b   
P:02E6 340000         2 160730711         move    #0,r4
P:02E7 240000         2 160930712         move    #0,x0
P:02E8 56F400 000078  3 161230713         move    #>$78,a
P:02EA 60F400 rrrrrr  3 161530714         move    #FShutdownMenu,r0
P:02EC 0BF080 rrrrrr  6 162130715         jsr     SysCallFunction
P:02EE 77F400 FFFFF9  3 162430717 L93:    move    #-7,n7
P:02F0 000000         2 162630718         nop
P:02F1 5EEF00         4 163030719         move    y:(r7+n7),a
P:02F2 46F400 77FF01  3 163330720         move    #7864065,y0
P:02F4 200052         2 163530721         or      y0,a
P:02F5 5C6F00         4 163930722         move    a1,y:(r7+n7)
P:02F6 240000         2 164130724 L98:    move    #0,x0
                            30726 
                            30727 ; 374  |                    bSendToPlayerStateMachine=FALSE;
                            30728 ; 375  |                    break;
                            30729 ; 376  |
                            30730 ; 377  |                default:
                            30731 ; 378  |                    break;
                            30732 ; 379  |                }
                            30733 ; 380  |                break; // end EVENT_BUTTON case
                            30734 ; 381  |        }// end switch iEvent
                            30735 ; 382  |
                            30736 ; 383  |        if(bSendToPlayerStateMachine)
                            30737 
P:02F7 200049         2 164330739 L103:   tfr     x0,b
P:02F8 2B0000         2 164530740         move    #0,b2
P:02F9 20000B         2 164730741         tst     b
P:02FA 0AF0AA rrrrrr  6 165330744         jeq     L105
                            30745 
                            30746 ; 384  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,iEvent,0,pPtr);
                            30747 
P:02FC 77F400 FFFFFB  3 165630749         move    #-5,n7
P:02FE 000000         2 165830750         nop
P:02FF 6CEF00         4 166230751         move    y:(r7+n7),r4
P:0300 240000         2 166430754         move    #0,x0
P:0301 56F400 000011  3 166730755         move    #>17,a
P:0303 60F400 rrrrrr  3 167030756         move    #FHandlePlayerStateMachine,r0
P:0305 77F400 FFFFFD  3 167330757         move    #-3,n7
P:0307 000000         2 167530758         nop
P:0308 5FEF00         4 167930759         move    y:(r7+n7),b
P:0309 0BF080 rrrrrr  6 168530760         jsr     SysCallFunction
P:030B 77F400 FFFFF9  3 168830767         move    #-7,n7
P:030D 000000         2 169030768         nop
P:030E 5DEF00         4 169430769         move    y:(r7+n7),b1
P:030F 21C600         2 169630770         move    a,y0
P:0310 20005A         2 169830771         or      y0,b
P:0311 5D6F00         4 170230772         move    b1,y:(r7+n7)
P:0312 77F400 FFFFFA  3 170530774 L105:   move    #-6,n7
P:0314 000000         2 170730775         nop
P:0315 5FEF00         4 171130776         move    y:(r7+n7),b
P:0316 2B0000         2 171330777         move    #0,b2
P:0317 20000B         2 171530778         tst     b
P:0318 0AF0AA rrrrrr  6 172130779         jeq     L79
                            30780 
                            30781 ; 385  |
                            30782 ; 386  |    }
                            30783 ; 387  |
                            30784 ; 388  |    //*****
                            30785 ; 389  |    SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_ANIMATE);
                            30786 
P:031A 20001B         2 172330788         clr     b   
P:031B 5D5F00         2 172530789         move    b1,y:(r7)+
P:031C 47F400 090002  3 172830791         move    #589826,y1
P:031E 4F5F00         2 173030792         move    y1,y:(r7)+
P:031F 290300         2 173230794         move    #3,b0
P:0320 595F00         2 173430795         move    b0,y:(r7)+
P:0321 0BF080 rrrrrr  6 174030797         jsr     FSysPostMessage
P:0323 3F0300         2 174230798         move    #3,n7
P:0324 000000         2 174430799         nop
P:0325 204700         2 174630800         move    (r7)-n7
                            30802 
                            30803 ; 390  |
                            30804 ; 391  |
                            30805 ; 392  |    #if (ENABLE_INTERNALLY_GENERATED_MICBIAS) // project.inc
                            30806 ; 393  |    // Reduces current consumption through mic by removing mic bias while not recording.
                            30807 ; 394  |    DisableStmpGeneratedMicBias(0,0,0);
                            30808 
P:0326 240000         2 174830810         move    #0,x0
P:0327 200013         2 175030811         clr     a   
P:0328 200049         2 175230812         tfr     x0,b
P:0329 0BF080 rrrrrr  6 175830813         jsr     FDisableStmpGeneratedMicBias
                            30814 
                            30815 ; 395  |    #endif
                            30816 ; 396  |
                            30817 ; 397  |    //don't exit player state machine, cause we want it to continue playing voice when back in main menu.
                            30818 ; 398  |    //sdk2.1
                            30819 ; 399  |    return iNewMenu;
                            30820 
P:032B 77F400 FFFFFC  3 176130822         move    #-4,n7
P:032D 000000         2 176330823         nop
P:032E 5EEF00         4 176730824         move    y:(r7+n7),a
                            30827 
                            30828 ; 400  |}
                            30829 
P:032F 77F400 FFFFF8  3 177030831         move    #-8,n7
P:0331 000000         2 177230832         nop
P:0332 05EF7C         4 177630833         movec   y:(r7+n7),ssh
P:0333 204F00         2 177830835         move    (r7)+n7
P:0334 00000C         4 178230837         rts
                            30842 
                            30843 ; 401  |
                            30844 ; 402  |
                            30845 ; 403  |////////////////////////////////////////////////////////////////////////////////
                            30846 ; 404  |// Helper Function: PowerSufficiencyCheck
                            30847 ; 405  |// Description: Tuned for DEVICE_3500 family with caller specified Activity Identifier
                            30848 ; 406  |// Inputs: iDesiredActivityId is an encoder number
                            30849 ; 407  |//         (or can be expanded with IDs for other power profiled activities.)
                            30850 ; 408  |//         DCDC converter mode register is read for bat type check.
                            30851 ; 409  |// Output: A positive int as Pre Encode Min Vbat Mv threshhold if power was sufficient
                            30852 ; 410  |//         or a negative error code if insufficient power for requested activity.
                            30853 ; 411  |//
                            30854 ; 412  |// Vbat threshholds tuned with HW apps engr by profiling max bat current for 3 HW cases:
                            30855 ; 413  |// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode.
                            30856 ; 414  |// Various _MIN_V_BAT defines used below are in project.inc. project.h is generated
                            30857 ; 415  |//WORD wPreEncMinVbatMv=0; // a global when profiling, else a local var.
                            30858 ; 416  |//WORD g_wHalt=FALSE; // only uncomment when profiling. Set to 1 in boxview to halt at Vbat comparison.
                            30859 ; 417  |
                            30860 ; 418  |_reentrant int PowerSufficiencyCheck(int iDesiredActivityId)
                            30861 ; 419  |{   int iRetCode=0; // SUCCESS by default
                            30862 
                            30907 FPowerSufficiencyCheck:
P:0335 055F7C         2 178430908         movec   ssh,y:(r7)+
P:0336 3F0300         2 178630911         move    #3,n7
P:0337 000000         2 178830912         nop
P:0338 204F00         2 179030913         move    (r7)+n7
P:0339 250000         2 179230919         move    #0,x1
P:033A 77F400 FFFFFD  3 179530921         move    #-3,n7
P:033C 000000         2 179730922         nop
P:033D 4D6F00         4 180130923         move    x1,y:(r7+n7)
                            30928 
                            30929 ; 420  |    int wPreEncMinVbatMv=0; //a global when profiling, else a local.
                            30930 
P:033E 290000         2 180330932         move    #0,b0
P:033F 77F400 FFFFFE  3 180630934         move    #-2,n7
P:0341 000000         2 180830935         nop
P:0342 596F00         4 181230936         move    b0,y:(r7+n7)
                            30941 
                            30942 ; 421  |#ifdef DEVICE_3500
                            30943 ; 422  |    int iBatteryCurrentAvg;
                            30944 ; 423  |    // Don't attempt to record if the battery is below our safety threshold.
                            30945 ; 424  |    // Prevents possible FAT corruption and bad file generation that could hang the decoder during decode later.
                            30946 ; 425  |#if defined CLCD && BACKLIGHT && !(BATTERY_TYPE_LI_ION)
                            30947 ; 426  |    if (( iDesiredActivityId == ENCODER_MP3 ) || (g_ADCsource == SOURCE_FM))
                            30948 ; 427  |#else
                            30949 ; 428  |    if ( iDesiredActivityId == ENCODER_MP3 )
                            30950 
P:0343 47F400 000003  3 181530952         move    #>3,y1
P:0345 200075         2 181730953         cmp     y1,a
P:0346 0AF0A2 rrrrrr  6 182330954         jne     L112
                            30955 
                            30956 ; 429  |#endif
                            30957 ; 430  |    {
                            30958 ; 431  |        // In MP3 encode case, prevent brownout / Vrail droop crash in a different way than wav enc case.
                            30959 ; 432  |        // This more robust approach handles each battery type and enforces vBat limits.
                            30960 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30961 ; 434  |        // if !BUCK mode, enforce min Vbat to allow mp3 enc, else handle buck
                            30962 ; 435  |        if( (HW_REVR.B.DCDCMODE == DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF) ||
                            30963 ; 436  |            (HW_REVR.B.DCDCMODE > DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF)) //regsrevision.h
                            30964 
P:0348 46F000 00FA02  3 182630966         move    x:$FA02,y0
P:034A 0105E8         2 182830967         mpy     y0,#5,b
P:034B 46F400 000007  3 183130968         move    #>7,y0
P:034D 20005E         2 183330969         and     y0,b
P:034E 46F400 000002  3 183630970         move    #>2,y0
P:0350 21AF00         2 183830971         move    b1,b
P:0351 2B0000         2 184030972         move    #0,b2
P:0352 20005D         2 184230973         cmp     y0,b
P:0353 0AF0AA rrrrrr  6 184830974         jeq     L108
P:0355 45F000 00FA02  3 185130975         move    x:$FA02,x1
P:0357 0105F0         2 185330976         mpy     x1,#5,a
P:0358 45F400 000007  3 185630977         move    #>7,x1
P:035A 200066         2 185830978         and     x1,a
P:035B 218E00         2 186030980         move    a1,a
P:035C 2A0000         2 186230981         move    #0,a2
P:035D 200075         2 186430982         cmp     y1,a
P:035E 0AF0AF rrrrrr  6 187030983         jle     L109
                            30984 
                            30985 ; 437  |        {   //boost. Alkaline or NiMH batteries have same lower end of range.
                            30986 ; 438  |           #ifdef MMC
                            30987 ; 439  |            wPreEncMinVbatMv = MP3_ENC_MMC_MIN_V_BAT_MV; //global when profiling, else a local.
                            30988 
P:0360 47F400 00044C  3 187330990 L108:   move    #1100,y1
                            30993 
                            30994 ; 440  |           #else // NAND only build has this lower Vbat thresh to allow more mp3 encoding.
                            30995 ; 441  |            wPreEncMinVbatMv = MP3_ENC_NANDONLY_MIN_V_BAT_MV;
                            30996 ; 442  |           #endif
                            30997 ; 443  |        }
                            30998 
P:0362 0AF080 rrrrrr  6 187931000         jmp     L110
                            31001 
                            31002 ; 444  |        else // DCDC mode is buck. This mode always has one threshhold.
                            31003 ; 445  |        {   // lradc api SysBatteryGetLevel & SysLowResolutionAdcReadAvg don't give reasonable value
                            31004 ; 446  |            // in buck mode so no threshholding is possible yet for buck mode (LiIon). Cause: alkaline build. See stmp5101
                            31005 ; 447  |      //#if 0 // or #ifdef BATTERY_TYPE_LI_ION use this after Li Ion player build reverified.
                            31006 ; 448  |            wPreEncMinVbatMv = MP3_ENC_BUCKMODE_MIN_V_BAT_MV;
                            31007 
P:0364 47F400 000CE4  3 188231009 L109:   move    #3300,y1
                            31010 
                            31011 ; 449  |      //#else
                            31012 ; 450  |      //     return 0;// remove this line when LiIon player build is used. Then use & verify LiIon threshholding.
                            31013 ; 451  |      //#endif
                            31014 ; 452  |        }
                            31015 ; 453  |
                            31016 ; 454  |        // Get the battery's most recent running average voltage
                            31017 ; 455  |        iBatteryCurrentAvg = SysLowResolutionAdcReadAvg(BATT);
                            31018 
P:0366 5EF000 rrrrrr  3 188531020 L110:   move    y:FLowResAdcBattAvg,a
                            31022 
                            31023 ; 456  |        if (iBatteryCurrentAvg == 0) iBatteryCurrentAvg = SysLowResolutionAdcReadBin(BATT);
                            31024 
P:0368 200003         2 188731026         tst     a
P:0369 0AF0A2 rrrrrr  6 189331027         jne     L111
P:036B 46F000 00FA22  3 189631028         move    x:$FA22,y0
P:036D 0108E0         2 189831029         mpy     y0,#8,a
P:036E 46F400 0001FF  3 190131030         move    #$1FF,y0
P:0370 200056         2 190331031         and     y0,a
P:0371 218E00         2 190531033         move    a1,a
                            31035 
                            31036 ; 457  |        //DebugBuildAssert(iBatteryCurrentAvg <= x);// could check for max valid lradc sample value
                            31037 ; 458  |        //DebugBuildAssert(g_wHalt==FALSE); // inspect threshhold, its lradc conversion, & its compare to Vbat (in lradc format)
                            31038 ; 459  |        if(iBatteryCurrentAvg < MvToLradcResult(wPreEncMinVbatMv)) // buck had: 155h <  1a0h in A. (same vals at 4.2V or 3.7V) SysLowResolutionAdcReadAvg errored during buck mode. cause: alkaline build. See stmp51
                                  01
                            31039 
P:0372 045FA0         2 190731041 L111:   movec   m0,n7
P:0373 000000         2 190931042         nop
P:0374 5C6F00         4 191331043         move    a1,y:(r7+n7)
P:0375 77F400 FFFFFE  3 191631044         move    #-2,n7
P:0377 000000         2 191831045         nop
P:0378 4F6F00         4 192231046         move    y1,y:(r7+n7)
P:0379 200071         2 192431047         tfr     y1,a
P:037A 0BF080 rrrrrr  6 193031051         jsr     FMvToLradcResult
P:037C 045FA0         2 193231052         movec   m0,n7
P:037D 000000         2 193431053         nop
P:037E 5FEF00         4 193831054         move    y:(r7+n7),b
P:037F 2A0000         2 194031055         move    #0,a2
P:0380 2B0000         2 194231056         move    #0,b2
P:0381 20000D         2 194431057         cmp     a,b
P:0382 0AF0A1 rrrrrr  6 195031058         jge     L115
                            31059 
                            31060 ; 460  |        {   // display low battery message
                            31061 ; 461  |            DisplayClear();
                            31062 
P:0384 0BF080 rrrrrr  6 195631064         jsr     FDisplayClear
                            31065 
                            31066 ; 462  |            DisplayLowBattery();
                            31067 
P:0386 0BF080 rrrrrr  6 196231069         jsr     FDisplayLowBattery
                            31070 
                            31071 ; 463  |            SysWaitOnEvent(0,0,2000);  // let user see it for 2 seconds
                            31072 
P:0388 300000         2 196431074         move    #0,r0
P:0389 200013         2 196631075         clr     a   
P:038A 57F400 0007D0  3 196931076         move    #2000,b
P:038C 0BF080 rrrrrr  6 197531077         jsr     SysWaitOnEvent
                            31078 
                            31079 ; 464  |            iRetCode = -1;
                            31080 
P:038E 57F400 FFFFFF  3 197831082         move    #>-1,b
P:0390 77F400 FFFFFD  3 198131085         move    #-3,n7
P:0392 000000         2 198331086         nop
P:0393 5F6F00         4 198731087         move    b,y:(r7+n7)
                            31090 
                            31091 ; 465  |        }
                            31092 ; 466  |    }// end mp3 encode battery checks
                            31093 
P:0394 0AF080 rrrrrr  6 199331095         jmp     L115
                            31096 
                            31097 ; 467  |    else// (AD)PCM wav encode has a lower Vbat threshhold
                            31098 ; 468  |    {   if ( SysBatteryGetLevel() < BATT_SAFETY_MARGIN )//unit: % nominal range
                            31099 
P:0396 0BF080 rrrrrr  6 199931101 L112:   jsr     FSysBatteryGetLevel
P:0398 45F400 00000A  3 200231102         move    #>10,x1
P:039A 2A0000         2 200431103         move    #0,a2
P:039B 200065         2 200631104         cmp     x1,a
P:039C 0AF0A1 rrrrrr  6 201231105         jge     L115
                            31106 
                            31107 ; 469  |        {   // Could display notification for the user: "Battery Too Low"
                            31108 ; 470  |            iRetCode = -2;
                            31109 
P:039E 50F400 FFFFFE  3 201531111         move    #-2,a0
P:03A0 77F400 FFFFFD  3 201831114         move    #-3,n7
P:03A2 000000         2 202031115         nop
P:03A3 586F00         4 202431116         move    a0,y:(r7+n7)
                            31119 
                            31120 ; 471  |        }
                            31121 ; 472  |    }
                            31122 ; 473  |    if(iRetCode>=0) // Tells caller Vbat threshhold passed, and which if any thresh was used
                            31123 
P:03A4 77F400 FFFFFD  3 202731125 L115:   move    #-3,n7
P:03A6 000000         2 202931126         nop
P:03A7 5EEF00         4 203331127         move    y:(r7+n7),a
P:03A8 200003         2 203531128         tst     a
P:03A9 0AF0A9 rrrrrr  6 204131131         jlt     L116
                            31132 
                            31133 ; 474  |        iRetCode = (INT)wPreEncMinVbatMv;
                            31134 
P:03AB 77F400 FFFFFE  3 204431136         move    #-2,n7
P:03AD 000000         2 204631137         nop
P:03AE 5EEF00         4 205031138         move    y:(r7+n7),a
                            31139 L116:
                            31140 
                            31141 ; 475  |#else
                            31142 ; 476  |    // iRetCode is 0; // stub passes sufficiency check for non 3500 fam future devices
                            31143 ; 477  |    #pragma asm
                            31144 ; 478  |    WARN 'Note: non 3500 device needs pre audio encode Vbat voltage threshhold'
                            31145 ; 479  |    #pragma endasm
                            31146 ; 480  |#endif // ifdef DEVICE_3500
                            31147 ; 481  |    return iRetCode;
                            31148 ; 482  |}
                            31149 
P:03AF 77F400 FFFFFC  3 205331151         move    #-4,n7
P:03B1 000000         2 205531152         nop
P:03B2 05EF7C         4 205931153         movec   y:(r7+n7),ssh
P:03B3 204F00         2 206131155         move    (r7)+n7
P:03B4 00000C         4 206531157         rts
                            31161 
                            31162 ; 483  |
                            31163 ; 484  |extern WORD g_bEraseComplete;
                            31164 ; 485  |extern WORD g_bResourceGetDirty;
                            31165 ; 486  |////////////////////////////////////////////////////////////////////////////////
                            31166 ; 487  |// Function: RecordVoiceFile
                            31167 ; 488  |// Description: Make a voice recording using the configured encoder & g_ADCsource.
                            31168 ; 489  |// Inputs:   int a, int b, int *pPtr     a and b are unused currently
                            31169 ; 490  |// Output:   int next menu recommendation
                            31170 ; 491  |//
                            31171 ; 492  |#ifdef TUNER_STFM1000
                            31172 ; 493  |int _reentrant RecordVoiceFile(int bDontStopDecoder, int b, int *pPtr)
                            31173 ; 494  |#else
                            31174 ; 495  |int _reentrant RecordVoiceFile(int a, int b, int *pPtr)
                            31175 ; 496  |#endif
                            31176 ; 497  |{
                            31177 
                            31190 FRecordVoiceFile:
P:03B5 055F7C         2 206731191         movec   ssh,y:(r7)+
P:03B6 3F0F00         2 206931194         move    #15,n7
P:03B7 000000         2 207131195         nop
P:03B8 204F00         2 207331196         move    (r7)+n7
                            31211 
                            31212 ; 498  |    INT iEvent;
                            31213 ; 499  |        INT CallBackTimeout;
                            31214 ; 500  |    union DisplayHints DisplayHints;
                            31215 ; 501  |    BOOL bDone = FALSE;
                            31216 
P:03B9 77F400 FFFFFB  3 207631218         move    #-5,n7
P:03BB 000000         2 207831219         nop
P:03BC 5C6F00         4 208231220         move    a1,y:(r7+n7)
P:03BD 260000         2 208431223         move    #0,y0
P:03BE 77F400 FFFFFC  3 208731225         move    #-4,n7
P:03C0 000000         2 208931226         nop
P:03C1 4E6F00         4 209331227         move    y0,y:(r7+n7)
                            31233 
                            31234 ; 502  |    INT iNextMenu=MENU_MAIN;
                            31235 ; 503  |    WORD wSeparator = DIRECTORY_SEPARATOR;
                            31236 
P:03C2 44F400 00002F  3 209631238         move    #>47,x0
P:03C4 77F400 FFFFF9  3 209931239         move    #-7,n7
P:03C6 000000         2 210131240         nop
P:03C7 4C6F00         4 210531241         move    x0,y:(r7+n7)
                            31249 
                            31250 ; 504  |    BOOL bSendToRecorderStateMachine;
                            31251 ; 505  |    _packed BYTE RecordDirectory[MAX_FOLDER_SIZE];
                            31252 ; 506  |    _packed BYTE *pDirPtr;
                            31253 ; 507  |    _packed BYTE wTempStr[MAX_FOLDER_SIZE];
                            31254 ; 508  |
                            31255 ; 509  |    // this is required to get the message into the playerstatemachine
                            31256 ; 510  |    // casted to avoid pointer mismatch warnings
                            31257 ; 511  |    pPtr = (int *) &gEventInfo;
                            31258 
P:03C8 66F400 rrrrrr  3 210831260         move    #FgEventInfo,r6
P:03CA 77F400 FFFFFD  3 211131263         move    #-3,n7
P:03CC 000000         2 211331264         nop
P:03CD 6E6F00         4 211731265         move    r6,y:(r7+n7)
                            31268 
                            31269 ; 512  |
                            31270 ; 513  |    // stmp5071 Checks against one of several vBat threshholds considering battery type,
                            31271 ; 514  |    // per mmc worst case power loading, mp3/wav encode type. Provides stable low V SOC.
                            31272 ; 515  |    if( PowerSufficiencyCheck(g_RecorderSettings[g_ADCsource].m_EncoderNo) < 0 )
                            31273 
P:03CE 4FF000 rrrrrr  3 212031275         move    y:Fg_ADCsource,y1
P:03D0 0115C8         2 212231276         mpy     y1,#21,b
P:03D1 213D00         2 212431278         move    b0,n5
P:03D2 65F400 rrrrrr  3 212731279         move    #Fg_RecorderSettings+1,r5
P:03D4 000000         2 212931280         nop
P:03D5 044D16         4 213331281         lua     (r5)+n5,r6
P:03D6 000000         2 213531282         nop
P:03D7 5EE600         2 213731283         move    y:(r6),a
P:03D8 218E00         2 213931284         move    a1,a
P:03D9 0BF080 rrrrrr  6 214531285         jsr     FPowerSufficiencyCheck
P:03DB 200003         2 214731286         tst     a
P:03DC 0AF0A9 rrrrrr  6 215331287         jlt     L243
P:03DE 200013         2 215531288         clr     a   
                            31289 
                            31290 ; 516  |        return iNextMenu;
                            31291 ; 517  |
                            31292 ; 518  |        if(FSFreeSpace(0) <= 8192)
                            31293 
P:03DF 0BF080 rrrrrr  6 216131295         jsr     FFSFreeSpace
P:03E1 20001B         2 216331296         clr     b   
P:03E2 51F400 002000  3 216631297         move    #$2000,b0
P:03E4 200005         2 216831298         cmp     b,a
P:03E5 0AF0A7 rrrrrr  6 217431299         jgt     L203
                            31300 
                            31301 ; 519  |        {
                            31302 ; 520  |                SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,SplashScreen,RSRC_DISK_FULL,1000,0);
                            31303 
P:03E7 340000         2 217631305         move    #0,r4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
P:03E8 57F400 00026B  3 217931306         move    #619,b
P:03EA 60F400 rrrrrr  3 218231307         move    #FSplashScreen,r0
P:03EC 44F400 0003E8  3 218531308         move    #1000,x0
P:03EE 56F400 000078  3 218831309         move    #>$78,a
P:03F0 0BF080 rrrrrr  6 219431310         jsr     SysCallFunction
                            31311 
                            31312 ; 521  |                return iNextMenu;
                            31313 
P:03F2 0AF080 rrrrrr  6 220031315         jmp     L243
                            31316 
                            31317 ; 522  |        }
                            31318 ; 523  |
                            31319 ; 524  |    // clear MTP database clean flag; a new object is being created, which needs to be accounted for
                            31320 ; 525  |    ClearStickyBit((volatile _X WORD *)&HW_RTC_MTP_DB_CLEAN_FLAG_REG, HW_RTC_PERSISTANT1_MTP_DB_CLEAN_FLAG_BITPOS);
                            31321 
P:03F4 60F400 00F508  3 220331323 L203:   move    #$F508,r0
P:03F6 56F400 000005  3 220631324         move    #>5,a
P:03F8 0BF080 rrrrrr  6 221231325         jsr     FClearStickyBit
                            31326 
                            31327 ; 526  |
                            31328 ; 527  |    // Stmp3026 addition prevents hang: Stop the decoder per the player state.
                            31329 ; 528  |    // Makes RecordVoiceFile a valid external entry point as
                            31330 ; 529  |    // with calls from other menus such as the main menu.
                            31331 ; 530  |    // Stopping the decoder allows record. ExitPSM() stops decode and sets player state.
                            31332 ; 531  |#ifdef TUNER_STFM1000
                            31333 ; 532  |    if( !bDontStopDecoder ) // Don't stop the decoder for STFM
                            31334 
P:03FA 77F400 FFFFFB  3 221531336         move    #-5,n7
P:03FC 000000         2 221731337         nop
P:03FD 5FEF00         4 222131338         move    y:(r7+n7),b
P:03FE 20000B         2 222331339         tst     b
P:03FF 0AF0A2 rrrrrr  6 222931342         jne     L204
                            31343 
                            31344 ; 533  |#endif
                            31345 ; 534  |    SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ExitPlayerStateMachine,1,0,0);
                            31346 
P:0401 340000         2 223131348         move    #0,r4
P:0402 240000         2 223331349         move    #0,x0
P:0403 57F400 000001  3 223631350         move    #>1,b
P:0405 60F400 rrrrrr  3 223931351         move    #FExitPlayerStateMachine,r0
P:0407 56F400 000011  3 224231352         move    #>17,a
P:0409 0BF080 rrrrrr  6 224831353         jsr     SysCallFunction
                            31355 
                            31356 ; 535  |    // Decoder must be stopped before file system operations below.
                            31357 ; 536  |
                            31358 ; 537  |    pDirPtr = RecordDirectory;
                            31359 
P:040B 77F400 FFFFF5  3 225131361 L204:   move    #-11,n7
P:040D 000000         2 225331362         nop
P:040E 044F15         4 225731363         lua     (r7)+n7,r5
P:040F 22B600         2 225931364         move    r5,r6
                            31366 
                            31367 ; 538  |    pDirPtr[0] = 0;
                            31368 
P:0410 20001B         2 226131370         clr     b   
P:0411 5D6600         2 226331371         move    b1,y:(r6)
                            31372 
                            31373 ; 539  |
                            31374 ; 540  |    //Add Slash
                            31375 ; 541  |    packed_strcat(pDirPtr,(_packed BYTE*)(&wSeparator));
                            31376 
P:0412 77F400 FFFFF9  3 226631378         move    #-7,n7
P:0414 000000         2 226831379         nop
P:0415 044F14         4 227231380         lua     (r7)+n7,r4
P:0416 77F400 FFFFFE  3 227531381         move    #-2,n7
P:0418 000000         2 227731382         nop
P:0419 6E6F00         4 228131383         move    r6,y:(r7+n7)
P:041A 22D000         2 228331384         move    r6,r0
P:041B 0BF080 rrrrrr  6 228931389         jsr     packed_strcat
                            31392 
                            31393 ; 542  |
                            31394 ; 543  |#ifndef USE_PLAYLIST3
                            31395 ; 544  |    if (g_RecorderSettings[g_ADCsource].m_EncoderNo != ENCODER_MP3)
                            31396 ; 545  |
                            31397 ; 546  |
                            31398 ; 547  |        {
                            31399 ; 548  |#endif
                            31400 ; 549  |        // load MP3 encoded files to root so skip this part
                            31401 ; 550  |        //Load Proper Directory
                            31402 ; 551  |        switch(g_ADCsource)
                            31403 
P:041D 5FF000 rrrrrr  3 229231405         move    y:Fg_ADCsource,b
P:041F 46F400 000002  3 229531406         move    #>2,y0
P:0421 46F45D 000001  3 229831407         cmp     y0,b    #>1,y0
P:0423 0AF0AA rrrrrr  6 230431408         jeq     L206
P:0425 20005D         2 230631409         cmp     y0,b
P:0426 0AF0A2 rrrrrr  6 231231410         jne     L207
                            31411 
                            31412 ; 552  |        {
                            31413 ; 553  |            case SOURCE_FM:
                            31414 ; 554  |                ((WORD*)wTempStr)[0]=FMDIR_0;    //word 0 (3 chars)
                            31415 
P:0428 57F400 004D46  3 231531417         move    #19782,b
P:042A 77F400 FFFFF1  3 231831418         move    #-15,n7
P:042C 000000         2 232031419         nop
P:042D 5D6F00         4 232431420         move    b1,y:(r7+n7)
                            31421 
                            31422 ; 555  |                    break;
                            31423 
P:042E 0AF080 rrrrrr  6 233031425         jmp     L209
                            31426 
                            31427 ; 556  |
                            31428 ; 557  |            case SOURCE_LINEIN:
                            31429 ; 558  |                ((WORD*)wTempStr)[0]=LINE1DIR_0;    //word 0 (3 chars)
                            31430 
P:0430 56F400 4E494C  3 233331432 L206:   move    #5130572,a
P:0432 77F400 FFFFF1  3 233631433         move    #-15,n7
P:0434 000000         2 233831434         nop
P:0435 5C6F00         4 234231435         move    a1,y:(r7+n7)
                            31436 
                            31437 ; 559  |                ((WORD*)wTempStr)[1]=LINE1DIR_1;      //word 1
                            31438 
P:0436 47F400 492D45  3 234531440         move    #4795717,y1
P:0438 77F400 FFFFF2  3 234831441         move    #-14,n7
P:043A 000000         2 235031442         nop
P:043B 4F6F00         4 235431443         move    y1,y:(r7+n7)
                            31444 
                            31445 ; 560  |                ((WORD*)wTempStr)[2]=LINE1DIR_2;      //word 2
                            31446 
P:043C 294E00         2 235631448         move    #78,b0
P:043D 77F400 FFFFF3  3 235931449         move    #-13,n7
P:043F 000000         2 236131450         nop
P:0440 596F00         4 236531451         move    b0,y:(r7+n7)
                            31452 
                            31453 ; 561  |                    break;
                            31454 
P:0441 0AF080 rrrrrr  6 237131456         jmp     L209
                            31457 
                            31458 ; 562  |
                            31459 ; 563  |            //default to voice directory or SOURCE_MIC
                            31460 ; 564  |            default:
                            31461 ; 565  |                ((WORD*)wTempStr)[0]=VOICEDIR_0;      //word 0 (3 chars)
                            31462 
P:0443 50F400 494F56  3 237431464 L207:   move    #4804438,a0
P:0445 77F400 FFFFF1  3 237731465         move    #-15,n7
P:0447 000000         2 237931466         nop
P:0448 586F00         4 238331467         move    a0,y:(r7+n7)
                            31468 
                            31469 ; 566  |                ((WORD*)wTempStr)[1]=VOICEDIR_1;      //word 1
                            31470 
P:0449 46F400 004543  3 238631472         move    #17731,y0
P:044B 77F400 FFFFF2  3 238931473         move    #-14,n7
P:044D 000000         2 239131474         nop
P:044E 4E6F00         4 239531475         move    y0,y:(r7+n7)
                            31476 
                            31477 ; 567  |                    break;
                            31478 ; 568  |        }
                            31479 ; 569  |        packed_strcat(pDirPtr,(_packed BYTE*)(wTempStr));//add the directory name
                            31480 
P:044F 77F400 FFFFF1  3 239831482 L209:   move    #-15,n7
P:0451 000000         2 240031483         nop
P:0452 044F14         4 240431484         lua     (r7)+n7,r4
P:0453 77F400 FFFFFE  3 240731485         move    #-2,n7
P:0455 000000         2 240931486         nop
P:0456 68EF00         4 241331487         move    y:(r7+n7),r0
P:0457 0BF080 rrrrrr  6 241931490         jsr     packed_strcat
P:0459 77F400 FFFFF9  3 242231493         move    #-7,n7
P:045B 000000         2 242431494         nop
P:045C 044F14         4 242831495         lua     (r7)+n7,r4
                            31496 
                            31497 ; 570  |        packed_strcat(pDirPtr,(_packed BYTE*)(&wSeparator)); //add the trailing slash
                            31498 
P:045D 77F400 FFFFFE  3 243131500         move    #-2,n7
P:045F 000000         2 243331501         nop
P:0460 68EF00         4 243731502         move    y:(r7+n7),r0
P:0461 0BF080 rrrrrr  6 244331503         jsr     packed_strcat
                            31507 
                            31508 ; 571  |#ifndef USE_PLAYLIST3
                            31509 ; 572  |    }
                            31510 ; 573  |#endif
                            31511 ; 574  |
                            31512 ; 575  |   SysLoadFATWrite(); // Locates NandForegroundGarbageCollector overlaid func in P. Also needed for FSCreateDir below.
                            31513 
P:0463 0BF080 rrrrrr  6 244931515         jsr     SysLoadFATWrite
                            31516 
                            31517 ; 576  |
                            31518 ; 577  |    // Attempt to change to the Voice directory
                            31519 ; 578  |    if(FSChangeDir(RecordDirectory,g_RecorderSettings[g_ADCsource].m_iDestinationDevice)<0)
                            31520 
P:0465 4CF000 rrrrrr  3 245231522         move    y:Fg_ADCsource,x0
P:0467 0115D8         2 245431523         mpy     x0,#21,b
P:0468 213D00         2 245631524         move    b0,n5
P:0469 65F400 rrrrrr  3 245931525         move    #Fg_RecorderSettings+3,r5
P:046B 000000         2 246131526         nop
P:046C 044D16         4 246531527         lua     (r5)+n5,r6
P:046D 000000         2 246731528         nop
P:046E 5EE600         2 246931529         move    y:(r6),a
P:046F 77F400 FFFFF5  3 247231530         move    #-11,n7
P:0471 000000         2 247431531         nop
P:0472 044F10         4 247831532         lua     (r7)+n7,r0
P:0473 218E00         2 248031533         move    a1,a
P:0474 0BF080 rrrrrr  6 248631534         jsr     FFSChangeDir
P:0476 20001B         2 248831535         clr     b   
P:0477 200003         2 249031536         tst     a
P:0478 0AF0A1 rrrrrr  6 249631537         jge     L211
                            31538 
                            31539 ; 579  |    {
                            31540 ; 580  |        //couldn't change to the voice directory, lets try to create it.
                            31541 ; 581  |
                            31542 ; 582  |        //end slash must be removed so re-initialize RecordDirectory and pointer.
                            31543 ; 583  |        pDirPtr = RecordDirectory;
                            31544 
P:047A 77F400 FFFFF5  3 249931546         move    #-11,n7
P:047C 000000         2 250131547         nop
P:047D 044F16         4 250531548         lua     (r7)+n7,r6
                            31550 
                            31551 ; 584  |        pDirPtr[0] = 0;
                            31552 
P:047E 000000         2 250731554         nop
P:047F 5D6600         2 250931555         move    b1,y:(r6)
P:0480 77F400 FFFFFE  3 251231556         move    #-2,n7
P:0482 000000         2 251431557         nop
P:0483 6E6F00         4 251831558         move    r6,y:(r7+n7)
P:0484 22D000         2 252031559         move    r6,r0
                            31564 
                            31565 ; 585  |        //Re-build RecordDirectory w/o end slash
                            31566 ; 586  |        packed_strcat(pDirPtr,(_packed BYTE*)(&wSeparator));
                            31567 
P:0485 77F400 FFFFF9  3 252331569         move    #-7,n7
P:0487 000000         2 252531570         nop
P:0488 044F14         4 252931571         lua     (r7)+n7,r4
P:0489 0BF080 rrrrrr  6 253531572         jsr     packed_strcat
                            31575 
                            31576 ; 587  |        packed_strcat(pDirPtr,(_packed BYTE*)(wTempStr));//add the directory name
                            31577 
P:048B 77F400 FFFFFE  3 253831579         move    #-2,n7
P:048D 000000         2 254031580         nop
P:048E 68EF00         4 254431581         move    y:(r7+n7),r0
P:048F 77F400 FFFFF1  3 254731582         move    #-15,n7
P:0491 000000         2 254931583         nop
P:0492 044F14         4 255331584         lua     (r7)+n7,r4
P:0493 0BF080 rrrrrr  6 255931585         jsr     packed_strcat
                            31589 
                            31590 ; 588  |
                            31591 ; 589  |        if(FSCreateDir(RecordDirectory,g_RecorderSettings[g_ADCsource].m_iDestinationDevice)<0)
                            31592 
P:0495 4DF000 rrrrrr  3 256231594         move    y:Fg_ADCsource,x1
P:0497 0115F0         2 256431595         mpy     x1,#21,a
P:0498 211C00         2 256631596         move    a0,n4
P:0499 64F400 rrrrrr  3 256931597         move    #Fg_RecorderSettings+3,r4
P:049B 000000         2 257131598         nop
P:049C 044C16         4 257531599         lua     (r4)+n4,r6
P:049D 000000         2 257731600         nop
P:049E 5EE600         2 257931601         move    y:(r6),a
P:049F 77F400 FFFFF5  3 258231602         move    #-11,n7
P:04A1 000000         2 258431603         nop
P:04A2 044F10         4 258831604         lua     (r7)+n7,r0
P:04A3 218E00         2 259031605         move    a1,a
P:04A4 0BF080 rrrrrr  6 259631606         jsr     FFSCreateDir
P:04A6 20001B         2 259831607         clr     b   
P:04A7 200003         2 260031608         tst     a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04A8 0AF0A1 rrrrrr  6 260631609         jge     L211
                            31610 
                            31611 ; 590  |        {//this verifies the creation did not fail.
                            31612 ; 591  |            bDone = TRUE;
                            31613 
P:04AA 46F400 000001  3 260931615         move    #>1,y0
P:04AC 77F400 FFFFFC  3 261231618         move    #-4,n7
P:04AE 000000         2 261431619         nop
P:04AF 4E6F00         4 261831620         move    y0,y:(r7+n7)
                            31623 
                            31624 ; 592  |        }
                            31625 ; 593  |
                            31626 ; 594  |    }
                            31627 ; 595  |   SysUnLoadFATWrite(); // also flushes drives (NandForegroundGarbageCollector frees blocks & closeUpdate blocks)
                            31628 
P:04B0 0BF080 rrrrrr  6 262431630 L211:   jsr     SysUnLoadFATWrite
                            31631 
                            31632 ; 596  |                        // for optimal state for min latency encoder writes. (pushes out enc overflows)
                            31633 ; 597  |
                            31634 ; 598  |    if(!bDone)//if bDone is already TRUE, then we can't open the file.
                            31635 
P:04B2 77F400 FFFFFC  3 262731637         move    #-4,n7
P:04B4 000000         2 262931638         nop
P:04B5 5FEF00         4 263331639         move    y:(r7+n7),b
P:04B6 2B0000         2 263531640         move    #0,b2
P:04B7 20000B         2 263731641         tst     b
P:04B8 0AF0A2 rrrrrr  6 264331642         jne     L243
                            31643 
                            31644 ; 599  |    {
                            31645 ; 600  |        SysCallFunction(RSRC_RECORDER_STATE_MACHINE_CODE_BANK,InitRecorderStateMachine,0,0,0);
                            31646 
P:04BA 20001B         2 264531648         clr     b   
P:04BB 3C0000         2 264731649         move    #0,n4
P:04BC 56F400 00007C  3 265031650         move    #>$7C,a
P:04BE 239400         2 265231651         move    n4,r4
P:04BF 240000         2 265431652         move    #0,x0
P:04C0 60F400 rrrrrr  3 265731653         move    #FInitRecorderStateMachine,r0
P:04C2 0BF080 rrrrrr  6 266331654         jsr     SysCallFunction
                            31655 
                            31656 ; 601  |        DisplayHints.I = RECORDING_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            31657 
P:04C4 47F400 707E0F  3 266631659         move    #7372303,y1
P:04C6 77F400 FFFFFA  3 266931660         move    #-6,n7
P:04C8 000000         2 267131661         nop
P:04C9 4F6F00         4 267531662         move    y1,y:(r7+n7)
                            31663 
                            31664 ; 602  |        while(!bDone)
                            31665 
P:04CA 0AF080 rrrrrr  6 268131667         jmp     L240
                            31668 
                            31669 ; 603  |        {
                            31670 ; 604  |            DisplayHints.I &= (RECORDING_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            31671 
P:04CC 46F400 707E0F  3 268431673 L212:   move    #7372303,y0
P:04CE 77F400 FFFFFA  3 268731674         move    #-6,n7
P:04D0 000000         2 268931675         nop
P:04D1 5EEF00         4 269331676         move    y:(r7+n7),a
P:04D2 200056         2 269531677         and     y0,a
P:04D3 5C6F00         4 269931678         move    a1,y:(r7+n7)
                            31679 
                            31680 ; 605  |
                            31681 ; 606  |            if(g_bEraseComplete  && g_bResourceGetDirty)
                            31682 
P:04D4 5FF000 rrrrrr  3 270231684         move    y:Fg_bEraseComplete,b
P:04D6 2B0000         2 270431685         move    #0,b2
P:04D7 20000B         2 270631686         tst     b
P:04D8 0AF0AA rrrrrr  6 271231687         jeq     L214
P:04DA 5FF000 rrrrrr  3 271531688         move    y:Fg_bResourceGetDirty,b
P:04DC 2B0000         2 271731689         move    #0,b2
P:04DD 20000B         2 271931690         tst     b
                            31691 
                            31692 ; 607  |                                CallBackTimeout = 1;
                            31693 
P:04DE 57F400 000001  3 272231695         move    #>1,b
P:04E0 0AF0A2 rrrrrr  6 272831697         jne     L215
                            31698 
                            31699 ; 608  |                        else
                            31700 ; 609  |                                CallBackTimeout = 0;
                            31701 
P:04E2 20001B         2 273031703 L214:   clr     b   
                            31704 
                            31705 ; 610  |
                            31706 ; 611  |                        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,(DisplayHints.I) ? 1: (CallBackTimeout?1:-1));
                            31707 
P:04E3 2A0000         2 273231709 L215:   move    #0,a2
P:04E4 200003         2 273431710         tst     a
P:04E5 0AF0AA rrrrrr  6 274031711         jeq     L244
P:04E7 57F400 000001  3 274331712         move    #>1,b
P:04E9 0AF080 rrrrrr  6 274931714         jmp     L245
                            31715 L244:
P:04EB 20000B         2 275131717         tst     b
P:04EC 57F400 000001  3 275431718         move    #>1,b
P:04EE 0AF0A2 rrrrrr  6 276031720         jne     L247
P:04F0 57F400 FFFFFF  3 276331721         move    #>-1,b
                            31722 L247:
P:04F2 60F400 rrrrrr  3 276631723 L245:   move    #FgEventInfo,r0
P:04F4 56F400 00000A  3 276931724         move    #>10,a
P:04F6 0BF080 rrrrrr  6 277531725         jsr     SysWaitOnEvent
                            31727 
                            31728 ; 612  |            // Above call returns when we get a message or button event
                            31729 ; 613  |
                            31730 ; 614  |            if((!g_bEraseComplete) && g_bResourceGetDirty)
                            31731 
P:04F8 5FF000 rrrrrr  3 277831733         move    y:Fg_bEraseComplete,b
P:04FA 2B0000         2 278031734         move    #0,b2
P:04FB 20000B         2 278231735         tst     b
P:04FC 0AF0A2 rrrrrr  6 278831736         jne     L217
P:04FE 5FF000 rrrrrr  3 279131737         move    y:Fg_bResourceGetDirty,b
P:0500 2B0000         2 279331738         move    #0,b2
P:0501 20000B         2 279531739         tst     b
P:0502 0AF0AA rrrrrr  6 280131740         jeq     L217
P:0504 77F400 FFFFFE  3 280431741         move    #-2,n7
P:0506 000000         2 280631742         nop
P:0507 5E6F00         4 281031743         move    a,y:(r7+n7)
                            31746 
                            31747 ; 615  |                                SysCallFunction(RSRC_RESTORESYSDRIVE_P_CODE,EraseOneSystemDriveBlock,0,0,0);
                            31748 
P:0508 20001B         2 281231750         clr     b   
P:0509 340000         2 281431751         move    #0,r4
P:050A 240000         2 281631752         move    #0,x0
P:050B 60F400 rrrrrr  3 281931753         move    #FEraseOneSystemDriveBlock,r0
P:050D 56F400 000437  3 282231754         move    #1079,a
P:050F 0BF080 rrrrrr  6 282831755         jsr     SysCallFunction
P:0511 77F400 FFFFFE  3 283131756         move    #-2,n7
P:0513 000000         2 283331757         nop
P:0514 5FEF00         4 283731758         move    y:(r7+n7),b
P:0515 0AF080 rrrrrr  6 284331761         jmp     L220
                            31762 L217:
P:0517 218F00         2 284531765         move    a1,b
                            31768 
                            31769 ; 616  |                        else
                            31770 ; 617  |                        {       if(g_bEraseComplete  && g_bResourceGetDirty)
                            31771 
P:0518 5EF000 rrrrrr  3 284831773         move    y:Fg_bEraseComplete,a
P:051A 2A0000         2 285031774         move    #0,a2
P:051B 200003         2 285231775         tst     a
P:051C 0AF0AA rrrrrr  6 285831776         jeq     L220
P:051E 5EF000 rrrrrr  3 286131777         move    y:Fg_bResourceGetDirty,a
P:0520 2A0000         2 286331778         move    #0,a2
P:0521 200003         2 286531779         tst     a
P:0522 0AF0AA rrrrrr  6 287131780         jeq     L220
P:0524 77F400 FFFFFE  3 287431781         move    #-2,n7
P:0526 000000         2 287631782         nop
P:0527 5D6F00         4 288031783         move    b1,y:(r7+n7)
                            31786 
                            31787 ; 618  |                                        SysCallFunction(RSRC_RESTORESYSDRIVE_P_CODE,SequentialRefreshSystemDriveErrorBlock,0,0,0);
                            31788 
P:0528 20001B         2 288231790         clr     b   
P:0529 340000         2 288431791         move    #0,r4
P:052A 240000         2 288631792         move    #0,x0
P:052B 60F400 rrrrrr  3 288931793         move    #FSequentialRefreshSystemDriveErrorBlock,r0
P:052D 56F400 000437  3 289231794         move    #1079,a
P:052F 0BF080 rrrrrr  6 289831795         jsr     SysCallFunction
P:0531 77F400 FFFFFE  3 290131796         move    #-2,n7
P:0533 000000         2 290331797         nop
P:0534 5FEF00         4 290731798         move    y:(r7+n7),b
                            31801 
                            31802 ; 619  |                        }
                            31803 ; 620  |
                            31804 ; 621  |            bSendToRecorderStateMachine = TRUE; // send events to recorder state machine by default
                            31805 
P:0535 47F400 000001  3 291031807 L220:   move    #>1,y1
                            31809 
                            31810 ; 622  |            switch(iEvent)
                            31811 
P:0537 21A500         2 291231813         move    b1,x1
P:0538 46F400 000002  3 291531814         move    #>2,y0
P:053A 46F45D 000008  3 291831815         cmp     y0,b    #>8,y0
P:053C 0AF0AA rrrrrr  6 292431816         jeq     L222
P:053E 46F45D 000004  3 292731817         cmp     y0,b    #>4,y0
P:0540 0AF0AA rrrrrr  6 293331818         jeq     L228
P:0542 20005D         2 293531819         cmp     y0,b
P:0543 0AF0A2 rrrrrr  6 294131820         jne     L238
                            31821 
                            31822 ; 623  |            {
                            31823 ; 624  |                case EVENT_TIMER:
                            31824 
P:0545 77F400 FFFFFE  3 294431826         move    #-2,n7
P:0547 000000         2 294631827         nop
P:0548 4D6F00         4 295031828         move    x1,y:(r7+n7)
                            31831 
                            31832 ; 625  |                    SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHints.I,TRUE,0);
                            31833 
P:0549 77F400 FFFFFA  3 295331835         move    #-6,n7
P:054B 000000         2 295531836         nop
P:054C 5FEF00         4 295931837         move    y:(r7+n7),b
P:054D 20E400         2 296131838         move    y1,x0
P:054E 340000         2 296331839         move    #0,r4
P:054F 56F400 000022  3 296631840         move    #>34,a
P:0551 60F400 rrrrrr  3 296931841         move    #FRefreshDisplay,r0
P:0553 21AF00         2 297131842         move    b1,b
P:0554 0BF080 rrrrrr  6 297731843         jsr     SysCallFunction
P:0556 77F400 FFFFFE  3 298031845         move    #-2,n7
P:0558 000000         2 298231846         nop
P:0559 4DEF00         4 298631847         move    y:(r7+n7),x1
                            31850 
                            31851 ; 626  |                    DisplayHints.I= 0;
                            31852 
P:055A 20001B         2 298831854         clr     b   
P:055B 77F400 FFFFFA  3 299131855         move    #-6,n7
P:055D 000000         2 299331856         nop
P:055E 5D6F00         4 299731857         move    b1,y:(r7+n7)
                            31858 
                            31859 ; 627  |                    bSendToRecorderStateMachine = FALSE;
                            31860 
P:055F 270000         2 299931862         move    #0,y1
                            31864 
                            31865 ; 628  |                    break;
                            31866 
P:0560 0AF080 rrrrrr  6 300531868         jmp     L238
                            31869 
                            31870 ; 629  |
                            31871 ; 630  |                case EVENT_MESSAGE:
                            31872 ; 631  |                    switch(gEventInfo.Message.wMsgCommand)
                            31873 
P:0562 5EF000 rrrrrr  3 300831875 L222:   move    y:FgEventInfo+1,a
P:0564 57F400 060003  3 301131876         move    #393219,b
P:0566 2A0000         2 301331877         move    #0,a2
P:0567 57F405 060002  3 301631878         cmp     b,a     #393218,b
P:0569 0AF0AA rrrrrr  6 302231879         jeq     L227
P:056B 200005         2 302431880         cmp     b,a
P:056C 0AF0A2 rrrrrr  6 303031881         jne     L238
                            31882 
                            31883 ; 632  |                    {
                            31884 ; 633  |                        case MENU_RECORDER_STATE_CHNG:
                            31885 ; 634  |                            //If hint is anything other than RECORDER_START, we have stopped recording
                            31886 ; 635  |                            switch (gEventInfo.Message.wMsgParms[0])
                            31887 
P:056E 5FF000 rrrrrr  3 303331889         move    y:FgEventInfo+2,b
P:0570 56F400 002000  3 303631890         move    #8192,a
P:0572 2B0000         2 303831891         move    #0,b2
P:0573 56F40D 004000  3 304131892         cmp     a,b     #16384,a
P:0575 0AF0AA rrrrrr  6 304731893         jeq     L226
P:0577 20000D         2 304931894         cmp     a,b
P:0578 0AF0AA rrrrrr  6 305531895         jeq     L226
P:057A 20000B         2 305731896         tst     b
P:057B 0AF0A2 rrrrrr  6 306331897         jne     L232
                            31898 
                            31899 ; 636  |                            {
                            31900 ; 637  |                                case RECORDER_START:
                            31901 ; 638  |                                case RECORDER_PAUSE:
                            31902 ; 639  |                                case RECORDER_RESUME:
                            31903 ; 640  |                                            DisplayHints.bits.PlayState = TRUE;
                            31904 
P:057D 77F400 FFFFFA  3 306631906 L226:   move    #-6,n7
P:057F 000000         2 306831907         nop
P:0580 0A6F69         6 307431908         bset    #9,y:(r7+n7)
                            31909 
                            31910 ; 641  |                                    break;
                            31911 
P:0581 0AF080 rrrrrr  6 308031913         jmp     L238
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31914 
                            31915 ; 642  |
                            31916 ; 643  |                                default:
                            31917 ; 644  |                                    bDone = TRUE;
                            31918 ; 645  |                                    break;
                            31919 ; 646  |                            }
                            31920 ; 647  |                            break;
                            31921 ; 648  |
                            31922 ; 649  |                        case MENU_SONG_TIME_CHNG:
                            31923 ; 650  |                            // Once per second, conditionally display "Device Full!" warning.  DVRWARN
                            31924 ; 651  |                            DisplayHints.bits.RecordMode = TRUE;
                            31925 
P:0583 77F400 FFFFFA  3 308331927 L227:   move    #-6,n7
P:0585 000000         2 308531928         nop
P:0586 0A6F63         6 309131929         bset    #3,y:(r7+n7)
                            31930 
                            31931 ; 652  |                            break;
                            31932 ; 653  |
                            31933 ; 654  |                        case MENU_RECORDER_WRITE_DATA:
                            31934 ; 655  |                            break;
                            31935 
P:0587 0AF080 rrrrrr  6 309731937         jmp     L238
                            31938 
                            31939 ; 656  |
                            31940 ; 657  |                        default:
                            31941 ; 658  |                            break;
                            31942 ; 659  |                    }
                            31943 ; 660  |                    break; // end EVENT_MESSAGE
                            31944 ; 661  |
                            31945 ; 662  |                case EVENT_BUTTON:
                            31946 
P:0589 045FA0         2 309931948 L228:   movec   m0,n7
P:058A 000000         2 310131949         nop
P:058B 4F6F00         4 310531950         move    y1,y:(r7+n7)
P:058C 77F400 FFFFFE  3 310831953         move    #-2,n7
P:058E 000000         2 311031954         nop
P:058F 4D6F00         4 311431955         move    x1,y:(r7+n7)
                            31958 
                            31959 ; 663  |                    // button pressed, so restart timer if enabled
                            31960 ; 664  |                    UpdateAutoShutdownTimer();
                            31961 
P:0590 0BF080 rrrrrr  6 312031963         jsr     FUpdateAutoShutdownTimer
P:0592 045FA0         2 312231964         movec   m0,n7
P:0593 000000         2 312431965         nop
P:0594 4FEF00         4 312831966         move    y:(r7+n7),y1
P:0595 77F400 FFFFFE  3 313131969         move    #-2,n7
P:0597 000000         2 313331970         nop
P:0598 4DEF00         4 313731971         move    y:(r7+n7),x1
                            31974 
                            31975 ; 665  |                #ifdef BACKLIGHT
                            31976 ; 666  |                    // turn on backlight when button is pressed.
                            31977 ; 667  |                    if (g_iBackLightState==BACKLIGHT_ON)
                            31978 
P:0599 5EF000 rrrrrr  3 314031980         move    y:Fg_iBackLightState,a
P:059B 46F400 000001  3 314331981         move    #>1,y0
P:059D 200055         2 314531982         cmp     y0,a
P:059E 0AF0A2 rrrrrr  6 315131983         jne     L229
                            31988 
                            31989 ; 668  |                    {
                            31990 ; 669  |                        SysPostMessage(2,LCD_BACKLIGHT_ON);
                            31991 
P:05A0 46F400 030010  3 315431993         move    #196624,y0
P:05A2 4E5F00         2 315631994         move    y0,y:(r7)+
P:05A3 290200         2 315831996         move    #2,b0
P:05A4 595F00         2 316031997         move    b0,y:(r7)+
P:05A5 0BF080 rrrrrr  6 316631999         jsr     FSysPostMessage
P:05A7 205700         2 316832000         move    (r7)-
P:05A8 205700         2 317032002         move    (r7)-
                            32004 
                            32005 ; 670  |                        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            32006 
P:05A9 280100         2 317232008         move    #1,a0
P:05AA 2C0500         2 317432009         move    #5,a1
P:05AB 51F400 06001A  3 317732010         move    #393242,b0
P:05AD 595F00         2 317932011         move    b0,y:(r7)+
P:05AE 55F400 001388  3 318232013         move    #5000,b1
P:05B0 5D5F00         2 318432014         move    b1,y:(r7)+
P:05B1 585F00         2 318632016         move    a0,y:(r7)+
P:05B2 5C5F00         2 318832018         move    a1,y:(r7)+
P:05B3 57F400 090001  3 319132020         move    #589825,b
P:05B5 5F5F00         2 319332021         move    b,y:(r7)+
P:05B6 290600         2 319532023         move    #6,b0
P:05B7 595F00         2 319732024         move    b0,y:(r7)+
P:05B8 0BF080 rrrrrr  6 320332026         jsr     FSysPostMessage
P:05BA 3F0600         2 320532027         move    #6,n7
P:05BB 000000         2 320732028         nop
P:05BC 204700         2 320932029         move    (r7)-n7
                            32031 
                            32032 ; 671  |                            SysWaitOnEvent(0,0,0);
                            32033 
P:05BD 300000         2 321132035         move    #0,r0
P:05BE 200013         2 321332036         clr     a   
P:05BF 20001B         2 321532037         clr     b   
P:05C0 0BF080 rrrrrr  6 322132038         jsr     SysWaitOnEvent
P:05C2 045FA0         2 322332039         movec   m0,n7
P:05C3 000000         2 322532040         nop
P:05C4 4FEF00         4 322932041         move    y:(r7+n7),y1
P:05C5 77F400 FFFFFE  3 323232044         move    #-2,n7
P:05C7 000000         2 323432045         nop
P:05C8 4DEF00         4 323832046         move    y:(r7+n7),x1
                            32049 
                            32050 ; 672  |                    }
                            32051 ; 673  |                #endif
                            32052 ; 674  |                    //remember the last button event (mostly for coming out of FFWD and RWND)
                            32053 ; 675  |                    switch(g_wLastButton = gEventInfo.Button.wButtonEvent)
                            32054 
P:05C9 5EF000 rrrrrr  3 324132056 L229:   move    y:FgEventInfo,a
P:05CB 5C7000 rrrrrr  3 324432057         move    a1,y:Fg_wLastButton
P:05CD 57F400 000019  3 324732058         move    #>25,b
P:05CF 2A0000         2 324932059         move    #0,a2
P:05D0 57F405 000004  3 325232060         cmp     b,a     #>4,b
P:05D2 0AF0AA rrrrrr  6 325832061         jeq     L231
P:05D4 200005         2 326032062         cmp     b,a
P:05D5 0AF0A2 rrrrrr  6 326632063         jne     L238
                            32064 
                            32065 ; 676  |                    {
                            32066 ; 677  |                        case PR_MENU:
                            32067 ; 678  |                        case PR_STOP:
                            32068 
P:05D7 045FA0         2 326832070 L231:   movec   m0,n7
P:05D8 000000         2 327032071         nop
P:05D9 4F6F00         4 327432072         move    y1,y:(r7+n7)
P:05DA 77F400 FFFFFE  3 327732075         move    #-2,n7
P:05DC 000000         2 327932076         nop
P:05DD 4D6F00         4 328332077         move    x1,y:(r7+n7)
                            32080 
                            32081 ; 679  |#ifdef USE_PLAYLIST3
                            32082 ; 680  |                                        packed_strcpy(g_LastEncName, g_EncFileNameString);
                            32083 
P:05DE 64F400 rrrrrr  3 328632085         move    #Fg_EncFileNameString,r4
P:05E0 60F400 rrrrrr  3 328932086         move    #Fg_LastEncName,r0
P:05E2 0BF080 rrrrrr  6 329532087         jsr     packed_strcpy
P:05E4 045FA0         2 329732088         movec   m0,n7
P:05E5 000000         2 329932089         nop
P:05E6 4FEF00         4 330332090         move    y:(r7+n7),y1
P:05E7 77F400 FFFFFE  3 330632093         move    #-2,n7
P:05E9 000000         2 330832094         nop
P:05EA 4DEF00         4 331232095         move    y:(r7+n7),x1
                            32098 
                            32099 ; 681  |#endif  // #ifdef USE_PLAYLIST3
                            32100 ; 682  |
                            32101 ; 683  |                              bDone = TRUE;
                            32102 
P:05EB 44F400 000001  3 331532104 L232:   move    #>1,x0
P:05ED 77F400 FFFFFC  3 331832107         move    #-4,n7
P:05EF 000000         2 332032108         nop
P:05F0 4C6F00         4 332432109         move    x0,y:(r7+n7)
                            32112 
                            32113 ; 684  |                            break;
                            32114 ; 685  |                        default:
                            32115 ; 686  |                            break;
                            32116 ; 687  |                    }
                            32117 ; 688  |                    break;
                            32118 ; 689  |            } // end switch(iEvent)
                            32119 ; 690  |
                            32120 ; 691  |            if(bSendToRecorderStateMachine)
                            32121 
P:05F1 200079         2 332632123 L238:   tfr     y1,b
P:05F2 2B0000         2 332832124         move    #0,b2
P:05F3 20000B         2 333032125         tst     b
P:05F4 0AF0AA rrrrrr  6 333632128         jeq     L240
                            32129 
                            32130 ; 692  |                DisplayHints.I |= SysCallFunction(RSRC_RECORDER_STATE_MACHINE_CODE_BANK,HandleRecorderStateMachine,iEvent,0,pPtr);
                            32131 
P:05F6 77F400 FFFFFD  3 333932133         move    #-3,n7
P:05F8 000000         2 334132134         nop
P:05F9 6CEF00         4 334532135         move    y:(r7+n7),r4
P:05FA 56F400 00007C  3 334832138         move    #>$7C,a
P:05FC 240000         2 335032139         move    #0,x0
P:05FD 60F400 rrrrrr  3 335332140         move    #FHandleRecorderStateMachine,r0
P:05FF 200069         2 335532141         tfr     x1,b
P:0600 0BF080 rrrrrr  6 336132142         jsr     SysCallFunction
P:0602 77F400 FFFFFA  3 336432149         move    #-6,n7
P:0604 000000         2 336632150         nop
P:0605 5DEF00         4 337032151         move    y:(r7+n7),b1
P:0606 21C600         2 337232152         move    a,y0
P:0607 20005A         2 337432153         or      y0,b
P:0608 5D6F00         4 337832154         move    b1,y:(r7+n7)
P:0609 77F400 FFFFFC  3 338132156 L240:   move    #-4,n7
P:060B 000000         2 338332157         nop
P:060C 5FEF00         4 338732158         move    y:(r7+n7),b
P:060D 2B0000         2 338932159         move    #0,b2
P:060E 20000B         2 339132160         tst     b
P:060F 0AF0AA rrrrrr  6 339732161         jeq     L212
                            32162 
                            32163 ; 693  |
                            32164 ; 694  |        } // end while(!bDone)
                            32165 ; 695  |
                            32166 ; 696  |
                            32167 ; 697  |        SysCallFunction(RSRC_RECORDER_STATE_MACHINE_CODE_BANK,ExitRecorderStateMachine,0,0,0);
                            32168 
P:0611 240000         2 339932170         move    #0,x0
P:0612 20001B         2 340132171         clr     b   
P:0613 56F400 00007C  3 340432172         move    #>$7C,a
P:0615 340000         2 340632173         move    #0,r4
P:0616 60F400 rrrrrr  3 340932174         move    #FExitRecorderStateMachine,r0
P:0618 0BF080 rrrrrr  6 341532175         jsr     SysCallFunction
                            32176 
                            32177 ; 698  |
                            32178 ; 699  |    }
                            32179 ; 700  |    else
                            32180 ; 701  |    {//Put up a message about an error.
                            32181 ; 702  |    }
                            32182 ; 703  |
                            32183 ; 704  |
                            32184 ; 705  |    return iNextMenu; // if called from mainmenu, then return MENU_MAIN.
                            32185 
P:061A 56F400 000064  3 341832187 L243:   move    #>100,a
                            32188 
                            32189 ; 706  |}
                            32190 
P:061C 77F400 FFFFF0  3 342132192         move    #-16,n7
P:061E 000000         2 342332193         nop
P:061F 05EF7C         4 342732194         movec   y:(r7+n7),ssh
P:0620 204F00         2 342932196         move    (r7)+n7
P:0621 00000C         4 343332198         rts
                            32202 
                            32203 ; 707  |
                            32204 ; 708  |#ifdef USE_PLAYLIST3
                            32205 ; 709  |#pragma asm
Y:0000                      32210     org y,"Player_settings_Y":
                            32211     extern y:Fg_iHighestVoiceNumber
                            32212     extern y:Fg_iHighestFMNumber
                            32213     extern y:Fg_iHighestLineNumber
                            32214 
                            32215     SaveRange Fg_iHighestVoiceNumber,1
                            32215 
                            32215 
Y:0000 rrrrrr               32215     dc      $400000|Fg_iHighestVoiceNumber
                            32215 
                            32215 
                            32215 
                            32215 
Y:0001 000003               32215     dc      1*3
                            32216     SaveRange Fg_iHighestFMNumber,1
                            32216 
                            32216 
Y:0002 rrrrrr               32216     dc      $400000|Fg_iHighestFMNumber
                            32216 
                            32216 
                            32216 
                            32216 
Y:0003 000003               32216     dc      1*3
                            32217     SaveRange Fg_iHighestLineNumber,1
                            32217 
                            32217 
Y:0004 rrrrrr               32217     dc      $400000|Fg_iHighestLineNumber
                            32217 
                            32217 
                            32217 
                            32217 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
Y:0005 000003               32217     dc      1*3
                            32218 
                            32219 ; 723  |#pragma endasm
                            32220 ; 724  |#endif  // #ifdef USE_PLAYLIST3
                            32221 
                            32351 
                            32355 
Y:0000                      32356         org     y,".ybssvoicemenu",bss:
                            32357 Fg_LastEncName:
Y:0000                      32358         ds      10
   |   RESERVED                   
Y:0009
                            32387 
                            32388         extern  SysCallFunction, SysLoadFATWrite, SysUnLoadFATWrite
                            32389         extern  SysWaitOnEvent, packed_strcat, packed_strcpy
                            32390         extern  FClearStickyBit, FDeleteMenu, FDisableStmpGeneratedMicBias
                            32391         extern  FDisplayClear, FDisplayLowBattery
                            32392         extern  FEnableStmpGeneratedMicBias, FEraseOneSystemDriveBlock
                            32393         extern  FExitPlayerStateMachine, FExitRecorderStateMachine
                            32394         extern  FFSChangeDir, FFSCreateDir, FFSFreeSpace
                            32395         extern  FHandlePlayerStateMachine, FHandleRecorderStateMachine
                            32396         extern  FInitPlayerStateMachine, FInitRecorderStateMachine
                            32397         extern  y:FLowResAdcBattAvg, FML_AddEntryToVoice
                            32398         extern  FML_FlushVoiceToFlash, FML_LoadVoiceParameter
                            32399         extern  FML_browsing_app_init, FMvToLradcResult
                            32400         extern  FPlayerLib_SetState, FRefreshDisplay
                            32401         extern  FSequentialRefreshSystemDriveErrorBlock, FShutdownMenu
                            32402         extern  FSplashScreen, FSysBatteryGetLevel, FSysPostMessage
                            32403         extern  FUpdateAutoShutdownTimer, y:FgEventInfo, y:Fg_ADCsource
                            32404         extern  y:Fg_CurrentSongFastkey, y:Fg_EncFileNameString
                            32405         extern  y:Fg_MenuFlags, y:Fg_RecorderSettings, y:Fg_bEraseComplete
                            32406         extern  y:Fg_bResourceGetDirty, x:Fg_bSongStringScroll
                            32407         extern  y:Fg_file_time, y:Fg_iBackLightState, y:Fg_iCurrentMenu
                            32408         extern  x:Fg_iPlayerState, x:Fg_iSongStringLength
                            32409         extern  x:Fg_iSongStringOffset, y:Fg_wLastButton, y:Fsong_info
                            32410 
                            32411         global  FAddVoiceEntry, FML_voice_menu_init
                            32412         global  FPowerSufficiencyCheck, FRecordVoiceFile, FVoiceMenu
                            32413         global  Fchop_name, Fg_LastEncName
                            32414 
                            32415         local   L3, L5, L7, L8, L9, L10, L12, L13, L16, L20, L21, L22, L24
                            32416         local   L79, L80, L81, L83, L85, L86, L87, L88, L89, L90, L91, L92
                            32417         local   L93, L98, L103, L105, L107, L108, L109, L110, L111, L112
                            32418         local   L115, L116, L203, L204, L206, L207, L209, L211, L212, L214
                            32419         local   L215, L217, L220, L222, L226, L227, L228, L229, L231, L232
                            32420         local   L238, L240, L243, L244, L245, L247
                            32421 
                            32422         calls   "AddVoiceEntry", "ML_AddEntryToVoice"
                            32423         calls   "AddVoiceEntry", "ML_FlushVoiceToFlash"
                            32424         calls   "AddVoiceEntry", "ML_LoadVoiceParameter"
                            32425         calls   "AddVoiceEntry", "ML_voice_menu_init", "SysCallFunction"
                            32426         calls   "AddVoiceEntry", "chop_name", "packed_strcat"
                            32427         calls   "AddVoiceEntry", "packed_strcpy"
                            32428         calls   "PowerSufficiencyCheck", "DisplayClear"
                            32429         calls   "PowerSufficiencyCheck", "DisplayLowBattery"
                            32430         calls   "PowerSufficiencyCheck", "MvToLradcResult"
                            32431         calls   "PowerSufficiencyCheck", "SysBatteryGetLevel"
                            32432         calls   "PowerSufficiencyCheck", "SysWaitOnEvent"
                            32433         calls   "RecordVoiceFile", "ClearStickyBit", "FSChangeDir"
                            32434         calls   "RecordVoiceFile", "FSCreateDir", "FSFreeSpace"
                            32435         calls   "RecordVoiceFile", "PowerSufficiencyCheck"
                            32436         calls   "RecordVoiceFile", "SysCallFunction", "SysLoadFATWrite"
                            32437         calls   "RecordVoiceFile", "SysPostMessage", "SysUnLoadFATWrite"
                            32438         calls   "RecordVoiceFile", "SysWaitOnEvent"
                            32439         calls   "RecordVoiceFile", "UpdateAutoShutdownTimer"
                            32440         calls   "RecordVoiceFile", "packed_strcat", "packed_strcpy"
                            32441         calls   "VoiceMenu", "AddVoiceEntry", "DisableStmpGeneratedMicBias"
                            32442         calls   "VoiceMenu", "EnableStmpGeneratedMicBias"
                            32443         calls   "VoiceMenu", "RecordVoiceFile", "SysCallFunction"
                            32444         calls   "VoiceMenu", "SysPostMessage", "SysWaitOnEvent"
                            32445         calls   "VoiceMenu", "UpdateAutoShutdownTimer"
                            32446 
