<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p214" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_214{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_214{left:452px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.01px;}
#t3_214{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_214{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_214{left:138px;bottom:961px;letter-spacing:0.13px;}
#t6_214{left:206px;bottom:961px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t7_214{left:726px;bottom:961px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t8_214{left:206px;bottom:945px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_214{left:726px;bottom:945px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_214{left:138px;bottom:909px;letter-spacing:0.12px;}
#tb_214{left:204px;bottom:909px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tc_214{left:137px;bottom:883px;letter-spacing:0.1px;}
#td_214{left:137px;bottom:850px;letter-spacing:0.11px;}
#te_214{left:226px;bottom:850px;letter-spacing:-0.15px;}
#tf_214{left:291px;bottom:850px;}
#tg_214{left:311px;bottom:850px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#th_214{left:441px;bottom:850px;}
#ti_214{left:461px;bottom:850px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tj_214{left:138px;bottom:824px;letter-spacing:0.11px;word-spacing:0.19px;}
#tk_214{left:365px;bottom:824px;letter-spacing:0.11px;}
#tl_214{left:375px;bottom:824px;letter-spacing:0.11px;word-spacing:0.21px;}
#tm_214{left:138px;bottom:805px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tn_214{left:138px;bottom:779px;letter-spacing:0.1px;}
#to_214{left:138px;bottom:754px;}
#tp_214{left:165px;bottom:754px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tq_214{left:434px;bottom:754px;letter-spacing:0.12px;}
#tr_214{left:446px;bottom:754px;letter-spacing:0.11px;}
#ts_214{left:538px;bottom:754px;letter-spacing:0.03px;}
#tt_214{left:553px;bottom:754px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tu_214{left:165px;bottom:735px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tv_214{left:165px;bottom:717px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_214{left:137px;bottom:691px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_214{left:137px;bottom:665px;}
#ty_214{left:165px;bottom:665px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tz_214{left:433px;bottom:665px;letter-spacing:0.12px;}
#t10_214{left:445px;bottom:665px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t11_214{left:709px;bottom:665px;letter-spacing:0.12px;}
#t12_214{left:725px;bottom:665px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t13_214{left:165px;bottom:647px;letter-spacing:0.09px;word-spacing:0.02px;}
#t14_214{left:165px;bottom:628px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t15_214{left:138px;bottom:602px;letter-spacing:0.11px;word-spacing:0.08px;}
#t16_214{left:137px;bottom:584px;letter-spacing:0.11px;word-spacing:0.39px;}
#t17_214{left:137px;bottom:565px;letter-spacing:0.11px;word-spacing:0.02px;}
#t18_214{left:138px;bottom:547px;letter-spacing:0.12px;word-spacing:0.91px;}
#t19_214{left:138px;bottom:529px;letter-spacing:0.11px;word-spacing:0.29px;}
#t1a_214{left:137px;bottom:510px;letter-spacing:0.11px;}
#t1b_214{left:137px;bottom:485px;letter-spacing:0.11px;word-spacing:2.69px;}
#t1c_214{left:626px;bottom:485px;letter-spacing:0.14px;}
#t1d_214{left:663px;bottom:485px;letter-spacing:0.1px;word-spacing:2.75px;}
#t1e_214{left:137px;bottom:466px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1f_214{left:137px;bottom:440px;letter-spacing:0.11px;}
#t1g_214{left:137px;bottom:407px;letter-spacing:0.11px;}
#t1h_214{left:137px;bottom:381px;letter-spacing:0.11px;word-spacing:1.01px;}
#t1i_214{left:138px;bottom:362px;letter-spacing:0.1px;}
#t1j_214{left:164px;bottom:362px;letter-spacing:0.09px;}
#t1k_214{left:302px;bottom:362px;letter-spacing:0.12px;word-spacing:2.62px;}
#t1l_214{left:137px;bottom:344px;letter-spacing:0.04px;word-spacing:1.44px;}
#t1m_214{left:464px;bottom:344px;letter-spacing:0.08px;}
#t1n_214{left:600px;bottom:344px;letter-spacing:0.11px;word-spacing:1.34px;}
#t1o_214{left:138px;bottom:326px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1p_214{left:138px;bottom:300px;letter-spacing:0.11px;word-spacing:0.52px;}
#t1q_214{left:444px;bottom:300px;letter-spacing:0.11px;word-spacing:0.54px;}
#t1r_214{left:138px;bottom:281px;letter-spacing:0.11px;}
#t1s_214{left:138px;bottom:255px;letter-spacing:0.11px;word-spacing:1.79px;}
#t1t_214{left:137px;bottom:237px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1u_214{left:137px;bottom:219px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1v_214{left:648px;bottom:219px;letter-spacing:0.09px;}
#t1w_214{left:137px;bottom:193px;letter-spacing:0.11px;word-spacing:0.82px;}
#t1x_214{left:809px;bottom:193px;}
#t1y_214{left:825px;bottom:193px;letter-spacing:0.12px;word-spacing:0.74px;}
#t1z_214{left:137px;bottom:174px;letter-spacing:0.12px;word-spacing:2.05px;}
#t20_214{left:137px;bottom:156px;letter-spacing:0.1px;}
#t21_214{left:137px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t22_214{left:770px;bottom:130px;letter-spacing:0.12px;}
#t23_214{left:786px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t24_214{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t25_214{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t26_214{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t27_214{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t28_214{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t29_214{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t2a_214{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t2b_214{left:674px;bottom:1055px;}
#t2c_214{left:696px;bottom:1055px;}
#t2d_214{left:806px;bottom:1055px;}
#t2e_214{left:152px;bottom:1027px;letter-spacing:-0.16px;}
#t2f_214{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t2g_214{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t2h_214{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t2i_214{left:545px;bottom:1027px;letter-spacing:-0.15px;}
#t2j_214{left:544px;bottom:1010px;letter-spacing:-0.35px;}
#t2k_214{left:717px;bottom:1027px;letter-spacing:-0.17px;}
#t2l_214{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t2m_214{left:178px;bottom:990px;}
#t2n_214{left:300px;bottom:990px;}
#t2o_214{left:410px;bottom:990px;}
#t2p_214{left:572px;bottom:989px;letter-spacing:-0.16px;}
#t2q_214{left:751px;bottom:990px;}

.s1_214{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_214{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_214{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_214{font-size:14px;font-family:Courier_ws;color:#000;}
.s5_214{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_214{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s7_214{font-size:14px;font-family:Wingdings3_x6;color:#000;}
.s8_214{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_214{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#00F;}
.sa_214{font-size:15px;font-family:Palatino-Bold_x8;color:#000;}
.sb_214{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sc_214{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts214" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_x8;
	src: url("fonts/Palatino-Bold_x8.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_x6;
	src: url("fonts/Wingdings3_x6.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg214Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg214" style="-webkit-user-select: none;"><object width="935" height="1210" data="214/214.svg" type="image/svg+xml" id="pdf214" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_214" class="t s1_214">JALRC.HB </span><span id="t2_214" class="t s1_214">Jump and Link Register Compact with Hazard Barrier </span>
<span id="t3_214" class="t s2_214">214 </span><span id="t4_214" class="t s2_214">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t5_214" class="t s3_214">Format: </span><span id="t6_214" class="t s4_214">JALRC.HB rs (rt = 31 implied) </span><span id="t7_214" class="t s5_214">microMIPS Release 6 </span>
<span id="t8_214" class="t s4_214">JALRC.HB rt, rs </span><span id="t9_214" class="t s5_214">microMIPS Release 6 </span>
<span id="ta_214" class="t s3_214">Purpose: </span><span id="tb_214" class="t s6_214">Jump and Link Register Compact with Hazard Barrier </span>
<span id="tc_214" class="t s6_214">To execute a procedure call to an instruction address in a register and clear all execution and instruction hazards </span>
<span id="td_214" class="t s3_214">Description: </span><span id="te_214" class="t s4_214">GPR[rt] </span><span id="tf_214" class="t s7_214"> </span><span id="tg_214" class="t s4_214">return_addr, PC </span><span id="th_214" class="t s7_214"> </span><span id="ti_214" class="t s4_214">GPR[rs], clear execution and instruction hazards </span>
<span id="tj_214" class="t s6_214">Place the return address link in GPR </span><span id="tk_214" class="t s8_214">rt</span><span id="tl_214" class="t s6_214">. The return link is the address of the second instruction following the branch, </span>
<span id="tm_214" class="t s6_214">where execution continues after a procedure call. </span>
<span id="tn_214" class="t s8_214">For processors that do not implement the MIPS32 ISA: </span>
<span id="to_214" class="t s6_214">• </span><span id="tp_214" class="t s6_214">Jump to the effective target address in GPR </span><span id="tq_214" class="t s8_214">rs</span><span id="tr_214" class="t s6_214">. Bit 0 of GPR </span><span id="ts_214" class="t s8_214">rs </span><span id="tt_214" class="t s6_214">is interpreted as the target ISA Mode: if this bit </span>
<span id="tu_214" class="t s6_214">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tv_214" class="t s6_214">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tw_214" class="t s8_214">For processors that do implement the MIPS32 ISA: </span>
<span id="tx_214" class="t s6_214">• </span><span id="ty_214" class="t s6_214">Jump to the effective target address in GPR </span><span id="tz_214" class="t s8_214">rs</span><span id="t10_214" class="t s6_214">. Set the ISA Mode bit to the value in GPR </span><span id="t11_214" class="t s8_214">rs </span><span id="t12_214" class="t s6_214">bit 0. Set bit 0 of the </span>
<span id="t13_214" class="t s6_214">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="t14_214" class="t s6_214">Error exception will occur when the target instruction is fetched. </span>
<span id="t15_214" class="t s6_214">JALRC.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor </span>
<span id="t16_214" class="t s6_214">0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolv- </span>
<span id="t17_214" class="t s6_214">ing instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the </span>
<span id="t18_214" class="t s6_214">instruction fetch and decode of the instruction at the PC to which the JALRC.HB instruction jumps. An equivalent </span>
<span id="t19_214" class="t s6_214">barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 </span>
<span id="t1a_214" class="t s6_214">is enabled, whereas JALRC.HB is legal in all operating modes. </span>
<span id="t1b_214" class="t s6_214">This instruction clears both execution and instruction hazards. Refer to the </span><span id="t1c_214" class="t s9_214">EHB </span><span id="t1d_214" class="t s6_214">instruction description for the </span>
<span id="t1e_214" class="t s6_214">method of clearing execution hazards alone. </span>
<span id="t1f_214" class="t s6_214">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t1g_214" class="t sa_214">Restrictions: </span>
<span id="t1h_214" class="t s6_214">After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions </span>
<span id="t1i_214" class="t s6_214">has </span><span id="t1j_214" class="t s3_214">UNPREDICTABLE </span><span id="t1k_214" class="t s6_214">behavior until the instruction hazard has been cleared with JALRC.HB, JALRSC.HB, </span>
<span id="t1l_214" class="t s6_214">JR.HB, ERET, or DERET. Further, the operation is </span><span id="t1m_214" class="t s3_214">UNPREDICTABLE </span><span id="t1n_214" class="t s6_214">if the mapping of the current instruction </span>
<span id="t1o_214" class="t s6_214">stream is modified. </span>
<span id="t1p_214" class="t s8_214">Restrictions Related to Multiple Instruction Sets: </span><span id="t1q_214" class="t s6_214">This instruction can change the active instruction set, if more than </span>
<span id="t1r_214" class="t s6_214">one instruction set is implemented. </span>
<span id="t1s_214" class="t s6_214">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t1t_214" class="t s6_214">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t1u_214" class="t s6_214">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t1v_214" class="t s8_214">rs. </span>
<span id="t1w_214" class="t s6_214">For processors which implement MIPS and if the ISAMode bit of the target address is MIPS (bit 0 of GPR </span><span id="t1x_214" class="t s8_214">rs </span><span id="t1y_214" class="t s6_214">is 0) </span>
<span id="t1z_214" class="t s6_214">and address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an </span>
<span id="t20_214" class="t s6_214">instruction. </span>
<span id="t21_214" class="t s6_214">For processors that do not implement MIPS ISA, if the intended target ISAMode is MIPS (bit 0 of GPR </span><span id="t22_214" class="t s8_214">rs </span><span id="t23_214" class="t s6_214">is zero), an </span>
<span id="t24_214" class="t sb_214">31 </span><span id="t25_214" class="t sb_214">26 </span><span id="t26_214" class="t sb_214">25 </span><span id="t27_214" class="t sb_214">21 </span><span id="t28_214" class="t sb_214">20 </span><span id="t29_214" class="t sb_214">16 </span><span id="t2a_214" class="t sb_214">15 </span><span id="t2b_214" class="t sb_214">6 </span><span id="t2c_214" class="t sb_214">5 </span><span id="t2d_214" class="t sb_214">0 </span>
<span id="t2e_214" class="t sc_214">POOL32A </span>
<span id="t2f_214" class="t sc_214">000000 </span>
<span id="t2g_214" class="t sc_214">rt </span><span id="t2h_214" class="t sc_214">rs </span>
<span id="t2i_214" class="t sc_214">JALRC.HB </span>
<span id="t2j_214" class="t sc_214">0001111100 </span>
<span id="t2k_214" class="t sc_214">POOL32AXf </span>
<span id="t2l_214" class="t sc_214">111100 </span>
<span id="t2m_214" class="t sb_214">6 </span><span id="t2n_214" class="t sb_214">5 </span><span id="t2o_214" class="t sb_214">5 </span>
<span id="t2p_214" class="t sb_214">10 </span>
<span id="t2q_214" class="t sb_214">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
