From peskin@eng.utah.edu  Tue Mar  9 14:51:52 1999
Received: from arachne.eng.utah.edu (arachne.eng.utah.edu [155.99.222.1]) by yuan.elen.utah.edu with ESMTP (8.7.1/8.7.1) id OAA18662 for <atacs-bugs@ming.elen.utah.edu>; Tue, 9 Mar 1999 14:51:52 -0700 (MST)
Received: from cal.eng.utah.edu (cal.eng.utah.edu [155.99.222.12])
	by arachne.eng.utah.edu (8.9.1a/8.9.1) with ESMTP id OAA01898
	for <atacs-bugs@ming.elen.utah.edu>; Tue, 9 Mar 1999 14:51:54 -0700 (MST)
From: Eric Peskin <peskin@eng.utah.edu>
Received: (from peskin@localhost)
	by cal.eng.utah.edu (8.9.1a/8.9.1) id OAA20454
	for atacs-bugs@ming.elen.utah.edu; Tue, 9 Mar 1999 14:51:54 -0700 (MST)
Date: Tue, 9 Mar 1999 14:51:54 -0700 (MST)
Message-Id: <199903092151.OAA20454@cal.eng.utah.edu>
To: atacs-bugs@ming.elen.utah.edu
Subject: Order of inputs/outputs must be alphabetical in .g files to match init

SYSTEM: solaris (SunOS cal.eng.utah.edu 5.6 Generic_105181-05 sun4m sparc)
WHO:    peskin               
WHERE:  /a/home/cs/grad/peskin/tutorial/clean                 
WHEN:   Tue Mar  9 14:49:53 MST 1999                
WHAT:   /home/ee/prof/cmyers/ee547/bin/atacs -sg elatch               
OUTPUT:                       
ld.so.1: /home/ee/prof/cmyers/ee547/bin/atacs: warning: /usr/4lib/libX11.so.4.3: has older revision than expected 10
ATACS VERSION 4.1
Logging session in:  atacs.log
Compiling elatch.csp ... 
rm: elatch.er: No such file or directory
Storing process leftpart to leftpart.er
Storing process rightpart to rightpart.er
Storing process D to D.er
Storing process Lt to Lt.er
Storing process leftenv to leftenv.er
Storing process rightenv to rightenv.er
Storing process pre_process to pre_process.er
Storing process elatch to elatch.er
Storing process elatch to elatch.er
Loading timed event-rule structure from:  elatch.er
WARNING:  Duplicate rules ignored.
Initializing 3 cycles ... done
Checking liveness ... live
Checking connectivity ... strongly connected
Checking safety ... safe
Storing graph file used by SIS to:  elatch.g
                              
STATUS:  0       
              
FILE: ./elatch.csp:
/*****************************************************************************/
/* Furber's enhanced dynamic pipeline latch controller.                      */
/*****************************************************************************/
module elatch;

    delay	gatedelay	= < 20, 40; 20, 40 >;
    delay	wiredelay	= < 0,1;0,1>;
    
    input	Rin	= {false,<20,inf; 20,50>};
    input	Aout	= {false,<20,inf; 20,25>};
    input	D	= {false,<40,500; 0,100>};
    output	Ain	= {false,<0,1; 0,1>};
    output	Rout	= {false,wiredelay};
    output	E	= {false,gatedelay};
    output	A	= {false,gatedelay};
    output	Lt	= {false,gatedelay};

process leftpart;
    *[ [Rin+]; E+; Ain+; [Rin- & Lt+]; E-; Ain-; [A-] ]
endprocess

process rightpart;
    *[ [D+]; A+; Rout+; [Aout+ & D-]; A-; Rout-; [Aout- & Lt-] ]
endprocess

process D;
    *[ [E+]; D+; [E-]; D- ]
endprocess

process Lt;
    *[ [A+]; Lt+; [Aout-]; Lt- ]
endprocess

process leftenv;
    *[ Rin+; [Ain+]; Rin-; [Ain-] ]
endprocess

process rightenv;
    *[ [Rout+]; Aout+; [Rout-]; Aout- ]
endprocess
endmodule
              
              
FILE: ./elatch.er:
.e 17
.i 6
.r 40
.d 0
.c 0
.s 00000000
reset
# 
# INPUT EVENTS:
# 
D+/1 D-/1
Aout+/1 Aout-/1
Rin+/1 Rin-/1
# 
# OUTPUT EVENTS:
# 
Rout+/1 Rout-/1
A+/1 A-/1
Ain+/1 Ain-/1
E+/1 E-/1
Lt+/1 Lt-/1
# 
# DUMMY EVENTS:
# 
# 
# RULES:
# 
Aout+/1 Aout-/1 0 20 25
Rout-/1 Aout-/1 0 20 25
Rout+/1 Aout+/1 0 20 inf
reset Aout+/1 0 20 inf
Lt+/1 Lt-/1 0 20 40
Aout-/1 Lt-/1 0 20 40
A+/1 Lt+/1 0 20 40
reset Lt+/1 0 20 40
Rout+/1 A-/1 0 20 40
D-/1 A-/1 0 20 40
Aout+/1 A-/1 0 20 40
A+/1 Rout+/1 0 0 1
D+/1 A+/1 0 20 40
A-/1 Rout-/1 0 0 1
reset A+/1 0 20 40
Ain+/1 E-/1 0 20 40
Lt+/1 E-/1 0 20 40
Rin-/1 E-/1 0 20 40
E+/1 Ain+/1 0 0 1
Rin+/1 E+/1 0 20 40
E-/1 Ain-/1 0 0 1
reset E+/1 0 20 40
reset E+/1 0 20 40
reset D+/1 0 40 500
E+/1 D+/1 0 40 500
E-/1 D-/1 0 0 100
D+/1 D-/1 0 0 100
reset Rin+/1 0 20 inf
Rin+/1 Rin-/1 0 20 50
Ain+/1 Rin-/1 0 20 50
# 
# INITIAL RULES:
# 
Aout-/1 Aout+/1 1 20 inf
Lt-/1 Lt+/1 1 20 40
Rout-/1 A+/1 1 20 40
Lt-/1 A+/1 1 20 40
Aout-/1 A+/1 1 20 40
Ain-/1 E+/1 1 20 40
A-/1 E+/1 1 20 40
D-/1 D+/1 1 40 500
Ain-/1 Rin+/1 1 20 inf
Rin-/1 Rin+/1 1 20 inf
# 
# MERGERS:
# 
# 
# CONFLICTS:
# 
# 
# LOOPING CONFLICTS:
# 
              
              
FILE: ./elatch.g:
.name elatch
.inputs D Aout Rin 
.outputs Rout A Ain E Lt 
.graph
D+/1 D-/1
D+/1 A+/1
D-/1 D+/1
D-/1 A-/1
Aout+/1 Aout-/1
Aout+/1 A-/1
Aout-/1 Aout+/1
Aout-/1 A+/1
Aout-/1 Lt-/1
Rin+/1 Rin-/1
Rin+/1 E+/1
Rin-/1 Rin+/1
Rin-/1 E-/1
Rout+/1 Aout+/1
Rout+/1 A-/1
Rout-/1 Aout-/1
Rout-/1 A+/1
A+/1 Rout+/1
A+/1 Lt+/1
A-/1 Rout-/1
A-/1 E+/1
Ain+/1 Rin-/1
Ain+/1 E-/1
Ain-/1 Rin+/1
Ain-/1 E+/1
E+/1 D+/1
E+/1 Ain+/1
E-/1 D-/1
E-/1 Ain-/1
Lt+/1 E-/1
Lt+/1 Lt-/1
Lt-/1 A+/1
Lt-/1 Lt+/1
.marking {<D-/1,D+/1><Aout-/1,Aout+/1><Aout-/1,A+/1><Rin-/1,Rin+/1><Rout-/1,A+/1><A-/1,E+/1><Ain-/1,Rin+/1><Ain-/1,E+/1><Lt-/1,A+/1><Lt-/1,Lt+/1>}
.end
              
