vendor_name = ModelSim
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SUB.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLT.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_OR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_NOR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_LUI.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_AND.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_ADD.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROM.mif
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/signextend.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/pc.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/orgate.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/max32.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Lab.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/and.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_v2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Waveform_test_sign_extend.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_testV2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/PC_test.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_up14.tdf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_imv3.tdf
design_name = mips_processor
instance = comp, \PC_out[0]~output\, PC_out[0]~output, mips_processor, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, mips_processor, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, mips_processor, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, mips_processor, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, mips_processor, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, mips_processor, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, mips_processor, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, mips_processor, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, mips_processor, 1
instance = comp, \PC_out[9]~output\, PC_out[9]~output, mips_processor, 1
instance = comp, \PC_out[10]~output\, PC_out[10]~output, mips_processor, 1
instance = comp, \PC_out[11]~output\, PC_out[11]~output, mips_processor, 1
instance = comp, \PC_out[12]~output\, PC_out[12]~output, mips_processor, 1
instance = comp, \PC_out[13]~output\, PC_out[13]~output, mips_processor, 1
instance = comp, \PC_out[14]~output\, PC_out[14]~output, mips_processor, 1
instance = comp, \PC_out[15]~output\, PC_out[15]~output, mips_processor, 1
instance = comp, \PC_out[16]~output\, PC_out[16]~output, mips_processor, 1
instance = comp, \PC_out[17]~output\, PC_out[17]~output, mips_processor, 1
instance = comp, \PC_out[18]~output\, PC_out[18]~output, mips_processor, 1
instance = comp, \PC_out[19]~output\, PC_out[19]~output, mips_processor, 1
instance = comp, \PC_out[20]~output\, PC_out[20]~output, mips_processor, 1
instance = comp, \PC_out[21]~output\, PC_out[21]~output, mips_processor, 1
instance = comp, \PC_out[22]~output\, PC_out[22]~output, mips_processor, 1
instance = comp, \PC_out[23]~output\, PC_out[23]~output, mips_processor, 1
instance = comp, \PC_out[24]~output\, PC_out[24]~output, mips_processor, 1
instance = comp, \PC_out[25]~output\, PC_out[25]~output, mips_processor, 1
instance = comp, \PC_out[26]~output\, PC_out[26]~output, mips_processor, 1
instance = comp, \PC_out[27]~output\, PC_out[27]~output, mips_processor, 1
instance = comp, \PC_out[28]~output\, PC_out[28]~output, mips_processor, 1
instance = comp, \PC_out[29]~output\, PC_out[29]~output, mips_processor, 1
instance = comp, \PC_out[30]~output\, PC_out[30]~output, mips_processor, 1
instance = comp, \PC_out[31]~output\, PC_out[31]~output, mips_processor, 1
instance = comp, \Instruction_out[0]~output\, Instruction_out[0]~output, mips_processor, 1
instance = comp, \Instruction_out[1]~output\, Instruction_out[1]~output, mips_processor, 1
instance = comp, \Instruction_out[2]~output\, Instruction_out[2]~output, mips_processor, 1
instance = comp, \Instruction_out[3]~output\, Instruction_out[3]~output, mips_processor, 1
instance = comp, \Instruction_out[4]~output\, Instruction_out[4]~output, mips_processor, 1
instance = comp, \Instruction_out[5]~output\, Instruction_out[5]~output, mips_processor, 1
instance = comp, \Instruction_out[6]~output\, Instruction_out[6]~output, mips_processor, 1
instance = comp, \Instruction_out[7]~output\, Instruction_out[7]~output, mips_processor, 1
instance = comp, \Instruction_out[8]~output\, Instruction_out[8]~output, mips_processor, 1
instance = comp, \Instruction_out[9]~output\, Instruction_out[9]~output, mips_processor, 1
instance = comp, \Instruction_out[10]~output\, Instruction_out[10]~output, mips_processor, 1
instance = comp, \Instruction_out[11]~output\, Instruction_out[11]~output, mips_processor, 1
instance = comp, \Instruction_out[12]~output\, Instruction_out[12]~output, mips_processor, 1
instance = comp, \Instruction_out[13]~output\, Instruction_out[13]~output, mips_processor, 1
instance = comp, \Instruction_out[14]~output\, Instruction_out[14]~output, mips_processor, 1
instance = comp, \Instruction_out[15]~output\, Instruction_out[15]~output, mips_processor, 1
instance = comp, \Instruction_out[16]~output\, Instruction_out[16]~output, mips_processor, 1
instance = comp, \Instruction_out[17]~output\, Instruction_out[17]~output, mips_processor, 1
instance = comp, \Instruction_out[18]~output\, Instruction_out[18]~output, mips_processor, 1
instance = comp, \Instruction_out[19]~output\, Instruction_out[19]~output, mips_processor, 1
instance = comp, \Instruction_out[20]~output\, Instruction_out[20]~output, mips_processor, 1
instance = comp, \Instruction_out[21]~output\, Instruction_out[21]~output, mips_processor, 1
instance = comp, \Instruction_out[22]~output\, Instruction_out[22]~output, mips_processor, 1
instance = comp, \Instruction_out[23]~output\, Instruction_out[23]~output, mips_processor, 1
instance = comp, \Instruction_out[24]~output\, Instruction_out[24]~output, mips_processor, 1
instance = comp, \Instruction_out[25]~output\, Instruction_out[25]~output, mips_processor, 1
instance = comp, \Instruction_out[26]~output\, Instruction_out[26]~output, mips_processor, 1
instance = comp, \Instruction_out[27]~output\, Instruction_out[27]~output, mips_processor, 1
instance = comp, \Instruction_out[28]~output\, Instruction_out[28]~output, mips_processor, 1
instance = comp, \Instruction_out[29]~output\, Instruction_out[29]~output, mips_processor, 1
instance = comp, \Instruction_out[30]~output\, Instruction_out[30]~output, mips_processor, 1
instance = comp, \Instruction_out[31]~output\, Instruction_out[31]~output, mips_processor, 1
instance = comp, \Read_reg1_out[0]~output\, Read_reg1_out[0]~output, mips_processor, 1
instance = comp, \Read_reg1_out[1]~output\, Read_reg1_out[1]~output, mips_processor, 1
instance = comp, \Read_reg1_out[2]~output\, Read_reg1_out[2]~output, mips_processor, 1
instance = comp, \Read_reg1_out[3]~output\, Read_reg1_out[3]~output, mips_processor, 1
instance = comp, \Read_reg1_out[4]~output\, Read_reg1_out[4]~output, mips_processor, 1
instance = comp, \Read_reg2_out[0]~output\, Read_reg2_out[0]~output, mips_processor, 1
instance = comp, \Read_reg2_out[1]~output\, Read_reg2_out[1]~output, mips_processor, 1
instance = comp, \Read_reg2_out[2]~output\, Read_reg2_out[2]~output, mips_processor, 1
instance = comp, \Read_reg2_out[3]~output\, Read_reg2_out[3]~output, mips_processor, 1
instance = comp, \Read_reg2_out[4]~output\, Read_reg2_out[4]~output, mips_processor, 1
instance = comp, \Write_reg_out[0]~output\, Write_reg_out[0]~output, mips_processor, 1
instance = comp, \Write_reg_out[1]~output\, Write_reg_out[1]~output, mips_processor, 1
instance = comp, \Write_reg_out[2]~output\, Write_reg_out[2]~output, mips_processor, 1
instance = comp, \Write_reg_out[3]~output\, Write_reg_out[3]~output, mips_processor, 1
instance = comp, \Write_reg_out[4]~output\, Write_reg_out[4]~output, mips_processor, 1
instance = comp, \Read_data1_out[0]~output\, Read_data1_out[0]~output, mips_processor, 1
instance = comp, \Read_data1_out[1]~output\, Read_data1_out[1]~output, mips_processor, 1
instance = comp, \Read_data1_out[2]~output\, Read_data1_out[2]~output, mips_processor, 1
instance = comp, \Read_data1_out[3]~output\, Read_data1_out[3]~output, mips_processor, 1
instance = comp, \Read_data1_out[4]~output\, Read_data1_out[4]~output, mips_processor, 1
instance = comp, \Read_data1_out[5]~output\, Read_data1_out[5]~output, mips_processor, 1
instance = comp, \Read_data1_out[6]~output\, Read_data1_out[6]~output, mips_processor, 1
instance = comp, \Read_data1_out[7]~output\, Read_data1_out[7]~output, mips_processor, 1
instance = comp, \Read_data1_out[8]~output\, Read_data1_out[8]~output, mips_processor, 1
instance = comp, \Read_data1_out[9]~output\, Read_data1_out[9]~output, mips_processor, 1
instance = comp, \Read_data1_out[10]~output\, Read_data1_out[10]~output, mips_processor, 1
instance = comp, \Read_data1_out[11]~output\, Read_data1_out[11]~output, mips_processor, 1
instance = comp, \Read_data1_out[12]~output\, Read_data1_out[12]~output, mips_processor, 1
instance = comp, \Read_data1_out[13]~output\, Read_data1_out[13]~output, mips_processor, 1
instance = comp, \Read_data1_out[14]~output\, Read_data1_out[14]~output, mips_processor, 1
instance = comp, \Read_data1_out[15]~output\, Read_data1_out[15]~output, mips_processor, 1
instance = comp, \Read_data1_out[16]~output\, Read_data1_out[16]~output, mips_processor, 1
instance = comp, \Read_data1_out[17]~output\, Read_data1_out[17]~output, mips_processor, 1
instance = comp, \Read_data1_out[18]~output\, Read_data1_out[18]~output, mips_processor, 1
instance = comp, \Read_data1_out[19]~output\, Read_data1_out[19]~output, mips_processor, 1
instance = comp, \Read_data1_out[20]~output\, Read_data1_out[20]~output, mips_processor, 1
instance = comp, \Read_data1_out[21]~output\, Read_data1_out[21]~output, mips_processor, 1
instance = comp, \Read_data1_out[22]~output\, Read_data1_out[22]~output, mips_processor, 1
instance = comp, \Read_data1_out[23]~output\, Read_data1_out[23]~output, mips_processor, 1
instance = comp, \Read_data1_out[24]~output\, Read_data1_out[24]~output, mips_processor, 1
instance = comp, \Read_data1_out[25]~output\, Read_data1_out[25]~output, mips_processor, 1
instance = comp, \Read_data1_out[26]~output\, Read_data1_out[26]~output, mips_processor, 1
instance = comp, \Read_data1_out[27]~output\, Read_data1_out[27]~output, mips_processor, 1
instance = comp, \Read_data1_out[28]~output\, Read_data1_out[28]~output, mips_processor, 1
instance = comp, \Read_data1_out[29]~output\, Read_data1_out[29]~output, mips_processor, 1
instance = comp, \Read_data1_out[30]~output\, Read_data1_out[30]~output, mips_processor, 1
instance = comp, \Read_data1_out[31]~output\, Read_data1_out[31]~output, mips_processor, 1
instance = comp, \Read_data2_out[0]~output\, Read_data2_out[0]~output, mips_processor, 1
instance = comp, \Read_data2_out[1]~output\, Read_data2_out[1]~output, mips_processor, 1
instance = comp, \Read_data2_out[2]~output\, Read_data2_out[2]~output, mips_processor, 1
instance = comp, \Read_data2_out[3]~output\, Read_data2_out[3]~output, mips_processor, 1
instance = comp, \Read_data2_out[4]~output\, Read_data2_out[4]~output, mips_processor, 1
instance = comp, \Read_data2_out[5]~output\, Read_data2_out[5]~output, mips_processor, 1
instance = comp, \Read_data2_out[6]~output\, Read_data2_out[6]~output, mips_processor, 1
instance = comp, \Read_data2_out[7]~output\, Read_data2_out[7]~output, mips_processor, 1
instance = comp, \Read_data2_out[8]~output\, Read_data2_out[8]~output, mips_processor, 1
instance = comp, \Read_data2_out[9]~output\, Read_data2_out[9]~output, mips_processor, 1
instance = comp, \Read_data2_out[10]~output\, Read_data2_out[10]~output, mips_processor, 1
instance = comp, \Read_data2_out[11]~output\, Read_data2_out[11]~output, mips_processor, 1
instance = comp, \Read_data2_out[12]~output\, Read_data2_out[12]~output, mips_processor, 1
instance = comp, \Read_data2_out[13]~output\, Read_data2_out[13]~output, mips_processor, 1
instance = comp, \Read_data2_out[14]~output\, Read_data2_out[14]~output, mips_processor, 1
instance = comp, \Read_data2_out[15]~output\, Read_data2_out[15]~output, mips_processor, 1
instance = comp, \Read_data2_out[16]~output\, Read_data2_out[16]~output, mips_processor, 1
instance = comp, \Read_data2_out[17]~output\, Read_data2_out[17]~output, mips_processor, 1
instance = comp, \Read_data2_out[18]~output\, Read_data2_out[18]~output, mips_processor, 1
instance = comp, \Read_data2_out[19]~output\, Read_data2_out[19]~output, mips_processor, 1
instance = comp, \Read_data2_out[20]~output\, Read_data2_out[20]~output, mips_processor, 1
instance = comp, \Read_data2_out[21]~output\, Read_data2_out[21]~output, mips_processor, 1
instance = comp, \Read_data2_out[22]~output\, Read_data2_out[22]~output, mips_processor, 1
instance = comp, \Read_data2_out[23]~output\, Read_data2_out[23]~output, mips_processor, 1
instance = comp, \Read_data2_out[24]~output\, Read_data2_out[24]~output, mips_processor, 1
instance = comp, \Read_data2_out[25]~output\, Read_data2_out[25]~output, mips_processor, 1
instance = comp, \Read_data2_out[26]~output\, Read_data2_out[26]~output, mips_processor, 1
instance = comp, \Read_data2_out[27]~output\, Read_data2_out[27]~output, mips_processor, 1
instance = comp, \Read_data2_out[28]~output\, Read_data2_out[28]~output, mips_processor, 1
instance = comp, \Read_data2_out[29]~output\, Read_data2_out[29]~output, mips_processor, 1
instance = comp, \Read_data2_out[30]~output\, Read_data2_out[30]~output, mips_processor, 1
instance = comp, \Read_data2_out[31]~output\, Read_data2_out[31]~output, mips_processor, 1
instance = comp, \Write_data_out[0]~output\, Write_data_out[0]~output, mips_processor, 1
instance = comp, \Write_data_out[1]~output\, Write_data_out[1]~output, mips_processor, 1
instance = comp, \Write_data_out[2]~output\, Write_data_out[2]~output, mips_processor, 1
instance = comp, \Write_data_out[3]~output\, Write_data_out[3]~output, mips_processor, 1
instance = comp, \Write_data_out[4]~output\, Write_data_out[4]~output, mips_processor, 1
instance = comp, \Write_data_out[5]~output\, Write_data_out[5]~output, mips_processor, 1
instance = comp, \Write_data_out[6]~output\, Write_data_out[6]~output, mips_processor, 1
instance = comp, \Write_data_out[7]~output\, Write_data_out[7]~output, mips_processor, 1
instance = comp, \Write_data_out[8]~output\, Write_data_out[8]~output, mips_processor, 1
instance = comp, \Write_data_out[9]~output\, Write_data_out[9]~output, mips_processor, 1
instance = comp, \Write_data_out[10]~output\, Write_data_out[10]~output, mips_processor, 1
instance = comp, \Write_data_out[11]~output\, Write_data_out[11]~output, mips_processor, 1
instance = comp, \Write_data_out[12]~output\, Write_data_out[12]~output, mips_processor, 1
instance = comp, \Write_data_out[13]~output\, Write_data_out[13]~output, mips_processor, 1
instance = comp, \Write_data_out[14]~output\, Write_data_out[14]~output, mips_processor, 1
instance = comp, \Write_data_out[15]~output\, Write_data_out[15]~output, mips_processor, 1
instance = comp, \Write_data_out[16]~output\, Write_data_out[16]~output, mips_processor, 1
instance = comp, \Write_data_out[17]~output\, Write_data_out[17]~output, mips_processor, 1
instance = comp, \Write_data_out[18]~output\, Write_data_out[18]~output, mips_processor, 1
instance = comp, \Write_data_out[19]~output\, Write_data_out[19]~output, mips_processor, 1
instance = comp, \Write_data_out[20]~output\, Write_data_out[20]~output, mips_processor, 1
instance = comp, \Write_data_out[21]~output\, Write_data_out[21]~output, mips_processor, 1
instance = comp, \Write_data_out[22]~output\, Write_data_out[22]~output, mips_processor, 1
instance = comp, \Write_data_out[23]~output\, Write_data_out[23]~output, mips_processor, 1
instance = comp, \Write_data_out[24]~output\, Write_data_out[24]~output, mips_processor, 1
instance = comp, \Write_data_out[25]~output\, Write_data_out[25]~output, mips_processor, 1
instance = comp, \Write_data_out[26]~output\, Write_data_out[26]~output, mips_processor, 1
instance = comp, \Write_data_out[27]~output\, Write_data_out[27]~output, mips_processor, 1
instance = comp, \Write_data_out[28]~output\, Write_data_out[28]~output, mips_processor, 1
instance = comp, \Write_data_out[29]~output\, Write_data_out[29]~output, mips_processor, 1
instance = comp, \Write_data_out[30]~output\, Write_data_out[30]~output, mips_processor, 1
instance = comp, \Write_data_out[31]~output\, Write_data_out[31]~output, mips_processor, 1
instance = comp, \slow_clock~input\, slow_clock~input, mips_processor, 1
instance = comp, \pc_mips|pc_output[22]~feeder\, pc_mips|pc_output[22]~feeder, mips_processor, 1
instance = comp, \reset~input\, reset~input, mips_processor, 1
instance = comp, \pc_mips|pc_output[22]\, pc_mips|pc_output[22], mips_processor, 1
instance = comp, \fast_clock~input\, fast_clock~input, mips_processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_processor, 1
