{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510599982091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510599982092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 17:06:21 2017 " "Processing started: Mon Nov 13 17:06:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510599982092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510599982092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Somador4Bits -c Somador4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Somador4Bits -c Somador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510599982092 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510599983041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.v 6 6 " "Found 6 design units, including 6 entities, in source file projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 meio_somador2 " "Found entity 1: meio_somador2" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""} { "Info" "ISGN_ENTITY_NAME" "2 meio_somador3 " "Found entity 2: meio_somador3" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""} { "Info" "ISGN_ENTITY_NAME" "3 somador_4_bits " "Found entity 3: somador_4_bits" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""} { "Info" "ISGN_ENTITY_NAME" "4 separa " "Found entity 4: separa" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""} { "Info" "ISGN_ENTITY_NAME" "5 decodificacao " "Found entity 5: decodificacao" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""} { "Info" "ISGN_ENTITY_NAME" "6 projeto " "Found entity 6: projeto" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510599983147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510599983224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z5 projeto.v(65) " "Verilog HDL or VHDL warning at projeto.v(65): object \"z5\" assigned a value but never read" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510599983364 "|projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z6 projeto.v(65) " "Verilog HDL or VHDL warning at projeto.v(65): object \"z6\" assigned a value but never read" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510599983364 "|projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z7 projeto.v(65) " "Verilog HDL or VHDL warning at projeto.v(65): object \"z7\" assigned a value but never read" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510599983364 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_4_bits somador_4_bits:soma " "Elaborating entity \"somador_4_bits\" for hierarchy \"somador_4_bits:soma\"" {  } { { "projeto.v" "soma" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510599983591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meio_somador2 somador_4_bits:soma\|meio_somador2:s1 " "Elaborating entity \"meio_somador2\" for hierarchy \"somador_4_bits:soma\|meio_somador2:s1\"" {  } { { "projeto.v" "s1" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510599983621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meio_somador3 somador_4_bits:soma\|meio_somador3:s2 " "Elaborating entity \"meio_somador3\" for hierarchy \"somador_4_bits:soma\|meio_somador3:s2\"" {  } { { "projeto.v" "s2" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510599983692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separa separa:s " "Elaborating entity \"separa\" for hierarchy \"separa:s\"" {  } { { "projeto.v" "s" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510599983752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificacao decodificacao:dec1 " "Elaborating entity \"decodificacao\" for hierarchy \"decodificacao:dec1\"" {  } { { "projeto.v" "dec1" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510599983783 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510599985262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510599985392 "|projeto|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510599985392 "|projeto|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "projeto.v" "" { Text "C:/altera/13.0sp1/aula7/Verilog/projeto.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510599985392 "|projeto|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510599985392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510599986480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510599986480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510599986637 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510599986637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510599986637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510599986637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510599986719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 17:06:26 2017 " "Processing ended: Mon Nov 13 17:06:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510599986719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510599986719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510599986719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510599986719 ""}
