#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 23 21:09:29 2023
# Process ID: 3632
# Current directory: C:/Users/Administrator/Desktop/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4660 C:\Users\Administrator\Desktop\project_2\project_1.xpr
# Log file: C:/Users/Administrator/Desktop/project_2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/project_2/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/project_2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Desktop/prgmip32.coe', nor could it be found using path 'C:/Users/Administrator/Desktop/prgmip32.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/dmem32_6.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/dmem32_6.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/dmem32.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/dmem32.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/prgmip32.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/prgmip32.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Desktop/dmem32.coe', nor could it be found using path 'C:/Users/Administrator/Desktop/dmem32.coe'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3/xgui', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/Downloads/SEU_CSE_507_user_uart_bmpg_1.3/xgui'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Downloads/prgrom_1', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/Downloads/prgrom_1'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/SEU_CSE_507_user_uart_bmpg_1.3'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Desktop/uart/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/uart/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3/xgui'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Downloads/prgrom_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Desktop/uart/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* IP definition 'uart_bmpg (1.3)' for IP 'uart_bmpg_0' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../prgmip32.coe'
set_property generate_synth_checkpoint false [get_files  C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci]
generate_target all [get_files  C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci] -directory C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../dmem32.coe'
delete_ip_run [get_files -of_objects [get_fileset RAM] C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci]
generate_target all [get_files  C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32_6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:118]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port upg_adr_i [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:23]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.segment
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.pre_if
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.gen_regs
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.pc_gen
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_coe
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_coe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_coe_behav -key {Behavioral:sim_1:Functional:sim_coe} -tclbatch {sim_coe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_coe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.dmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_coe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1084.297 ; gain = 3.227
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 23 21:13:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/../../../Desktop/dmem32.coe] -no_script -reset -force -quiet
remove_files  C:/../../../Desktop/dmem32.coe
remove_files  C:/../../../Desktop/dmem32.coe
WARNING: [Vivado 12-818] No files matched 'C:/../../../Desktop/dmem32.coe'
export_ip_user_files -of_objects  [get_files C:/../../../Desktop/prgmip32.coe] -no_script -reset -force -quiet
remove_files  C:/../../../Desktop/prgmip32.coe
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/dmem32_6.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/dmem32_6.coe
export_ip_user_files -of_objects  [get_files C:/Users/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe] -no_script -reset -force -quiet
remove_files  C:/Users/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe
export_ip_user_files -of_objects  [get_files {{C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/dmem32.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/dmem32.coe}}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/Desktop/dmem32.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/Desktop/dmem32.coe
remove_files  C:/../../../Desktop/dmem32.coe
WARNING: [Vivado 12-818] No files matched 'C:/../../../Desktop/dmem32.coe'
export_ip_user_files -of_objects  [get_files {{C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/prgmip32.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Documents/WeChat Files/wxid_yju11qea96x822/FileStorage/File/2023-05/prgmip32.coe}}
remove_files  C:/Users/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe
WARNING: [Vivado 12-818] No files matched 'C:/Users/AppData/Roaming/Xilinx/Vivado/Desktop/prgmip32.coe'
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/Desktop/prgmip32.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/Desktop/prgmip32.coe
remove_files  C:/../../../Desktop/prgmip32.coe
WARNING: [Vivado 12-818] No files matched 'C:/../../../Desktop/prgmip32.coe'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 23 21:15:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk2 on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:29]
ERROR: [VRFC 10-426] cannot find port clk1 on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:28]
ERROR: [VRFC 10-426] cannot find port instr on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:27]
ERROR: [VRFC 10-426] cannot find port addr on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:26]
ERROR: [VRFC 10-2063] Module <BUFG> not found while processing module instance <U1> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:35]
ERROR: [VRFC 10-2063] Module <cpuclk> not found while processing module instance <clk> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:49]
ERROR: [VRFC 10-2063] Module <segment> not found while processing module instance <seg> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:64]
ERROR: [VRFC 10-2063] Module <uart_bmpg_0> not found while processing module instance <uart> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:72]
ERROR: [VRFC 10-2063] Module <cpu> not found while processing module instance <u_cpu> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:91]
ERROR: [VRFC 10-2063] Module <prgrom> not found while processing module instance <instmem> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:118]
ERROR: [VRFC 10-2063] Module <dmemory32> not found while processing module instance <dmem> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property  ip_repo_paths  {c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3 c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3/xgui c:/Users/Administrator/Downloads/prgrom_1 c:/Users/Administrator/SEU_CSE_507_user_uart_bmpg_1.3 c:/Users/Administrator/Desktop/uart/SEU_CSE_507_user_uart_bmpg_1.3 {C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3/xgui'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Downloads/prgrom_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Desktop/uart/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3'.
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_1 -dir c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_1'...
generate_target all [get_files  c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_1'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uart_bmpg_1, cache-ID = 3a45988767aefd45; cache size = 10.422 MB.
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci'
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci] -directory C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -reset -force -quiet
remove_files  -fileset uart_bmpg_0 C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' from fileset 'uart_bmpg_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -directory C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/project_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/project_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk2 on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:29]
ERROR: [VRFC 10-426] cannot find port clk1 on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:28]
ERROR: [VRFC 10-426] cannot find port instr on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:27]
ERROR: [VRFC 10-426] cannot find port addr on this module [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v:26]
ERROR: [VRFC 10-2063] Module <BUFG> not found while processing module instance <U1> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:35]
ERROR: [VRFC 10-2063] Module <cpuclk> not found while processing module instance <clk> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:49]
ERROR: [VRFC 10-2063] Module <segment> not found while processing module instance <seg> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:64]
ERROR: [VRFC 10-2063] Module <uart_bmpg_0> not found while processing module instance <uart> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:72]
ERROR: [VRFC 10-2063] Module <cpu> not found while processing module instance <u_cpu> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:91]
ERROR: [VRFC 10-2063] Module <prgrom> not found while processing module instance <instmem> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:118]
ERROR: [VRFC 10-2063] Module <dmemory32> not found while processing module instance <dmem> [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:118]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port upg_adr_i [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:23]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.segment
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.pre_if
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.gen_regs
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.pc_gen
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_coe
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_coe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_coe_behav -key {Behavioral:sim_1:Functional:sim_coe} -tclbatch {sim_coe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_coe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.dmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_coe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.109 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 23 21:22:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -jobs 8
[Tue May 23 21:26:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 23 21:27:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/project_2/project_1.srcs/constrs_1/imports/constratints/cpuclk.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Administrator/Desktop/project_2/project_1.srcs/constrs_1/imports/constratints/cpuclk.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:118]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port upg_adr_i [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 14 for port addra [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:23]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_coe_behav -key {Behavioral:sim_1:Functional:sim_coe} -tclbatch {sim_coe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_coe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_coe.u_top.dmem.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_coe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.652 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 23 21:31:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/project_2/project_1.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port upg_adr_i [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index 15 into ram_adr_i is out of bounds [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.segment
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.pre_if
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.gen_regs
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.pc_gen
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_coe
Compiling module xil_defaultlib.glbl
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
Built simulation snapshot sim_coe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.652 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_coe' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_coe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_2/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 794da0e0ab5a40eab35e0f32aa9c6c4d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_coe_behav xil_defaultlib.sim_coe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port upg_adr_i [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index 15 into ram_adr_i is out of bounds [C:/Users/Administrator/Desktop/project_2/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.segment
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.pre_if
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.gen_regs
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.pc_gen
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_coe
Compiling module xil_defaultlib.glbl
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
Built simulation snapshot sim_coe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/project_2/project_1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 23 21:35:55 2023...
