#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e68bf50d70 .scope module, "mips_tb" "mips_tb" 2 3;
 .timescale -9 -12;
v000001e68bfd1d20_0 .var "clk", 0 0;
v000001e68bfd2400_0 .var "reset", 0 0;
S_000001e68bf50f00 .scope module, "uut" "MIPS_Datapath" 2 8, 3 16 0, S_000001e68bf50d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001e68bfce1c0_0 .net "ALUOp", 1 0, v000001e68bfcca70_0;  1 drivers
v000001e68bfce8a0_0 .net "ALUSrc", 0 0, v000001e68bfcc890_0;  1 drivers
v000001e68bfce940_0 .net "ALU_Ctrl", 3 0, v000001e68bfccd90_0;  1 drivers
v000001e68bfced00_0 .net "ALU_result", 31 0, v000001e68bf69be0_0;  1 drivers
v000001e68bfcea80_0 .net "ALU_srcB", 31 0, L_000001e68bfd1320;  1 drivers
v000001e68bfcf3e0_0 .net "Branch", 0 0, v000001e68bfcd6f0_0;  1 drivers
v000001e68bfcf020_0 .net "MemRead", 0 0, v000001e68bfcd510_0;  1 drivers
v000001e68bfceb20_0 .net "MemWrite", 0 0, v000001e68bfcc430_0;  1 drivers
v000001e68bfcebc0_0 .net "MemtoReg", 0 0, v000001e68bfcd150_0;  1 drivers
v000001e68bfcee40_0 .net "RegDst", 0 0, v000001e68bfcd970_0;  1 drivers
v000001e68bfcf520_0 .net "RegWrite", 0 0, v000001e68bfcce30_0;  1 drivers
v000001e68bfceee0_0 .net "branch_address", 31 0, L_000001e68bfd2040;  1 drivers
v000001e68bfcf0c0_0 .net "clk", 0 0, v000001e68bfd1d20_0;  1 drivers
v000001e68bfcf2a0_0 .net "funct", 5 0, L_000001e68bfd2b80;  1 drivers
v000001e68bfcf8e0_0 .net "immediate", 15 0, L_000001e68bfd2cc0;  1 drivers
v000001e68bfcf980_0 .net "instruction", 31 0, L_000001e68bf5b130;  1 drivers
v000001e68bfcfa20_0 .net "mem_to_reg_mux_out", 31 0, L_000001e68bfd1f00;  1 drivers
v000001e68bfd1780_0 .net "opcode", 5 0, L_000001e68bfd27c0;  1 drivers
v000001e68bfd2360_0 .net "pc_current", 31 0, v000001e68bfcf340_0;  1 drivers
v000001e68bfd2680_0 .net "pc_next", 31 0, L_000001e68bfd1460;  1 drivers
v000001e68bfd2ae0_0 .net "pc_plus_4", 31 0, L_000001e68bfd11e0;  1 drivers
v000001e68bfd2220_0 .net "rd", 4 0, L_000001e68bfd1a00;  1 drivers
v000001e68bfd1280_0 .net "read_data1", 31 0, L_000001e68bf5ae20;  1 drivers
v000001e68bfd1500_0 .net "read_data2", 31 0, L_000001e68bf5ae90;  1 drivers
v000001e68bfd1960_0 .net "reset", 0 0, v000001e68bfd2400_0;  1 drivers
v000001e68bfd2720_0 .net "rs", 4 0, L_000001e68bfd1140;  1 drivers
v000001e68bfd2ea0_0 .net "rt", 4 0, L_000001e68bfd15a0;  1 drivers
v000001e68bfd2180_0 .net "shifted_immediate", 31 0, L_000001e68bfd25e0;  1 drivers
v000001e68bfd22c0_0 .net "sign_extended", 31 0, L_000001e68bfd16e0;  1 drivers
v000001e68bfd1c80_0 .net "write_data", 31 0, L_000001e68bfd20e0;  1 drivers
v000001e68bfd2e00_0 .net "write_reg", 4 0, L_000001e68bfd1640;  1 drivers
v000001e68bfd1aa0_0 .net "zero", 0 0, L_000001e68bfd1dc0;  1 drivers
L_000001e68bfd27c0 .part L_000001e68bf5b130, 26, 6;
L_000001e68bfd1140 .part L_000001e68bf5b130, 21, 5;
L_000001e68bfd15a0 .part L_000001e68bf5b130, 16, 5;
L_000001e68bfd1a00 .part L_000001e68bf5b130, 11, 5;
L_000001e68bfd2b80 .part L_000001e68bf5b130, 0, 6;
L_000001e68bfd2cc0 .part L_000001e68bf5b130, 0, 16;
S_000001e68bf53400 .scope module, "alu" "ALU" 3 89, 4 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001e68bff01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e68bf69aa0_0 .net/2u *"_ivl_0", 31 0, L_000001e68bff01a8;  1 drivers
v000001e68bf69320_0 .net "aluControl", 3 0, v000001e68bfccd90_0;  alias, 1 drivers
v000001e68bf690a0_0 .net "input1", 31 0, L_000001e68bf5ae20;  alias, 1 drivers
v000001e68bf693c0_0 .net "input2", 31 0, L_000001e68bfd1320;  alias, 1 drivers
v000001e68bf69be0_0 .var "result", 31 0;
v000001e68bf69e60_0 .net "zero", 0 0, L_000001e68bfd1dc0;  alias, 1 drivers
E_000001e68bf6bee0 .event anyedge, v000001e68bf69320_0, v000001e68bf690a0_0, v000001e68bf693c0_0;
L_000001e68bfd1dc0 .cmp/eq 32, v000001e68bf69be0_0, L_000001e68bff01a8;
S_000001e68bf53590 .scope module, "alu_control" "ALUControl" 3 87, 5 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl";
v000001e68bfcc750_0 .net "ALUOp", 1 0, v000001e68bfcca70_0;  alias, 1 drivers
v000001e68bfccd90_0 .var "ALU_Ctrl", 3 0;
v000001e68bfcc9d0_0 .net "funct", 5 0, L_000001e68bfd2b80;  alias, 1 drivers
E_000001e68bf6b660 .event anyedge, v000001e68bfcc750_0, v000001e68bfcc9d0_0;
S_000001e68bf53930 .scope module, "alu_src_mux" "MUX2to1" 3 85, 6 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001e68bfcdf10_0 .net "in0", 31 0, L_000001e68bf5ae90;  alias, 1 drivers
v000001e68bfcc2f0_0 .net "in1", 31 0, L_000001e68bfd16e0;  alias, 1 drivers
v000001e68bfcccf0_0 .net "out", 31 0, L_000001e68bfd1320;  alias, 1 drivers
v000001e68bfcd5b0_0 .net "sel", 0 0, v000001e68bfcc890_0;  alias, 1 drivers
L_000001e68bfd1320 .functor MUXZ 32, L_000001e68bf5ae90, L_000001e68bfd16e0, v000001e68bfcc890_0, C4<>;
S_000001e68bf53ac0 .scope module, "branch_adder" "Adder" 3 104, 7 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001e68bfcc7f0_0 .net "a", 31 0, L_000001e68bfd11e0;  alias, 1 drivers
v000001e68bfcc4d0_0 .net "b", 31 0, L_000001e68bfd25e0;  alias, 1 drivers
v000001e68bfcc070_0 .net "result", 31 0, L_000001e68bfd2040;  alias, 1 drivers
L_000001e68bfd2040 .arith/sum 32, L_000001e68bfd11e0, L_000001e68bfd25e0;
S_000001e68bf35eb0 .scope module, "control" "ControlUnit" 3 58, 8 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v000001e68bfcca70_0 .var "ALUOp", 1 0;
v000001e68bfcc890_0 .var "ALUSrc", 0 0;
v000001e68bfcd6f0_0 .var "Branch", 0 0;
v000001e68bfcd510_0 .var "MemRead", 0 0;
v000001e68bfcc430_0 .var "MemWrite", 0 0;
v000001e68bfcd150_0 .var "MemtoReg", 0 0;
v000001e68bfcd970_0 .var "RegDst", 0 0;
v000001e68bfcce30_0 .var "RegWrite", 0 0;
v000001e68bfcd790_0 .net "opcode", 5 0, L_000001e68bfd27c0;  alias, 1 drivers
E_000001e68bf6b760 .event anyedge, v000001e68bfcd790_0;
S_000001e68bf36040 .scope module, "data_mem" "DataMemory" 3 91, 9 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v000001e68bfcdab0_0 .net *"_ivl_0", 31 0, L_000001e68bfd13c0;  1 drivers
v000001e68bfcc390_0 .net *"_ivl_3", 7 0, L_000001e68bfd1e60;  1 drivers
v000001e68bfcdbf0_0 .net *"_ivl_4", 9 0, L_000001e68bfd18c0;  1 drivers
L_000001e68bff01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e68bfcdb50_0 .net *"_ivl_7", 1 0, L_000001e68bff01f0;  1 drivers
L_000001e68bff0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e68bfcd290_0 .net/2u *"_ivl_8", 31 0, L_000001e68bff0238;  1 drivers
v000001e68bfcd330_0 .net "address", 31 0, v000001e68bf69be0_0;  alias, 1 drivers
v000001e68bfcc110_0 .net "clk", 0 0, v000001e68bfd1d20_0;  alias, 1 drivers
v000001e68bfcc250_0 .net "memRead", 0 0, v000001e68bfcd510_0;  alias, 1 drivers
v000001e68bfcd830_0 .net "memWrite", 0 0, v000001e68bfcc430_0;  alias, 1 drivers
v000001e68bfcd470 .array "memory", 255 0, 31 0;
v000001e68bfccb10_0 .net "readData", 31 0, L_000001e68bfd1f00;  alias, 1 drivers
v000001e68bfcda10_0 .net "writeData", 31 0, L_000001e68bf5ae90;  alias, 1 drivers
E_000001e68bf6b860 .event posedge, v000001e68bfcc110_0;
L_000001e68bfd13c0 .array/port v000001e68bfcd470, L_000001e68bfd18c0;
L_000001e68bfd1e60 .part v000001e68bf69be0_0, 0, 8;
L_000001e68bfd18c0 .concat [ 8 2 0 0], L_000001e68bfd1e60, L_000001e68bff01f0;
L_000001e68bfd1f00 .functor MUXZ 32, L_000001e68bff0238, L_000001e68bfd13c0, v000001e68bfcd510_0, C4<>;
S_000001e68bf4c960 .scope module, "instr_mem" "InstructionMemory" 3 56, 10 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001e68bf5b130 .functor BUFZ 32, L_000001e68bfd24a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e68bfcd650_0 .net *"_ivl_0", 31 0, L_000001e68bfd24a0;  1 drivers
v000001e68bfcdd30_0 .net *"_ivl_3", 7 0, L_000001e68bfd2a40;  1 drivers
v000001e68bfccbb0_0 .net *"_ivl_4", 9 0, L_000001e68bfd2860;  1 drivers
L_000001e68bff00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e68bfccc50_0 .net *"_ivl_7", 1 0, L_000001e68bff00d0;  1 drivers
v000001e68bfcddd0_0 .net "address", 31 0, v000001e68bfcf340_0;  alias, 1 drivers
v000001e68bfcc610_0 .net "instruction", 31 0, L_000001e68bf5b130;  alias, 1 drivers
v000001e68bfcde70 .array "memory", 255 0, 31 0;
L_000001e68bfd24a0 .array/port v000001e68bfcde70, L_000001e68bfd2860;
L_000001e68bfd2a40 .part v000001e68bfcf340_0, 0, 8;
L_000001e68bfd2860 .concat [ 8 2 0 0], L_000001e68bfd2a40, L_000001e68bff00d0;
S_000001e68bf4caf0 .scope module, "mem_to_reg_mux" "MUX2to1" 3 100, 6 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001e68bfcc930_0 .net "in0", 31 0, v000001e68bf69be0_0;  alias, 1 drivers
v000001e68bfcced0_0 .net "in1", 31 0, L_000001e68bfd1f00;  alias, 1 drivers
v000001e68bfcc570_0 .net "out", 31 0, L_000001e68bfd20e0;  alias, 1 drivers
v000001e68bfccf70_0 .net "sel", 0 0, v000001e68bfcd150_0;  alias, 1 drivers
L_000001e68bfd20e0 .functor MUXZ 32, v000001e68bf69be0_0, L_000001e68bfd1f00, v000001e68bfcd150_0, C4<>;
S_000001e68bf4c430 .scope module, "pc_adder" "Adder" 3 54, 7 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001e68bfcd8d0_0 .net "a", 31 0, v000001e68bfcf340_0;  alias, 1 drivers
L_000001e68bff0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e68bfcc1b0_0 .net "b", 31 0, L_000001e68bff0088;  1 drivers
v000001e68bfcd010_0 .net "result", 31 0, L_000001e68bfd11e0;  alias, 1 drivers
L_000001e68bfd11e0 .arith/sum 32, v000001e68bfcf340_0, L_000001e68bff0088;
S_000001e68bf4c5c0 .scope module, "pc_mux" "PC_MUX" 3 106, 11 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_plus_4";
    .port_info 1 /INPUT 32 "branch_address";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "next_pc";
L_000001e68bf5af00 .functor AND 1, v000001e68bfcd6f0_0, L_000001e68bfd1dc0, C4<1>, C4<1>;
v000001e68bfcc6b0_0 .net *"_ivl_0", 0 0, L_000001e68bf5af00;  1 drivers
v000001e68bfcd0b0_0 .net "branch", 0 0, v000001e68bfcd6f0_0;  alias, 1 drivers
v000001e68bfcd1f0_0 .net "branch_address", 31 0, L_000001e68bfd2040;  alias, 1 drivers
v000001e68bfcd3d0_0 .net "next_pc", 31 0, L_000001e68bfd1460;  alias, 1 drivers
v000001e68bfcf7a0_0 .net "pc_plus_4", 31 0, L_000001e68bfd11e0;  alias, 1 drivers
v000001e68bfcf840_0 .net "zero", 0 0, L_000001e68bfd1dc0;  alias, 1 drivers
L_000001e68bfd1460 .functor MUXZ 32, L_000001e68bfd11e0, L_000001e68bfd2040, L_000001e68bf5af00, C4<>;
S_000001e68bf54670 .scope module, "pc_reg" "PC" 3 52, 12 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001e68bfce3a0_0 .net "clk", 0 0, v000001e68bfd1d20_0;  alias, 1 drivers
v000001e68bfcfca0_0 .net "pc_in", 31 0, L_000001e68bfd1460;  alias, 1 drivers
v000001e68bfcf340_0 .var "pc_out", 31 0;
v000001e68bfceda0_0 .net "reset", 0 0, v000001e68bfd2400_0;  alias, 1 drivers
E_000001e68bf6a820 .event posedge, v000001e68bfceda0_0, v000001e68bfcc110_0;
S_000001e68bf54800 .scope module, "reg_dst_mux" "MUX2to1_5bit" 3 70, 13 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v000001e68bfce260_0 .net "in0", 4 0, L_000001e68bfd15a0;  alias, 1 drivers
v000001e68bfcff20_0 .net "in1", 4 0, L_000001e68bfd1a00;  alias, 1 drivers
v000001e68bfcec60_0 .net "out", 4 0, L_000001e68bfd1640;  alias, 1 drivers
v000001e68bfcfd40_0 .net "sel", 0 0, v000001e68bfcd970_0;  alias, 1 drivers
L_000001e68bfd1640 .functor MUXZ 5, L_000001e68bfd15a0, L_000001e68bfd1a00, v000001e68bfcd970_0, C4<>;
S_000001e68be7d800 .scope module, "reg_file" "RegisterFile" 3 72, 14 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_000001e68bf5ae20 .functor BUFZ 32, L_000001e68bfd2f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e68bf5ae90 .functor BUFZ 32, L_000001e68bfd1be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e68bfcf660_0 .net *"_ivl_0", 31 0, L_000001e68bfd2f40;  1 drivers
v000001e68bfce440_0 .net *"_ivl_10", 6 0, L_000001e68bfd1b40;  1 drivers
L_000001e68bff0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e68bfce800_0 .net *"_ivl_13", 1 0, L_000001e68bff0160;  1 drivers
v000001e68bfcfe80_0 .net *"_ivl_2", 6 0, L_000001e68bfd10a0;  1 drivers
L_000001e68bff0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e68bfcfac0_0 .net *"_ivl_5", 1 0, L_000001e68bff0118;  1 drivers
v000001e68bfcfb60_0 .net *"_ivl_8", 31 0, L_000001e68bfd1be0;  1 drivers
v000001e68bfcf700_0 .net "clk", 0 0, v000001e68bfd1d20_0;  alias, 1 drivers
v000001e68bfce9e0_0 .net "readData1", 31 0, L_000001e68bf5ae20;  alias, 1 drivers
v000001e68bfce4e0_0 .net "readData2", 31 0, L_000001e68bf5ae90;  alias, 1 drivers
v000001e68bfce300_0 .net "readReg1", 4 0, L_000001e68bfd1140;  alias, 1 drivers
v000001e68bfce580_0 .net "readReg2", 4 0, L_000001e68bfd15a0;  alias, 1 drivers
v000001e68bfce620_0 .net "regWrite", 0 0, v000001e68bfcce30_0;  alias, 1 drivers
v000001e68bfcef80 .array "registers", 31 0, 31 0;
v000001e68bfce080_0 .net "writeData", 31 0, L_000001e68bfd20e0;  alias, 1 drivers
v000001e68bfcf200_0 .net "writeReg", 4 0, L_000001e68bfd1640;  alias, 1 drivers
L_000001e68bfd2f40 .array/port v000001e68bfcef80, L_000001e68bfd10a0;
L_000001e68bfd10a0 .concat [ 5 2 0 0], L_000001e68bfd1140, L_000001e68bff0118;
L_000001e68bfd1be0 .array/port v000001e68bfcef80, L_000001e68bfd1b40;
L_000001e68bfd1b40 .concat [ 5 2 0 0], L_000001e68bfd15a0, L_000001e68bff0160;
S_000001e68be7d990 .scope module, "shift_left_2" "ShiftLeft2" 3 102, 15 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001e68bfcf5c0_0 .net *"_ivl_2", 29 0, L_000001e68bfd1fa0;  1 drivers
L_000001e68bff0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e68bfcf480_0 .net *"_ivl_4", 1 0, L_000001e68bff0280;  1 drivers
v000001e68bfcfde0_0 .net "in", 31 0, L_000001e68bfd16e0;  alias, 1 drivers
v000001e68bfce6c0_0 .net "out", 31 0, L_000001e68bfd25e0;  alias, 1 drivers
L_000001e68bfd1fa0 .part L_000001e68bfd16e0, 0, 30;
L_000001e68bfd25e0 .concat [ 2 30 0 0], L_000001e68bff0280, L_000001e68bfd1fa0;
S_000001e68bf48b90 .scope module, "sign_ext" "SignExtend" 3 83, 16 2 0, S_000001e68bf50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001e68bfcf160_0 .net *"_ivl_1", 0 0, L_000001e68bfd2540;  1 drivers
v000001e68bfcfc00_0 .net *"_ivl_2", 15 0, L_000001e68bfd1820;  1 drivers
v000001e68bfce120_0 .net "in", 15 0, L_000001e68bfd2cc0;  alias, 1 drivers
v000001e68bfce760_0 .net "out", 31 0, L_000001e68bfd16e0;  alias, 1 drivers
L_000001e68bfd2540 .part L_000001e68bfd2cc0, 15, 1;
LS_000001e68bfd1820_0_0 .concat [ 1 1 1 1], L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540;
LS_000001e68bfd1820_0_4 .concat [ 1 1 1 1], L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540;
LS_000001e68bfd1820_0_8 .concat [ 1 1 1 1], L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540;
LS_000001e68bfd1820_0_12 .concat [ 1 1 1 1], L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540, L_000001e68bfd2540;
L_000001e68bfd1820 .concat [ 4 4 4 4], LS_000001e68bfd1820_0_0, LS_000001e68bfd1820_0_4, LS_000001e68bfd1820_0_8, LS_000001e68bfd1820_0_12;
L_000001e68bfd16e0 .concat [ 16 16 0 0], L_000001e68bfd2cc0, L_000001e68bfd1820;
    .scope S_000001e68bf54670;
T_0 ;
    %wait E_000001e68bf6a820;
    %load/vec4 v000001e68bfceda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e68bfcf340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e68bfcfca0_0;
    %assign/vec4 v000001e68bfcf340_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e68bf35eb0;
T_1 ;
    %wait E_000001e68bf6b760;
    %load/vec4 v000001e68bfcd790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e68bfcca70_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd6f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e68bfcca70_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcc890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcd150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcce30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e68bfcca70_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcc430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e68bfcca70_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfcc430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfcd6f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e68bfcca70_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e68be7d800;
T_2 ;
    %wait E_000001e68bf6b860;
    %load/vec4 v000001e68bfce620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e68bfce080_0;
    %load/vec4 v000001e68bfcf200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e68bfcef80, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e68bf53590;
T_3 ;
    %wait E_000001e68bf6b660;
    %load/vec4 v000001e68bfcc750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001e68bfcc9d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e68bfccd90_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e68bf53400;
T_4 ;
    %wait E_000001e68bf6bee0;
    %load/vec4 v000001e68bf69320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v000001e68bf690a0_0;
    %load/vec4 v000001e68bf693c0_0;
    %and;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v000001e68bf690a0_0;
    %load/vec4 v000001e68bf693c0_0;
    %or;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001e68bf690a0_0;
    %load/vec4 v000001e68bf693c0_0;
    %add;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001e68bf690a0_0;
    %load/vec4 v000001e68bf693c0_0;
    %sub;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001e68bf690a0_0;
    %load/vec4 v000001e68bf693c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v000001e68bf69be0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e68bf36040;
T_5 ;
    %wait E_000001e68bf6b860;
    %load/vec4 v000001e68bfcd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e68bfcda10_0;
    %load/vec4 v000001e68bfcd330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e68bfcd470, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e68bf50d70;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001e68bfd1d20_0;
    %inv;
    %store/vec4 v000001e68bfd1d20_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e68bf50d70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfd1d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e68bfd2400_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e68bfd2400_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001e68bf50d70;
T_8 ;
    %vpi_call 2 27 "$dumpfile", "mips_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e68bf50d70 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "MIPS_Datapath.v";
    "./ALU.v";
    "./ALUControl.v";
    "./MUX2to1.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./PC_MUX.v";
    "./PC.v";
    "./MUX2to1_5bit.v";
    "./RegisterFile.v";
    "./ShiftLeft2.v";
    "./SignExtend.v";
