0.7
2020.2
Nov 18 2020
09:47:47
G:/College/CMPE420/Final Project/final_project_2/final_project_2.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,,,,,,,
G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sim_1/new/tb_alu_16bit.v,1714281230,verilog,,,,tb_alu_16bit,,,,,,,,
G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sources_1/new/alu_16bit.v,1713973796,verilog,,G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sources_1/new/mul_16bit_lut.v,,add_sub_16bit;alu_16bit;fadder;mux_4to1,,,,,,,,
G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sources_1/new/mul_16bit_lut.v,1713912986,verilog,,G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sources_1/new/pow_16bit_lut.v,,mul_16bit_lut,,,,,,,,
G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sources_1/new/pow_16bit_lut.v,1713972568,verilog,,G:/College/CMPE420/Final Project/final_project_2/final_project_2.srcs/sim_1/new/tb_alu_16bit.v,,pow_16bit_lut,,,,,,,,
