# functional simulator specification
-gpgpu_ptx_instruction_classification 0
-gpgpu_ptx_sim_mode 0
-gpgpu_ptx_force_max_capability 60
#-gpgpu_ptx_use_cuobjdump 1 # use default
-gpgpu_ptx_convert_to_ptxplus 0
-gpgpu_ptx_save_converted_ptxplus 0

# P100 has 56 SMs
-gpgpu_n_clusters 56
-gpgpu_n_cores_per_cluster 1

# P100 has 8 memory partition (memory controller)
-gpgpu_n_mem 8

# Each memory partition has 2 channels
-gpgpu_n_sub_partition_per_mchannel 2 

# clock domains <Core Clock>:<Interconnect Clock>:<L2 Clock>:<DRAM Clock>
# In Pascal, each pipeline has 32x2=64 execution units (32 per warp scheduler).
# Processor core clock: 1328 MHz
# Memory clock: 2.8 GHz (data clock is 2x of command clock)
-gpgpu_clock_domains 1328.0:1328.0:1328.0:1400.0

# Pascal has 65536 registers/SM
-gpgpu_shader_registers 65536

# <# thread/shader core>:<warp size>:<pipeline SIMD width>
# Pascal has a maximum of 64 warps/SM
-gpgpu_shader_core_pipeline 2048:32:32 

# Maximum number of concurrent CTAs in shader 
-gpgpu_shader_cta 32
-gpgpu_simd_model 1 

# Pipeline widths and number of FUs
# ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_pipeline_widths 2,1,1,2,1,1,2
-gpgpu_num_sp_units 2
-gpgpu_num_sfu_units 1

# Instruction latencies and initiation intervals
# "ADD,MAX,MUL,MAD,DIV"
-ptx_opcode_latency_int 4,13,4,5,145
-ptx_opcode_initiation_int 1,2,2,1,8
-ptx_opcode_latency_fp 4,13,4,5,39
-ptx_opcode_initiation_fp 1,2,1,1,4
-ptx_opcode_latency_dp 8,19,8,8,330
-ptx_opcode_initiation_dp 8,16,8,8,130

# In Kepler, the cache and shared memory can be configured to 16kb:32kb:48kb(default) or 48kb:32kb:16kb
# <nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:**<fifo_entry>
# ** Optional parameter - Required when mshr_type==Texture Fifo
# Note: Hashing set index function (H) only applies to a set size of 32 or 64.
# Assume we have a super large L1 data cache for global memory access.
-gpgpu_cache:dl1 64:128:256,L:L:m:N:H,A:32:8,8

# Pascal has dedicated 64KB shared memory
-gpgpu_shmem_size 65536

# Pascal has 4MB L2 cache, 512KB for each memory partition
# 128 sets, each 128 bytes 16-way (256KB) for each sub partition
-gpgpu_cache:dl2 128:128:16,L:B:m:W:L,A:32:4,4:0,32
-gpgpu_cache:dl2_texture_only 0 

# In Pascal, read-only data is cached in the 24KB unified L1/texture cache
-gpgpu_tex_cache:l1 8:128:24,L:R:m:N:L,F:128:4,128:2
-gpgpu_cache:il1 4:128:4,L:R:f:N:L,A:2:32,4
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4

# enable operand collector 
-gpgpu_operand_collector_num_units_sp 6
-gpgpu_operand_collector_num_units_sfu 8
-gpgpu_operand_collector_num_in_ports_sp 2
-gpgpu_operand_collector_num_out_ports_sp 2
-gpgpu_num_reg_banks 16

# shared memory bankconflict detection 
-gpgpu_shmem_num_banks 32
-gpgpu_shmem_limited_broadcast 0
-gpgpu_shmem_warp_parts 1

-gpgpu_max_insn_issue_per_warp 1

# interconnection
-network_mode 1 
-inter_config_file config_fermi_islip.icnt

# memory partition latency config
-rop_latency 100
-dram_latency 80

# dram model config
-gpgpu_dram_scheduler 1
# To allow 100% DRAM utility, there should at least be enough buffer to sustain
# the minimum DRAM latency (64 core cycles).  I.e. 
# Total buffer space required = 80 x 1400MHz / 1328MHz = 84
-gpgpu_frfcfs_dram_sched_queue_size 24
-gpgpu_dram_return_queue_size 60

# Pascal has 4 HBM2 stack, two 512-bit memory controller per stack, each stack has 4 die,
# bus width is 4096 bits (512 bytes), 512 bits per memory controller
# this is 64 bytes (32 bytes at each HBM2 die) per memory controller
-gpgpu_n_mem_per_ctrlr 2
-gpgpu_dram_buswidth 32
-gpgpu_dram_burst_length 8
-dram_data_command_freq_ratio 4
-gpgpu_mem_address_mask 1
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS

# HBM2 timing
# to disable bank groups, set nbkgrp to 1 and tCCDL and tRTPL to 0
-gpgpu_dram_timing_opt "nbk=16:CCD=2:RRD=4.4:RCD=9.6:RAS=22.4:RP=9.6:RC=32:
                        CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2"

# Pascal has 2 schedulers per SM
-gpgpu_num_sched_per_core 2

#-gpgpu_scheduler lrr
-gpgpu_scheduler gto

# stat collection
-gpgpu_memlatency_stat 14 
-gpgpu_runtime_stat 500
-enable_ptx_file_line_stats 1
-visualizer_enabled 0

# tracing functionality
#-trace_enabled 1
#-trace_components WARP_SCHEDULER,SCOREBOARD
#-trace_sampling_core 0
