
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o camera_output_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui camera_output_impl_1.udb 
// Netlist created on Fri Apr 11 17:02:34 2025
// Netlist written on Fri Apr 11 17:02:41 2025
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( clk_12MHz, start, CAMERA_VSYNC_IN, CAMERA_HREF_IN, CAMERA_DATA_IN, 
             CAMERA_PCLOCK, sioc, siod, done, frame_done, pixel_valid, TEST, 
             RGB, VGA_HSYNC, VGA_VSYNC );
  input  clk_12MHz, start, CAMERA_VSYNC_IN, CAMERA_HREF_IN;
  input  [7:0] CAMERA_DATA_IN;
  input  CAMERA_PCLOCK;
  output sioc, siod, done, frame_done, pixel_valid, TEST;
  output [5:0] RGB;
  output VGA_HSYNC, VGA_VSYNC;
  wire   \config_1.timer_5[28] , \config_1.un1_timer_cry_27_0_c_0.CO0 , 
         \config_1.timer_2_sqmuxa , \config_1.un32_FSM_state_0_sqmuxa , 
         \config_1.un1_timer_axb_28 , \config_1.un1_timer_cry_26 , 
         \config_1.un1_timer_cry_27_0_c_0_RNO_0 , \config_1.timer[27] , 
         \config_1.timer_1_sqmuxa , clk_25MHz, \config_1.timer[28] , 
         \config_1.un1_timer[27] , \config_1.un1_timer_cry_25_0_c_0.CO0 , 
         \config_1.un1_timer_cry_25_0_c_0_RNO_0 , \config_1.timer[26] , 
         \config_1.un1_timer_cry_24 , \config_1.un1_timer_cry_25_0_c_0_RNO , 
         \config_1.timer[25] , \config_1.un1_timer[25] , 
         \config_1.un1_timer[26] , \config_1.un1_timer_cry_23_0_c_0.CO0 , 
         \config_1.un1_timer_cry_23_0_c_0_RNO_0 , \config_1.timer[24] , 
         \config_1.un1_timer_cry_22 , \config_1.un1_timer_cry_23_0_c_0_RNO , 
         \config_1.timer[23] , \config_1.un1_timer[23] , 
         \config_1.un1_timer[24] , \config_1.un1_timer_cry_21_0_c_0.CO0 , 
         \config_1.un1_timer_cry_21_0_c_0_RNO_0 , \config_1.timer[22] , 
         \config_1.un1_timer_cry_20 , \config_1.un1_timer_cry_21_0_c_0_RNO , 
         \config_1.timer[21] , \config_1.un1_timer[21] , 
         \config_1.un1_timer[22] , \config_1.un1_timer_cry_19_0_c_0.CO0 , 
         \config_1.un1_timer_cry_19_0_c_0_RNO_0 , \config_1.timer[20] , 
         \config_1.un1_timer_cry_18 , \config_1.un1_timer_cry_19_0_c_0_RNO , 
         \config_1.timer[19] , \config_1.un1_timer[19] , 
         \config_1.un1_timer[20] , \config_1.un1_timer_cry_17_0_c_0.CO0 , 
         \config_1.un1_timer_cry_17_0_c_0_RNO_0 , \config_1.timer[18] , 
         \config_1.un1_timer_cry_16 , \config_1.un1_timer_cry_17_0_c_0_RNO , 
         \config_1.timer[17] , \config_1.un1_timer[17] , 
         \config_1.un1_timer[18] , \config_1.un1_timer_cry_15_0_c_0.CO0 , 
         \config_1.un1_timer_cry_15_0_c_0_RNO_0 , \config_1.timer[16] , 
         \config_1.un1_timer_cry_14 , \config_1.un1_timer_cry_15_0_c_0_RNO , 
         \config_1.timer[15] , \config_1.un1_timer[15] , 
         \config_1.un1_timer[16] , \config_1.un1_timer_cry_13_0_c_0.CO0 , 
         \config_1.un1_timer_cry_13_0_c_0_RNO_0 , \config_1.timer[14] , 
         \config_1.un1_timer_cry_12 , \config_1.un1_timer_cry_13_0_c_0_RNO , 
         \config_1.timer[13] , \config_1.un1_timer[13] , 
         \config_1.un1_timer[14] , \config_1.un1_timer_cry_11_0_c_0.CO0 , 
         \config_1.un1_timer_cry_11_0_c_0_RNO_0 , \config_1.timer[12] , 
         \config_1.un1_timer_cry_10 , \config_1.un1_timer_cry_11_0_c_0_RNO , 
         \config_1.timer[11] , \config_1.un1_timer[11] , 
         \config_1.un1_timer[12] , \config_1.un1_timer_cry_9_0_c_0.CO0 , 
         \config_1.un1_timer_cry_9_0_c_0_RNO_0 , \config_1.timer[10] , 
         \config_1.un1_timer_cry_8 , \config_1.un1_timer_cry_9_0_c_0_RNO , 
         \config_1.timer[9] , \config_1.un1_timer[9] , 
         \config_1.un1_timer[10] , \config_1.un1_timer_cry_7_0_c_0.CO0 , 
         \config_1.un1_timer_cry_7_0_c_0_RNO_0 , \config_1.timer[8] , 
         \config_1.un1_timer_cry_6 , \config_1.un1_timer_cry_7_0_c_0_RNO , 
         \config_1.timer[7] , \config_1.un1_timer[7] , \config_1.un1_timer[8] , 
         \config_1.un1_timer_cry_5_0_c_0.CO0 , 
         \config_1.un1_timer_cry_5_0_c_0_RNO_0 , \config_1.timer[6] , 
         \config_1.un1_timer_cry_4 , \config_1.un1_timer_cry_5_0_c_0_RNO , 
         \config_1.timer[5] , \config_1.un1_timer[5] , \config_1.un1_timer[6] , 
         \config_1.un1_timer_cry_3_0_c_0.CO0 , 
         \config_1.un1_timer_cry_3_0_c_0_RNO_0 , \config_1.timer[4] , 
         \config_1.un1_timer_cry_2 , \config_1.un1_timer_cry_3_0_c_0_RNO , 
         \config_1.timer[3] , \config_1.un1_timer[3] , \config_1.un1_timer[4] , 
         \config_1.un1_timer_cry_1_0_c_0.CO0 , 
         \config_1.un1_timer_cry_1_0_c_0_RNO_0 , \config_1.timer[2] , 
         \config_1.un1_timer_cry_0 , \config_1.un1_timer_cry_1_0_c_0_RNO , 
         \config_1.timer[1] , \config_1.un1_timer[1] , \config_1.un1_timer[2] , 
         \config_1.un1_timer_cry_0_0_c_0.CO0 , 
         \config_1.un1_timer_cry_0_0_c_0_RNO , \config_1.timer[0] , 
         \config_1.un1_timer[0] , \SCCB1.timer_cry_c_0[25].CO0 , VCC, 
         \SCCB1.timer[26] , \SCCB1.timer_cry[24] , \SCCB1.timer[25] , 
         \SCCB1.timer_s[25] , \SCCB1.timer_s[26] , \SCCB1.timer_cry[26] , 
         \SCCB1.timer_cry_c_0[23].CO0 , \SCCB1.timer[24] , 
         \SCCB1.timer_cry[22] , \SCCB1.timer[23] , \SCCB1.timer_s[23] , 
         \SCCB1.timer_s[24] , \SCCB1.timer_cry_c_0[21].CO0 , \SCCB1.timer[22] , 
         \SCCB1.timer_cry[20] , \SCCB1.timer[21] , \SCCB1.timer_s[21] , 
         \SCCB1.timer_s[22] , \SCCB1.timer_cry_c_0[19].CO0 , \SCCB1.timer[20] , 
         \SCCB1.timer_cry[18] , \SCCB1.timer[19] , \SCCB1.timer_s[19] , 
         \SCCB1.timer_s[20] , \SCCB1.timer_cry_c_0[17].CO0 , \SCCB1.timer[18] , 
         \SCCB1.timer_cry[16] , \SCCB1.timer[17] , \SCCB1.timer_s[17] , 
         \SCCB1.timer_s[18] , \SCCB1.timer_cry_c_0[15].CO0 , \SCCB1.timer[16] , 
         \SCCB1.timer_cry[14] , \SCCB1.timer[15] , \SCCB1.timer_s[15] , 
         \SCCB1.timer_s[16] , \SCCB1.timer_cry_c_0[13].CO0 , \SCCB1.timer[14] , 
         \SCCB1.timer_cry[12] , \SCCB1.timer[13] , \SCCB1.timer_s[13] , 
         \SCCB1.timer_s[14] , \SCCB1.timer_cry_c_0[11].CO0 , \SCCB1.timer[12] , 
         \SCCB1.timer_cry[10] , \SCCB1.timer[11] , \SCCB1.timer_s[11] , 
         \SCCB1.timer_s[12] , \SCCB1.timer_cry_c_0[9].CO0 , \SCCB1.timer[10] , 
         \SCCB1.timer_cry[8] , \SCCB1.timer[9] , \SCCB1.timer_s[9] , 
         \SCCB1.timer_s[10] , \SCCB1.timer_cry_c_0[7].CO0 , \SCCB1.timer[8] , 
         \SCCB1.timer_cry[6] , \SCCB1.timer[7] , \SCCB1.timer_s[7] , 
         \SCCB1.timer_s[8] , \SCCB1.timer_cry_c_0[5].CO0 , \SCCB1.timer[6] , 
         \SCCB1.timer_cry[4] , \SCCB1.timer[5] , \SCCB1.timer_s[5] , 
         \SCCB1.timer_s[6] , \SCCB1.timer_cry_c_0[3].CO0 , \SCCB1.timer[4] , 
         \SCCB1.timer_cry[2] , \SCCB1.timer[3] , \SCCB1.timer_s[3] , 
         \SCCB1.timer_s[4] , \SCCB1.timer_cry_c_0[1].CO0 , \SCCB1.timer[2] , 
         \SCCB1.timer_cry[0] , \SCCB1.timer[1] , \SCCB1.timer_s[1] , 
         \SCCB1.timer_s[2] , \SCCB1.timer_cry_c_0[0].CO0 , \SCCB1.timer[0] , 
         \SCCB1.timer_s[0] , \vga_inst.un3_row_1_cry_8_c_0_S0 , 
         \vga_inst.un3_row_1_cry_8_c_0.CO0 , \vga_inst.un3_row_1_cry_7 , 
         \vga_inst.row[8] , \vga_inst.col11 , \vga_inst.un3_row_1_cry_8 , 
         \vga_inst.un3_row_1_cry_6_c_0_S1 , \vga_inst.un3_row_1_cry_6_c_0_S0 , 
         \vga_inst.un3_row_1_cry_6_c_0.CO0 , \vga_inst.row[7] , 
         \vga_inst.un3_row_1_cry_5 , \vga_inst.row[6] , 
         \vga_inst.un3_row_1_cry_4_c_0_S1 , \vga_inst.un3_row_1_cry_4_c_0_S0 , 
         \vga_inst.un3_row_1_cry_4_c_0.CO0 , \vga_inst.row[5] , 
         \vga_inst.un3_row_1_cry_3 , \vga_inst.row[4] , 
         \vga_inst.un3_row_1_cry_2_c_0.CO0 , \vga_inst.row[3] , 
         \vga_inst.un3_row_1_cry_1 , \vga_inst.row[2] , 
         \vga_inst.un3_row_1_cry_2_c_0_S0 , \vga_inst.un3_row_1_cry_2_c_0_S1 , 
         \vga_inst.un3_row_1_cry_1_c_0_S1 , \vga_inst.un3_row_1_cry_1_c_0.CO0 , 
         \vga_inst.row[1] , \vga_inst.row[0] , \vga_inst.col_3[9] , 
         \vga_inst.col_3[8] , \vga_inst.un2_col_cry_8_c_0.CO0 , 
         \vga_inst.col[9] , \vga_inst.un2_col_cry_7 , \vga_inst.col[8] , 
         \vga_inst.un2_col_cry_6_c_0_S1 , \vga_inst.un2_col_cry_6_c_0_S0 , 
         \vga_inst.un2_col_cry_6_c_0.CO0 , \vga_inst.col[7] , 
         \vga_inst.un2_col_cry_5 , \vga_inst.col[6] , \vga_inst.col_3[5] , 
         \vga_inst.un2_col_cry_4_c_0_S0 , \vga_inst.un2_col_cry_4_c_0.CO0 , 
         \vga_inst.col[5] , \vga_inst.un2_col_cry_3 , \vga_inst.col[4] , 
         \vga_inst.un2_col_cry_2_c_0_S1 , \vga_inst.un2_col_cry_2_c_0_S0 , 
         \vga_inst.un2_col_cry_2_c_0.CO0 , \vga_inst.col[3] , 
         \vga_inst.un2_col_cry_1 , \vga_inst.col[2] , 
         \vga_inst.un2_col_cry_1_c_0_S1 , \vga_inst.un2_col_cry_1_c_0.CO0 , 
         \vga_inst.col[1] , \vga_inst.col[0] , \address_counter_4[14] , 
         \address_counter_4[13] , \un1_address_counter_cry_13_c_0.CO0 , 
         \address_counter[14] , \carry_pack.un1_address_counter_cry_12 , 
         \address_counter[13] , frame_done_RNI4EVG_0, \address_counter_4[12] , 
         \address_counter_4[11] , \un1_address_counter_cry_11_c_0.CO0 , 
         \address_counter[12] , \carry_pack.un1_address_counter_cry_10 , 
         \address_counter[11] , \address_counter_4[10] , 
         \address_counter_4[9] , \un1_address_counter_cry_9_c_0.CO0 , 
         \address_counter[10] , \carry_pack.un1_address_counter_cry_8 , 
         \address_counter[9] , \address_counter_4[8] , \address_counter_4[7] , 
         \un1_address_counter_cry_7_c_0.CO0 , \address_counter[8] , 
         \carry_pack.un1_address_counter_cry_6 , \address_counter[7] , 
         \address_counter_4[6] , \address_counter_4[5] , 
         \un1_address_counter_cry_5_c_0.CO0 , \address_counter[6] , 
         \carry_pack.un1_address_counter_cry_4 , \address_counter[5] , 
         \address_counter_4[4] , \address_counter_4[3] , 
         \un1_address_counter_cry_3_c_0.CO0 , \address_counter[4] , 
         \carry_pack.un1_address_counter_cry_2 , \address_counter[3] , 
         \address_counter_4[2] , \address_counter_4[1] , 
         \un1_address_counter_cry_1_c_0.CO0 , \address_counter[2] , 
         \carry_pack.un1_address_counter_cry_0 , \address_counter[1] , 
         \address_counter_4[0] , \un1_address_counter_cry_0_c_0.CO0 , 
         \address_counter[0] , un1_prev_pixel_valid8_0, \rom1.dout_2_10ro_i_i , 
         \rom1.dout_2_11ro_i_i , \rom1.dout_2_10ro_i_i_ns_1 , \rom1.N_246_mux , 
         \rom_addr[6] , \rom1.m76_1 , \rom1.m76 , \rom1.m72_ns , \rom_addr[7] , 
         \rom_dout[11] , \rom_dout[10] , \rom1.dout_2_13ro_i_i , 
         \rom1.dout_2_12ro_i_i , \rom1.dout_2_13ro_i_i_x1 , 
         \rom1.dout_2_13ro_i_i_x0 , \rom1.i3_mux_1 , \rom1.dout_2_12ro_i_i_1 , 
         \rom1.m56_ns , \rom1.m50 , \rom_dout[12] , \rom_dout[13] , 
         \rom1.dout_2_15ro_i_i , \rom1.dout_2_14ro_i_i , 
         \rom1.dout_2_15ro_i_i_x1 , \rom1.dout_2_15ro_i_i_x0 , \rom1.m17_ns , 
         \rom1.dout_2_14ro_i_i_ns_x1 , \rom1.dout_2_14ro_i_i_ns_x0 , 
         \rom1.m29_ns , \rom_dout[14] , \rom_dout[15] , \rom1.dout_2_1ro_i_i , 
         \rom1.dout_2_0ro_i_i , \rom1.dout_2_1ro_i_i_ns_1 , \rom1.N_252_mux , 
         \rom1.dout_2_0ro_i_i_x1 , \rom1.dout_2_0ro_i_i_x0 , \rom1.m232_ns , 
         \rom_dout[0] , \rom_dout[1] , \rom1.dout_2_3ro_i_i , 
         \rom1.dout_2_2ro_i_i , \rom1.dout_2_3ro_i_i_1 , \rom1.N_242_mux , 
         \rom1.dout_2_2ro_i_i_1 , \rom1.m207_ns , \rom1.m203_ns , 
         \rom_dout[2] , \rom_dout[3] , \rom1.dout_2_5ro_i_i , 
         \rom1.dout_2_4ro_i_i , \rom1.m167_ns , \rom1.dout_2_5ro_i_i_x1 , 
         \rom1.dout_2_5ro_i_i_x0 , \rom1.m183_ns , \rom1.m186 , \rom_dout[4] , 
         \rom_dout[5] , \rom1.dout_2_7ro_i_i , \rom1.dout_2_6ro_i_i , 
         \rom1.dout_2_7ro_i_i_x1 , \rom1.dout_2_7ro_i_i_x0 , \rom1.m135_ns , 
         \rom1.dout_2_6ro_i_i_x1 , \rom1.dout_2_6ro_i_i_x0 , \rom1.m151_ns , 
         \rom_dout[6] , \rom_dout[7] , \rom1.dout_2_9ro_i_i , 
         \rom1.dout_2_8ro_i_i , \rom1.m99 , \rom1.m107_e , \rom1.m104_ns , 
         \rom1.g0_1 , \rom1.N_5_i , \rom_addr[5] , \rom_dout[8] , 
         \rom_dout[9] , \config_1.N_4_i , \config_1.FSM_state_cnst_m , start_c, 
         \config_1.FSM_state19 , \config_1.FSM_state[1] , 
         \config_1.FSM_state[0] , \config_1.FSM_state_2_sqmuxa , 
         \config_1.timer_5[12] , \config_1.timer_5[13] , 
         \config_1.timer_5[10] , \config_1.timer_5[11] , \config_1.timer_5[8] , 
         \config_1.timer_5[9] , \config_1.timer_5[6] , \config_1.timer_5[7] , 
         \config_1.timer_5[4] , \config_1.timer_5[5] , \config_1.timer_5[2] , 
         \config_1.timer_5[3] , \config_1.timer_5[0] , \config_1.timer_5[1] , 
         \config_1.timer_5[26] , \config_1.timer_5[27] , 
         \config_1.timer_5[24] , \config_1.timer_5[25] , 
         \config_1.timer_5[22] , \config_1.timer_5[23] , 
         \config_1.timer_5[20] , \config_1.timer_5[21] , 
         \config_1.timer_5[18] , \config_1.timer_5[19] , 
         \config_1.timer_5[16] , \config_1.timer_5[17] , 
         \config_1.timer_5[14] , \config_1.timer_5[15] , 
         \config_1.rom_addr_RNO[7] , \config_1.timer_0_sqmuxa , 
         \config_1.un1_rom_addr_ac0_9_out_0 , 
         \config_1.FSM_state_RNI5NH1_0[0] , \config_1.rom_addr_RNO[0] , 
         \config_1.rom_addr_RNO[1] , \rom_addr[0] , \rom_addr[1] , 
         \rom_dout[14].sig_001.FeedThruLUT , 
         \rom_dout[15].sig_000.FeedThruLUT , \SCCB_addr[7] , \SCCB_addr[6] , 
         \rom_dout[12].sig_003.FeedThruLUT , 
         \rom_dout[13].sig_002.FeedThruLUT , \SCCB_addr[5] , \SCCB_addr[4] , 
         \rom_dout[10].sig_005.FeedThruLUT , 
         \rom_dout[11].sig_004.FeedThruLUT , \SCCB_addr[3] , \SCCB_addr[2] , 
         \rom_dout[8].sig_007.FeedThruLUT , \rom_dout[9].sig_006.FeedThruLUT , 
         \SCCB_addr[1] , \SCCB_addr[0] , \rom_dout[6].sig_009.FeedThruLUT , 
         \rom_dout[7].sig_008.FeedThruLUT , \SCCB_data[7] , \SCCB_data[6] , 
         \rom_dout[4].sig_011.FeedThruLUT , \rom_dout[5].sig_010.FeedThruLUT , 
         \SCCB_data[5] , \SCCB_data[4] , \rom_dout[2].sig_013.FeedThruLUT , 
         \rom_dout[3].sig_012.FeedThruLUT , \SCCB_data[3] , \SCCB_data[2] , 
         \rom_dout[0].sig_015.FeedThruLUT , \rom_dout[1].sig_014.FeedThruLUT , 
         \SCCB_data[1] , \SCCB_data[0] , \config_1.rom_addr_esr_RNO[5] , 
         \config_1.rom_addr_esr_RNO[6] , \config_1.timer_0_sqmuxa_1_1 , 
         \config_1.timer_0_sqmuxa_d_0_0_0 , \config_1.rom_addr_esr_RNO[2] , 
         \config_1.rom_addr_esr_RNO[3] , \config_1.timer_0_sqmuxa_3_0 , 
         \rom_addr[2] , \config_1.timer_0_sqmuxa_2_0 , \rom_addr[3] , 
         \SCCB1.byte_counter_scalar , \SCCB1.byte_counter_0 , \SCCB1.CO0 , 
         \SCCB1.FSM_state_RNI6J0D_2[3] , \SCCB1.byte_counter[1] , 
         \SCCB1.FSM_state_RNI6J0D_6[3] , \SCCB1.byte_counter[0] , 
         \SCCB1.un1_FSM_state_5 , \SCCB1.byte_index_1 , \SCCB1.byte_index_2 , 
         \SCCB1.FSM_state_cnst_1 , \SCCB1.byte_index[1] , 
         \SCCB1.byte_index[0] , \SCCB1.un1_FSM_state_9 , 
         \SCCB1.byte_index_scalar , \SCCB1.byte_index_0 , 
         \SCCB1.un1_byte_index_c2 , \SCCB1.byte_index[3] , 
         \SCCB1.byte_index[2] , \SCCB1.timer_lm[27] , \SCCB1.timer[27] , 
         \SCCB1.N_198_i , \SCCB1.timere_0_i , \SCCB1.timer_lm[24] , 
         \SCCB1.timer_lm[25] , \SCCB1.timer_lm[22] , \SCCB1.timer_lm[23] , 
         \SCCB1.timer_lm[20] , \SCCB1.timer_lm[21] , \SCCB1.timer_lm[18] , 
         \SCCB1.timer_lm[19] , \SCCB1.timer_lm[16] , \SCCB1.timer_lm[17] , 
         \SCCB1.timer_lm[14] , \SCCB1.timer_lm[15] , \SCCB1.timer_lm[12] , 
         \SCCB1.timer_lm[13] , \SCCB1.timer_lm[10] , \SCCB1.timer_lm[11] , 
         \SCCB1.timer_lm[8] , \SCCB1.timer_lm[9] , \SCCB1.timer_lm[6] , 
         \SCCB1.timer_lm[7] , \SCCB1.FSM_state_RNI6J0D_4[3] , 
         \SCCB1.timer_lm[4] , \SCCB1.timer_lm[5] , 
         \SCCB1.un73_FSM_state_0_sqmuxa , \SCCB1.timer_lm[2] , 
         \SCCB1.timer_lm[3] , \SCCB1.timer_cnst_1[3] , \SCCB1.timer_lm[0] , 
         \SCCB1.timer_lm[1] , \SCCB1.un1_FSM_state_29_0 , 
         \SCCB_addr[6].sig_017.FeedThruLUT , 
         \SCCB_addr[7].sig_016.FeedThruLUT , \SCCB1.latched_address_0_sqmuxa , 
         \SCCB1.latched_address[7] , \SCCB1.latched_address[6] , 
         \SCCB_addr[4].sig_019.FeedThruLUT , 
         \SCCB_addr[5].sig_018.FeedThruLUT , \SCCB1.latched_address[5] , 
         \SCCB1.latched_address[4] , \SCCB_addr[2].sig_021.FeedThruLUT , 
         \SCCB_addr[3].sig_020.FeedThruLUT , \SCCB1.latched_address[3] , 
         \SCCB1.latched_address[2] , \SCCB_addr[0].sig_023.FeedThruLUT , 
         \SCCB_addr[1].sig_022.FeedThruLUT , \SCCB1.latched_address[1] , 
         \SCCB1.latched_address[0] , \SCCB_data[6].sig_025.FeedThruLUT , 
         \SCCB_data[7].sig_024.FeedThruLUT , \SCCB1.latched_data[7] , 
         \SCCB1.latched_data[6] , \SCCB_data[4].sig_027.FeedThruLUT , 
         \SCCB_data[5].sig_026.FeedThruLUT , \SCCB1.latched_data[5] , 
         \SCCB1.latched_data[4] , \SCCB_data[2].sig_029.FeedThruLUT , 
         \SCCB_data[3].sig_028.FeedThruLUT , \SCCB1.latched_data[3] , 
         \SCCB1.latched_data[2] , \SCCB_data[0].sig_031.FeedThruLUT , 
         \SCCB_data[1].sig_030.FeedThruLUT , \SCCB1.latched_data[1] , 
         \SCCB1.latched_data[0] , \SCCB1.FSM_return_state_2 , 
         \SCCB1.FSM_return_state_1 , \SCCB1.un1_FSM_state_26_0 , 
         \SCCB1.FSM_return_state[0] , \SCCB1.FSM_state[0] , 
         \SCCB1.FSM_state[1] , \SCCB1.FSM_return_state[1] , \SCCB1.N_174_0 , 
         \SCCB1.N_178_0_i , \SCCB1.N_97_1 , \SCCB1.tx_byte_7_iv_0_157_i_0 , 
         \SCCB1.tx_byte_7_iv_176_0 , \SCCB1.un1_FSM_state_18_0_i , 
         \SCCB1.tx_byte[7] , \SCCB1.tx_byte[6] , \SCCB1.N_138_0_i , 
         \SCCB1.N_151_0_i , \SCCB1.tx_byte_7_iv_2_125_0 , 
         \SCCB1.tx_byte_7_iv_1_141_0 , \SCCB1.tx_byte[5] , \SCCB1.tx_byte[4] , 
         \SCCB1.N_112_0_i , \SCCB1.N_125_0_i , \SCCB1.tx_byte_7_iv_4_93_0 , 
         \SCCB1.tx_byte_7_iv_3_109_0 , \SCCB1.tx_byte[3] , \SCCB1.tx_byte[2] , 
         \SCCB1.N_87_0_i , \SCCB1.N_108_0 , \SCCB1.N_96_1 , 
         \SCCB1.tx_byte_7_iv_0_0_74_i_0 , \SCCB1.tx_byte[1] , 
         \SCCB1.tx_byte[0] , \SCCB1.FSM_state_0 , \SCCB1.FSM_state_scalar , 
         \SCCB1.FSM_return_state[2] , \SCCB1.N_20 , 
         \SCCB1.FSM_state_cnst_1_0_0[2] , \SCCB1.FSM_return_state[3] , 
         \SCCB1.FSM_state[3] , \SCCB1.FSM_state[2] , \SCCB1.FSM_state_2 , 
         \SCCB1.FSM_state_1 , \SCCB1.FSM_state_e_1_1[1] , \SCCB1.N_23_0 , 
         \SCCB1.FSM_state_e_1[0] , \SCCB1.FSM_state_e_1[1] , 
         \reader.CAMERA_VSYNC_IN_c_i , \reader.frame_done , CAMERA_VSYNC_IN_c, 
         \reader.FSM_state[0] , CAMERA_PCLOCK_c, frame_done_c, 
         \reader.pixel_data_0_sqmuxa , \reader.pixel_half , CAMERA_HREF_IN_c, 
         pixel_valid_c, \CAMERA_DATA_IN_c[6].sig_033.FeedThruLUT , 
         \CAMERA_DATA_IN_c[7].sig_032.FeedThruLUT , \CAMERA_DATA_IN_c[6] , 
         \CAMERA_DATA_IN_c[7] , \reader.pixel_half_RNIKJ0O , \pixel_data[15] , 
         \pixel_data[14] , \CAMERA_DATA_IN_c[4].sig_035.FeedThruLUT , 
         \CAMERA_DATA_IN_c[5].sig_034.FeedThruLUT , \CAMERA_DATA_IN_c[4] , 
         \CAMERA_DATA_IN_c[5] , \pixel_data[13] , \pixel_data[12] , 
         \CAMERA_DATA_IN_c[2].sig_037.FeedThruLUT , 
         \CAMERA_DATA_IN_c[3].sig_036.FeedThruLUT , \CAMERA_DATA_IN_c[2] , 
         \CAMERA_DATA_IN_c[3] , \pixel_data[11] , \pixel_data[10] , 
         \CAMERA_DATA_IN_c[0].sig_039.FeedThruLUT , 
         \CAMERA_DATA_IN_c[1].sig_038.FeedThruLUT , \CAMERA_DATA_IN_c[0] , 
         \CAMERA_DATA_IN_c[1] , \pixel_data[9] , \pixel_data[8] , 
         \vga_inst.row_3[0] , \vga_inst.row_3[2] , \vga_inst.N_58_mux , 
         \vga_inst.row_3[3] , \vga_inst.row_3[9] , \vga_inst.row[9] , 
         \STATE_cnst_0_i[0] , STATE_scalar, done_c, STATE9, \STATE[0] , 
         \STATE[1] , prev_pixel_valid, 
         \address_counter[12].sig_041.FeedThruLUT , 
         \address_counter[13].sig_040.FeedThruLUT , \STATE_i_0[0] , 
         prev_pixel_valid5, \spram_address_in[13] , \spram_address_in[12] , 
         \address_counter[10].sig_043.FeedThruLUT , 
         \address_counter[11].sig_042.FeedThruLUT , \spram_address_in[11] , 
         \spram_address_in[10] , \address_counter[8].sig_045.FeedThruLUT , 
         \address_counter[9].sig_044.FeedThruLUT , \spram_address_in[9] , 
         \spram_address_in[8] , \address_counter[6].sig_047.FeedThruLUT , 
         \address_counter[7].sig_046.FeedThruLUT , \spram_address_in[7] , 
         \spram_address_in[6] , \address_counter[4].sig_049.FeedThruLUT , 
         \address_counter[5].sig_048.FeedThruLUT , \spram_address_in[5] , 
         \spram_address_in[4] , \address_counter[2].sig_051.FeedThruLUT , 
         \address_counter[3].sig_050.FeedThruLUT , \spram_address_in[3] , 
         \spram_address_in[2] , \address_counter[0].sig_053.FeedThruLUT , 
         \address_counter[1].sig_052.FeedThruLUT , \spram_address_in[1] , 
         \spram_address_in[0] , \pixel_data[14].sig_055.FeedThruLUT , 
         \pixel_data[15].sig_054.FeedThruLUT , \spram_data_in[7] , 
         \spram_data_in[6] , \pixel_data[12].sig_057.FeedThruLUT , 
         \pixel_data[13].sig_056.FeedThruLUT , \spram_data_in[5] , 
         \spram_data_in[4] , \pixel_data[10].sig_059.FeedThruLUT , 
         \pixel_data[11].sig_058.FeedThruLUT , \spram_data_in[3] , 
         \spram_data_in[2] , \pixel_data[8].sig_061.FeedThruLUT , 
         \pixel_data[9].sig_060.FeedThruLUT , \spram_data_in[1] , 
         \spram_data_in[0] , \rom_addr[4] , \rom1.m135_ns_1 , \rom1.m203_ns_1 , 
         \rom1.m162_ns_1 , \rom1.m162_ns , \rom1.m151_ns_1 , \rom1.m146_ns_1 , 
         \rom1.m146_ns , \rom1.m56_ns_1 , \rom1.m43_ns_1 , \rom1.m43_ns , 
         \rom1.m17_ns_1 , \rom1.m9_ns_1 , \rom1.m9_ns , \rom1.m33 , \rom1.m26 , 
         \rom1.m19 , \rom1.m218_ns , \rom1.m215 , \rom1.N_255_mux , 
         \rom1.m183_ns_1 , \rom1.m181 , \rom1.m179 , \rom1.m176 , \rom1.m174 , 
         \rom1.m104_ns_1 , \rom1.m100 , \rom1.m102 , \rom1.m96 , \rom1.m95 , 
         \rom1.m72_ns_1 , \rom1.m68 , \rom1.m70 , \rom1.m63 , \rom1.m66 , 
         \rom1.m29_ns_1 , \rom1.i4_mux , \rom1.m226 , \rom1.m214 , \rom1.m15 , 
         \rom1.m227 , \rom1.m175 , \rom1.m81 , \rom1.m25 , \rom1.m78 , 
         \rom1.m82 , \config_1.timer_0_sqmuxa_d_0 , SCCB_ready, 
         \config_1.FSM_state20 , \SCCB1.FSM_state_RNO_2[0] , 
         \SCCB1.FSM_state_RNO_3[0] , \SCCB1.byte_index27 , SCCB_start, 
         \rom1.m21_x0 , \rom1.m185_1 , \rom1.m73 , \rom1.m191_ns_x1 , 
         \rom1.m191_ns_x0 , \rom1.m191_ns_ns , \rom1.m195_ns_ns , 
         \rom1.m195_ns_x1 , \rom1.m195_ns_x0 , \rom1.N_251_mux , 
         \rom1.m131_ns , \rom1.N_254_mux , \rom1.m130 , \rom1.m128 , 
         \rom1.N_256_mux , \rom1.m121_ns_1_0 , \rom1.m115_ns_1_0 , \rom1.m49 , 
         \rom1.m217 , \rom1.m216 , \rom1.m87_ns , \rom1.m86 , \rom1.m84 , 
         \rom1.m166 , \rom1.m164 , \rom1.m206 , \rom1.m205 , \rom1.i2_mux , 
         \rom1.m231 , \rom1.m48 , \config_1.FSM_state20_2 , 
         \config_1.FSM_state_RNO_2[1] , \config_1.FSM_state19_3_8 , 
         \config_1.FSM_state_RNO_1[1] , \config_1.FSM_state19_3_6 , 
         \config_1.FSM_state19_3_7 , \config_1.un1_FSM_state_3 , 
         \config_1.un32_FSM_state_0_sqmuxa_20 , 
         \config_1.un32_FSM_state_0_sqmuxa_26 , 
         \config_1.un32_FSM_state_0_sqmuxa_19 , 
         \config_1.un32_FSM_state_0_sqmuxa_27 , 
         \config_1.un32_FSM_state_0_sqmuxa_18 , 
         \config_1.un32_FSM_state_0_sqmuxa_16 , 
         \config_1.un32_FSM_state_0_sqmuxa_15 , 
         \config_1.un32_FSM_state_0_sqmuxa_17 , \config_1.FSM_state19_2 , 
         \config_1.un32_FSM_state_0_sqmuxa_22 , 
         \config_1.un1_rom_addr_ac0_5_out , \SCCB1.un68_FSM_state_15 , 
         \SCCB1.timer_RNII6IE[0] , \SCCB1.un68_FSM_state_21 , 
         \SCCB1.un68_FSM_state_20 , \SCCB1.un1_FSM_state_15_0 , 
         \SCCB1.un68_FSM_state_25 , \SCCB1.un73_FSM_state_0_sqmuxa_1_1 , 
         \SCCB1.un73_FSM_state_0_sqmuxa_1 , \SCCB1.un13_SIOD_oe , 
         \SCCB1.FSM_state_cnst_1_i_1[0] , \SCCB1.N_78_0 , 
         \SCCB1.un1_FSM_state_21_0_i , \SCCB1.SIOD_oe_i , 
         \SCCB1.un68_FSM_state_19 , \SCCB1.un68_FSM_state_18 , 
         \SCCB1.un68_FSM_state_17 , \SCCB1.un68_FSM_state_16 , 
         \vga_inst.col_RNO[0] , \vga_inst.m16_5 , \vga_inst.m16_4 , 
         \vga_inst.m8_5 , \vga_inst.m8_4 , \vga_inst.m30_4 , 
         \vga_inst.N_42_mux , VGA_VSYNC_0_i, \data_out[0] , \vga_inst.m35_1 , 
         \vga_inst.N_54 , \RGB_c[0] , \vga_inst.N_19 , VGA_HSYNC_c, 
         \SCCB1.un1_FSM_state_22_0_i , \SCCB1.FSM_return_state_0 , 
         \SCCB1.FSM_return_state_cnst_0[2] , \SCCB1.timer_lm[26] , 
         prev_pixel_valid_1, WR_1, WR, N_882_i, \SCCB1.FSM_state_i[1] , 
         \SCCB1.SIOC_oe_i , N_881_i, \config_1.done_0 , 
         \config_1.SCCB_interface_start , \config_1.SCCB_interface_start_e_1 , 
         \config_1.rom_addr_RNO[4] , \SCCB1.ready , 
         \SCCB1.FSM_return_state_cnst[3] , \reader.pixel_half_1 , GND, 
         clk_12MHz_c, \my_pll.lscc_pll_inst.intfbout_w ;

  config_1_SLICE_0 \config_1.SLICE_0 ( .DI1(\config_1.timer_5[28] ), 
    .D1(\config_1.un1_timer_cry_27_0_c_0.CO0 ), .C1(\config_1.timer_2_sqmuxa ), 
    .B1(\config_1.un32_FSM_state_0_sqmuxa ), .A1(\config_1.un1_timer_axb_28 ), 
    .D0(\config_1.un1_timer_cry_26 ), 
    .C0(\config_1.un1_timer_cry_27_0_c_0_RNO_0 ), .B0(\config_1.timer[27] ), 
    .LSR(\config_1.timer_1_sqmuxa ), .CLK(clk_25MHz), 
    .CIN0(\config_1.un1_timer_cry_26 ), 
    .CIN1(\config_1.un1_timer_cry_27_0_c_0.CO0 ), .Q1(\config_1.timer[28] ), 
    .F0(\config_1.un1_timer[27] ), .F1(\config_1.timer_5[28] ), 
    .COUT0(\config_1.un1_timer_cry_27_0_c_0.CO0 ));
  config_1_un1_timer_cry_25_0_c_0_SLICE_1 
    \config_1.un1_timer_cry_25_0_c_0.SLICE_1 ( 
    .D1(\config_1.un1_timer_cry_25_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_25_0_c_0_RNO_0 ), .B1(\config_1.timer[26] ), 
    .D0(\config_1.un1_timer_cry_24 ), 
    .C0(\config_1.un1_timer_cry_25_0_c_0_RNO ), .B0(\config_1.timer[25] ), 
    .CIN0(\config_1.un1_timer_cry_24 ), 
    .CIN1(\config_1.un1_timer_cry_25_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[25] ), .F1(\config_1.un1_timer[26] ), 
    .COUT1(\config_1.un1_timer_cry_26 ), 
    .COUT0(\config_1.un1_timer_cry_25_0_c_0.CO0 ));
  config_1_un1_timer_cry_23_0_c_0_SLICE_2 
    \config_1.un1_timer_cry_23_0_c_0.SLICE_2 ( 
    .D1(\config_1.un1_timer_cry_23_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_23_0_c_0_RNO_0 ), .B1(\config_1.timer[24] ), 
    .D0(\config_1.un1_timer_cry_22 ), 
    .C0(\config_1.un1_timer_cry_23_0_c_0_RNO ), .B0(\config_1.timer[23] ), 
    .CIN0(\config_1.un1_timer_cry_22 ), 
    .CIN1(\config_1.un1_timer_cry_23_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[23] ), .F1(\config_1.un1_timer[24] ), 
    .COUT1(\config_1.un1_timer_cry_24 ), 
    .COUT0(\config_1.un1_timer_cry_23_0_c_0.CO0 ));
  config_1_un1_timer_cry_21_0_c_0_SLICE_3 
    \config_1.un1_timer_cry_21_0_c_0.SLICE_3 ( 
    .D1(\config_1.un1_timer_cry_21_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_21_0_c_0_RNO_0 ), .B1(\config_1.timer[22] ), 
    .D0(\config_1.un1_timer_cry_20 ), 
    .C0(\config_1.un1_timer_cry_21_0_c_0_RNO ), .B0(\config_1.timer[21] ), 
    .CIN0(\config_1.un1_timer_cry_20 ), 
    .CIN1(\config_1.un1_timer_cry_21_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[21] ), .F1(\config_1.un1_timer[22] ), 
    .COUT1(\config_1.un1_timer_cry_22 ), 
    .COUT0(\config_1.un1_timer_cry_21_0_c_0.CO0 ));
  config_1_un1_timer_cry_19_0_c_0_SLICE_4 
    \config_1.un1_timer_cry_19_0_c_0.SLICE_4 ( 
    .D1(\config_1.un1_timer_cry_19_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_19_0_c_0_RNO_0 ), .B1(\config_1.timer[20] ), 
    .D0(\config_1.un1_timer_cry_18 ), 
    .C0(\config_1.un1_timer_cry_19_0_c_0_RNO ), .B0(\config_1.timer[19] ), 
    .CIN0(\config_1.un1_timer_cry_18 ), 
    .CIN1(\config_1.un1_timer_cry_19_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[19] ), .F1(\config_1.un1_timer[20] ), 
    .COUT1(\config_1.un1_timer_cry_20 ), 
    .COUT0(\config_1.un1_timer_cry_19_0_c_0.CO0 ));
  config_1_un1_timer_cry_17_0_c_0_SLICE_5 
    \config_1.un1_timer_cry_17_0_c_0.SLICE_5 ( 
    .D1(\config_1.un1_timer_cry_17_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_17_0_c_0_RNO_0 ), .B1(\config_1.timer[18] ), 
    .D0(\config_1.un1_timer_cry_16 ), 
    .C0(\config_1.un1_timer_cry_17_0_c_0_RNO ), .B0(\config_1.timer[17] ), 
    .CIN0(\config_1.un1_timer_cry_16 ), 
    .CIN1(\config_1.un1_timer_cry_17_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[17] ), .F1(\config_1.un1_timer[18] ), 
    .COUT1(\config_1.un1_timer_cry_18 ), 
    .COUT0(\config_1.un1_timer_cry_17_0_c_0.CO0 ));
  config_1_un1_timer_cry_15_0_c_0_SLICE_6 
    \config_1.un1_timer_cry_15_0_c_0.SLICE_6 ( 
    .D1(\config_1.un1_timer_cry_15_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_15_0_c_0_RNO_0 ), .B1(\config_1.timer[16] ), 
    .D0(\config_1.un1_timer_cry_14 ), 
    .C0(\config_1.un1_timer_cry_15_0_c_0_RNO ), .B0(\config_1.timer[15] ), 
    .CIN0(\config_1.un1_timer_cry_14 ), 
    .CIN1(\config_1.un1_timer_cry_15_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[15] ), .F1(\config_1.un1_timer[16] ), 
    .COUT1(\config_1.un1_timer_cry_16 ), 
    .COUT0(\config_1.un1_timer_cry_15_0_c_0.CO0 ));
  config_1_un1_timer_cry_13_0_c_0_SLICE_7 
    \config_1.un1_timer_cry_13_0_c_0.SLICE_7 ( 
    .D1(\config_1.un1_timer_cry_13_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_13_0_c_0_RNO_0 ), .B1(\config_1.timer[14] ), 
    .D0(\config_1.un1_timer_cry_12 ), 
    .C0(\config_1.un1_timer_cry_13_0_c_0_RNO ), .B0(\config_1.timer[13] ), 
    .CIN0(\config_1.un1_timer_cry_12 ), 
    .CIN1(\config_1.un1_timer_cry_13_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[13] ), .F1(\config_1.un1_timer[14] ), 
    .COUT1(\config_1.un1_timer_cry_14 ), 
    .COUT0(\config_1.un1_timer_cry_13_0_c_0.CO0 ));
  config_1_un1_timer_cry_11_0_c_0_SLICE_8 
    \config_1.un1_timer_cry_11_0_c_0.SLICE_8 ( 
    .D1(\config_1.un1_timer_cry_11_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_11_0_c_0_RNO_0 ), .B1(\config_1.timer[12] ), 
    .D0(\config_1.un1_timer_cry_10 ), 
    .C0(\config_1.un1_timer_cry_11_0_c_0_RNO ), .B0(\config_1.timer[11] ), 
    .CIN0(\config_1.un1_timer_cry_10 ), 
    .CIN1(\config_1.un1_timer_cry_11_0_c_0.CO0 ), 
    .F0(\config_1.un1_timer[11] ), .F1(\config_1.un1_timer[12] ), 
    .COUT1(\config_1.un1_timer_cry_12 ), 
    .COUT0(\config_1.un1_timer_cry_11_0_c_0.CO0 ));
  config_1_un1_timer_cry_9_0_c_0_SLICE_9 
    \config_1.un1_timer_cry_9_0_c_0.SLICE_9 ( 
    .D1(\config_1.un1_timer_cry_9_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_9_0_c_0_RNO_0 ), .B1(\config_1.timer[10] ), 
    .D0(\config_1.un1_timer_cry_8 ), .C0(\config_1.un1_timer_cry_9_0_c_0_RNO ), 
    .B0(\config_1.timer[9] ), .CIN0(\config_1.un1_timer_cry_8 ), 
    .CIN1(\config_1.un1_timer_cry_9_0_c_0.CO0 ), .F0(\config_1.un1_timer[9] ), 
    .F1(\config_1.un1_timer[10] ), .COUT1(\config_1.un1_timer_cry_10 ), 
    .COUT0(\config_1.un1_timer_cry_9_0_c_0.CO0 ));
  config_1_un1_timer_cry_7_0_c_0_SLICE_10 
    \config_1.un1_timer_cry_7_0_c_0.SLICE_10 ( 
    .D1(\config_1.un1_timer_cry_7_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_7_0_c_0_RNO_0 ), .B1(\config_1.timer[8] ), 
    .D0(\config_1.un1_timer_cry_6 ), .C0(\config_1.un1_timer_cry_7_0_c_0_RNO ), 
    .B0(\config_1.timer[7] ), .CIN0(\config_1.un1_timer_cry_6 ), 
    .CIN1(\config_1.un1_timer_cry_7_0_c_0.CO0 ), .F0(\config_1.un1_timer[7] ), 
    .F1(\config_1.un1_timer[8] ), .COUT1(\config_1.un1_timer_cry_8 ), 
    .COUT0(\config_1.un1_timer_cry_7_0_c_0.CO0 ));
  config_1_un1_timer_cry_5_0_c_0_SLICE_11 
    \config_1.un1_timer_cry_5_0_c_0.SLICE_11 ( 
    .D1(\config_1.un1_timer_cry_5_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_5_0_c_0_RNO_0 ), .B1(\config_1.timer[6] ), 
    .D0(\config_1.un1_timer_cry_4 ), .C0(\config_1.un1_timer_cry_5_0_c_0_RNO ), 
    .B0(\config_1.timer[5] ), .CIN0(\config_1.un1_timer_cry_4 ), 
    .CIN1(\config_1.un1_timer_cry_5_0_c_0.CO0 ), .F0(\config_1.un1_timer[5] ), 
    .F1(\config_1.un1_timer[6] ), .COUT1(\config_1.un1_timer_cry_6 ), 
    .COUT0(\config_1.un1_timer_cry_5_0_c_0.CO0 ));
  config_1_un1_timer_cry_3_0_c_0_SLICE_12 
    \config_1.un1_timer_cry_3_0_c_0.SLICE_12 ( 
    .D1(\config_1.un1_timer_cry_3_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_3_0_c_0_RNO_0 ), .B1(\config_1.timer[4] ), 
    .D0(\config_1.un1_timer_cry_2 ), .C0(\config_1.un1_timer_cry_3_0_c_0_RNO ), 
    .B0(\config_1.timer[3] ), .CIN0(\config_1.un1_timer_cry_2 ), 
    .CIN1(\config_1.un1_timer_cry_3_0_c_0.CO0 ), .F0(\config_1.un1_timer[3] ), 
    .F1(\config_1.un1_timer[4] ), .COUT1(\config_1.un1_timer_cry_4 ), 
    .COUT0(\config_1.un1_timer_cry_3_0_c_0.CO0 ));
  config_1_un1_timer_cry_1_0_c_0_SLICE_13 
    \config_1.un1_timer_cry_1_0_c_0.SLICE_13 ( 
    .D1(\config_1.un1_timer_cry_1_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_1_0_c_0_RNO_0 ), .B1(\config_1.timer[2] ), 
    .D0(\config_1.un1_timer_cry_0 ), .C0(\config_1.un1_timer_cry_1_0_c_0_RNO ), 
    .B0(\config_1.timer[1] ), .CIN0(\config_1.un1_timer_cry_0 ), 
    .CIN1(\config_1.un1_timer_cry_1_0_c_0.CO0 ), .F0(\config_1.un1_timer[1] ), 
    .F1(\config_1.un1_timer[2] ), .COUT1(\config_1.un1_timer_cry_2 ), 
    .COUT0(\config_1.un1_timer_cry_1_0_c_0.CO0 ));
  config_1_un1_timer_cry_0_0_c_0_SLICE_14 
    \config_1.un1_timer_cry_0_0_c_0.SLICE_14 ( 
    .D1(\config_1.un1_timer_cry_0_0_c_0.CO0 ), 
    .C1(\config_1.un1_timer_cry_0_0_c_0_RNO ), .B1(\config_1.timer[0] ), 
    .CIN1(\config_1.un1_timer_cry_0_0_c_0.CO0 ), .F1(\config_1.un1_timer[0] ), 
    .COUT1(\config_1.un1_timer_cry_0 ), 
    .COUT0(\config_1.un1_timer_cry_0_0_c_0.CO0 ));
  SCCB1_timer_cry_c_0_25__SLICE_15 \SCCB1.timer_cry_c_0[25].SLICE_15 ( 
    .D1(\SCCB1.timer_cry_c_0[25].CO0 ), .C1(VCC), .B1(\SCCB1.timer[26] ), 
    .D0(\SCCB1.timer_cry[24] ), .C0(VCC), .B0(\SCCB1.timer[25] ), 
    .CIN0(\SCCB1.timer_cry[24] ), .CIN1(\SCCB1.timer_cry_c_0[25].CO0 ), 
    .F0(\SCCB1.timer_s[25] ), .F1(\SCCB1.timer_s[26] ), 
    .COUT1(\SCCB1.timer_cry[26] ), .COUT0(\SCCB1.timer_cry_c_0[25].CO0 ));
  SCCB1_timer_cry_c_0_23__SLICE_16 \SCCB1.timer_cry_c_0[23].SLICE_16 ( 
    .D1(\SCCB1.timer_cry_c_0[23].CO0 ), .C1(VCC), .B1(\SCCB1.timer[24] ), 
    .D0(\SCCB1.timer_cry[22] ), .C0(VCC), .B0(\SCCB1.timer[23] ), 
    .CIN0(\SCCB1.timer_cry[22] ), .CIN1(\SCCB1.timer_cry_c_0[23].CO0 ), 
    .F0(\SCCB1.timer_s[23] ), .F1(\SCCB1.timer_s[24] ), 
    .COUT1(\SCCB1.timer_cry[24] ), .COUT0(\SCCB1.timer_cry_c_0[23].CO0 ));
  SCCB1_timer_cry_c_0_21__SLICE_17 \SCCB1.timer_cry_c_0[21].SLICE_17 ( 
    .D1(\SCCB1.timer_cry_c_0[21].CO0 ), .C1(VCC), .B1(\SCCB1.timer[22] ), 
    .D0(\SCCB1.timer_cry[20] ), .C0(VCC), .B0(\SCCB1.timer[21] ), 
    .CIN0(\SCCB1.timer_cry[20] ), .CIN1(\SCCB1.timer_cry_c_0[21].CO0 ), 
    .F0(\SCCB1.timer_s[21] ), .F1(\SCCB1.timer_s[22] ), 
    .COUT1(\SCCB1.timer_cry[22] ), .COUT0(\SCCB1.timer_cry_c_0[21].CO0 ));
  SCCB1_timer_cry_c_0_19__SLICE_18 \SCCB1.timer_cry_c_0[19].SLICE_18 ( 
    .D1(\SCCB1.timer_cry_c_0[19].CO0 ), .C1(VCC), .B1(\SCCB1.timer[20] ), 
    .D0(\SCCB1.timer_cry[18] ), .C0(VCC), .B0(\SCCB1.timer[19] ), 
    .CIN0(\SCCB1.timer_cry[18] ), .CIN1(\SCCB1.timer_cry_c_0[19].CO0 ), 
    .F0(\SCCB1.timer_s[19] ), .F1(\SCCB1.timer_s[20] ), 
    .COUT1(\SCCB1.timer_cry[20] ), .COUT0(\SCCB1.timer_cry_c_0[19].CO0 ));
  SCCB1_timer_cry_c_0_17__SLICE_19 \SCCB1.timer_cry_c_0[17].SLICE_19 ( 
    .D1(\SCCB1.timer_cry_c_0[17].CO0 ), .C1(VCC), .B1(\SCCB1.timer[18] ), 
    .D0(\SCCB1.timer_cry[16] ), .C0(VCC), .B0(\SCCB1.timer[17] ), 
    .CIN0(\SCCB1.timer_cry[16] ), .CIN1(\SCCB1.timer_cry_c_0[17].CO0 ), 
    .F0(\SCCB1.timer_s[17] ), .F1(\SCCB1.timer_s[18] ), 
    .COUT1(\SCCB1.timer_cry[18] ), .COUT0(\SCCB1.timer_cry_c_0[17].CO0 ));
  SCCB1_timer_cry_c_0_15__SLICE_20 \SCCB1.timer_cry_c_0[15].SLICE_20 ( 
    .D1(\SCCB1.timer_cry_c_0[15].CO0 ), .C1(VCC), .B1(\SCCB1.timer[16] ), 
    .D0(\SCCB1.timer_cry[14] ), .C0(VCC), .B0(\SCCB1.timer[15] ), 
    .CIN0(\SCCB1.timer_cry[14] ), .CIN1(\SCCB1.timer_cry_c_0[15].CO0 ), 
    .F0(\SCCB1.timer_s[15] ), .F1(\SCCB1.timer_s[16] ), 
    .COUT1(\SCCB1.timer_cry[16] ), .COUT0(\SCCB1.timer_cry_c_0[15].CO0 ));
  SCCB1_timer_cry_c_0_13__SLICE_21 \SCCB1.timer_cry_c_0[13].SLICE_21 ( 
    .D1(\SCCB1.timer_cry_c_0[13].CO0 ), .C1(VCC), .B1(\SCCB1.timer[14] ), 
    .D0(\SCCB1.timer_cry[12] ), .C0(VCC), .B0(\SCCB1.timer[13] ), 
    .CIN0(\SCCB1.timer_cry[12] ), .CIN1(\SCCB1.timer_cry_c_0[13].CO0 ), 
    .F0(\SCCB1.timer_s[13] ), .F1(\SCCB1.timer_s[14] ), 
    .COUT1(\SCCB1.timer_cry[14] ), .COUT0(\SCCB1.timer_cry_c_0[13].CO0 ));
  SCCB1_timer_cry_c_0_11__SLICE_22 \SCCB1.timer_cry_c_0[11].SLICE_22 ( 
    .D1(\SCCB1.timer_cry_c_0[11].CO0 ), .C1(VCC), .B1(\SCCB1.timer[12] ), 
    .D0(\SCCB1.timer_cry[10] ), .C0(VCC), .B0(\SCCB1.timer[11] ), 
    .CIN0(\SCCB1.timer_cry[10] ), .CIN1(\SCCB1.timer_cry_c_0[11].CO0 ), 
    .F0(\SCCB1.timer_s[11] ), .F1(\SCCB1.timer_s[12] ), 
    .COUT1(\SCCB1.timer_cry[12] ), .COUT0(\SCCB1.timer_cry_c_0[11].CO0 ));
  SCCB1_timer_cry_c_0_9__SLICE_23 \SCCB1.timer_cry_c_0[9].SLICE_23 ( 
    .D1(\SCCB1.timer_cry_c_0[9].CO0 ), .C1(VCC), .B1(\SCCB1.timer[10] ), 
    .D0(\SCCB1.timer_cry[8] ), .C0(VCC), .B0(\SCCB1.timer[9] ), 
    .CIN0(\SCCB1.timer_cry[8] ), .CIN1(\SCCB1.timer_cry_c_0[9].CO0 ), 
    .F0(\SCCB1.timer_s[9] ), .F1(\SCCB1.timer_s[10] ), 
    .COUT1(\SCCB1.timer_cry[10] ), .COUT0(\SCCB1.timer_cry_c_0[9].CO0 ));
  SCCB1_timer_cry_c_0_7__SLICE_24 \SCCB1.timer_cry_c_0[7].SLICE_24 ( 
    .D1(\SCCB1.timer_cry_c_0[7].CO0 ), .C1(VCC), .B1(\SCCB1.timer[8] ), 
    .D0(\SCCB1.timer_cry[6] ), .C0(VCC), .B0(\SCCB1.timer[7] ), 
    .CIN0(\SCCB1.timer_cry[6] ), .CIN1(\SCCB1.timer_cry_c_0[7].CO0 ), 
    .F0(\SCCB1.timer_s[7] ), .F1(\SCCB1.timer_s[8] ), 
    .COUT1(\SCCB1.timer_cry[8] ), .COUT0(\SCCB1.timer_cry_c_0[7].CO0 ));
  SCCB1_timer_cry_c_0_5__SLICE_25 \SCCB1.timer_cry_c_0[5].SLICE_25 ( 
    .D1(\SCCB1.timer_cry_c_0[5].CO0 ), .C1(VCC), .B1(\SCCB1.timer[6] ), 
    .D0(\SCCB1.timer_cry[4] ), .C0(VCC), .B0(\SCCB1.timer[5] ), 
    .CIN0(\SCCB1.timer_cry[4] ), .CIN1(\SCCB1.timer_cry_c_0[5].CO0 ), 
    .F0(\SCCB1.timer_s[5] ), .F1(\SCCB1.timer_s[6] ), 
    .COUT1(\SCCB1.timer_cry[6] ), .COUT0(\SCCB1.timer_cry_c_0[5].CO0 ));
  SCCB1_timer_cry_c_0_3__SLICE_26 \SCCB1.timer_cry_c_0[3].SLICE_26 ( 
    .D1(\SCCB1.timer_cry_c_0[3].CO0 ), .C1(VCC), .B1(\SCCB1.timer[4] ), 
    .D0(\SCCB1.timer_cry[2] ), .C0(VCC), .B0(\SCCB1.timer[3] ), 
    .CIN0(\SCCB1.timer_cry[2] ), .CIN1(\SCCB1.timer_cry_c_0[3].CO0 ), 
    .F0(\SCCB1.timer_s[3] ), .F1(\SCCB1.timer_s[4] ), 
    .COUT1(\SCCB1.timer_cry[4] ), .COUT0(\SCCB1.timer_cry_c_0[3].CO0 ));
  SCCB1_timer_cry_c_0_1__SLICE_27 \SCCB1.timer_cry_c_0[1].SLICE_27 ( 
    .D1(\SCCB1.timer_cry_c_0[1].CO0 ), .C1(VCC), .B1(\SCCB1.timer[2] ), 
    .D0(\SCCB1.timer_cry[0] ), .C0(VCC), .B0(\SCCB1.timer[1] ), 
    .CIN0(\SCCB1.timer_cry[0] ), .CIN1(\SCCB1.timer_cry_c_0[1].CO0 ), 
    .F0(\SCCB1.timer_s[1] ), .F1(\SCCB1.timer_s[2] ), 
    .COUT1(\SCCB1.timer_cry[2] ), .COUT0(\SCCB1.timer_cry_c_0[1].CO0 ));
  SCCB1_timer_cry_c_0_0__SLICE_28 \SCCB1.timer_cry_c_0[0].SLICE_28 ( 
    .D1(\SCCB1.timer_cry_c_0[0].CO0 ), .C1(VCC), .B1(\SCCB1.timer[0] ), 
    .CIN1(\SCCB1.timer_cry_c_0[0].CO0 ), .F1(\SCCB1.timer_s[0] ), 
    .COUT1(\SCCB1.timer_cry[0] ), .COUT0(\SCCB1.timer_cry_c_0[0].CO0 ));
  vga_inst_SLICE_29 \vga_inst.SLICE_29 ( 
    .DI0(\vga_inst.un3_row_1_cry_8_c_0_S0 ), 
    .D1(\vga_inst.un3_row_1_cry_8_c_0.CO0 ), .D0(\vga_inst.un3_row_1_cry_7 ), 
    .B0(\vga_inst.row[8] ), .CE(\vga_inst.col11 ), .CLK(clk_25MHz), 
    .CIN0(\vga_inst.un3_row_1_cry_7 ), 
    .CIN1(\vga_inst.un3_row_1_cry_8_c_0.CO0 ), .Q0(\vga_inst.row[8] ), 
    .F0(\vga_inst.un3_row_1_cry_8_c_0_S0 ), .F1(\vga_inst.un3_row_1_cry_8 ), 
    .COUT0(\vga_inst.un3_row_1_cry_8_c_0.CO0 ));
  vga_inst_SLICE_30 \vga_inst.SLICE_30 ( 
    .DI1(\vga_inst.un3_row_1_cry_6_c_0_S1 ), 
    .DI0(\vga_inst.un3_row_1_cry_6_c_0_S0 ), 
    .D1(\vga_inst.un3_row_1_cry_6_c_0.CO0 ), .B1(\vga_inst.row[7] ), 
    .D0(\vga_inst.un3_row_1_cry_5 ), .B0(\vga_inst.row[6] ), 
    .CE(\vga_inst.col11 ), .CLK(clk_25MHz), .CIN0(\vga_inst.un3_row_1_cry_5 ), 
    .CIN1(\vga_inst.un3_row_1_cry_6_c_0.CO0 ), .Q0(\vga_inst.row[6] ), 
    .Q1(\vga_inst.row[7] ), .F0(\vga_inst.un3_row_1_cry_6_c_0_S0 ), 
    .F1(\vga_inst.un3_row_1_cry_6_c_0_S1 ), .COUT1(\vga_inst.un3_row_1_cry_7 ), 
    .COUT0(\vga_inst.un3_row_1_cry_6_c_0.CO0 ));
  vga_inst_SLICE_31 \vga_inst.SLICE_31 ( 
    .DI1(\vga_inst.un3_row_1_cry_4_c_0_S1 ), 
    .DI0(\vga_inst.un3_row_1_cry_4_c_0_S0 ), 
    .D1(\vga_inst.un3_row_1_cry_4_c_0.CO0 ), .B1(\vga_inst.row[5] ), 
    .D0(\vga_inst.un3_row_1_cry_3 ), .B0(\vga_inst.row[4] ), 
    .CE(\vga_inst.col11 ), .CLK(clk_25MHz), .CIN0(\vga_inst.un3_row_1_cry_3 ), 
    .CIN1(\vga_inst.un3_row_1_cry_4_c_0.CO0 ), .Q0(\vga_inst.row[4] ), 
    .Q1(\vga_inst.row[5] ), .F0(\vga_inst.un3_row_1_cry_4_c_0_S0 ), 
    .F1(\vga_inst.un3_row_1_cry_4_c_0_S1 ), .COUT1(\vga_inst.un3_row_1_cry_5 ), 
    .COUT0(\vga_inst.un3_row_1_cry_4_c_0.CO0 ));
  vga_inst_un3_row_1_cry_2_c_0_SLICE_32 
    \vga_inst.un3_row_1_cry_2_c_0.SLICE_32 ( 
    .D1(\vga_inst.un3_row_1_cry_2_c_0.CO0 ), .B1(\vga_inst.row[3] ), 
    .D0(\vga_inst.un3_row_1_cry_1 ), .B0(\vga_inst.row[2] ), 
    .CIN0(\vga_inst.un3_row_1_cry_1 ), 
    .CIN1(\vga_inst.un3_row_1_cry_2_c_0.CO0 ), 
    .F0(\vga_inst.un3_row_1_cry_2_c_0_S0 ), 
    .F1(\vga_inst.un3_row_1_cry_2_c_0_S1 ), .COUT1(\vga_inst.un3_row_1_cry_3 ), 
    .COUT0(\vga_inst.un3_row_1_cry_2_c_0.CO0 ));
  vga_inst_SLICE_33 \vga_inst.SLICE_33 ( 
    .DI1(\vga_inst.un3_row_1_cry_1_c_0_S1 ), 
    .D1(\vga_inst.un3_row_1_cry_1_c_0.CO0 ), .B1(\vga_inst.row[1] ), 
    .C0(\vga_inst.row[0] ), .B0(\vga_inst.row[0] ), .CE(\vga_inst.col11 ), 
    .CLK(clk_25MHz), .CIN1(\vga_inst.un3_row_1_cry_1_c_0.CO0 ), 
    .Q1(\vga_inst.row[1] ), .F1(\vga_inst.un3_row_1_cry_1_c_0_S1 ), 
    .COUT1(\vga_inst.un3_row_1_cry_1 ), 
    .COUT0(\vga_inst.un3_row_1_cry_1_c_0.CO0 ));
  vga_inst_SLICE_34 \vga_inst.SLICE_34 ( .DI1(\vga_inst.col_3[9] ), 
    .DI0(\vga_inst.col_3[8] ), .D1(\vga_inst.un2_col_cry_8_c_0.CO0 ), 
    .C1(\vga_inst.col11 ), .A1(\vga_inst.col[9] ), 
    .D0(\vga_inst.un2_col_cry_7 ), .B0(\vga_inst.col[8] ), 
    .A0(\vga_inst.col11 ), .CLK(clk_25MHz), .CIN0(\vga_inst.un2_col_cry_7 ), 
    .CIN1(\vga_inst.un2_col_cry_8_c_0.CO0 ), .Q0(\vga_inst.col[8] ), 
    .Q1(\vga_inst.col[9] ), .F0(\vga_inst.col_3[8] ), .F1(\vga_inst.col_3[9] ), 
    .COUT0(\vga_inst.un2_col_cry_8_c_0.CO0 ));
  vga_inst_SLICE_35 \vga_inst.SLICE_35 ( .DI1(\vga_inst.un2_col_cry_6_c_0_S1 ), 
    .DI0(\vga_inst.un2_col_cry_6_c_0_S0 ), 
    .D1(\vga_inst.un2_col_cry_6_c_0.CO0 ), .B1(\vga_inst.col[7] ), 
    .D0(\vga_inst.un2_col_cry_5 ), .B0(\vga_inst.col[6] ), .CLK(clk_25MHz), 
    .CIN0(\vga_inst.un2_col_cry_5 ), .CIN1(\vga_inst.un2_col_cry_6_c_0.CO0 ), 
    .Q0(\vga_inst.col[6] ), .Q1(\vga_inst.col[7] ), 
    .F0(\vga_inst.un2_col_cry_6_c_0_S0 ), .F1(\vga_inst.un2_col_cry_6_c_0_S1 ), 
    .COUT1(\vga_inst.un2_col_cry_7 ), .COUT0(\vga_inst.un2_col_cry_6_c_0.CO0 ));
  vga_inst_SLICE_36 \vga_inst.SLICE_36 ( .DI1(\vga_inst.col_3[5] ), 
    .DI0(\vga_inst.un2_col_cry_4_c_0_S0 ), 
    .D1(\vga_inst.un2_col_cry_4_c_0.CO0 ), .B1(\vga_inst.col[5] ), 
    .A1(\vga_inst.col11 ), .D0(\vga_inst.un2_col_cry_3 ), 
    .B0(\vga_inst.col[4] ), .CLK(clk_25MHz), .CIN0(\vga_inst.un2_col_cry_3 ), 
    .CIN1(\vga_inst.un2_col_cry_4_c_0.CO0 ), .Q0(\vga_inst.col[4] ), 
    .Q1(\vga_inst.col[5] ), .F0(\vga_inst.un2_col_cry_4_c_0_S0 ), 
    .F1(\vga_inst.col_3[5] ), .COUT1(\vga_inst.un2_col_cry_5 ), 
    .COUT0(\vga_inst.un2_col_cry_4_c_0.CO0 ));
  vga_inst_SLICE_37 \vga_inst.SLICE_37 ( .DI1(\vga_inst.un2_col_cry_2_c_0_S1 ), 
    .DI0(\vga_inst.un2_col_cry_2_c_0_S0 ), 
    .D1(\vga_inst.un2_col_cry_2_c_0.CO0 ), .B1(\vga_inst.col[3] ), 
    .D0(\vga_inst.un2_col_cry_1 ), .B0(\vga_inst.col[2] ), .CLK(clk_25MHz), 
    .CIN0(\vga_inst.un2_col_cry_1 ), .CIN1(\vga_inst.un2_col_cry_2_c_0.CO0 ), 
    .Q0(\vga_inst.col[2] ), .Q1(\vga_inst.col[3] ), 
    .F0(\vga_inst.un2_col_cry_2_c_0_S0 ), .F1(\vga_inst.un2_col_cry_2_c_0_S1 ), 
    .COUT1(\vga_inst.un2_col_cry_3 ), .COUT0(\vga_inst.un2_col_cry_2_c_0.CO0 ));
  vga_inst_SLICE_38 \vga_inst.SLICE_38 ( .DI1(\vga_inst.un2_col_cry_1_c_0_S1 ), 
    .D1(\vga_inst.un2_col_cry_1_c_0.CO0 ), .B1(\vga_inst.col[1] ), 
    .C0(\vga_inst.col[0] ), .B0(\vga_inst.col[0] ), .CLK(clk_25MHz), 
    .CIN1(\vga_inst.un2_col_cry_1_c_0.CO0 ), .Q1(\vga_inst.col[1] ), 
    .F1(\vga_inst.un2_col_cry_1_c_0_S1 ), .COUT1(\vga_inst.un2_col_cry_1 ), 
    .COUT0(\vga_inst.un2_col_cry_1_c_0.CO0 ));
  SLICE_39 SLICE_39( .DI1(\address_counter_4[14] ), 
    .DI0(\address_counter_4[13] ), .D1(\un1_address_counter_cry_13_c_0.CO0 ), 
    .A1(\address_counter[14] ), .D0(\carry_pack.un1_address_counter_cry_12 ), 
    .B0(\address_counter[13] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_12 ), 
    .CIN1(\un1_address_counter_cry_13_c_0.CO0 ), .Q0(\address_counter[13] ), 
    .Q1(\address_counter[14] ), .F0(\address_counter_4[13] ), 
    .F1(\address_counter_4[14] ), .COUT0(\un1_address_counter_cry_13_c_0.CO0 ));
  SLICE_40 SLICE_40( .DI1(\address_counter_4[12] ), 
    .DI0(\address_counter_4[11] ), .D1(\un1_address_counter_cry_11_c_0.CO0 ), 
    .B1(\address_counter[12] ), .D0(\carry_pack.un1_address_counter_cry_10 ), 
    .B0(\address_counter[11] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_10 ), 
    .CIN1(\un1_address_counter_cry_11_c_0.CO0 ), .Q0(\address_counter[11] ), 
    .Q1(\address_counter[12] ), .F0(\address_counter_4[11] ), 
    .F1(\address_counter_4[12] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_12 ), 
    .COUT0(\un1_address_counter_cry_11_c_0.CO0 ));
  SLICE_41 SLICE_41( .DI1(\address_counter_4[10] ), 
    .DI0(\address_counter_4[9] ), .D1(\un1_address_counter_cry_9_c_0.CO0 ), 
    .B1(\address_counter[10] ), .D0(\carry_pack.un1_address_counter_cry_8 ), 
    .B0(\address_counter[9] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_8 ), 
    .CIN1(\un1_address_counter_cry_9_c_0.CO0 ), .Q0(\address_counter[9] ), 
    .Q1(\address_counter[10] ), .F0(\address_counter_4[9] ), 
    .F1(\address_counter_4[10] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_10 ), 
    .COUT0(\un1_address_counter_cry_9_c_0.CO0 ));
  SLICE_42 SLICE_42( .DI1(\address_counter_4[8] ), 
    .DI0(\address_counter_4[7] ), .D1(\un1_address_counter_cry_7_c_0.CO0 ), 
    .B1(\address_counter[8] ), .D0(\carry_pack.un1_address_counter_cry_6 ), 
    .B0(\address_counter[7] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_6 ), 
    .CIN1(\un1_address_counter_cry_7_c_0.CO0 ), .Q0(\address_counter[7] ), 
    .Q1(\address_counter[8] ), .F0(\address_counter_4[7] ), 
    .F1(\address_counter_4[8] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_8 ), 
    .COUT0(\un1_address_counter_cry_7_c_0.CO0 ));
  SLICE_43 SLICE_43( .DI1(\address_counter_4[6] ), 
    .DI0(\address_counter_4[5] ), .D1(\un1_address_counter_cry_5_c_0.CO0 ), 
    .B1(\address_counter[6] ), .D0(\carry_pack.un1_address_counter_cry_4 ), 
    .B0(\address_counter[5] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_4 ), 
    .CIN1(\un1_address_counter_cry_5_c_0.CO0 ), .Q0(\address_counter[5] ), 
    .Q1(\address_counter[6] ), .F0(\address_counter_4[5] ), 
    .F1(\address_counter_4[6] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_6 ), 
    .COUT0(\un1_address_counter_cry_5_c_0.CO0 ));
  SLICE_44 SLICE_44( .DI1(\address_counter_4[4] ), 
    .DI0(\address_counter_4[3] ), .D1(\un1_address_counter_cry_3_c_0.CO0 ), 
    .B1(\address_counter[4] ), .D0(\carry_pack.un1_address_counter_cry_2 ), 
    .B0(\address_counter[3] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_2 ), 
    .CIN1(\un1_address_counter_cry_3_c_0.CO0 ), .Q0(\address_counter[3] ), 
    .Q1(\address_counter[4] ), .F0(\address_counter_4[3] ), 
    .F1(\address_counter_4[4] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_4 ), 
    .COUT0(\un1_address_counter_cry_3_c_0.CO0 ));
  SLICE_45 SLICE_45( .DI1(\address_counter_4[2] ), 
    .DI0(\address_counter_4[1] ), .D1(\un1_address_counter_cry_1_c_0.CO0 ), 
    .B1(\address_counter[2] ), .D0(\carry_pack.un1_address_counter_cry_0 ), 
    .B0(\address_counter[1] ), .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN0(\carry_pack.un1_address_counter_cry_0 ), 
    .CIN1(\un1_address_counter_cry_1_c_0.CO0 ), .Q0(\address_counter[1] ), 
    .Q1(\address_counter[2] ), .F0(\address_counter_4[1] ), 
    .F1(\address_counter_4[2] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_2 ), 
    .COUT0(\un1_address_counter_cry_1_c_0.CO0 ));
  SLICE_46 SLICE_46( .DI1(\address_counter_4[0] ), 
    .D1(\un1_address_counter_cry_0_c_0.CO0 ), .B1(\address_counter[0] ), 
    .C0(un1_prev_pixel_valid8_0), .B0(un1_prev_pixel_valid8_0), 
    .LSR(frame_done_RNI4EVG_0), .CLK(clk_25MHz), 
    .CIN1(\un1_address_counter_cry_0_c_0.CO0 ), .Q1(\address_counter[0] ), 
    .F1(\address_counter_4[0] ), 
    .COUT1(\carry_pack.un1_address_counter_cry_0 ), 
    .COUT0(\un1_address_counter_cry_0_c_0.CO0 ));
  rom1_SLICE_47 \rom1.SLICE_47 ( .DI1(\rom1.dout_2_10ro_i_i ), 
    .DI0(\rom1.dout_2_11ro_i_i ), .D1(\rom1.dout_2_10ro_i_i_ns_1 ), 
    .C1(\rom1.N_246_mux ), .B1(\rom_addr[6] ), .A1(\rom1.m76_1 ), 
    .D0(\rom1.m76 ), .C0(\rom1.m72_ns ), .A0(\rom_addr[6] ), 
    .LSR(\rom_addr[7] ), .CLK(clk_25MHz), .Q0(\rom_dout[11] ), 
    .Q1(\rom_dout[10] ), .F0(\rom1.dout_2_11ro_i_i ), 
    .F1(\rom1.dout_2_10ro_i_i ));
  rom1_SLICE_48 \rom1.SLICE_48 ( .DI1(\rom1.dout_2_13ro_i_i ), 
    .DI0(\rom1.dout_2_12ro_i_i ), .D1(\rom1.dout_2_13ro_i_i_x1 ), 
    .C1(\rom1.dout_2_13ro_i_i_x0 ), .B1(\rom1.i3_mux_1 ), 
    .D0(\rom1.dout_2_12ro_i_i_1 ), .C0(\rom1.m56_ns ), .B0(\rom1.m50 ), 
    .A0(\rom_addr[6] ), .LSR(\rom_addr[7] ), .CLK(clk_25MHz), 
    .Q0(\rom_dout[12] ), .Q1(\rom_dout[13] ), .F0(\rom1.dout_2_12ro_i_i ), 
    .F1(\rom1.dout_2_13ro_i_i ));
  rom1_SLICE_50 \rom1.SLICE_50 ( .DI1(\rom1.dout_2_15ro_i_i ), 
    .DI0(\rom1.dout_2_14ro_i_i ), .D1(\rom1.dout_2_15ro_i_i_x1 ), 
    .C1(\rom1.dout_2_15ro_i_i_x0 ), .B1(\rom1.m17_ns ), 
    .D0(\rom1.dout_2_14ro_i_i_ns_x1 ), .C0(\rom1.dout_2_14ro_i_i_ns_x0 ), 
    .B0(\rom1.m29_ns ), .LSR(\rom_addr[7] ), .CLK(clk_25MHz), 
    .Q0(\rom_dout[14] ), .Q1(\rom_dout[15] ), .F0(\rom1.dout_2_14ro_i_i ), 
    .F1(\rom1.dout_2_15ro_i_i ));
  rom1_SLICE_52 \rom1.SLICE_52 ( .DI1(\rom1.dout_2_1ro_i_i ), 
    .DI0(\rom1.dout_2_0ro_i_i ), .D1(\rom1.dout_2_1ro_i_i_ns_1 ), 
    .C1(\rom1.N_252_mux ), .B1(\rom_addr[6] ), .A1(\rom1.m76_1 ), 
    .D0(\rom1.dout_2_0ro_i_i_x1 ), .C0(\rom1.dout_2_0ro_i_i_x0 ), 
    .A0(\rom1.m232_ns ), .LSR(\rom_addr[7] ), .CLK(clk_25MHz), 
    .Q0(\rom_dout[0] ), .Q1(\rom_dout[1] ), .F0(\rom1.dout_2_0ro_i_i ), 
    .F1(\rom1.dout_2_1ro_i_i ));
  rom1_SLICE_54 \rom1.SLICE_54 ( .DI1(\rom1.dout_2_3ro_i_i ), 
    .DI0(\rom1.dout_2_2ro_i_i ), .D1(\rom1.dout_2_3ro_i_i_1 ), 
    .C1(\rom1.N_242_mux ), .B1(\rom_addr[6] ), .A1(\rom1.m76_1 ), 
    .D0(\rom1.dout_2_2ro_i_i_1 ), .C0(\rom1.m207_ns ), .B0(\rom1.m203_ns ), 
    .A0(\rom_addr[6] ), .LSR(\rom_addr[7] ), .CLK(clk_25MHz), 
    .Q0(\rom_dout[2] ), .Q1(\rom_dout[3] ), .F0(\rom1.dout_2_2ro_i_i ), 
    .F1(\rom1.dout_2_3ro_i_i ));
  rom1_SLICE_56 \rom1.SLICE_56 ( .DI1(\rom1.dout_2_5ro_i_i ), 
    .DI0(\rom1.dout_2_4ro_i_i ), .D1(\rom1.m167_ns ), 
    .C1(\rom1.dout_2_5ro_i_i_x1 ), .A1(\rom1.dout_2_5ro_i_i_x0 ), 
    .D0(\rom1.m183_ns ), .C0(\rom_addr[6] ), .B0(\rom1.m186 ), 
    .LSR(\rom_addr[7] ), .CLK(clk_25MHz), .Q0(\rom_dout[4] ), 
    .Q1(\rom_dout[5] ), .F0(\rom1.dout_2_4ro_i_i ), .F1(\rom1.dout_2_5ro_i_i ));
  rom1_SLICE_58 \rom1.SLICE_58 ( .DI1(\rom1.dout_2_7ro_i_i ), 
    .DI0(\rom1.dout_2_6ro_i_i ), .D1(\rom1.dout_2_7ro_i_i_x1 ), 
    .C1(\rom1.dout_2_7ro_i_i_x0 ), .B1(\rom1.m135_ns ), 
    .D0(\rom1.dout_2_6ro_i_i_x1 ), .C0(\rom1.dout_2_6ro_i_i_x0 ), 
    .B0(\rom1.m151_ns ), .LSR(\rom_addr[7] ), .CLK(clk_25MHz), 
    .Q0(\rom_dout[6] ), .Q1(\rom_dout[7] ), .F0(\rom1.dout_2_6ro_i_i ), 
    .F1(\rom1.dout_2_7ro_i_i ));
  rom1_SLICE_60 \rom1.SLICE_60 ( .DI1(\rom1.dout_2_9ro_i_i ), 
    .DI0(\rom1.dout_2_8ro_i_i ), .D1(\rom1.m99 ), .C1(\rom1.m107_e ), 
    .B1(\rom1.m104_ns ), .A1(\rom_addr[6] ), .D0(\rom1.g0_1 ), 
    .C0(\rom1.N_5_i ), .B0(\rom_addr[6] ), .A0(\rom_addr[5] ), 
    .LSR(\rom_addr[7] ), .CLK(clk_25MHz), .Q0(\rom_dout[8] ), 
    .Q1(\rom_dout[9] ), .F0(\rom1.dout_2_8ro_i_i ), .F1(\rom1.dout_2_9ro_i_i ));
  config_1_SLICE_64 \config_1.SLICE_64 ( .DI1(\config_1.N_4_i ), 
    .DI0(\config_1.FSM_state_cnst_m ), .D1(start_c), 
    .C1(\config_1.FSM_state19 ), .B1(\config_1.FSM_state[1] ), 
    .A1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.un32_FSM_state_0_sqmuxa ), .B0(\config_1.FSM_state19 ), 
    .A0(\config_1.FSM_state_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\config_1.FSM_state[1] ), .Q1(\config_1.FSM_state[0] ), 
    .F0(\config_1.FSM_state_cnst_m ), .F1(\config_1.N_4_i ));
  config_1_SLICE_66 \config_1.SLICE_66 ( .DI1(\config_1.timer_5[12] ), 
    .DI0(\config_1.timer_5[13] ), .D1(\config_1.un1_timer[12] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[13] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[13] ), .Q1(\config_1.timer[12] ), 
    .F0(\config_1.timer_5[13] ), .F1(\config_1.timer_5[12] ));
  config_1_SLICE_68 \config_1.SLICE_68 ( .DI1(\config_1.timer_5[10] ), 
    .DI0(\config_1.timer_5[11] ), .D1(\config_1.un1_timer[10] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[11] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[11] ), .Q1(\config_1.timer[10] ), 
    .F0(\config_1.timer_5[11] ), .F1(\config_1.timer_5[10] ));
  config_1_SLICE_70 \config_1.SLICE_70 ( .DI1(\config_1.timer_5[8] ), 
    .DI0(\config_1.timer_5[9] ), .D1(\config_1.un1_timer[8] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[9] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[9] ), .Q1(\config_1.timer[8] ), 
    .F0(\config_1.timer_5[9] ), .F1(\config_1.timer_5[8] ));
  config_1_SLICE_72 \config_1.SLICE_72 ( .DI1(\config_1.timer_5[6] ), 
    .DI0(\config_1.timer_5[7] ), .D1(\config_1.un1_timer[6] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[7] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[7] ), .Q1(\config_1.timer[6] ), 
    .F0(\config_1.timer_5[7] ), .F1(\config_1.timer_5[6] ));
  config_1_SLICE_74 \config_1.SLICE_74 ( .DI1(\config_1.timer_5[4] ), 
    .DI0(\config_1.timer_5[5] ), .D1(\config_1.un1_timer[4] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[5] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[5] ), .Q1(\config_1.timer[4] ), 
    .F0(\config_1.timer_5[5] ), .F1(\config_1.timer_5[4] ));
  config_1_SLICE_76 \config_1.SLICE_76 ( .DI1(\config_1.timer_5[2] ), 
    .DI0(\config_1.timer_5[3] ), .D1(\config_1.un1_timer[2] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[3] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[3] ), .Q1(\config_1.timer[2] ), 
    .F0(\config_1.timer_5[3] ), .F1(\config_1.timer_5[2] ));
  config_1_SLICE_78 \config_1.SLICE_78 ( .DI1(\config_1.timer_5[0] ), 
    .DI0(\config_1.timer_5[1] ), .D1(\config_1.un1_timer[0] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[1] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[1] ), .Q1(\config_1.timer[0] ), 
    .F0(\config_1.timer_5[1] ), .F1(\config_1.timer_5[0] ));
  config_1_SLICE_80 \config_1.SLICE_80 ( .DI1(\config_1.timer_5[26] ), 
    .DI0(\config_1.timer_5[27] ), .D1(\config_1.un1_timer[26] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[27] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[27] ), .Q1(\config_1.timer[26] ), 
    .F0(\config_1.timer_5[27] ), .F1(\config_1.timer_5[26] ));
  config_1_SLICE_82 \config_1.SLICE_82 ( .DI1(\config_1.timer_5[24] ), 
    .DI0(\config_1.timer_5[25] ), .D1(\config_1.un1_timer[24] ), 
    .C1(\config_1.timer_2_sqmuxa ), .B1(\config_1.un32_FSM_state_0_sqmuxa ), 
    .D0(\config_1.un1_timer[25] ), .C0(\config_1.un32_FSM_state_0_sqmuxa ), 
    .B0(\config_1.timer_2_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[25] ), .Q1(\config_1.timer[24] ), 
    .F0(\config_1.timer_5[25] ), .F1(\config_1.timer_5[24] ));
  config_1_SLICE_84 \config_1.SLICE_84 ( .DI1(\config_1.timer_5[22] ), 
    .DI0(\config_1.timer_5[23] ), .D1(\config_1.un1_timer[22] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un32_FSM_state_0_sqmuxa ), .C0(\config_1.un1_timer[23] ), 
    .A0(\config_1.timer_2_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[23] ), .Q1(\config_1.timer[22] ), 
    .F0(\config_1.timer_5[23] ), .F1(\config_1.timer_5[22] ));
  config_1_SLICE_86 \config_1.SLICE_86 ( .DI1(\config_1.timer_5[20] ), 
    .DI0(\config_1.timer_5[21] ), .D1(\config_1.timer_2_sqmuxa ), 
    .C1(\config_1.un1_timer[20] ), .A1(\config_1.un32_FSM_state_0_sqmuxa ), 
    .D0(\config_1.un1_timer[21] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[21] ), .Q1(\config_1.timer[20] ), 
    .F0(\config_1.timer_5[21] ), .F1(\config_1.timer_5[20] ));
  config_1_SLICE_88 \config_1.SLICE_88 ( .DI1(\config_1.timer_5[18] ), 
    .DI0(\config_1.timer_5[19] ), .D1(\config_1.un1_timer[18] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .A1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.timer_2_sqmuxa ), .C0(\config_1.un1_timer[19] ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[19] ), .Q1(\config_1.timer[18] ), 
    .F0(\config_1.timer_5[19] ), .F1(\config_1.timer_5[18] ));
  config_1_SLICE_90 \config_1.SLICE_90 ( .DI1(\config_1.timer_5[16] ), 
    .DI0(\config_1.timer_5[17] ), .D1(\config_1.un1_timer[16] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .A1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.timer_2_sqmuxa ), .C0(\config_1.un1_timer[17] ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[17] ), .Q1(\config_1.timer[16] ), 
    .F0(\config_1.timer_5[17] ), .F1(\config_1.timer_5[16] ));
  config_1_SLICE_92 \config_1.SLICE_92 ( .DI1(\config_1.timer_5[14] ), 
    .DI0(\config_1.timer_5[15] ), .D1(\config_1.un1_timer[14] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa ), .B1(\config_1.timer_2_sqmuxa ), 
    .D0(\config_1.un1_timer[15] ), .C0(\config_1.timer_2_sqmuxa ), 
    .B0(\config_1.un32_FSM_state_0_sqmuxa ), .LSR(\config_1.timer_1_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\config_1.timer[15] ), .Q1(\config_1.timer[14] ), 
    .F0(\config_1.timer_5[15] ), .F1(\config_1.timer_5[14] ));
  config_1_SLICE_94 \config_1.SLICE_94 ( .DI0(\config_1.rom_addr_RNO[7] ), 
    .D0(\config_1.timer_0_sqmuxa ), .C0(\config_1.un1_rom_addr_ac0_9_out_0 ), 
    .B0(\rom_addr[7] ), .A0(\rom_addr[6] ), 
    .LSR(\config_1.FSM_state_RNI5NH1_0[0] ), .CLK(clk_25MHz), 
    .Q0(\rom_addr[7] ), .F0(\config_1.rom_addr_RNO[7] ));
  config_1_SLICE_96 \config_1.SLICE_96 ( .DI1(\config_1.rom_addr_RNO[0] ), 
    .DI0(\config_1.rom_addr_RNO[1] ), .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.timer_0_sqmuxa ), .B1(\rom_addr[0] ), 
    .D0(\config_1.timer_0_sqmuxa ), .C0(\config_1.FSM_state[1] ), 
    .B0(\rom_addr[1] ), .A0(\rom_addr[0] ), 
    .LSR(\config_1.FSM_state_RNI5NH1_0[0] ), .CLK(clk_25MHz), 
    .Q0(\rom_addr[1] ), .Q1(\rom_addr[0] ), .F0(\config_1.rom_addr_RNO[1] ), 
    .F1(\config_1.rom_addr_RNO[0] ));
  SLICE_98 SLICE_98( .DI1(\rom_dout[14].sig_001.FeedThruLUT ), 
    .DI0(\rom_dout[15].sig_000.FeedThruLUT ), .D1(\rom_dout[14] ), 
    .D0(\rom_dout[15] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_addr[7] ), .Q1(\SCCB_addr[6] ), 
    .F0(\rom_dout[15].sig_000.FeedThruLUT ), 
    .F1(\rom_dout[14].sig_001.FeedThruLUT ));
  SLICE_100 SLICE_100( .DI1(\rom_dout[12].sig_003.FeedThruLUT ), 
    .DI0(\rom_dout[13].sig_002.FeedThruLUT ), .D1(\rom_dout[12] ), 
    .D0(\rom_dout[13] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_addr[5] ), .Q1(\SCCB_addr[4] ), 
    .F0(\rom_dout[13].sig_002.FeedThruLUT ), 
    .F1(\rom_dout[12].sig_003.FeedThruLUT ));
  SLICE_102 SLICE_102( .DI1(\rom_dout[10].sig_005.FeedThruLUT ), 
    .DI0(\rom_dout[11].sig_004.FeedThruLUT ), .D1(\rom_dout[10] ), 
    .D0(\rom_dout[11] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_addr[3] ), .Q1(\SCCB_addr[2] ), 
    .F0(\rom_dout[11].sig_004.FeedThruLUT ), 
    .F1(\rom_dout[10].sig_005.FeedThruLUT ));
  SLICE_104 SLICE_104( .DI1(\rom_dout[8].sig_007.FeedThruLUT ), 
    .DI0(\rom_dout[9].sig_006.FeedThruLUT ), .D1(\rom_dout[8] ), 
    .D0(\rom_dout[9] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_addr[1] ), .Q1(\SCCB_addr[0] ), 
    .F0(\rom_dout[9].sig_006.FeedThruLUT ), 
    .F1(\rom_dout[8].sig_007.FeedThruLUT ));
  SLICE_106 SLICE_106( .DI1(\rom_dout[6].sig_009.FeedThruLUT ), 
    .DI0(\rom_dout[7].sig_008.FeedThruLUT ), .C1(\rom_dout[6] ), 
    .D0(\rom_dout[7] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_data[7] ), .Q1(\SCCB_data[6] ), 
    .F0(\rom_dout[7].sig_008.FeedThruLUT ), 
    .F1(\rom_dout[6].sig_009.FeedThruLUT ));
  SLICE_108 SLICE_108( .DI1(\rom_dout[4].sig_011.FeedThruLUT ), 
    .DI0(\rom_dout[5].sig_010.FeedThruLUT ), .D1(\rom_dout[4] ), 
    .D0(\rom_dout[5] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_data[5] ), .Q1(\SCCB_data[4] ), 
    .F0(\rom_dout[5].sig_010.FeedThruLUT ), 
    .F1(\rom_dout[4].sig_011.FeedThruLUT ));
  SLICE_110 SLICE_110( .DI1(\rom_dout[2].sig_013.FeedThruLUT ), 
    .DI0(\rom_dout[3].sig_012.FeedThruLUT ), .D1(\rom_dout[2] ), 
    .D0(\rom_dout[3] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_data[3] ), .Q1(\SCCB_data[2] ), 
    .F0(\rom_dout[3].sig_012.FeedThruLUT ), 
    .F1(\rom_dout[2].sig_013.FeedThruLUT ));
  SLICE_112 SLICE_112( .DI1(\rom_dout[0].sig_015.FeedThruLUT ), 
    .DI0(\rom_dout[1].sig_014.FeedThruLUT ), .D1(\rom_dout[0] ), 
    .D0(\rom_dout[1] ), .CE(\config_1.timer_2_sqmuxa ), .CLK(clk_25MHz), 
    .Q0(\SCCB_data[1] ), .Q1(\SCCB_data[0] ), 
    .F0(\rom_dout[1].sig_014.FeedThruLUT ), 
    .F1(\rom_dout[0].sig_015.FeedThruLUT ));
  config_1_SLICE_115 \config_1.SLICE_115 ( 
    .DI1(\config_1.rom_addr_esr_RNO[5] ), .DI0(\config_1.rom_addr_esr_RNO[6] ), 
    .D1(\config_1.timer_0_sqmuxa_1_1 ), .C1(\config_1.FSM_state19 ), 
    .B1(\config_1.FSM_state[0] ), .A1(\rom_addr[5] ), 
    .D0(\config_1.un1_rom_addr_ac0_9_out_0 ), .C0(\config_1.FSM_state[0] ), 
    .B0(\config_1.FSM_state19 ), .A0(\rom_addr[6] ), 
    .CE(\config_1.timer_0_sqmuxa_d_0_0_0 ), 
    .LSR(\config_1.FSM_state_RNI5NH1_0[0] ), .CLK(clk_25MHz), 
    .Q0(\rom_addr[6] ), .Q1(\rom_addr[5] ), 
    .F0(\config_1.rom_addr_esr_RNO[6] ), .F1(\config_1.rom_addr_esr_RNO[5] ));
  config_1_SLICE_117 \config_1.SLICE_117 ( 
    .DI1(\config_1.rom_addr_esr_RNO[2] ), .DI0(\config_1.rom_addr_esr_RNO[3] ), 
    .D1(\config_1.timer_0_sqmuxa_3_0 ), .C1(\config_1.FSM_state19 ), 
    .B1(\config_1.FSM_state[0] ), .A1(\rom_addr[2] ), 
    .D0(\config_1.timer_0_sqmuxa_2_0 ), .C0(\config_1.FSM_state[0] ), 
    .B0(\config_1.FSM_state19 ), .A0(\rom_addr[3] ), 
    .CE(\config_1.timer_0_sqmuxa_d_0_0_0 ), 
    .LSR(\config_1.FSM_state_RNI5NH1_0[0] ), .CLK(clk_25MHz), 
    .Q0(\rom_addr[3] ), .Q1(\rom_addr[2] ), 
    .F0(\config_1.rom_addr_esr_RNO[3] ), .F1(\config_1.rom_addr_esr_RNO[2] ));
  SCCB1_SLICE_119 \SCCB1.SLICE_119 ( .DI1(\SCCB1.byte_counter_scalar ), 
    .DI0(\SCCB1.byte_counter_0 ), .D1(\SCCB1.CO0 ), 
    .C1(\SCCB1.FSM_state_RNI6J0D_2[3] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.FSM_state_RNI6J0D_6[3] ), .D0(\SCCB1.FSM_state_RNI6J0D_6[3] ), 
    .C0(\SCCB1.byte_counter[0] ), .B0(\SCCB1.un1_FSM_state_5 ), 
    .A0(\SCCB1.FSM_state_RNI6J0D_2[3] ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.byte_counter[0] ), .Q1(\SCCB1.byte_counter[1] ), 
    .F0(\SCCB1.byte_counter_0 ), .F1(\SCCB1.byte_counter_scalar ));
  SCCB1_SLICE_121 \SCCB1.SLICE_121 ( .DI1(\SCCB1.byte_index_1 ), 
    .DI0(\SCCB1.byte_index_2 ), .D1(\SCCB1.FSM_state_cnst_1 ), 
    .C1(\SCCB1.byte_index[1] ), .B1(\SCCB1.byte_index[0] ), 
    .A1(\SCCB1.un1_FSM_state_9 ), .D0(\SCCB1.un1_FSM_state_9 ), 
    .C0(\SCCB1.byte_index[0] ), .B0(\SCCB1.un1_FSM_state_5 ), 
    .A0(\SCCB1.FSM_state_RNI6J0D_6[3] ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.byte_index[0] ), .Q1(\SCCB1.byte_index[1] ), 
    .F0(\SCCB1.byte_index_2 ), .F1(\SCCB1.byte_index_1 ));
  SCCB1_SLICE_123 \SCCB1.SLICE_123 ( .DI1(\SCCB1.byte_index_scalar ), 
    .DI0(\SCCB1.byte_index_0 ), .D1(\SCCB1.un1_byte_index_c2 ), 
    .C1(\SCCB1.byte_index[3] ), .B1(\SCCB1.FSM_state_cnst_1 ), 
    .A1(\SCCB1.byte_index[2] ), .D0(\SCCB1.byte_index[2] ), 
    .C0(\SCCB1.un1_byte_index_c2 ), .A0(\SCCB1.FSM_state_cnst_1 ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.byte_index[2] ), .Q1(\SCCB1.byte_index[3] ), 
    .F0(\SCCB1.byte_index_0 ), .F1(\SCCB1.byte_index_scalar ));
  SCCB1_SLICE_127 \SCCB1.SLICE_127 ( .DI0(\SCCB1.timer_lm[27] ), 
    .D0(\SCCB1.timer_cry[26] ), .C0(\SCCB1.timer[27] ), .B0(\SCCB1.N_198_i ), 
    .CE(\SCCB1.timere_0_i ), .CLK(clk_25MHz), .Q0(\SCCB1.timer[27] ), 
    .F0(\SCCB1.timer_lm[27] ));
  SCCB1_SLICE_129 \SCCB1.SLICE_129 ( .DI1(\SCCB1.timer_lm[24] ), 
    .DI0(\SCCB1.timer_lm[25] ), .D1(\SCCB1.timer_s[24] ), .C1(\SCCB1.N_198_i ), 
    .D0(\SCCB1.timer_s[25] ), .B0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[25] ), .Q1(\SCCB1.timer[24] ), 
    .F0(\SCCB1.timer_lm[25] ), .F1(\SCCB1.timer_lm[24] ));
  SCCB1_SLICE_131 \SCCB1.SLICE_131 ( .DI1(\SCCB1.timer_lm[22] ), 
    .DI0(\SCCB1.timer_lm[23] ), .D1(\SCCB1.timer_s[22] ), .C1(\SCCB1.N_198_i ), 
    .D0(\SCCB1.timer_s[23] ), .B0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[23] ), .Q1(\SCCB1.timer[22] ), 
    .F0(\SCCB1.timer_lm[23] ), .F1(\SCCB1.timer_lm[22] ));
  SCCB1_SLICE_133 \SCCB1.SLICE_133 ( .DI1(\SCCB1.timer_lm[20] ), 
    .DI0(\SCCB1.timer_lm[21] ), .D1(\SCCB1.timer_s[20] ), .C1(\SCCB1.N_198_i ), 
    .D0(\SCCB1.timer_s[21] ), .B0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[21] ), .Q1(\SCCB1.timer[20] ), 
    .F0(\SCCB1.timer_lm[21] ), .F1(\SCCB1.timer_lm[20] ));
  SCCB1_SLICE_135 \SCCB1.SLICE_135 ( .DI1(\SCCB1.timer_lm[18] ), 
    .DI0(\SCCB1.timer_lm[19] ), .D1(\SCCB1.N_198_i ), .C1(\SCCB1.timer_s[18] ), 
    .D0(\SCCB1.timer_s[19] ), .C0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[19] ), .Q1(\SCCB1.timer[18] ), 
    .F0(\SCCB1.timer_lm[19] ), .F1(\SCCB1.timer_lm[18] ));
  SCCB1_SLICE_137 \SCCB1.SLICE_137 ( .DI1(\SCCB1.timer_lm[16] ), 
    .DI0(\SCCB1.timer_lm[17] ), .D1(\SCCB1.timer_s[16] ), .B1(\SCCB1.N_198_i ), 
    .C0(\SCCB1.timer_s[17] ), .A0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[17] ), .Q1(\SCCB1.timer[16] ), 
    .F0(\SCCB1.timer_lm[17] ), .F1(\SCCB1.timer_lm[16] ));
  SCCB1_SLICE_139 \SCCB1.SLICE_139 ( .DI1(\SCCB1.timer_lm[14] ), 
    .DI0(\SCCB1.timer_lm[15] ), .D1(\SCCB1.timer_s[14] ), .B1(\SCCB1.N_198_i ), 
    .D0(\SCCB1.timer_s[15] ), .C0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[15] ), .Q1(\SCCB1.timer[14] ), 
    .F0(\SCCB1.timer_lm[15] ), .F1(\SCCB1.timer_lm[14] ));
  SCCB1_SLICE_141 \SCCB1.SLICE_141 ( .DI1(\SCCB1.timer_lm[12] ), 
    .DI0(\SCCB1.timer_lm[13] ), .D1(\SCCB1.N_198_i ), .C1(\SCCB1.timer_s[12] ), 
    .D0(\SCCB1.timer_s[13] ), .C0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[13] ), .Q1(\SCCB1.timer[12] ), 
    .F0(\SCCB1.timer_lm[13] ), .F1(\SCCB1.timer_lm[12] ));
  SCCB1_SLICE_143 \SCCB1.SLICE_143 ( .DI1(\SCCB1.timer_lm[10] ), 
    .DI0(\SCCB1.timer_lm[11] ), .D1(\SCCB1.N_198_i ), .C1(\SCCB1.timer_s[10] ), 
    .C0(\SCCB1.timer_s[11] ), .A0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[11] ), .Q1(\SCCB1.timer[10] ), 
    .F0(\SCCB1.timer_lm[11] ), .F1(\SCCB1.timer_lm[10] ));
  SCCB1_SLICE_145 \SCCB1.SLICE_145 ( .DI1(\SCCB1.timer_lm[8] ), 
    .DI0(\SCCB1.timer_lm[9] ), .D1(\SCCB1.timer_s[8] ), 
    .C1(\SCCB1.FSM_state_RNI6J0D_2[3] ), .B1(\SCCB1.N_198_i ), 
    .D0(\SCCB1.timer_s[9] ), .C0(\SCCB1.N_198_i ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[9] ), .Q1(\SCCB1.timer[8] ), 
    .F0(\SCCB1.timer_lm[9] ), .F1(\SCCB1.timer_lm[8] ));
  SCCB1_SLICE_147 \SCCB1.SLICE_147 ( .DI1(\SCCB1.timer_lm[6] ), 
    .DI0(\SCCB1.timer_lm[7] ), .D1(\SCCB1.timer_s[6] ), 
    .C1(\SCCB1.FSM_state_RNI6J0D_2[3] ), .B1(\SCCB1.FSM_state_RNI6J0D_4[3] ), 
    .A1(\SCCB1.N_198_i ), .D0(\SCCB1.N_198_i ), .C0(\SCCB1.timer_s[7] ), 
    .B0(\SCCB1.FSM_state_RNI6J0D_2[3] ), .CE(\SCCB1.timere_0_i ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.timer[7] ), .Q1(\SCCB1.timer[6] ), 
    .F0(\SCCB1.timer_lm[7] ), .F1(\SCCB1.timer_lm[6] ));
  SCCB1_SLICE_149 \SCCB1.SLICE_149 ( .DI1(\SCCB1.timer_lm[4] ), 
    .DI0(\SCCB1.timer_lm[5] ), .D1(\SCCB1.timer_s[4] ), .C1(\SCCB1.N_198_i ), 
    .B1(\SCCB1.un73_FSM_state_0_sqmuxa ), .D0(\SCCB1.timer_s[5] ), 
    .C0(\SCCB1.un73_FSM_state_0_sqmuxa ), .B0(\SCCB1.N_198_i ), 
    .CE(\SCCB1.timere_0_i ), .CLK(clk_25MHz), .Q0(\SCCB1.timer[5] ), 
    .Q1(\SCCB1.timer[4] ), .F0(\SCCB1.timer_lm[5] ), .F1(\SCCB1.timer_lm[4] ));
  SCCB1_SLICE_151 \SCCB1.SLICE_151 ( .DI1(\SCCB1.timer_lm[2] ), 
    .DI0(\SCCB1.timer_lm[3] ), .D1(\SCCB1.timer_s[2] ), .C1(\SCCB1.N_198_i ), 
    .B1(\SCCB1.un73_FSM_state_0_sqmuxa ), .D0(\SCCB1.timer_s[3] ), 
    .C0(\SCCB1.timer_cnst_1[3] ), .B0(\SCCB1.N_198_i ), 
    .CE(\SCCB1.timere_0_i ), .CLK(clk_25MHz), .Q0(\SCCB1.timer[3] ), 
    .Q1(\SCCB1.timer[2] ), .F0(\SCCB1.timer_lm[3] ), .F1(\SCCB1.timer_lm[2] ));
  SCCB1_SLICE_153 \SCCB1.SLICE_153 ( .DI1(\SCCB1.timer_lm[0] ), 
    .DI0(\SCCB1.timer_lm[1] ), .D1(\SCCB1.timer_s[0] ), .C1(\SCCB1.N_198_i ), 
    .B1(\SCCB1.FSM_state_RNI6J0D_4[3] ), .D0(\SCCB1.timer_s[1] ), 
    .C0(\SCCB1.un1_FSM_state_29_0 ), .B0(\SCCB1.N_198_i ), 
    .CE(\SCCB1.timere_0_i ), .CLK(clk_25MHz), .Q0(\SCCB1.timer[1] ), 
    .Q1(\SCCB1.timer[0] ), .F0(\SCCB1.timer_lm[1] ), .F1(\SCCB1.timer_lm[0] ));
  SLICE_156 SLICE_156( .DI1(\SCCB_addr[6].sig_017.FeedThruLUT ), 
    .DI0(\SCCB_addr[7].sig_016.FeedThruLUT ), .D1(\SCCB_addr[6] ), 
    .D0(\SCCB_addr[7] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_address[7] ), 
    .Q1(\SCCB1.latched_address[6] ), .F0(\SCCB_addr[7].sig_016.FeedThruLUT ), 
    .F1(\SCCB_addr[6].sig_017.FeedThruLUT ));
  SLICE_158 SLICE_158( .DI1(\SCCB_addr[4].sig_019.FeedThruLUT ), 
    .DI0(\SCCB_addr[5].sig_018.FeedThruLUT ), .D1(\SCCB_addr[4] ), 
    .D0(\SCCB_addr[5] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_address[5] ), 
    .Q1(\SCCB1.latched_address[4] ), .F0(\SCCB_addr[5].sig_018.FeedThruLUT ), 
    .F1(\SCCB_addr[4].sig_019.FeedThruLUT ));
  SLICE_160 SLICE_160( .DI1(\SCCB_addr[2].sig_021.FeedThruLUT ), 
    .DI0(\SCCB_addr[3].sig_020.FeedThruLUT ), .C1(\SCCB_addr[2] ), 
    .D0(\SCCB_addr[3] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_address[3] ), 
    .Q1(\SCCB1.latched_address[2] ), .F0(\SCCB_addr[3].sig_020.FeedThruLUT ), 
    .F1(\SCCB_addr[2].sig_021.FeedThruLUT ));
  SLICE_162 SLICE_162( .DI1(\SCCB_addr[0].sig_023.FeedThruLUT ), 
    .DI0(\SCCB_addr[1].sig_022.FeedThruLUT ), .D1(\SCCB_addr[0] ), 
    .D0(\SCCB_addr[1] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_address[1] ), 
    .Q1(\SCCB1.latched_address[0] ), .F0(\SCCB_addr[1].sig_022.FeedThruLUT ), 
    .F1(\SCCB_addr[0].sig_023.FeedThruLUT ));
  SLICE_164 SLICE_164( .DI1(\SCCB_data[6].sig_025.FeedThruLUT ), 
    .DI0(\SCCB_data[7].sig_024.FeedThruLUT ), .D1(\SCCB_data[6] ), 
    .D0(\SCCB_data[7] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_data[7] ), 
    .Q1(\SCCB1.latched_data[6] ), .F0(\SCCB_data[7].sig_024.FeedThruLUT ), 
    .F1(\SCCB_data[6].sig_025.FeedThruLUT ));
  SLICE_166 SLICE_166( .DI1(\SCCB_data[4].sig_027.FeedThruLUT ), 
    .DI0(\SCCB_data[5].sig_026.FeedThruLUT ), .D1(\SCCB_data[4] ), 
    .D0(\SCCB_data[5] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_data[5] ), 
    .Q1(\SCCB1.latched_data[4] ), .F0(\SCCB_data[5].sig_026.FeedThruLUT ), 
    .F1(\SCCB_data[4].sig_027.FeedThruLUT ));
  SLICE_168 SLICE_168( .DI1(\SCCB_data[2].sig_029.FeedThruLUT ), 
    .DI0(\SCCB_data[3].sig_028.FeedThruLUT ), .D1(\SCCB_data[2] ), 
    .D0(\SCCB_data[3] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_data[3] ), 
    .Q1(\SCCB1.latched_data[2] ), .F0(\SCCB_data[3].sig_028.FeedThruLUT ), 
    .F1(\SCCB_data[2].sig_029.FeedThruLUT ));
  SLICE_170 SLICE_170( .DI1(\SCCB_data[0].sig_031.FeedThruLUT ), 
    .DI0(\SCCB_data[1].sig_030.FeedThruLUT ), .D1(\SCCB_data[0] ), 
    .C0(\SCCB_data[1] ), .CE(\SCCB1.latched_address_0_sqmuxa ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.latched_data[1] ), 
    .Q1(\SCCB1.latched_data[0] ), .F0(\SCCB_data[1].sig_030.FeedThruLUT ), 
    .F1(\SCCB_data[0].sig_031.FeedThruLUT ));
  SCCB1_SLICE_173 \SCCB1.SLICE_173 ( .DI1(\SCCB1.FSM_return_state_2 ), 
    .DI0(\SCCB1.FSM_return_state_1 ), .D1(\SCCB1.un1_FSM_state_26_0 ), 
    .C1(\SCCB1.FSM_return_state[0] ), .A1(\SCCB1.FSM_state[0] ), 
    .D0(\SCCB1.FSM_state[0] ), .C0(\SCCB1.un1_FSM_state_26_0 ), 
    .B0(\SCCB1.FSM_state[1] ), .A0(\SCCB1.FSM_return_state[1] ), 
    .CLK(clk_25MHz), .Q0(\SCCB1.FSM_return_state[1] ), 
    .Q1(\SCCB1.FSM_return_state[0] ), .F0(\SCCB1.FSM_return_state_1 ), 
    .F1(\SCCB1.FSM_return_state_2 ));
  SCCB1_SLICE_175 \SCCB1.SLICE_175 ( .DI1(\SCCB1.N_174_0 ), 
    .DI0(\SCCB1.N_178_0_i ), .D1(\SCCB1.N_97_1 ), 
    .C1(\SCCB1.latched_address[6] ), .B1(\SCCB1.tx_byte_7_iv_0_157_i_0 ), 
    .D0(\SCCB1.latched_address[7] ), .C0(\SCCB1.tx_byte_7_iv_176_0 ), 
    .A0(\SCCB1.N_97_1 ), .CE(\SCCB1.un1_FSM_state_18_0_i ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.tx_byte[7] ), .Q1(\SCCB1.tx_byte[6] ), .F0(\SCCB1.N_178_0_i ), 
    .F1(\SCCB1.N_174_0 ));
  SCCB1_SLICE_177 \SCCB1.SLICE_177 ( .DI1(\SCCB1.N_138_0_i ), 
    .DI0(\SCCB1.N_151_0_i ), .D1(\SCCB1.latched_address[4] ), 
    .C1(\SCCB1.tx_byte_7_iv_2_125_0 ), .A1(\SCCB1.N_97_1 ), 
    .D0(\SCCB1.latched_address[5] ), .C0(\SCCB1.tx_byte_7_iv_1_141_0 ), 
    .B0(\SCCB1.N_97_1 ), .CE(\SCCB1.un1_FSM_state_18_0_i ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.tx_byte[5] ), .Q1(\SCCB1.tx_byte[4] ), .F0(\SCCB1.N_151_0_i ), 
    .F1(\SCCB1.N_138_0_i ));
  SCCB1_SLICE_179 \SCCB1.SLICE_179 ( .DI1(\SCCB1.N_112_0_i ), 
    .DI0(\SCCB1.N_125_0_i ), .D1(\SCCB1.latched_address[2] ), 
    .C1(\SCCB1.tx_byte_7_iv_4_93_0 ), .A1(\SCCB1.N_97_1 ), 
    .D0(\SCCB1.latched_address[3] ), .C0(\SCCB1.tx_byte_7_iv_3_109_0 ), 
    .B0(\SCCB1.N_97_1 ), .CE(\SCCB1.un1_FSM_state_18_0_i ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.tx_byte[3] ), .Q1(\SCCB1.tx_byte[2] ), .F0(\SCCB1.N_125_0_i ), 
    .F1(\SCCB1.N_112_0_i ));
  SCCB1_SLICE_181 \SCCB1.SLICE_181 ( .DI1(\SCCB1.N_87_0_i ), 
    .DI0(\SCCB1.N_108_0 ), .D1(\SCCB1.latched_data[0] ), 
    .C1(\SCCB1.latched_address[0] ), .B1(\SCCB1.N_97_1 ), .A1(\SCCB1.N_96_1 ), 
    .D0(\SCCB1.latched_address[1] ), .C0(\SCCB1.tx_byte_7_iv_0_0_74_i_0 ), 
    .A0(\SCCB1.N_97_1 ), .CE(\SCCB1.un1_FSM_state_18_0_i ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.tx_byte[1] ), .Q1(\SCCB1.tx_byte[0] ), .F0(\SCCB1.N_108_0 ), 
    .F1(\SCCB1.N_87_0_i ));
  SCCB1_SLICE_183 \SCCB1.SLICE_183 ( .DI1(\SCCB1.FSM_state_0 ), 
    .DI0(\SCCB1.FSM_state_scalar ), .D1(\SCCB1.FSM_return_state[2] ), 
    .C1(\SCCB1.N_20 ), .B1(\SCCB1.FSM_state_cnst_1_0_0[2] ), 
    .A1(\SCCB1.un73_FSM_state_0_sqmuxa ), .D0(\SCCB1.un73_FSM_state_0_sqmuxa ), 
    .C0(\SCCB1.FSM_state_cnst_1 ), .B0(\SCCB1.un1_FSM_state_9 ), 
    .A0(\SCCB1.FSM_return_state[3] ), .CLK(clk_25MHz), 
    .Q0(\SCCB1.FSM_state[3] ), .Q1(\SCCB1.FSM_state[2] ), 
    .F0(\SCCB1.FSM_state_scalar ), .F1(\SCCB1.FSM_state_0 ));
  SCCB1_SLICE_185 \SCCB1.SLICE_185 ( .DI1(\SCCB1.FSM_state_2 ), 
    .DI0(\SCCB1.FSM_state_1 ), .D1(\SCCB1.FSM_state_e_1_1[1] ), 
    .C1(\SCCB1.un73_FSM_state_0_sqmuxa ), .B1(\SCCB1.N_23_0 ), 
    .A1(\SCCB1.FSM_state_e_1[0] ), .D0(\SCCB1.un73_FSM_state_0_sqmuxa ), 
    .C0(\SCCB1.FSM_state_e_1_1[1] ), .B0(\SCCB1.FSM_return_state[1] ), 
    .A0(\SCCB1.FSM_state_e_1[1] ), .CLK(clk_25MHz), .Q0(\SCCB1.FSM_state[1] ), 
    .Q1(\SCCB1.FSM_state[0] ), .F0(\SCCB1.FSM_state_1 ), 
    .F1(\SCCB1.FSM_state_2 ));
  reader_SLICE_189 \reader.SLICE_189 ( .DI1(\reader.CAMERA_VSYNC_IN_c_i ), 
    .DI0(\reader.frame_done ), .D1(CAMERA_VSYNC_IN_c), 
    .D0(\reader.FSM_state[0] ), .C0(CAMERA_VSYNC_IN_c), .CLK(CAMERA_PCLOCK_c), 
    .Q0(frame_done_c), .Q1(\reader.FSM_state[0] ), .F0(\reader.frame_done ), 
    .F1(\reader.CAMERA_VSYNC_IN_c_i ));
  reader_SLICE_191 \reader.SLICE_191 ( .DI0(\reader.pixel_data_0_sqmuxa ), 
    .D0(\reader.pixel_half ), .C0(CAMERA_HREF_IN_c), 
    .CE(\reader.FSM_state[0] ), .CLK(CAMERA_PCLOCK_c), .Q0(pixel_valid_c), 
    .F0(\reader.pixel_data_0_sqmuxa ));
  SLICE_192 SLICE_192( .DI1(\CAMERA_DATA_IN_c[6].sig_033.FeedThruLUT ), 
    .DI0(\CAMERA_DATA_IN_c[7].sig_032.FeedThruLUT ), 
    .D1(\CAMERA_DATA_IN_c[6] ), .D0(\CAMERA_DATA_IN_c[7] ), 
    .CE(\reader.pixel_half_RNIKJ0O ), .CLK(CAMERA_PCLOCK_c), 
    .Q0(\pixel_data[15] ), .Q1(\pixel_data[14] ), 
    .F0(\CAMERA_DATA_IN_c[7].sig_032.FeedThruLUT ), 
    .F1(\CAMERA_DATA_IN_c[6].sig_033.FeedThruLUT ));
  SLICE_194 SLICE_194( .DI1(\CAMERA_DATA_IN_c[4].sig_035.FeedThruLUT ), 
    .DI0(\CAMERA_DATA_IN_c[5].sig_034.FeedThruLUT ), 
    .D1(\CAMERA_DATA_IN_c[4] ), .D0(\CAMERA_DATA_IN_c[5] ), 
    .CE(\reader.pixel_half_RNIKJ0O ), .CLK(CAMERA_PCLOCK_c), 
    .Q0(\pixel_data[13] ), .Q1(\pixel_data[12] ), 
    .F0(\CAMERA_DATA_IN_c[5].sig_034.FeedThruLUT ), 
    .F1(\CAMERA_DATA_IN_c[4].sig_035.FeedThruLUT ));
  SLICE_196 SLICE_196( .DI1(\CAMERA_DATA_IN_c[2].sig_037.FeedThruLUT ), 
    .DI0(\CAMERA_DATA_IN_c[3].sig_036.FeedThruLUT ), 
    .D1(\CAMERA_DATA_IN_c[2] ), .D0(\CAMERA_DATA_IN_c[3] ), 
    .CE(\reader.pixel_half_RNIKJ0O ), .CLK(CAMERA_PCLOCK_c), 
    .Q0(\pixel_data[11] ), .Q1(\pixel_data[10] ), 
    .F0(\CAMERA_DATA_IN_c[3].sig_036.FeedThruLUT ), 
    .F1(\CAMERA_DATA_IN_c[2].sig_037.FeedThruLUT ));
  SLICE_198 SLICE_198( .DI1(\CAMERA_DATA_IN_c[0].sig_039.FeedThruLUT ), 
    .DI0(\CAMERA_DATA_IN_c[1].sig_038.FeedThruLUT ), 
    .D1(\CAMERA_DATA_IN_c[0] ), .D0(\CAMERA_DATA_IN_c[1] ), 
    .CE(\reader.pixel_half_RNIKJ0O ), .CLK(CAMERA_PCLOCK_c), 
    .Q0(\pixel_data[9] ), .Q1(\pixel_data[8] ), 
    .F0(\CAMERA_DATA_IN_c[1].sig_038.FeedThruLUT ), 
    .F1(\CAMERA_DATA_IN_c[0].sig_039.FeedThruLUT ));
  vga_inst_SLICE_200 \vga_inst.SLICE_200 ( .DI1(\vga_inst.row_3[0] ), 
    .DI0(\vga_inst.row_3[2] ), .D1(\vga_inst.N_58_mux ), 
    .C1(\vga_inst.row[0] ), .D0(\vga_inst.un3_row_1_cry_2_c_0_S0 ), 
    .C0(\vga_inst.N_58_mux ), .B0(\vga_inst.row[0] ), .CE(\vga_inst.col11 ), 
    .CLK(clk_25MHz), .Q0(\vga_inst.row[2] ), .Q1(\vga_inst.row[0] ), 
    .F0(\vga_inst.row_3[2] ), .F1(\vga_inst.row_3[0] ));
  vga_inst_SLICE_203 \vga_inst.SLICE_203 ( .DI1(\vga_inst.row_3[3] ), 
    .DI0(\vga_inst.row_3[9] ), .D1(\vga_inst.un3_row_1_cry_2_c_0_S1 ), 
    .C1(\vga_inst.N_58_mux ), .B1(\vga_inst.row[0] ), 
    .D0(\vga_inst.un3_row_1_cry_8 ), .C0(\vga_inst.N_58_mux ), 
    .B0(\vga_inst.row[9] ), .A0(\vga_inst.row[0] ), .CE(\vga_inst.col11 ), 
    .CLK(clk_25MHz), .Q0(\vga_inst.row[9] ), .Q1(\vga_inst.row[3] ), 
    .F0(\vga_inst.row_3[9] ), .F1(\vga_inst.row_3[3] ));
  SLICE_207 SLICE_207( .DI1(\STATE_cnst_0_i[0] ), .DI0(STATE_scalar), 
    .D1(done_c), .C1(STATE9), .B1(\STATE[0] ), .A1(\STATE[1] ), 
    .D0(pixel_valid_c), .C0(prev_pixel_valid), .B0(\STATE[1] ), 
    .A0(\STATE[0] ), .CLK(clk_25MHz), .Q0(\STATE[1] ), .Q1(\STATE[0] ), 
    .F0(STATE_scalar), .F1(\STATE_cnst_0_i[0] ));
  SLICE_209 SLICE_209( .DI1(\address_counter[12].sig_041.FeedThruLUT ), 
    .DI0(\address_counter[13].sig_040.FeedThruLUT ), 
    .D1(\address_counter[12] ), .D0(\address_counter[13] ), 
    .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), .CLK(clk_25MHz), 
    .Q0(\spram_address_in[13] ), .Q1(\spram_address_in[12] ), 
    .F0(\address_counter[13].sig_040.FeedThruLUT ), 
    .F1(\address_counter[12].sig_041.FeedThruLUT ));
  SLICE_211 SLICE_211( .DI1(\address_counter[10].sig_043.FeedThruLUT ), 
    .DI0(\address_counter[11].sig_042.FeedThruLUT ), 
    .D1(\address_counter[10] ), .D0(\address_counter[11] ), 
    .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), .CLK(clk_25MHz), 
    .Q0(\spram_address_in[11] ), .Q1(\spram_address_in[10] ), 
    .F0(\address_counter[11].sig_042.FeedThruLUT ), 
    .F1(\address_counter[10].sig_043.FeedThruLUT ));
  SLICE_213 SLICE_213( .DI1(\address_counter[8].sig_045.FeedThruLUT ), 
    .DI0(\address_counter[9].sig_044.FeedThruLUT ), .D1(\address_counter[8] ), 
    .D0(\address_counter[9] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_address_in[9] ), .Q1(\spram_address_in[8] ), 
    .F0(\address_counter[9].sig_044.FeedThruLUT ), 
    .F1(\address_counter[8].sig_045.FeedThruLUT ));
  SLICE_215 SLICE_215( .DI1(\address_counter[6].sig_047.FeedThruLUT ), 
    .DI0(\address_counter[7].sig_046.FeedThruLUT ), .D1(\address_counter[6] ), 
    .D0(\address_counter[7] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_address_in[7] ), .Q1(\spram_address_in[6] ), 
    .F0(\address_counter[7].sig_046.FeedThruLUT ), 
    .F1(\address_counter[6].sig_047.FeedThruLUT ));
  SLICE_217 SLICE_217( .DI1(\address_counter[4].sig_049.FeedThruLUT ), 
    .DI0(\address_counter[5].sig_048.FeedThruLUT ), .D1(\address_counter[4] ), 
    .D0(\address_counter[5] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_address_in[5] ), .Q1(\spram_address_in[4] ), 
    .F0(\address_counter[5].sig_048.FeedThruLUT ), 
    .F1(\address_counter[4].sig_049.FeedThruLUT ));
  SLICE_219 SLICE_219( .DI1(\address_counter[2].sig_051.FeedThruLUT ), 
    .DI0(\address_counter[3].sig_050.FeedThruLUT ), .D1(\address_counter[2] ), 
    .D0(\address_counter[3] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_address_in[3] ), .Q1(\spram_address_in[2] ), 
    .F0(\address_counter[3].sig_050.FeedThruLUT ), 
    .F1(\address_counter[2].sig_051.FeedThruLUT ));
  SLICE_221 SLICE_221( .DI1(\address_counter[0].sig_053.FeedThruLUT ), 
    .DI0(\address_counter[1].sig_052.FeedThruLUT ), .D1(\address_counter[0] ), 
    .D0(\address_counter[1] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_address_in[1] ), .Q1(\spram_address_in[0] ), 
    .F0(\address_counter[1].sig_052.FeedThruLUT ), 
    .F1(\address_counter[0].sig_053.FeedThruLUT ));
  SLICE_223 SLICE_223( .DI1(\pixel_data[14].sig_055.FeedThruLUT ), 
    .DI0(\pixel_data[15].sig_054.FeedThruLUT ), .D1(\pixel_data[14] ), 
    .D0(\pixel_data[15] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_data_in[7] ), .Q1(\spram_data_in[6] ), 
    .F0(\pixel_data[15].sig_054.FeedThruLUT ), 
    .F1(\pixel_data[14].sig_055.FeedThruLUT ));
  SLICE_225 SLICE_225( .DI1(\pixel_data[12].sig_057.FeedThruLUT ), 
    .DI0(\pixel_data[13].sig_056.FeedThruLUT ), .D1(\pixel_data[12] ), 
    .D0(\pixel_data[13] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_data_in[5] ), .Q1(\spram_data_in[4] ), 
    .F0(\pixel_data[13].sig_056.FeedThruLUT ), 
    .F1(\pixel_data[12].sig_057.FeedThruLUT ));
  SLICE_227 SLICE_227( .DI1(\pixel_data[10].sig_059.FeedThruLUT ), 
    .DI0(\pixel_data[11].sig_058.FeedThruLUT ), .D1(\pixel_data[10] ), 
    .D0(\pixel_data[11] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_data_in[3] ), .Q1(\spram_data_in[2] ), 
    .F0(\pixel_data[11].sig_058.FeedThruLUT ), 
    .F1(\pixel_data[10].sig_059.FeedThruLUT ));
  SLICE_229 SLICE_229( .DI1(\pixel_data[8].sig_061.FeedThruLUT ), 
    .DI0(\pixel_data[9].sig_060.FeedThruLUT ), .D1(\pixel_data[8] ), 
    .D0(\pixel_data[9] ), .CE(\STATE_i_0[0] ), .LSR(prev_pixel_valid5), 
    .CLK(clk_25MHz), .Q0(\spram_data_in[1] ), .Q1(\spram_data_in[0] ), 
    .F0(\pixel_data[9].sig_060.FeedThruLUT ), 
    .F1(\pixel_data[8].sig_061.FeedThruLUT ));
  rom1_dout_2_0_15_0__SLICE_231 \rom1.dout_2_0_15_0_.SLICE_231 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m135_ns_1 ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m135_ns_1 ), 
    .F1(\rom1.m135_ns ));
  rom1_dout_2_0_15_0__SLICE_233 \rom1.dout_2_0_15_0_.SLICE_233 ( 
    .D1(\rom_addr[5] ), .C1(\rom1.m203_ns_1 ), .B1(\rom_addr[1] ), 
    .A1(\rom_addr[4] ), .D0(\rom_addr[2] ), .C0(\rom_addr[1] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), .F0(\rom1.m203_ns_1 ), 
    .F1(\rom1.m203_ns ));
  rom1_dout_2_0_15_0__SLICE_235 \rom1.dout_2_0_15_0_.SLICE_235 ( 
    .D1(\rom_addr[2] ), .C1(\rom1.m162_ns_1 ), .B1(\rom_addr[1] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[4] ), .C0(\rom_addr[1] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m162_ns_1 ), 
    .F1(\rom1.m162_ns ));
  rom1_dout_2_0_15_0__SLICE_237 \rom1.dout_2_0_15_0_.SLICE_237 ( 
    .D1(\rom_addr[0] ), .C1(\rom1.m151_ns_1 ), .B1(\rom_addr[5] ), 
    .A1(\rom_addr[1] ), .D0(\rom_addr[5] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[2] ), .F0(\rom1.m151_ns_1 ), 
    .F1(\rom1.m151_ns ));
  rom1_dout_2_0_15_0__SLICE_239 \rom1.dout_2_0_15_0_.SLICE_239 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m146_ns_1 ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[2] ), .C0(\rom_addr[1] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m146_ns_1 ), 
    .F1(\rom1.m146_ns ));
  rom1_dout_2_0_15_0__SLICE_241 \rom1.dout_2_0_15_0_.SLICE_241 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m56_ns_1 ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m56_ns_1 ), 
    .F1(\rom1.m56_ns ));
  rom1_dout_2_0_15_0__SLICE_243 \rom1.dout_2_0_15_0_.SLICE_243 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m43_ns_1 ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m43_ns_1 ), 
    .F1(\rom1.m43_ns ));
  rom1_dout_2_0_15_0__SLICE_245 \rom1.dout_2_0_15_0_.SLICE_245 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m17_ns_1 ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m17_ns_1 ), 
    .F1(\rom1.m17_ns ));
  rom1_dout_2_0_15_0__SLICE_247 \rom1.dout_2_0_15_0_.SLICE_247 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m9_ns_1 ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[2] ), .F0(\rom1.m9_ns_1 ), 
    .F1(\rom1.m9_ns ));
  rom1_dout_2_0_15_0__SLICE_249 \rom1.dout_2_0_15_0_.SLICE_249 ( 
    .D0(\rom_addr[6] ), .C0(\rom1.m33 ), .B0(\rom1.m26 ), .A0(\rom_addr[3] ), 
    .F0(\rom1.dout_2_14ro_i_i_ns_x1 ));
  rom1_dout_2_0_15_0__SLICE_250 \rom1.dout_2_0_15_0_.SLICE_250 ( 
    .D1(\rom_addr[3] ), .C1(\rom1.m19 ), .B1(\rom_addr[5] ), 
    .A1(\rom_addr[4] ), .D0(\rom_addr[2] ), .C0(\rom_addr[1] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m19 ), .F1(\rom1.m33 ));
  rom1_dout_2_0_15_0__SLICE_251 \rom1.dout_2_0_15_0_.SLICE_251 ( 
    .D1(\rom1.m218_ns ), .C1(\rom1.m215 ), .B1(\rom_addr[6] ), 
    .A1(\rom_addr[3] ), .D0(\rom1.m107_e ), .C0(\rom1.m19 ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[6] ), .F0(\rom1.dout_2_12ro_i_i_1 ), 
    .F1(\rom1.dout_2_1ro_i_i_ns_1 ));
  rom1_dout_2_0_15_0__SLICE_252 \rom1.dout_2_0_15_0_.SLICE_252 ( 
    .D1(\rom_addr[2] ), .C1(\rom1.m107_e ), .B1(\rom_addr[1] ), 
    .A1(\rom_addr[0] ), .D0(\rom_addr[3] ), .C0(\rom_addr[4] ), 
    .B0(\rom_addr[5] ), .F0(\rom1.m107_e ), .F1(\rom1.N_255_mux ));
  rom1_dout_2_0_15_0__SLICE_253 \rom1.dout_2_0_15_0_.SLICE_253 ( 
    .D1(\rom1.m183_ns_1 ), .C1(\rom1.m181 ), .B1(\rom1.m179 ), 
    .A1(\rom_addr[3] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m181 ), 
    .F1(\rom1.m183_ns ));
  rom1_dout_2_0_15_0__SLICE_254 \rom1.dout_2_0_15_0_.SLICE_254 ( 
    .D1(\rom1.m176 ), .C1(\rom1.m174 ), .B1(\rom_addr[4] ), .A1(\rom_addr[3] ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m174 ), .F1(\rom1.m183_ns_1 ));
  rom1_dout_2_0_15_0__SLICE_255 \rom1.dout_2_0_15_0_.SLICE_255 ( 
    .D1(\rom1.m104_ns_1 ), .C1(\rom1.m100 ), .B1(\rom_addr[3] ), 
    .A1(\rom1.m102 ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m100 ), 
    .F1(\rom1.m104_ns ));
  rom1_dout_2_0_15_0__SLICE_256 \rom1.dout_2_0_15_0_.SLICE_256 ( 
    .D1(\rom1.m96 ), .C1(\rom1.m95 ), .B1(\rom_addr[3] ), .A1(\rom_addr[4] ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m95 ), .F1(\rom1.m104_ns_1 ));
  rom1_dout_2_0_15_0__SLICE_257 \rom1.dout_2_0_15_0_.SLICE_257 ( 
    .D1(\rom1.m72_ns_1 ), .C1(\rom1.m68 ), .B1(\rom_addr[3] ), .A1(\rom1.m70 ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m68 ), .F1(\rom1.m72_ns ));
  rom1_dout_2_0_15_0__SLICE_258 \rom1.dout_2_0_15_0_.SLICE_258 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m63 ), .B1(\rom_addr[3] ), .A1(\rom1.m66 ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m63 ), .F1(\rom1.m72_ns_1 ));
  rom1_dout_2_0_15_0__SLICE_259 \rom1.dout_2_0_15_0_.SLICE_259 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.m29_ns_1 ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[0] ), 
    .B0(\rom_addr[5] ), .F0(\rom1.m29_ns_1 ), .F1(\rom1.m29_ns ));
  rom1_dout_2_0_15_0__SLICE_261 \rom1.dout_2_0_15_0_.SLICE_261 ( 
    .D1(\rom_addr[4] ), .C1(\rom1.i4_mux ), .A1(\rom_addr[5] ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[4] ), .B0(\rom_addr[0] ), 
    .A0(\rom_addr[2] ), .F0(\rom1.i4_mux ), .F1(\rom1.i3_mux_1 ));
  rom1_dout_2_0_15_0__SLICE_263 \rom1.dout_2_0_15_0_.SLICE_263 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[5] ), 
    .A1(\rom_addr[0] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), .F0(\rom1.m226 ), .F1(\rom1.m214 ));
  rom1_dout_2_0_15_0__SLICE_264 \rom1.dout_2_0_15_0_.SLICE_264 ( 
    .D1(\rom1.m226 ), .C1(\rom1.m15 ), .B1(\rom_addr[5] ), .A1(\rom_addr[4] ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), 
    .F0(\rom1.m15 ), .F1(\rom1.m227 ));
  rom1_dout_2_0_15_0__SLICE_266 \rom1.dout_2_0_15_0_.SLICE_266 ( 
    .D1(\rom1.m214 ), .C1(\rom1.m175 ), .B1(\rom_addr[4] ), .A1(\rom_addr[5] ), 
    .D0(\rom_addr[0] ), .C0(\rom_addr[2] ), .B0(\rom_addr[1] ), 
    .F0(\rom1.m175 ), .F1(\rom1.m215 ));
  rom1_dout_2_0_15_0__SLICE_267 \rom1.dout_2_0_15_0_.SLICE_267 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[5] ), 
    .A1(\rom_addr[0] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), .F0(\rom1.m81 ), .F1(\rom1.m25 ));
  rom1_dout_2_0_15_0__SLICE_268 \rom1.dout_2_0_15_0_.SLICE_268 ( 
    .D1(\rom_addr[5] ), .C1(\rom1.m78 ), .B1(\rom_addr[4] ), .A1(\rom1.m81 ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), 
    .F0(\rom1.m78 ), .F1(\rom1.m82 ));
  rom1_dout_2_0_15_0__SLICE_270 \rom1.dout_2_0_15_0_.SLICE_270 ( 
    .D1(\rom1.m33 ), .C1(\rom1.m26 ), .B1(\rom_addr[3] ), .A1(\rom_addr[6] ), 
    .D0(\rom1.m19 ), .C0(\rom1.m25 ), .B0(\rom_addr[4] ), .A0(\rom_addr[5] ), 
    .F0(\rom1.m26 ), .F1(\rom1.dout_2_14ro_i_i_ns_x0 ));
  config_1_SLICE_271 \config_1.SLICE_271 ( .D1(\config_1.FSM_state[0] ), 
    .C1(\config_1.timer_0_sqmuxa_d_0 ), .A1(\config_1.FSM_state[1] ), 
    .D0(SCCB_ready), .C0(\config_1.FSM_state20 ), .B0(\config_1.FSM_state19 ), 
    .A0(\config_1.FSM_state[0] ), .F0(\config_1.timer_0_sqmuxa_d_0 ), 
    .F1(\config_1.timer_0_sqmuxa_d_0_0_0 ));
  SCCB1_SLICE_273 \SCCB1.SLICE_273 ( .D1(\SCCB1.FSM_state_RNO_2[0] ), 
    .C1(\SCCB1.FSM_state_RNO_3[0] ), .B1(\SCCB1.FSM_state_RNI6J0D_6[3] ), 
    .D0(\SCCB1.byte_index27 ), .C0(\SCCB1.FSM_return_state[0] ), 
    .B0(SCCB_start), .A0(\SCCB1.FSM_state[0] ), 
    .F0(\SCCB1.FSM_state_RNO_3[0] ), .F1(\SCCB1.FSM_state_e_1[0] ));
  SCCB1_SLICE_274 \SCCB1.SLICE_274 ( .C1(\SCCB1.byte_index27 ), 
    .B1(SCCB_start), .A1(\SCCB1.FSM_state_RNI6J0D_6[3] ), 
    .D0(\SCCB1.FSM_state[3] ), .C0(\SCCB1.FSM_state[2] ), 
    .B0(\SCCB1.FSM_state[1] ), .A0(\SCCB1.FSM_state[0] ), 
    .F0(\SCCB1.byte_index27 ), .F1(\SCCB1.FSM_state_e_1_1[1] ));
  SCCB1_SLICE_275 \SCCB1.SLICE_275 ( .D1(\SCCB1.un1_FSM_state_5 ), 
    .C1(\SCCB1.un1_FSM_state_9 ), .B1(\SCCB1.FSM_state_e_1_1[1] ), 
    .A1(\SCCB1.FSM_state[1] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.FSM_state[1] ), 
    .A0(\SCCB1.FSM_state[0] ), .F0(\SCCB1.un1_FSM_state_9 ), 
    .F1(\SCCB1.FSM_state_e_1[1] ));
  SCCB1_SLICE_276 \SCCB1.SLICE_276 ( .D1(\SCCB1.byte_counter[0] ), 
    .C1(\SCCB1.un1_FSM_state_5 ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[1] ), .B0(\SCCB1.FSM_state[2] ), 
    .A0(\SCCB1.FSM_state[0] ), .F0(\SCCB1.un1_FSM_state_5 ), .F1(\SCCB1.CO0 ));
  rom1_dout_2_0_15_0__SLICE_277 \rom1.dout_2_0_15_0_.SLICE_277 ( 
    .D1(\rom_addr[0] ), .C1(\rom1.m21_x0 ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[4] ), .B0(\rom_addr[5] ), .A0(\rom_addr[2] ), 
    .F0(\rom1.m21_x0 ), .F1(\rom1.m76_1 ));
  rom1_dout_2_0_15_0__SLICE_278 \rom1.dout_2_0_15_0_.SLICE_278 ( 
    .D1(\rom1.m185_1 ), .C1(\rom1.m73 ), .B1(\rom1.m76_1 ), .A1(\rom_addr[3] ), 
    .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), 
    .F0(\rom1.m73 ), .F1(\rom1.m76 ));
  rom1_dout_2_0_15_0__SLICE_279 \rom1.dout_2_0_15_0_.SLICE_279 ( 
    .D1(\rom1.m191_ns_x1 ), .C1(\rom1.m191_ns_x0 ), .A1(\rom_addr[5] ), 
    .D0(\rom_addr[4] ), .C0(\rom_addr[2] ), .B0(\rom_addr[1] ), 
    .F0(\rom1.m191_ns_x0 ), .F1(\rom1.m191_ns_ns ));
  rom1_dout_2_0_15_0__SLICE_280 \rom1.dout_2_0_15_0_.SLICE_280 ( 
    .D0(\rom_addr[6] ), .C0(\rom1.m195_ns_ns ), .B0(\rom1.m191_ns_ns ), 
    .A0(\rom_addr[3] ), .F0(\rom1.dout_2_3ro_i_i_1 ));
  rom1_dout_2_0_15_0__SLICE_281 \rom1.dout_2_0_15_0_.SLICE_281 ( 
    .D1(\rom1.m195_ns_x1 ), .C1(\rom1.m195_ns_x0 ), .A1(\rom_addr[5] ), 
    .D0(\rom_addr[4] ), .C0(\rom_addr[2] ), .B0(\rom_addr[1] ), 
    .A0(\rom_addr[0] ), .F0(\rom1.m195_ns_x0 ), .F1(\rom1.m195_ns_ns ));
  rom1_dout_2_0_15_0__SLICE_283 \rom1.dout_2_0_15_0_.SLICE_283 ( 
    .D1(\rom1.m185_1 ), .C1(\rom1.N_251_mux ), .B1(\rom1.m76_1 ), 
    .A1(\rom_addr[3] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[0] ), .F0(\rom1.N_251_mux ), .F1(\rom1.m186 ));
  rom1_dout_2_0_15_0__SLICE_285 \rom1.dout_2_0_15_0_.SLICE_285 ( 
    .D0(\rom_addr[3] ), .C0(\rom1.N_255_mux ), .B0(\rom1.m146_ns ), 
    .A0(\rom_addr[6] ), .F0(\rom1.dout_2_6ro_i_i_x1 ));
  rom1_dout_2_0_15_0__SLICE_287 \rom1.dout_2_0_15_0_.SLICE_287 ( 
    .D1(\rom1.m227 ), .C1(\rom1.N_252_mux ), .B1(\rom_addr[6] ), 
    .A1(\rom_addr[3] ), .D0(\rom1.N_252_mux ), .C0(\rom1.m227 ), 
    .B0(\rom_addr[3] ), .A0(\rom_addr[6] ), .F0(\rom1.dout_2_0ro_i_i_x1 ), 
    .F1(\rom1.dout_2_0ro_i_i_x0 ));
  rom1_dout_2_0_15_0__SLICE_288 \rom1.dout_2_0_15_0_.SLICE_288 ( 
    .D1(\rom_addr[1] ), .C1(\rom1.m185_1 ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[2] ), .D0(\rom_addr[4] ), .C0(\rom_addr[5] ), 
    .F0(\rom1.m185_1 ), .F1(\rom1.N_252_mux ));
  rom1_dout_2_0_15_0__SLICE_289 \rom1.dout_2_0_15_0_.SLICE_289 ( 
    .D1(\rom1.m131_ns ), .C1(\rom1.N_254_mux ), .B1(\rom_addr[3] ), 
    .A1(\rom_addr[6] ), .D0(\rom_addr[1] ), .C0(\rom_addr[0] ), 
    .B0(\rom_addr[2] ), .A0(\rom1.m107_e ), .F0(\rom1.N_254_mux ), 
    .F1(\rom1.dout_2_7ro_i_i_x1 ));
  rom1_dout_2_0_15_0__SLICE_291 \rom1.dout_2_0_15_0_.SLICE_291 ( 
    .D0(\rom1.N_254_mux ), .C0(\rom1.m131_ns ), .B0(\rom_addr[6] ), 
    .A0(\rom_addr[3] ), .F0(\rom1.dout_2_7ro_i_i_x0 ));
  rom1_dout_2_0_15_0__SLICE_292 \rom1.dout_2_0_15_0_.SLICE_292 ( 
    .D1(\rom1.m130 ), .C1(\rom1.m128 ), .B1(\rom_addr[4] ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[5] ), .B0(\rom_addr[1] ), .A0(\rom_addr[0] ), 
    .F0(\rom1.m128 ), .F1(\rom1.m131_ns ));
  rom1_dout_2_0_15_0__SLICE_293 \rom1.dout_2_0_15_0_.SLICE_293 ( 
    .D1(\rom1.m162_ns ), .C1(\rom1.N_256_mux ), .B1(\rom_addr[3] ), 
    .A1(\rom_addr[6] ), .D0(\rom1.m107_e ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[1] ), .F0(\rom1.N_256_mux ), 
    .F1(\rom1.dout_2_5ro_i_i_x1 ));
  rom1_dout_2_0_15_0__SLICE_295 \rom1.dout_2_0_15_0_.SLICE_295 ( 
    .D1(\rom1.m121_ns_1_0 ), .C1(\rom1.m115_ns_1_0 ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[3] ), .D0(\rom_addr[4] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[1] ), .F0(\rom1.m115_ns_1_0 ), 
    .F1(\rom1.N_5_i ));
  rom1_dout_2_0_15_0__SLICE_297 \rom1.dout_2_0_15_0_.SLICE_297 ( 
    .D1(\rom_addr[6] ), .C1(\rom1.m49 ), .B1(\rom_addr[3] ), 
    .A1(\rom_addr[4] ), .D0(\rom_addr[2] ), .C0(\rom_addr[1] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), .F0(\rom1.m49 ), 
    .F1(\rom1.dout_2_2ro_i_i_1 ));
  rom1_dout_2_0_15_0__SLICE_300 \rom1.dout_2_0_15_0_.SLICE_300 ( 
    .D1(\rom1.m217 ), .C1(\rom1.m216 ), .B1(\rom_addr[4] ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), 
    .F0(\rom1.m216 ), .F1(\rom1.m218_ns ));
  rom1_dout_2_0_15_0__SLICE_301 \rom1.dout_2_0_15_0_.SLICE_301 ( 
    .D0(\rom1.m82 ), .C0(\rom1.m87_ns ), .B0(\rom_addr[6] ), 
    .A0(\rom_addr[3] ), .F0(\rom1.dout_2_10ro_i_i_ns_1 ));
  rom1_dout_2_0_15_0__SLICE_302 \rom1.dout_2_0_15_0_.SLICE_302 ( 
    .D1(\rom1.m86 ), .C1(\rom1.m84 ), .B1(\rom_addr[4] ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), 
    .F0(\rom1.m84 ), .F1(\rom1.m87_ns ));
  rom1_dout_2_0_15_0__SLICE_303 \rom1.dout_2_0_15_0_.SLICE_303 ( 
    .D1(\rom1.m166 ), .C1(\rom1.m164 ), .A1(\rom_addr[4] ), .D0(\rom_addr[1] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), 
    .F0(\rom1.m164 ), .F1(\rom1.m167_ns ));
  rom1_dout_2_0_15_0__SLICE_305 \rom1.dout_2_0_15_0_.SLICE_305 ( 
    .D1(\rom1.m206 ), .C1(\rom1.m205 ), .A1(\rom_addr[4] ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[1] ), .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), 
    .F0(\rom1.m205 ), .F1(\rom1.m207_ns ));
  rom1_dout_2_0_15_0__SLICE_307 \rom1.dout_2_0_15_0_.SLICE_307 ( 
    .D1(\rom1.i2_mux ), .C1(\rom1.m231 ), .B1(\rom_addr[4] ), 
    .D0(\rom_addr[5] ), .C0(\rom_addr[2] ), .B0(\rom_addr[0] ), 
    .A0(\rom_addr[1] ), .F0(\rom1.m231 ), .F1(\rom1.m232_ns ));
  rom1_dout_2_0_15_0__SLICE_310 \rom1.dout_2_0_15_0_.SLICE_310 ( 
    .D1(\rom1.m185_1 ), .C1(\rom_addr[1] ), .B1(\rom_addr[2] ), 
    .A1(\rom_addr[0] ), .D0(\rom_addr[1] ), .C0(\rom1.m185_1 ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[2] ), .F0(\rom1.N_246_mux ), 
    .F1(\rom1.N_242_mux ));
  rom1_dout_2_0_15_0__SLICE_311 \rom1.dout_2_0_15_0_.SLICE_311 ( 
    .D1(\rom1.m49 ), .C1(\rom1.m48 ), .A1(\rom_addr[4] ), .D0(\rom_addr[2] ), 
    .C0(\rom_addr[1] ), .B0(\rom_addr[0] ), .A0(\rom_addr[5] ), 
    .F0(\rom1.m48 ), .F1(\rom1.m50 ));
  config_1_SLICE_313 \config_1.SLICE_313 ( .D1(\config_1.FSM_state20_2 ), 
    .C1(\config_1.FSM_state_RNO_2[1] ), .B1(\rom_dout[8] ), 
    .A1(\config_1.FSM_state19_3_8 ), .D0(\rom_dout[10] ), .C0(\rom_dout[11] ), 
    .B0(\rom_dout[9] ), .F0(\config_1.FSM_state_RNO_2[1] ), 
    .F1(\config_1.FSM_state_RNO_1[1] ));
  config_1_SLICE_314 \config_1.SLICE_314 ( .D0(\rom_dout[7] ), 
    .C0(\rom_dout[4] ), .B0(\rom_dout[6] ), .A0(\rom_dout[5] ), 
    .F0(\config_1.FSM_state19_3_8 ));
  config_1_SLICE_315 \config_1.SLICE_315 ( .D0(\config_1.FSM_state19_3_6 ), 
    .C0(\config_1.FSM_state_RNO_1[1] ), .B0(SCCB_ready), 
    .A0(\config_1.FSM_state[1] ), .F0(\config_1.FSM_state_2_sqmuxa ));
  config_1_SLICE_316 \config_1.SLICE_316 ( .D1(\config_1.FSM_state19_3_8 ), 
    .C1(\config_1.FSM_state19_3_6 ), .B1(\config_1.FSM_state20_2 ), 
    .A1(\config_1.FSM_state19_3_7 ), .D0(\rom_dout[15] ), .C0(\rom_dout[14] ), 
    .B0(\rom_dout[13] ), .A0(\rom_dout[12] ), .F0(\config_1.FSM_state19_3_6 ), 
    .F1(\config_1.FSM_state20 ));
  config_1_SLICE_317 \config_1.SLICE_317 ( .D1(\config_1.FSM_state20 ), 
    .C1(\config_1.un1_FSM_state_3 ), .B1(\config_1.FSM_state19 ), 
    .A1(SCCB_ready), .D0(\config_1.FSM_state[1] ), 
    .C0(\config_1.FSM_state[0] ), .F0(\config_1.un1_FSM_state_3 ), 
    .F1(\config_1.timer_2_sqmuxa ));
  config_1_SLICE_319 \config_1.SLICE_319 ( .D0(\config_1.timer[27] ), 
    .C0(\config_1.timer[23] ), .B0(\config_1.timer[22] ), 
    .A0(\config_1.timer[21] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_20 ));
  config_1_SLICE_320 \config_1.SLICE_320 ( 
    .D1(\config_1.un32_FSM_state_0_sqmuxa_26 ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa_19 ), 
    .B1(\config_1.un32_FSM_state_0_sqmuxa_20 ), 
    .A1(\config_1.un32_FSM_state_0_sqmuxa_27 ), .D0(\config_1.timer[20] ), 
    .C0(\config_1.timer[19] ), .B0(\config_1.timer[18] ), 
    .A0(\config_1.timer[17] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_19 ), 
    .F1(\config_1.un32_FSM_state_0_sqmuxa ));
  config_1_SLICE_321 \config_1.SLICE_321 ( .D1(\config_1.timer[8] ), 
    .C1(\config_1.timer[7] ), .B1(\config_1.timer[6] ), 
    .A1(\config_1.timer[5] ), .D0(\config_1.timer[16] ), 
    .C0(\config_1.timer[15] ), .B0(\config_1.timer[14] ), 
    .A0(\config_1.timer[13] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_18 ), 
    .F1(\config_1.un32_FSM_state_0_sqmuxa_16 ));
  config_1_SLICE_322 \config_1.SLICE_322 ( 
    .D1(\config_1.un32_FSM_state_0_sqmuxa_16 ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa_15 ), 
    .B1(\config_1.un32_FSM_state_0_sqmuxa_18 ), 
    .A1(\config_1.un32_FSM_state_0_sqmuxa_17 ), .D0(\config_1.timer[4] ), 
    .C0(\config_1.timer[3] ), .B0(\config_1.timer[1] ), 
    .A0(\config_1.timer[2] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_15 ), 
    .F1(\config_1.un32_FSM_state_0_sqmuxa_27 ));
  config_1_SLICE_323 \config_1.SLICE_323 ( .D1(\config_1.FSM_state19_3_7 ), 
    .C1(\config_1.FSM_state19_2 ), .B1(\config_1.FSM_state19_3_6 ), 
    .A1(\config_1.FSM_state19_3_8 ), .D0(\rom_dout[3] ), .C0(\rom_dout[2] ), 
    .B0(\rom_dout[1] ), .A0(\rom_dout[0] ), .F0(\config_1.FSM_state19_2 ), 
    .F1(\config_1.FSM_state19 ));
  config_1_SLICE_325 \config_1.SLICE_325 ( .D0(\rom_dout[2] ), 
    .C0(\rom_dout[3] ), .B0(\rom_dout[0] ), .A0(\rom_dout[1] ), 
    .F0(\config_1.FSM_state20_2 ));
  config_1_SLICE_327 \config_1.SLICE_327 ( .D1(\config_1.timer[24] ), 
    .C1(\config_1.un32_FSM_state_0_sqmuxa_22 ), .B1(\config_1.FSM_state[1] ), 
    .A1(\config_1.timer[28] ), .D0(\config_1.timer[26] ), 
    .C0(\config_1.timer[25] ), .B0(\config_1.FSM_state[0] ), 
    .A0(\config_1.timer[0] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_22 ), 
    .F1(\config_1.un32_FSM_state_0_sqmuxa_26 ));
  config_1_SLICE_329 \config_1.SLICE_329 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.un1_rom_addr_ac0_5_out ), .B1(\rom_addr[4] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[3] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[1] ), .A0(\rom_addr[0] ), 
    .F0(\config_1.un1_rom_addr_ac0_5_out ), 
    .F1(\config_1.un1_rom_addr_ac0_9_out_0 ));
  SCCB1_SLICE_331 \SCCB1.SLICE_331 ( .C1(\SCCB1.un68_FSM_state_15 ), 
    .B1(\SCCB1.timer_RNII6IE[0] ), .D0(\SCCB1.timer[23] ), 
    .C0(\SCCB1.timer[22] ), .B0(\SCCB1.timer[21] ), .A0(\SCCB1.timer[20] ), 
    .F0(\SCCB1.un68_FSM_state_15 ), .F1(\SCCB1.un68_FSM_state_21 ));
  SCCB1_SLICE_332 \SCCB1.SLICE_332 ( .D1(\SCCB1.un68_FSM_state_20 ), 
    .C1(\SCCB1.un1_FSM_state_15_0 ), .B1(\SCCB1.un68_FSM_state_25 ), 
    .A1(\SCCB1.un68_FSM_state_21 ), .D0(\SCCB1.FSM_state[2] ), 
    .C0(\SCCB1.FSM_state[3] ), .F0(\SCCB1.un1_FSM_state_15_0 ), 
    .F1(\SCCB1.N_198_i ));
  SCCB1_SLICE_334 \SCCB1.SLICE_334 ( .C1(\SCCB1.FSM_state_RNI6J0D_6[3] ), 
    .A1(SCCB_start), .D0(\SCCB1.FSM_state[3] ), .C0(\SCCB1.FSM_state[2] ), 
    .B0(\SCCB1.FSM_state[1] ), .A0(\SCCB1.FSM_state[0] ), 
    .F0(\SCCB1.FSM_state_RNI6J0D_6[3] ), .F1(\SCCB1.latched_address_0_sqmuxa ));
  SCCB1_SLICE_335 \SCCB1.SLICE_335 ( .D1(\SCCB1.timer[4] ), 
    .C1(\SCCB1.un73_FSM_state_0_sqmuxa_1_1 ), .B1(\SCCB1.FSM_state[1] ), 
    .A1(\SCCB1.FSM_state[0] ), .D0(\SCCB1.timer[7] ), .C0(\SCCB1.timer[6] ), 
    .B0(\SCCB1.timer[5] ), .F0(\SCCB1.un73_FSM_state_0_sqmuxa_1_1 ), 
    .F1(\SCCB1.un73_FSM_state_0_sqmuxa_1 ));
  SCCB1_SLICE_336 \SCCB1.SLICE_336 ( .D0(\SCCB1.un68_FSM_state_25 ), 
    .C0(\SCCB1.un73_FSM_state_0_sqmuxa_1 ), .B0(\SCCB1.un68_FSM_state_21 ), 
    .A0(\SCCB1.un1_FSM_state_15_0 ), .F0(\SCCB1.un73_FSM_state_0_sqmuxa ));
  SCCB1_SLICE_337 \SCCB1.SLICE_337 ( .D1(\SCCB1.un13_SIOD_oe ), 
    .C1(\SCCB1.FSM_state_cnst_1_i_1[0] ), .B1(\SCCB1.FSM_state[2] ), 
    .A1(\SCCB1.FSM_state[1] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[0] ), .F0(\SCCB1.FSM_state_cnst_1_i_1[0] ), 
    .F1(\SCCB1.N_23_0 ));
  SCCB1_SLICE_338 \SCCB1.SLICE_338 ( .DI1(\SCCB1.N_78_0 ), 
    .D1(\SCCB1.tx_byte[7] ), .C1(\SCCB1.un13_SIOD_oe ), 
    .B1(\SCCB1.FSM_state[2] ), .A1(\SCCB1.FSM_state[1] ), 
    .D0(\SCCB1.byte_index[2] ), .C0(\SCCB1.byte_index[3] ), 
    .B0(\SCCB1.byte_index[1] ), .A0(\SCCB1.byte_index[0] ), 
    .CE(\SCCB1.un1_FSM_state_21_0_i ), .CLK(clk_25MHz), .Q1(\SCCB1.SIOD_oe_i ), 
    .F0(\SCCB1.un13_SIOD_oe ), .F1(\SCCB1.N_78_0 ));
  SCCB1_SLICE_339 \SCCB1.SLICE_339 ( .D1(\SCCB1.timer[15] ), 
    .C1(\SCCB1.timer[14] ), .B1(\SCCB1.timer[13] ), .A1(\SCCB1.timer[12] ), 
    .D0(\SCCB1.timer[11] ), .C0(\SCCB1.timer[10] ), .B0(\SCCB1.timer[9] ), 
    .A0(\SCCB1.timer[8] ), .F0(\SCCB1.un68_FSM_state_19 ), 
    .F1(\SCCB1.un68_FSM_state_18 ));
  SCCB1_SLICE_340 \SCCB1.SLICE_340 ( .D1(\SCCB1.un68_FSM_state_17 ), 
    .C1(\SCCB1.un68_FSM_state_16 ), .B1(\SCCB1.un68_FSM_state_18 ), 
    .A1(\SCCB1.un68_FSM_state_19 ), .D0(\SCCB1.timer[19] ), 
    .C0(\SCCB1.timer[18] ), .B0(\SCCB1.timer[17] ), .A0(\SCCB1.timer[16] ), 
    .F0(\SCCB1.un68_FSM_state_16 ), .F1(\SCCB1.un68_FSM_state_25 ));
  SCCB1_SLICE_342 \SCCB1.SLICE_342 ( .D1(\SCCB1.byte_index[0] ), 
    .C1(\SCCB1.FSM_state_cnst_1 ), .B1(\SCCB1.un1_FSM_state_9 ), 
    .A1(\SCCB1.byte_index[1] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.FSM_state[0] ), 
    .F0(\SCCB1.FSM_state_cnst_1 ), .F1(\SCCB1.un1_byte_index_c2 ));
  vga_inst_SLICE_343 \vga_inst.SLICE_343 ( .DI1(\vga_inst.col_RNO[0] ), 
    .D1(\vga_inst.col[0] ), .D0(\vga_inst.col[8] ), .C0(\vga_inst.col[7] ), 
    .B0(\vga_inst.col[9] ), .A0(\vga_inst.col[4] ), .CLK(clk_25MHz), 
    .Q1(\vga_inst.col[0] ), .F0(\vga_inst.m16_5 ), .F1(\vga_inst.col_RNO[0] ));
  vga_inst_SLICE_344 \vga_inst.SLICE_344 ( .D1(\vga_inst.col[6] ), 
    .C1(\vga_inst.m16_4 ), .B1(\vga_inst.m16_5 ), .A1(\vga_inst.col[5] ), 
    .D0(\vga_inst.col[3] ), .C0(\vga_inst.col[2] ), .B0(\vga_inst.col[1] ), 
    .A0(\vga_inst.col[0] ), .F0(\vga_inst.m16_4 ), .F1(\vga_inst.col11 ));
  vga_inst_SLICE_345 \vga_inst.SLICE_345 ( .D0(\vga_inst.row[1] ), 
    .C0(\vga_inst.row[4] ), .B0(\vga_inst.row[2] ), .A0(\vga_inst.row[7] ), 
    .F0(\vga_inst.m8_5 ));
  vga_inst_SLICE_346 \vga_inst.SLICE_346 ( .D1(\vga_inst.row[5] ), 
    .C1(\vga_inst.m8_4 ), .B1(\vga_inst.m8_5 ), .A1(\vga_inst.row[8] ), 
    .D0(\vga_inst.row[9] ), .C0(\vga_inst.row[6] ), .B0(\vga_inst.row[3] ), 
    .F0(\vga_inst.m8_4 ), .F1(\vga_inst.N_58_mux ));
  vga_inst_SLICE_347 \vga_inst.SLICE_347 ( .D1(\vga_inst.row[3] ), 
    .C1(\vga_inst.m30_4 ), .B1(\vga_inst.row[2] ), .A1(\vga_inst.N_42_mux ), 
    .D0(\vga_inst.row[0] ), .C0(\vga_inst.row[9] ), .B0(\vga_inst.row[4] ), 
    .A0(\vga_inst.row[1] ), .F0(\vga_inst.m30_4 ), .F1(VGA_VSYNC_0_i));
  vga_inst_SLICE_349 \vga_inst.SLICE_349 ( .D1(\data_out[0] ), 
    .C1(\vga_inst.N_42_mux ), .D0(\vga_inst.row[7] ), .C0(\vga_inst.row[5] ), 
    .B0(\vga_inst.row[6] ), .A0(\vga_inst.row[8] ), .F0(\vga_inst.N_42_mux ), 
    .F1(\vga_inst.m35_1 ));
  vga_inst_SLICE_351 \vga_inst.SLICE_351 ( .D1(\address_counter[14] ), 
    .C1(\vga_inst.N_54 ), .B1(\vga_inst.m35_1 ), .A1(\vga_inst.row[9] ), 
    .D0(\vga_inst.col[9] ), .C0(\vga_inst.col[8] ), .B0(\vga_inst.col[7] ), 
    .F0(\vga_inst.N_54 ), .F1(\RGB_c[0] ));
  vga_inst_SLICE_353 \vga_inst.SLICE_353 ( .D1(\vga_inst.col[8] ), 
    .C1(\vga_inst.N_19 ), .B1(\vga_inst.col[7] ), .A1(\vga_inst.col[9] ), 
    .D0(\vga_inst.col[6] ), .C0(\vga_inst.col[5] ), .A0(\vga_inst.col[4] ), 
    .F0(\vga_inst.N_19 ), .F1(VGA_HSYNC_c));
  rom1_dout_2_0_15_0__SLICE_355 \rom1.dout_2_0_15_0_.SLICE_355 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[4] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[1] ), .D0(\rom_addr[4] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[1] ), .A0(\rom_addr[0] ), .F0(\rom1.m195_ns_x1 ), 
    .F1(\rom1.m191_ns_x1 ));
  rom1_dout_2_0_15_0__SLICE_358 \rom1.dout_2_0_15_0_.SLICE_358 ( 
    .D1(\rom_addr[1] ), .B1(\rom_addr[0] ), .D0(\rom_addr[4] ), 
    .C0(\rom_addr[2] ), .B0(\rom_addr[5] ), .A0(\rom_addr[1] ), 
    .F0(\rom1.m121_ns_1_0 ), .F1(\rom1.m99 ));
  rom1_dout_2_0_15_0__SLICE_359 \rom1.dout_2_0_15_0_.SLICE_359 ( 
    .D1(\rom1.m9_ns ), .C1(\rom_addr[6] ), .B1(\rom_addr[3] ), 
    .A1(\rom1.m76_1 ), .D0(\rom_addr[6] ), .C0(\rom1.m9_ns ), 
    .B0(\rom1.m76_1 ), .A0(\rom_addr[3] ), .F0(\rom1.dout_2_15ro_i_i_x1 ), 
    .F1(\rom1.dout_2_15ro_i_i_x0 ));
  rom1_dout_2_0_15_0__SLICE_361 \rom1.dout_2_0_15_0_.SLICE_361 ( 
    .D1(\rom1.m43_ns ), .C1(\rom_addr[3] ), .B1(\rom_addr[6] ), 
    .A1(\rom1.m76_1 ), .D0(\rom_addr[3] ), .C0(\rom1.m43_ns ), 
    .B0(\rom1.m76_1 ), .A0(\rom_addr[6] ), .F0(\rom1.dout_2_13ro_i_i_x1 ), 
    .F1(\rom1.dout_2_13ro_i_i_x0 ));
  rom1_dout_2_0_15_0__SLICE_365 \rom1.dout_2_0_15_0_.SLICE_365 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[5] ), .B1(\rom_addr[1] ), 
    .A1(\rom_addr[0] ), .D0(\rom_addr[5] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[0] ), .A0(\rom_addr[1] ), .F0(\rom1.i2_mux ), 
    .F1(\rom1.m66 ));
  rom1_dout_2_0_15_0__SLICE_367 \rom1.dout_2_0_15_0_.SLICE_367 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m176 ), .F1(\rom1.m166 ));
  rom1_dout_2_0_15_0__SLICE_370 \rom1.dout_2_0_15_0_.SLICE_370 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m70 ), .F1(\rom1.m217 ));
  rom1_dout_2_0_15_0__SLICE_374 \rom1.dout_2_0_15_0_.SLICE_374 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m86 ), .F1(\rom1.m96 ));
  rom1_dout_2_0_15_0__SLICE_377 \rom1.dout_2_0_15_0_.SLICE_377 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m206 ), .F1(\rom1.m102 ));
  rom1_dout_2_0_15_0__SLICE_381 \rom1.dout_2_0_15_0_.SLICE_381 ( 
    .D1(\rom_addr[2] ), .C1(\rom_addr[1] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[5] ), .D0(\rom_addr[1] ), .C0(\rom_addr[2] ), 
    .B0(\rom_addr[5] ), .A0(\rom_addr[0] ), .F0(\rom1.m179 ), .F1(\rom1.m130 ));
  SCCB1_SLICE_383 \SCCB1.SLICE_383 ( .D1(\SCCB1.FSM_state[3] ), 
    .C1(\SCCB1.FSM_state[0] ), .B1(\SCCB1.FSM_state[2] ), 
    .A1(\SCCB1.FSM_state[1] ), .D0(\SCCB1.FSM_state[0] ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\SCCB1.FSM_state[1] ), 
    .A0(\SCCB1.FSM_state[2] ), .F0(\SCCB1.FSM_state_cnst_1_0_0[2] ), 
    .F1(\SCCB1.timere_0_i ));
  SCCB1_SLICE_385 \SCCB1.SLICE_385 ( .D1(\SCCB1.FSM_state[2] ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\SCCB1.FSM_state[0] ), 
    .A1(\SCCB1.FSM_state[1] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.FSM_state[1] ), 
    .A0(\SCCB1.FSM_state[0] ), .F0(\SCCB1.FSM_state_RNI6J0D_4[3] ), 
    .F1(\SCCB1.un1_FSM_state_21_0_i ));
  SCCB1_SLICE_387 \SCCB1.SLICE_387 ( .D1(\SCCB1.FSM_state[3] ), 
    .C1(\SCCB1.FSM_state[2] ), .B1(\SCCB1.FSM_state[1] ), 
    .A1(\SCCB1.FSM_state[0] ), .D0(\SCCB1.FSM_state[2] ), 
    .C0(\SCCB1.FSM_state[3] ), .B0(\SCCB1.FSM_state[0] ), 
    .A0(\SCCB1.FSM_state[1] ), .F0(\SCCB1.FSM_state_RNI6J0D_2[3] ), 
    .F1(\SCCB1.un1_FSM_state_22_0_i ));
  SCCB1_SLICE_389 \SCCB1.SLICE_389 ( .D1(\SCCB1.FSM_state[1] ), 
    .C1(\SCCB1.FSM_state[3] ), .B1(\SCCB1.FSM_state[0] ), 
    .A1(\SCCB1.FSM_state[2] ), .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[1] ), .B0(\SCCB1.FSM_state[2] ), 
    .A0(\SCCB1.FSM_state[0] ), .F0(\SCCB1.timer_cnst_1[3] ), 
    .F1(\SCCB1.un1_FSM_state_29_0 ));
  SCCB1_SLICE_390 \SCCB1.SLICE_390 ( .DI1(\SCCB1.FSM_return_state_0 ), 
    .D1(\SCCB1.FSM_return_state[2] ), .C1(\SCCB1.un1_FSM_state_26_0 ), 
    .B1(\SCCB1.FSM_return_state_cnst_0[2] ), .D0(\SCCB1.FSM_state[0] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.FSM_state[1] ), 
    .A0(\SCCB1.FSM_state[3] ), .CLK(clk_25MHz), 
    .Q1(\SCCB1.FSM_return_state[2] ), .F0(\SCCB1.un1_FSM_state_26_0 ), 
    .F1(\SCCB1.FSM_return_state_0 ));
  config_1_SLICE_392 \config_1.SLICE_392 ( .D1(\rom_addr[1] ), 
    .C1(\config_1.FSM_state[1] ), .B1(\rom_addr[0] ), 
    .D0(\config_1.FSM_state[1] ), .C0(\rom_addr[1] ), .B0(\rom_addr[2] ), 
    .A0(\rom_addr[0] ), .F0(\config_1.timer_0_sqmuxa_2_0 ), 
    .F1(\config_1.timer_0_sqmuxa_3_0 ));
  config_1_SLICE_400 \config_1.SLICE_400 ( .D0(\rom_dout[10] ), 
    .C0(\rom_dout[8] ), .B0(\rom_dout[9] ), .A0(\rom_dout[11] ), 
    .F0(\config_1.FSM_state19_3_7 ));
  SCCB1_SLICE_402 \SCCB1.SLICE_402 ( .D0(\SCCB1.timer[7] ), 
    .C0(\SCCB1.timer[6] ), .B0(\SCCB1.timer[5] ), .A0(\SCCB1.timer[4] ), 
    .F0(\SCCB1.un68_FSM_state_20 ));
  SCCB1_SLICE_403 \SCCB1.SLICE_403 ( .D1(\SCCB1.FSM_state[1] ), 
    .C1(\SCCB1.FSM_state[2] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.byte_counter[0] ), .D0(\SCCB1.FSM_state[2] ), 
    .C0(\SCCB1.byte_counter[0] ), .A0(\SCCB1.byte_counter[1] ), 
    .F0(\SCCB1.N_97_1 ), .F1(\SCCB1.N_20 ));
  reader_SLICE_407 \reader.SLICE_407 ( .D1(frame_done_c), .C1(\STATE[0] ), 
    .B1(\STATE[1] ), .D0(\STATE[0] ), .C0(frame_done_c), .A0(\STATE[1] ), 
    .F0(un1_prev_pixel_valid8_0), .F1(frame_done_RNI4EVG_0));
  SCCB1_SLICE_410 \SCCB1.SLICE_410 ( .D0(\SCCB1.timer[3] ), 
    .C0(\SCCB1.timer[2] ), .B0(\SCCB1.timer[1] ), .A0(\SCCB1.timer[0] ), 
    .F0(\SCCB1.timer_RNII6IE[0] ));
  SCCB1_SLICE_412 \SCCB1.SLICE_412 ( .DI1(\SCCB1.timer_lm[26] ), 
    .D1(\SCCB1.timer_s[26] ), .C1(\SCCB1.N_198_i ), .D0(\SCCB1.timer[25] ), 
    .C0(\SCCB1.timer[27] ), .B0(\SCCB1.timer[24] ), .A0(\SCCB1.timer[26] ), 
    .CE(\SCCB1.timere_0_i ), .CLK(clk_25MHz), .Q1(\SCCB1.timer[26] ), 
    .F0(\SCCB1.un68_FSM_state_17 ), .F1(\SCCB1.timer_lm[26] ));
  SLICE_415 SLICE_415( .DI1(prev_pixel_valid_1), .D1(prev_pixel_valid), 
    .C1(pixel_valid_c), .B1(\STATE[0] ), .A1(\STATE[1] ), .D0(pixel_valid_c), 
    .C0(prev_pixel_valid), .CLK(clk_25MHz), .Q1(prev_pixel_valid), .F0(STATE9), 
    .F1(prev_pixel_valid_1));
  SLICE_416 SLICE_416( .DI1(WR_1), .D1(WR), .C1(\STATE[0] ), .B1(\STATE[1] ), 
    .D0(\STATE[0] ), .C0(\STATE[1] ), .CLK(clk_25MHz), .Q1(WR), 
    .F0(prev_pixel_valid5), .F1(WR_1));
  SCCB1_SLICE_418 \SCCB1.SLICE_418 ( .D0(\SCCB1.byte_index27 ), 
    .C0(\SCCB1.FSM_return_state[0] ), .A0(\SCCB1.FSM_state[0] ), 
    .F0(\SCCB1.FSM_state_RNO_2[0] ));
  SLICE_419 SLICE_419( .D0(\SCCB1.SIOD_oe_i ), .F0(N_882_i));
  SLICE_420 SLICE_420( .DI1(\SCCB1.FSM_state_i[1] ), .D1(\SCCB1.FSM_state[1] ), 
    .D0(\SCCB1.SIOC_oe_i ), .CE(\SCCB1.un1_FSM_state_22_0_i ), .CLK(clk_25MHz), 
    .Q1(\SCCB1.SIOC_oe_i ), .F0(N_881_i), .F1(\SCCB1.FSM_state_i[1] ));
  rom1_dout_2_0_15_0__SLICE_423 \rom1.dout_2_0_15_0_.SLICE_423 ( 
    .D0(\rom_addr[3] ), .C0(\rom1.m146_ns ), .B0(\rom_addr[6] ), 
    .A0(\rom1.N_255_mux ), .F0(\rom1.dout_2_6ro_i_i_x0 ));
  rom1_dout_2_0_15_0__SLICE_425 \rom1.dout_2_0_15_0_.SLICE_425 ( 
    .D1(\rom_addr[3] ), .C1(\rom_addr[6] ), .B1(\rom_addr[0] ), 
    .A1(\rom_addr[4] ), .D0(\rom1.N_256_mux ), .C0(\rom1.m162_ns ), 
    .B0(\rom_addr[6] ), .A0(\rom_addr[3] ), .F0(\rom1.dout_2_5ro_i_i_x0 ), 
    .F1(\rom1.g0_1 ));
  config_1_SLICE_428 \config_1.SLICE_428 ( .DI1(\config_1.done_0 ), 
    .D1(start_c), .C1(\config_1.FSM_state[1] ), .B1(done_c), 
    .A1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[1] ), 
    .B0(\config_1.FSM_state[0] ), .CLK(clk_25MHz), .Q1(done_c), 
    .F0(\config_1.un1_timer_cry_0_0_c_0_RNO ), .F1(\config_1.done_0 ));
  config_1_SLICE_429 \config_1.SLICE_429 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_1_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_1_0_c_0_RNO_0 ));
  config_1_SLICE_431 \config_1.SLICE_431 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .C0(\config_1.FSM_state[1] ), 
    .B0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_3_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_3_0_c_0_RNO_0 ));
  config_1_SLICE_433 \config_1.SLICE_433 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_5_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_5_0_c_0_RNO_0 ));
  config_1_SLICE_435 \config_1.SLICE_435 ( .D1(\config_1.FSM_state[1] ), 
    .B1(\config_1.FSM_state[0] ), .C0(\config_1.FSM_state[1] ), 
    .A0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_7_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_7_0_c_0_RNO_0 ));
  config_1_SLICE_437 \config_1.SLICE_437 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_9_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_9_0_c_0_RNO_0 ));
  config_1_SLICE_439 \config_1.SLICE_439 ( .D1(\config_1.FSM_state[1] ), 
    .B1(\config_1.FSM_state[0] ), .C0(\config_1.FSM_state[1] ), 
    .A0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_11_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_11_0_c_0_RNO_0 ));
  config_1_SLICE_441 \config_1.SLICE_441 ( .D1(\config_1.FSM_state[1] ), 
    .B1(\config_1.FSM_state[0] ), .C0(\config_1.FSM_state[1] ), 
    .A0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_13_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_13_0_c_0_RNO_0 ));
  config_1_SLICE_443 \config_1.SLICE_443 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_15_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_15_0_c_0_RNO_0 ));
  config_1_SLICE_445 \config_1.SLICE_445 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_17_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_17_0_c_0_RNO_0 ));
  config_1_SLICE_447 \config_1.SLICE_447 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_19_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_19_0_c_0_RNO_0 ));
  config_1_SLICE_449 \config_1.SLICE_449 ( .C1(\config_1.FSM_state[0] ), 
    .B1(\config_1.FSM_state[1] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_21_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_21_0_c_0_RNO_0 ));
  config_1_SLICE_451 \config_1.SLICE_451 ( .D1(\config_1.FSM_state[1] ), 
    .C1(\config_1.FSM_state[0] ), .D0(\config_1.FSM_state[0] ), 
    .C0(\config_1.FSM_state[1] ), .F0(\config_1.un1_timer_cry_23_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_23_0_c_0_RNO_0 ));
  config_1_SLICE_453 \config_1.SLICE_453 ( .D1(\config_1.FSM_state[0] ), 
    .C1(\config_1.FSM_state[1] ), .D0(\config_1.FSM_state[1] ), 
    .C0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_25_0_c_0_RNO ), 
    .F1(\config_1.un1_timer_cry_25_0_c_0_RNO_0 ));
  config_1_SLICE_455 \config_1.SLICE_455 ( .D1(\config_1.FSM_state[0] ), 
    .C1(\config_1.FSM_state[1] ), .D0(\config_1.FSM_state[1] ), 
    .C0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_cry_27_0_c_0_RNO_0 ), 
    .F1(\config_1.FSM_state_RNI5NH1_0[0] ));
  config_1_SLICE_456 \config_1.SLICE_456 ( 
    .DI1(\config_1.SCCB_interface_start ), .D1(\config_1.FSM_state20 ), 
    .C1(\config_1.SCCB_interface_start_e_1 ), .B1(SCCB_start), 
    .A1(\config_1.FSM_state19 ), .D0(SCCB_ready), .C0(SCCB_start), 
    .B0(\config_1.FSM_state[0] ), .A0(\config_1.FSM_state[1] ), 
    .CLK(clk_25MHz), .Q1(SCCB_start), .F0(\config_1.SCCB_interface_start_e_1 ), 
    .F1(\config_1.SCCB_interface_start ));
  config_1_SLICE_460 \config_1.SLICE_460 ( .D0(\config_1.timer[12] ), 
    .C0(\config_1.timer[11] ), .B0(\config_1.timer[10] ), 
    .A0(\config_1.timer[9] ), .F0(\config_1.un32_FSM_state_0_sqmuxa_17 ));
  config_1_SLICE_461 \config_1.SLICE_461 ( .D1(\config_1.FSM_state20 ), 
    .C1(\config_1.FSM_state[0] ), .B1(\config_1.FSM_state[1] ), 
    .D0(\config_1.timer[28] ), .C0(\config_1.FSM_state[1] ), 
    .B0(\config_1.FSM_state[0] ), .F0(\config_1.un1_timer_axb_28 ), 
    .F1(\config_1.timer_1_sqmuxa ));
  config_1_SLICE_462 \config_1.SLICE_462 ( .DI1(\config_1.rom_addr_RNO[4] ), 
    .D1(\config_1.un1_rom_addr_ac0_5_out ), .C1(\config_1.timer_0_sqmuxa ), 
    .B1(\config_1.FSM_state[1] ), .A1(\rom_addr[4] ), .D0(\rom_addr[4] ), 
    .C0(\config_1.un1_rom_addr_ac0_5_out ), .A0(\config_1.FSM_state[1] ), 
    .LSR(\config_1.FSM_state_RNI5NH1_0[0] ), .CLK(clk_25MHz), 
    .Q1(\rom_addr[4] ), .F0(\config_1.timer_0_sqmuxa_1_1 ), 
    .F1(\config_1.rom_addr_RNO[4] ));
  config_1_SLICE_463 \config_1.SLICE_463 ( .DI1(\SCCB1.ready ), 
    .D1(\SCCB1.FSM_state_RNI6J0D_6[3] ), .C1(SCCB_ready), .B1(SCCB_start), 
    .D0(\config_1.FSM_state[0] ), .C0(\config_1.FSM_state20 ), 
    .B0(\config_1.FSM_state19 ), .A0(SCCB_ready), .CLK(clk_25MHz), 
    .Q1(SCCB_ready), .F0(\config_1.timer_0_sqmuxa ), .F1(\SCCB1.ready ));
  SCCB1_SLICE_466 \SCCB1.SLICE_466 ( .D1(\SCCB1.tx_byte[4] ), 
    .C1(\SCCB1.latched_data[5] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.FSM_state[2] ), .D0(\SCCB1.FSM_state[2] ), 
    .C0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.N_96_1 ), 
    .F1(\SCCB1.tx_byte_7_iv_1_141_0 ));
  SCCB1_SLICE_469 \SCCB1.SLICE_469 ( .D1(\SCCB1.tx_byte[3] ), 
    .C1(\SCCB1.latched_data[4] ), .B1(\SCCB1.byte_counter[1] ), 
    .A1(\SCCB1.FSM_state[2] ), .D0(\SCCB1.tx_byte[5] ), 
    .C0(\SCCB1.latched_data[6] ), .B0(\SCCB1.FSM_state[2] ), 
    .A0(\SCCB1.byte_counter[1] ), .F0(\SCCB1.tx_byte_7_iv_0_157_i_0 ), 
    .F1(\SCCB1.tx_byte_7_iv_2_125_0 ));
  SCCB1_SLICE_471 \SCCB1.SLICE_471 ( .D1(\SCCB1.tx_byte[6] ), 
    .C1(\SCCB1.byte_counter[1] ), .B1(\SCCB1.latched_data[7] ), 
    .A1(\SCCB1.FSM_state[2] ), .D0(\SCCB1.FSM_state[2] ), 
    .C0(\SCCB1.latched_data[3] ), .B0(\SCCB1.byte_counter[1] ), 
    .A0(\SCCB1.tx_byte[2] ), .F0(\SCCB1.tx_byte_7_iv_3_109_0 ), 
    .F1(\SCCB1.tx_byte_7_iv_176_0 ));
  SCCB1_SLICE_473 \SCCB1.SLICE_473 ( .D1(\SCCB1.FSM_state[2] ), 
    .C1(\SCCB1.byte_counter[1] ), .B1(\SCCB1.latched_data[1] ), 
    .A1(\SCCB1.tx_byte[0] ), .D0(\SCCB1.byte_counter[1] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.latched_data[2] ), 
    .A0(\SCCB1.tx_byte[1] ), .F0(\SCCB1.tx_byte_7_iv_4_93_0 ), 
    .F1(\SCCB1.tx_byte_7_iv_0_0_74_i_0 ));
  SCCB1_SLICE_477 \SCCB1.SLICE_477 ( .D0(\SCCB1.FSM_state[3] ), 
    .C0(\SCCB1.FSM_state[2] ), .B0(\SCCB1.FSM_state[1] ), 
    .F0(\SCCB1.FSM_return_state_cnst_0[2] ));
  SCCB1_SLICE_478 \SCCB1.SLICE_478 ( .DI1(\SCCB1.FSM_return_state_cnst[3] ), 
    .D1(\SCCB1.FSM_state[0] ), .C1(\SCCB1.FSM_state[2] ), 
    .B1(\SCCB1.FSM_state[1] ), .A1(\SCCB1.FSM_state[3] ), 
    .D0(\SCCB1.FSM_state[3] ), .C0(\SCCB1.FSM_state[0] ), 
    .A0(\SCCB1.FSM_state[1] ), .CE(\SCCB1.un1_FSM_state_26_0 ), 
    .CLK(clk_25MHz), .Q1(\SCCB1.FSM_return_state[3] ), 
    .F0(\SCCB1.un1_FSM_state_18_0_i ), .F1(\SCCB1.FSM_return_state_cnst[3] ));
  reader_SLICE_479 \reader.SLICE_479 ( .DI1(\reader.pixel_half_1 ), 
    .D1(\reader.pixel_half ), .C1(CAMERA_HREF_IN_c), 
    .A1(\reader.FSM_state[0] ), .D0(CAMERA_HREF_IN_c), 
    .C0(\reader.pixel_half ), .B0(\reader.FSM_state[0] ), 
    .CLK(CAMERA_PCLOCK_c), .Q1(\reader.pixel_half ), 
    .F0(\reader.pixel_half_RNIKJ0O ), .F1(\reader.pixel_half_1 ));
  SLICE_482 SLICE_482( .F0(GND));
  SLICE_483 SLICE_483( .F0(VCC));
  SLICE_484 SLICE_484( .C0(\STATE[0] ), .F0(\STATE_i_0[0] ));
  my_pll_lscc_pll_inst_u_PLL_B \my_pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_12MHz_c), .FEEDBACK(\my_pll.lscc_pll_inst.intfbout_w ), 
    .RESET_N(VCC), .INTFBOUT(\my_pll.lscc_pll_inst.intfbout_w ), 
    .OUTCORE(clk_25MHz));
  clk_12MHz clk_12MHz_I( .PADDI(clk_12MHz_c), .clk_12MHz(clk_12MHz));
  start start_I( .PADDI(start_c), .start(start));
  CAMERA_VSYNC_IN CAMERA_VSYNC_IN_I( .PADDI(CAMERA_VSYNC_IN_c), 
    .CAMERA_VSYNC_IN(CAMERA_VSYNC_IN));
  CAMERA_HREF_IN CAMERA_HREF_IN_I( .PADDI(CAMERA_HREF_IN_c), 
    .CAMERA_HREF_IN(CAMERA_HREF_IN));
  CAMERA_DATA_IN_0_ \CAMERA_DATA_IN[0]_I ( .PADDI(\CAMERA_DATA_IN_c[0] ), 
    .CAMERADATAIN0(CAMERA_DATA_IN[0]));
  CAMERA_DATA_IN_1_ \CAMERA_DATA_IN[1]_I ( .PADDI(\CAMERA_DATA_IN_c[1] ), 
    .CAMERADATAIN1(CAMERA_DATA_IN[1]));
  CAMERA_DATA_IN_2_ \CAMERA_DATA_IN[2]_I ( .PADDI(\CAMERA_DATA_IN_c[2] ), 
    .CAMERADATAIN2(CAMERA_DATA_IN[2]));
  CAMERA_DATA_IN_3_ \CAMERA_DATA_IN[3]_I ( .PADDI(\CAMERA_DATA_IN_c[3] ), 
    .CAMERADATAIN3(CAMERA_DATA_IN[3]));
  CAMERA_DATA_IN_4_ \CAMERA_DATA_IN[4]_I ( .PADDI(\CAMERA_DATA_IN_c[4] ), 
    .CAMERADATAIN4(CAMERA_DATA_IN[4]));
  CAMERA_DATA_IN_5_ \CAMERA_DATA_IN[5]_I ( .PADDI(\CAMERA_DATA_IN_c[5] ), 
    .CAMERADATAIN5(CAMERA_DATA_IN[5]));
  CAMERA_DATA_IN_6_ \CAMERA_DATA_IN[6]_I ( .PADDI(\CAMERA_DATA_IN_c[6] ), 
    .CAMERADATAIN6(CAMERA_DATA_IN[6]));
  CAMERA_DATA_IN_7_ \CAMERA_DATA_IN[7]_I ( .PADDI(\CAMERA_DATA_IN_c[7] ), 
    .CAMERADATAIN7(CAMERA_DATA_IN[7]));
  CAMERA_PCLOCK CAMERA_PCLOCK_I( .PADDI(CAMERA_PCLOCK_c), 
    .CAMERA_PCLOCK(CAMERA_PCLOCK));
  sioc sioc_I( .PADDT(N_881_i), .PADDO(GND), .sioc(sioc));
  siod siod_I( .PADDT(N_882_i), .PADDO(GND), .siod(siod));
  done done_I( .PADDO(done_c), .done(done));
  frame_done frame_done_I( .PADDO(frame_done_c), .frame_done(frame_done));
  pixel_valid pixel_valid_I( .PADDO(pixel_valid_c), .pixel_valid(pixel_valid));
  TEST TEST_I( .PADDO(GND), .TEST(TEST));
  RGB_0_ \RGB[0]_I ( .PADDO(\RGB_c[0] ), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(GND), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(GND), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(GND), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(GND), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(GND), .RGB5(RGB[5]));
  VGA_HSYNC VGA_HSYNC_I( .PADDO(VGA_HSYNC_c), .VGA_HSYNC(VGA_HSYNC));
  VGA_VSYNC VGA_VSYNC_I( .PADDO(VGA_VSYNC_0_i), .VGA_VSYNC(VGA_VSYNC));
  SPRAM1_vfb_b_inst \SPRAM1.vfb_b_inst ( .ADDRESS13(\spram_address_in[13] ), 
    .ADDRESS12(\spram_address_in[12] ), .ADDRESS11(\spram_address_in[11] ), 
    .ADDRESS10(\spram_address_in[10] ), .ADDRESS9(\spram_address_in[9] ), 
    .ADDRESS8(\spram_address_in[8] ), .ADDRESS7(\spram_address_in[7] ), 
    .ADDRESS6(\spram_address_in[6] ), .ADDRESS5(\spram_address_in[5] ), 
    .ADDRESS4(\spram_address_in[4] ), .ADDRESS3(\spram_address_in[3] ), 
    .ADDRESS2(\spram_address_in[2] ), .ADDRESS1(\spram_address_in[1] ), 
    .ADDRESS0(\spram_address_in[0] ), .DATAIN7(\spram_data_in[7] ), 
    .DATAIN6(\spram_data_in[6] ), .DATAIN5(\spram_data_in[5] ), 
    .DATAIN4(\spram_data_in[4] ), .DATAIN3(\spram_data_in[3] ), 
    .DATAIN2(\spram_data_in[2] ), .DATAIN1(\spram_data_in[1] ), 
    .DATAIN0(\spram_data_in[0] ), .MASKWREN3(VCC), .MASKWREN2(VCC), 
    .MASKWREN1(VCC), .MASKWREN0(VCC), .WREN(WR), .CHIPSELECT(VCC), 
    .CLOCK(clk_25MHz), .POWEROFF_N(VCC), .DATAOUT0(\data_out[0] ));
endmodule

module config_1_SLICE_0 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \config_1/un1_timer_cry_27_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/timer_Z[28].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xC33C";
  defparam inst1.INIT1 = "0x0102";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module config_1_un1_timer_cry_25_0_c_0_SLICE_1 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_25_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xC33C";
  defparam inst1.INIT1 = "0xC33C";
endmodule

module config_1_un1_timer_cry_23_0_c_0_SLICE_2 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_23_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_21_0_c_0_SLICE_3 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_21_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_19_0_c_0_SLICE_4 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_19_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_17_0_c_0_SLICE_5 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_17_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_15_0_c_0_SLICE_6 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_15_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_13_0_c_0_SLICE_7 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_13_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_11_0_c_0_SLICE_8 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_11_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_9_0_c_0_SLICE_9 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_9_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_7_0_c_0_SLICE_10 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_7_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_5_0_c_0_SLICE_11 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_5_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_3_0_c_0_SLICE_12 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_3_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_1_0_c_0_SLICE_13 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \config_1/un1_timer_cry_1_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_un1_timer_cry_0_0_c_0_SLICE_14 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa20001 \config_1/un1_timer_cry_0_0_c_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_25__SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[25].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_23__SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[23].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_21__SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[21].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_19__SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[19].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_17__SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[17].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_15__SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[15].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_13__SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[13].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_11__SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[11].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_9__SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[9].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_7__SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_5__SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_3__SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_1__SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \SCCB1/timer_cry_c_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_timer_cry_c_0_0__SLICE_28 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa20001 \SCCB1/timer_cry_c_0[0].fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_29 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, F0, F1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa20001 \vga_inst/un3_row_1_cry_8_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/row_Z[8].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ffsre20002 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module vga_inst_SLICE_30 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa20001 \vga_inst/un3_row_1_cry_6_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/row_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20002 \vga_inst/row_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_31 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa20001 \vga_inst/un3_row_1_cry_4_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/row_Z[4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20002 \vga_inst/row_Z[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_un3_row_1_cry_2_c_0_SLICE_32 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa20001 \vga_inst/un3_row_1_cry_2_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_33 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa20001 \vga_inst/un3_row_1_cry_1_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/row_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_34 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa20003 \vga_inst/un2_col_cry_8_c_0.fa22_inst ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(A1), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/col_Z[8].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/col_Z[9].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0x1144";
  defparam inst1.INIT1 = "0x050A";
endmodule

module vga_inst_SLICE_35 ( input DI1, DI0, D1, B1, D0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa20004 \vga_inst/un2_col_cry_6_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/col_Z[6].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/col_Z[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0x9966";
  defparam inst1.INIT1 = "0x9966";
endmodule

module vga_inst_SLICE_36 ( input DI1, DI0, D1, B1, A1, D0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa20005 \vga_inst/un2_col_cry_4_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(A1), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/col_Z[4].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/col_Z[5].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0x9966";
  defparam inst1.INIT1 = "0x1144";
endmodule

module vga_inst_SLICE_37 ( input DI1, DI0, D1, B1, D0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa20004 \vga_inst/un2_col_cry_2_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \vga_inst/col_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/col_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_inst_SLICE_38 ( input DI1, D1, B1, C0, B0, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa20006 \vga_inst/un2_col_cry_1_c_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \vga_inst/col_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module fa20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xC33C";
  defparam inst1.INIT1 = "0x9966";
endmodule

module SLICE_39 ( input DI1, DI0, D1, A1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20007 \un1_address_counter_cry_13_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0x9966";
  defparam inst1.INIT1 = "0x55AA";
endmodule

module SLICE_40 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_11_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_9_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_42 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_7_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_5_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_44 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_3_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa20004 \un1_address_counter_cry_1_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \address_counter_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_46 ( input DI1, D1, B1, C0, B0, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa20006 \un1_address_counter_cry_0_c_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \address_counter_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module rom1_SLICE_47 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \rom1/dout_2_0_15_0_.dout_2_10ro_i_i_ns ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40008 \rom1/dout_2_0_15_0_.dout_2_11ro_i_i ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \rom1/dout[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20009 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module rom1_SLICE_48 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \rom1/dout_2_0_15_0_.dout_2_13ro_i_i_ns ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \rom1/dout_2_0_15_0_.dout_2_12ro_i_i ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[13].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[12].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x44FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \rom1/dout_2_0_15_0_.dout_2_15ro_i_i_ns ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \rom1/dout_2_0_15_0_.dout_2_14ro_i_i_ns_ns ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[15].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[14].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_52 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \rom1/dout_2_0_15_0_.dout_2_1ro_i_i_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \rom1/dout_2_0_15_0_.dout_2_0ro_i_i_ns ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \rom1/dout[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_54 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \rom1/dout_2_0_15_0_.dout_2_3ro_i_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40011 \rom1/dout_2_0_15_0_.dout_2_2ro_i_i ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0C77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_56 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \rom1/dout_2_0_15_0_.dout_2_5ro_i_i_ns ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \rom1/dout_2_0_15_0_.dout_2_4ro_i_i ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[5].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[4].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_SLICE_58 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \rom1/dout_2_0_15_0_.dout_2_7ro_i_i_ns ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \rom1/dout_2_0_15_0_.dout_2_6ro_i_i_ns ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[6].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module rom1_SLICE_60 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \rom1/dout_2_0_15_0_.dout_2_9ro_i_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40018 \rom1/dout_2_0_15_0_.g0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \rom1/dout[9].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \rom1/dout[8].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x1BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x88FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_64 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \config_1/FSM_state_cnst_1_0_.N_4_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40020 \config_1/FSM_state_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \config_1/FSM_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \config_1/FSM_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x8A9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_66 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \config_1/timer_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_68 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[11] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_70 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[9] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_72 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \config_1/timer_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_74 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \config_1/timer_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_76 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_78 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_80 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[26] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[27] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[26].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[27].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_82 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40023 \config_1/timer_RNO[24] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \config_1/timer_RNO[25] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[24].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[25].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_84 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[22] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \config_1/timer_RNO[23] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[22].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[23].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_86 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \config_1/timer_RNO[20] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[21] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[20].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[21].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_88 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40027 \config_1/timer_RNO[18] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \config_1/timer_RNO[19] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \config_1/timer_Z[18].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/timer_Z[19].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_90 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40027 \config_1/timer_RNO[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \config_1/timer_RNO[17] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \config_1/timer_Z[16].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \config_1/timer_Z[17].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_92 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \config_1/timer_RNO[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \config_1/timer_RNO[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \config_1/timer_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \config_1/timer_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module config_1_SLICE_94 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \config_1/rom_addr_RNO_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/rom_addr_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCC6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_96 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 \config_1/rom_addr_RNO_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \config_1/rom_addr_RNO_cZ[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/rom_addr_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \config_1/rom_addr_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_98_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_98_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_addr[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_addr[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_100_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_100_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_addr[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_addr[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_102 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_102_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_102_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_addr[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_addr[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_104 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_104_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_104_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_addr[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_addr[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_106 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 SLICE_106_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_106_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_data[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_data[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_108_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_108_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_data[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_data[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_110 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_110_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_110_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_data[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_data[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_112 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_112_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_112_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_data[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \config_1/SCCB_interface_data[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module config_1_SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \config_1/rom_addr_esr_RNO_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \config_1/rom_addr_esr_RNO_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/rom_addr_esr[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \config_1/rom_addr_esr[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x95AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x95AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \config_1/rom_addr_esr_RNO_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \config_1/rom_addr_esr_RNO_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \config_1/rom_addr_esr[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \config_1/rom_addr_esr[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SCCB1_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \SCCB1/byte_counter_RNO[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \SCCB1/byte_counter_RNO[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/byte_counter_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/byte_counter_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x0104") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0014") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \SCCB1/byte_index_RNO[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \SCCB1/byte_index_RNO[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/byte_index_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/byte_index_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x7800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_123 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40041 \SCCB1/byte_index_RNO[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \SCCB1/byte_index_RNO[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/byte_index_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \SCCB1/byte_index_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x48C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0AA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_127 ( input DI0, D0, C0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40043 \SCCB1/timer_RNO[27] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/timer_Z[27].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x3003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_129 ( input DI1, DI0, D1, C1, D0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40044 \SCCB1/timer_RNO[24] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \SCCB1/timer_RNO[25] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[24].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[25].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_131 ( input DI1, DI0, D1, C1, D0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40044 \SCCB1/timer_RNO[22] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \SCCB1/timer_RNO[23] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[22].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[23].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_133 ( input DI1, DI0, D1, C1, D0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40044 \SCCB1/timer_RNO[20] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \SCCB1/timer_RNO[21] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[20].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[21].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_135 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \SCCB1/timer_RNO[18] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \SCCB1/timer_RNO[19] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[18].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[19].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_137 ( input DI1, DI0, D1, B1, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \SCCB1/timer_RNO[16] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \SCCB1/timer_RNO[17] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_139 ( input DI1, DI0, D1, B1, D0, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \SCCB1/timer_RNO[14] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \SCCB1/timer_RNO[15] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_141 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \SCCB1/timer_RNO[12] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \SCCB1/timer_RNO[13] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_143 ( input DI1, DI0, D1, C1, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \SCCB1/timer_RNO[10] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \SCCB1/timer_RNO[11] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_145 ( input DI1, DI0, D1, C1, B1, D0, C0, CE, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \SCCB1/timer_RNO[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \SCCB1/timer_RNO[9] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_147 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40051 \SCCB1/timer_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \SCCB1/timer_RNO[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/timer_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_149 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40053 \SCCB1/timer_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \SCCB1/timer_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_151 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40053 \SCCB1/timer_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \SCCB1/timer_RNO[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_153 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40056 \SCCB1/timer_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \SCCB1/timer_RNO[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/timer_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_156_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_156_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_address_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_address_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_158 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_158_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_158_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_address_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_address_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_160 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 SLICE_160_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_160_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_address_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_address_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_162 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_162_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_162_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_address_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_address_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_164_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_164_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_data_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_data_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_166 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_166_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_166_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_data_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_data_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_168_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_168_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/latched_data_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_data_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_170_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 SLICE_170_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20002 \SCCB1/latched_data_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/latched_data_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_173 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40059 \SCCB1/FSM_return_state_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \SCCB1/FSM_return_state_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \SCCB1/FSM_return_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \SCCB1/FSM_return_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x3ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_175 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40061 \SCCB1/tx_byte_RNO[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \SCCB1/tx_byte_RNO[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/tx_byte_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/tx_byte_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_177 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \SCCB1/tx_byte_RNO[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \SCCB1/tx_byte_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/tx_byte_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/tx_byte_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_179 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \SCCB1/tx_byte_RNO[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \SCCB1/tx_byte_RNO[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/tx_byte_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/tx_byte_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SCCB1_SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40065 \SCCB1/tx_byte_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \SCCB1/tx_byte_RNO[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/tx_byte_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \SCCB1/tx_byte_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_183 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \SCCB1/FSM_state_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \SCCB1/FSM_state_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/FSM_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/FSM_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFB51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xAA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_185 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 \SCCB1/FSM_state_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \SCCB1/FSM_state_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/FSM_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/FSM_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x5C55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xC555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reader_SLICE_189 ( input DI1, DI0, D1, D0, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \reader/FSM_state_RNO[0] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \reader/frame_done_RNO ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \reader/FSM_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20002 \reader/frame_done_Z.ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reader_SLICE_191 ( input DI0, D0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40072 \reader/pixel_valid_RNO ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \reader/pixel_valid.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_192_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_192_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \reader/pixel_data_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \reader/pixel_data_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_194 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_194_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_194_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \reader/pixel_data_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \reader/pixel_data_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_196 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_196_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_196_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \reader/pixel_data_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \reader/pixel_data_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_198 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 SLICE_198_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_198_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \reader/pixel_data_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \reader/pixel_data_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_inst_SLICE_200 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40073 \vga_inst/row_RNO[0] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \vga_inst/row_RNO[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \vga_inst/row_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \vga_inst/row_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xCF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_203 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \vga_inst/row_RNO[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \vga_inst/row_RNO[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \vga_inst/row_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20002 \vga_inst/row_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xCF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x238C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_207 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40077 \STATE_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \STATE_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \STATE_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \STATE_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_209_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_209_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_211 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_211_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_211_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_213 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_213_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_213_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_215_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_215_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_217 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_217_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_217_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_219 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_219_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_219_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_221 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_221_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_221_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \spram_address_in_esr[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \spram_address_in_esr[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_223 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_223_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_223_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \spram_data_in_ess[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \spram_data_in_ess[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_225 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_225_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_225_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \spram_data_in_ess[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \spram_data_in_ess[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_227 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_227_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_227_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \spram_data_in_ess[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \spram_data_in_ess[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_229 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 SLICE_229_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_229_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \spram_data_in_ess[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \spram_data_in_ess[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module rom1_dout_2_0_15_0__SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40079 \rom1/dout_2_0_15_0_.m135_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \rom1/dout_2_0_15_0_.m135_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xB7F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x504F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40081 \rom1/dout_2_0_15_0_.m203_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \rom1/dout_2_0_15_0_.m203_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0093") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40083 \rom1/dout_2_0_15_0_.m162_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \rom1/dout_2_0_15_0_.m162_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x1F67") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x508A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40085 \rom1/dout_2_0_15_0_.m151_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \rom1/dout_2_0_15_0_.m151_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x97AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x4A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40087 \rom1/dout_2_0_15_0_.m146_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \rom1/dout_2_0_15_0_.m146_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x7C7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0B75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40089 \rom1/dout_2_0_15_0_.m56_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \rom1/dout_2_0_15_0_.m56_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x25E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x4154") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40091 \rom1/dout_2_0_15_0_.m43_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \rom1/dout_2_0_15_0_.m43_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x304D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x40F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40093 \rom1/dout_2_0_15_0_.m17_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \rom1/dout_2_0_15_0_.m17_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x8608") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x047C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40095 \rom1/dout_2_0_15_0_.m9_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \rom1/dout_2_0_15_0_.m9_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x41C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_249 ( input D0, C0, B0, A0, output F0 );

  lut40097 \rom1/dout_2_0_15_0_.dout_2_14ro_i_i_ns_x1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_250 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40098 \rom1/dout_2_0_15_0_.m33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \rom1/dout_2_0_15_0_.m19 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40100 \rom1/dout_2_0_15_0_.dout_2_1ro_i_i_ns_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \rom1/dout_2_0_15_0_.dout_2_12ro_i_i_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x5476") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x1B11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40102 \rom1/dout_2_0_15_0_.m156 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \rom1/dout_2_0_15_0_.m107_e ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40104 \rom1/dout_2_0_15_0_.m183_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40105 \rom1/dout_2_0_15_0_.m181 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x88F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x4680") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40106 \rom1/dout_2_0_15_0_.m183_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \rom1/dout_2_0_15_0_.m174 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x2367") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x2DC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40108 \rom1/dout_2_0_15_0_.m104_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \rom1/dout_2_0_15_0_.m100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xC0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x669A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40110 \rom1/dout_2_0_15_0_.m104_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \rom1/dout_2_0_15_0_.m95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x3E10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40108 \rom1/dout_2_0_15_0_.m72_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \rom1/dout_2_0_15_0_.m68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0D4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40113 \rom1/dout_2_0_15_0_.m72_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \rom1/dout_2_0_15_0_.m63 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x11CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x8032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40115 \rom1/dout_2_0_15_0_.m29_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \rom1/dout_2_0_15_0_.m29_ns_1 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x40E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x003F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_261 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40117 \rom1/dout_2_0_15_0_.m39 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \rom1/dout_2_0_15_0_.m36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x006C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40119 \rom1/dout_2_0_15_0_.m214 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \rom1/dout_2_0_15_0_.m226 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x3AED") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x1AC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \rom1/dout_2_0_15_0_.m227 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom1/dout_2_0_15_0_.m15 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40123 \rom1/dout_2_0_15_0_.m215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \rom1/dout_2_0_15_0_.m175 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x00CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40125 \rom1/dout_2_0_15_0_.m25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \rom1/dout_2_0_15_0_.m81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x533D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0B2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40127 \rom1/dout_2_0_15_0_.m82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \rom1/dout_2_0_15_0_.m78 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \rom1/dout_2_0_15_0_.dout_2_14ro_i_i_ns_x0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \rom1/dout_2_0_15_0_.m26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x4703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_271 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \config_1.FSM_state_RNIQTL56[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \config_1/FSM_state_RNIL6446_0[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_273 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \SCCB1/FSM_state_RNO_0[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \SCCB1/FSM_state_RNO_3_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x551D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_274 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \SCCB1/FSM_state_RNIO2HQ[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \SCCB1/FSM_state_RNI6J0D[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0D0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \SCCB1/FSM_state_RNO_0[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \SCCB1/FSM_state_RNI6J0D_3[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x111D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_276 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \SCCB1/byte_counter_RNO_0[1] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \SCCB1/FSM_state_RNI6J0D_5[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_277 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40046 \rom1/dout_2_0_15_0_.m21_ns ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \rom1/dout_2_0_15_0_.m21_x0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40141 \rom1/dout_2_0_15_0_.m76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \rom1/dout_2_0_15_0_.m73 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_279 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40143 \rom1/dout_2_0_15_0_.m191_ns_ns ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \rom1/dout_2_0_15_0_.m191_ns_x0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xC300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_280 ( input D0, C0, B0, A0, output F0 );

  lut40145 \rom1/dout_2_0_15_0_.dout_2_3ro_i_i_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_281 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40143 \rom1/dout_2_0_15_0_.m195_ns_ns ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \rom1/dout_2_0_15_0_.m195_ns_x0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x8C23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40141 \rom1/dout_2_0_15_0_.m186 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rom1/dout_2_0_15_0_.m185 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x030C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_285 ( input D0, C0, B0, A0, output F0 );

  lut40148 \rom1/dout_2_0_15_0_.dout_2_6ro_i_i_x1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0A1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40149 \rom1/dout_2_0_15_0_.dout_2_0ro_i_i_x0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40150 \rom1/dout_2_0_15_0_.dout_2_0ro_i_i_x1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x98BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_288 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40151 \rom1/dout_2_0_15_0_.m221 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \rom1/dout_2_0_15_0_.m106_e ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40153 \rom1/dout_2_0_15_0_.dout_2_7ro_i_i_x1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \rom1/dout_2_0_15_0_.m139 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0A1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_291 ( input D0, C0, B0, A0, output F0 );

  lut40155 \rom1/dout_2_0_15_0_.dout_2_7ro_i_i_x0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x23EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_292 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40156 \rom1/dout_2_0_15_0_.m131_ns ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \rom1/dout_2_0_15_0_.m128 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xD7D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40153 \rom1/dout_2_0_15_0_.dout_2_5ro_i_i_x1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40158 \rom1/dout_2_0_15_0_.m172 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40159 \rom1/dout_2_0_15_0_.g0_i_x2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \rom1/dout_2_0_15_0_.g0_1 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xC963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x314F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40161 \rom1/dout_2_0_15_0_.dout_2_2ro_i_i_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \rom1/dout_2_0_15_0_.m49 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x1033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_300 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40156 \rom1/dout_2_0_15_0_.m218_ns ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \rom1/dout_2_0_15_0_.m216 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xE277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_301 ( input D0, C0, B0, A0, output F0 );

  lut40164 \rom1/dout_2_0_15_0_.dout_2_10ro_i_i_ns_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x5746") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_302 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40156 \rom1/dout_2_0_15_0_.m87_ns ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \rom1/dout_2_0_15_0_.m84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xB4D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_303 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40166 \rom1/dout_2_0_15_0_.m167_ns ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \rom1/dout_2_0_15_0_.m164 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xC81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_305 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40166 \rom1/dout_2_0_15_0_.m207_ns ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \rom1/dout_2_0_15_0_.m205 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x5C29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_307 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40169 \rom1/dout_2_0_15_0_.m232_ns ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \rom1/dout_2_0_15_0_.m231 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x07FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40171 \rom1/dout_2_0_15_0_.m198 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \rom1/dout_2_0_15_0_.m91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xB0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_311 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40173 \rom1/dout_2_0_15_0_.m50 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \rom1/dout_2_0_15_0_.m48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x7100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \config_1/FSM_state_RNO_1_cZ[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \config_1/FSM_state_RNO_2_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_314 ( input D0, C0, B0, A0, output F0 );

  lut40177 \config_1/FSM_state19_3_8_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_315 ( input D0, C0, B0, A0, output F0 );

  lut40178 \config_1/FSM_state_RNO_0[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x0111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \config_1/FSM_state20_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \config_1/FSM_state19_3_6_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_317 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40180 \config_1/FSM_state_RNIO2T46[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \config_1/FSM_state_RNI5NH1[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_319 ( input D0, C0, B0, A0, output F0 );

  lut40182 \config_1/timer_RNI93BP1[21] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40183 \config_1/timer_RNIORPS9[17] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \config_1/timer_RNIH88P1[17] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40184 \config_1/timer_RNIEQ8H[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \config_1/timer_RNIA07P1[13] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40185 \config_1/timer_RNI9BVA4[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \config_1/timer_RNIU98H[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40183 \config_1/FSM_state19_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \config_1/FSM_state19_2_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_325 ( input D0, C0, B0, A0, output F0 );

  lut40187 \config_1/FSM_state20_2_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40188 \config_1/timer_RNIL47V1[24] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \config_1/timer_RNI8HO11[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40190 \config_1/FSM_state_RNI5RR41[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40179 \config_1/rom_addr_esr_RNI8R1O[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_331 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \SCCB1/timer_RNICR7F1[0] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \SCCB1/timer_RNIQKL01[20] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_332 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \SCCB1/timer_RNIP3NT5[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \SCCB1/FSM_state_RNILBG6[3] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_334 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \SCCB1/FSM_state_RNIIFGD[3] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \SCCB1/FSM_state_RNI6J0D_6_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40195 \SCCB1/timer_RNIJU2L[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \SCCB1/timer_RNIR2UA[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_336 ( input D0, C0, B0, A0, output F0 );

  lut40197 \SCCB1/timer_RNIAB746[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_337 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40198 \SCCB1/FSM_state_RNO_1[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \SCCB1/FSM_state_RNO_4[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x30B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_338 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40200 \SCCB1/SIOD_oe_i_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \SCCB1/byte_index_RNIQ72U1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \SCCB1/SIOD_oe_i.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 \SCCB1/timer_RNIUKH01[12] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \SCCB1/timer_RNI06IN[8] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \SCCB1/timer_RNIM5CP3[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \SCCB1/timer_RNIE5I01[16] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40203 \SCCB1/byte_index_RNIU3QL1[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \SCCB1/FSM_state_RNITEO9[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_343 ( input DI1, D1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40071 \vga_inst/col_RNO_cZ[0] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \vga_inst/col_RNIO6P71[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \vga_inst/col_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40206 \vga_inst/col_RNI37E33[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \vga_inst/col_RNI2GO71[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_345 ( input D0, C0, B0, A0, output F0 );

  lut40207 \vga_inst/row_RNIIB23_0[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40208 \vga_inst/row_RNIUNT6[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \vga_inst/row_RNID0A2[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40210 \vga_inst/row_RNI77M7[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \vga_inst/row_RNIIB23[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_349 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \vga_inst/row_RNII9T6[5] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \vga_inst/row_RNIUN23[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40213 \vga_inst/row_RNIB6TE1[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \vga_inst/col_RNI50RT[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_inst_SLICE_353 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \vga_inst/col_RNI1NLR1[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \vga_inst/col_RNISMQT[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40217 \rom1/dout_2_0_15_0_.m191_ns_x1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \rom1/dout_2_0_15_0_.m195_ns_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x2093") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x049A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_358 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40219 \rom1/dout_2_0_15_0_.m99 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \rom1/dout_2_0_15_0_.g0_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x2C01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40221 \rom1/dout_2_0_15_0_.dout_2_15ro_i_i_x0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40222 \rom1/dout_2_0_15_0_.dout_2_15ro_i_i_x1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x7370") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x77FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40223 \rom1/dout_2_0_15_0_.dout_2_13ro_i_i_x0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40224 \rom1/dout_2_0_15_0_.dout_2_13ro_i_i_x1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x4474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x2777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40225 \rom1/dout_2_0_15_0_.m66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \rom1/dout_2_0_15_0_.m230 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x660B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xED94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40227 \rom1/dout_2_0_15_0_.m166 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \rom1/dout_2_0_15_0_.m176 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x5FBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x1189") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40229 \rom1/dout_2_0_15_0_.m217 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \rom1/dout_2_0_15_0_.m70 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x5DEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x025B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40231 \rom1/dout_2_0_15_0_.m96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \rom1/dout_2_0_15_0_.m86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xAC6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x3154") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40233 \rom1/dout_2_0_15_0_.m102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \rom1/dout_2_0_15_0_.m206 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x7DEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x38C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40235 \rom1/dout_2_0_15_0_.m130 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \rom1/dout_2_0_15_0_.m179 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 \SCCB1/FSM_state_RNI6J0D_0[3] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \SCCB1/FSM_state_RNO_0[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x37F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x000D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 \SCCB1/SIOD_oe_i_RNO_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \SCCB1/FSM_state_RNI6J0D_4_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x0134") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 \SCCB1/SIOC_oe_i_RNO_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 \SCCB1/FSM_state_RNI6J0D_2_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40243 \SCCB1/timer_RNO_0[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \SCCB1/timer_RNO_0[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xBFD7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xDBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_390 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40245 \SCCB1/FSM_return_state_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \SCCB1/FSM_state_RNI6J0D_1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \SCCB1/FSM_return_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x5F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_392 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \config_1/rom_addr_esr_RNO_0[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \config_1/rom_addr_esr_RNO_0[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_400 ( input D0, C0, B0, A0, output F0 );

  lut40212 \config_1/FSM_state19_3_7_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_402 ( input D0, C0, B0, A0, output F0 );

  lut40182 \SCCB1/timer_RNI2NIE[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_403 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \SCCB1/FSM_state_RNO_1[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \SCCB1/byte_counter_RNILJDO[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reader_SLICE_407 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \reader/frame_done_RNI4EVG_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \reader/frame_done_RNI4EVG ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x50FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_410 ( input D0, C0, B0, A0, output F0 );

  lut40182 \SCCB1/timer_RNII6IE_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCCB1_SLICE_412 ( input DI1, D1, C1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40044 \SCCB1/timer_RNO[26] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \SCCB1/timer_RNIA5M01[24] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/timer_Z[26].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40254 prev_pixel_valid_RNO( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \STATE_RNO_0[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \prev_pixel_valid_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input DI1, D1, C1, B1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40256 WR_RNO( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \STATE_RNIJLNA[1] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20002 \WR_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_418 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40257 \SCCB1/FSM_state_RNO_2_cZ[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input D0, output F0 );
  wire   GNDI;

  lut40258 siod_obuft_RNO( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_420 ( input DI1, D1, D0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40071 \SCCB1/SIOC_oe_i_RNO ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 sioc_obuft_RNO( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20002 \SCCB1/SIOC_oe_i.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module rom1_dout_2_0_15_0__SLICE_423 ( input D0, C0, B0, A0, output F0 );

  lut40259 \rom1/dout_2_0_15_0_.dout_2_6ro_i_i_x0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x7747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rom1_dout_2_0_15_0__SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40260 \rom1/dout_2_0_15_0_.g0_1_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \rom1/dout_2_0_15_0_.dout_2_5ro_i_i_x0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x0441") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_428 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40261 \config_1.done_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \config_1/un1_timer_cry_0_0_c_0_RNO_cZ ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \config_1/done_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xDCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_429 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_1_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_1_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_431 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_3_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \config_1/un1_timer_cry_3_0_c_0_RNO_cZ ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_433 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_5_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_5_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_435 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \config_1/un1_timer_cry_7_0_c_0_RNO_0_cZ ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \config_1/un1_timer_cry_7_0_c_0_RNO_cZ ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_437 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_9_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_9_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_439 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \config_1/un1_timer_cry_11_0_c_0_RNO_0_cZ ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \config_1/un1_timer_cry_11_0_c_0_RNO_cZ ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_441 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \config_1/un1_timer_cry_13_0_c_0_RNO_0_cZ ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \config_1/un1_timer_cry_13_0_c_0_RNO_cZ ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_443 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_15_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_15_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_445 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_17_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_17_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_447 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_19_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_19_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_449 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40191 \config_1/un1_timer_cry_21_0_c_0_RNO_0_cZ ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_21_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_451 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \config_1/un1_timer_cry_23_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \config_1/un1_timer_cry_23_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_453 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40138 \config_1/un1_timer_cry_25_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \config_1/un1_timer_cry_25_0_c_0_RNO_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_455 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40073 \config_1/FSM_state_RNI5NH1_0_cZ[0] ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \config_1/un1_timer_cry_27_0_c_0_RNO_0_cZ ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_456 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40267 \config_1/SCCB_interface_start_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40268 \config_1/SCCB_interface_start_RNO_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20002 \config_1/SCCB_interface_start_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x7470") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_460 ( input D0, C0, B0, A0, output F0 );

  lut40182 \config_1/timer_RNIJ67F1[9] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module config_1_SLICE_461 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40269 \config_1.FSM_state_RNINA433[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \config_1/un1_timer_cry_27_0_c_0_RNO ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_462 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40271 \config_1/rom_addr_RNO_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \config_1/rom_addr_esr_RNO_0[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \config_1/rom_addr_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xA9AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module config_1_SLICE_463 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40273 \SCCB1/ready_RNO ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \config_1/FSM_state_RNIL6446[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \SCCB1/ready_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xCD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_466 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40275 \SCCB1/tx_byte_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \SCCB1/tx_byte_RNO_0[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x15BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \SCCB1/tx_byte_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \SCCB1/tx_byte_RNO_0[6] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFD31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \SCCB1/tx_byte_RNO_0[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \SCCB1/tx_byte_RNO_0[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x15BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x553F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \SCCB1/tx_byte_RNO_0[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \SCCB1/tx_byte_RNO_0[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xAACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x535F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_477 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40282 \SCCB1/FSM_return_state_RNO_0[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SCCB1_SLICE_478 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40283 \SCCB1/FSM_return_state_e_0_RNO[3] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \SCCB1/FSM_state_RNISDO9[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20002 \SCCB1/FSM_return_state_e_0[3].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reader_SLICE_479 ( input DI1, D1, C1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40285 \reader/pixel_half_RNO ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \reader/pixel_half_RNIKJ0O_cZ ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20002 \reader/pixel_half_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0AA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_482 ( output F0 );
  wire   GNDI;

  lut40287 GND_cZ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( output F0 );
  wire   GNDI;

  lut40288 VCC_cZ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input C0, output F0 );
  wire   GNDI;

  lut40289 \STATE_RNISF3G[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module my_pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \my_pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module clk_12MHz ( output PADDI, input clk_12MHz );
  wire   GNDI;

  BB_B_B \clk_12MHz_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(clk_12MHz));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_12MHz => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module start ( output PADDI, input start );
  wire   GNDI;

  BB_B_B \start_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(start));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (start => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_VSYNC_IN ( output PADDI, input CAMERA_VSYNC_IN );
  wire   GNDI;

  BB_B_B \CAMERA_VSYNC_IN_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERA_VSYNC_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERA_VSYNC_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_HREF_IN ( output PADDI, input CAMERA_HREF_IN );
  wire   GNDI;

  BB_B_B \CAMERA_HREF_IN_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERA_HREF_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERA_HREF_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_0_ ( output PADDI, input CAMERADATAIN0 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_1_ ( output PADDI, input CAMERADATAIN1 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_2_ ( output PADDI, input CAMERADATAIN2 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_3_ ( output PADDI, input CAMERADATAIN3 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_4_ ( output PADDI, input CAMERADATAIN4 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_5_ ( output PADDI, input CAMERADATAIN5 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_6_ ( output PADDI, input CAMERADATAIN6 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[6].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN6 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_DATA_IN_7_ ( output PADDI, input CAMERADATAIN7 );
  wire   GNDI;

  BB_B_B \CAMERA_DATA_IN_ibuf[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERADATAIN7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERADATAIN7 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CAMERA_PCLOCK ( output PADDI, input CAMERA_PCLOCK );
  wire   GNDI;

  BB_B_B \CAMERA_PCLOCK_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(CAMERA_PCLOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CAMERA_PCLOCK => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sioc ( input PADDT, PADDO, output sioc );

  BB_B_B \sioc_obuft.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(sioc));

  specify
    (PADDT => sioc) = (0:0:0,0:0:0);
    (PADDO => sioc) = (0:0:0,0:0:0);
  endspecify

endmodule

module siod ( input PADDT, PADDO, output siod );

  BB_B_B \siod_obuft.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(siod));

  specify
    (PADDT => siod) = (0:0:0,0:0:0);
    (PADDO => siod) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module frame_done ( input PADDO, output frame_done );
  wire   VCCI;

  BB_B_B \frame_done_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(frame_done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => frame_done) = (0:0:0,0:0:0);
  endspecify

endmodule

module pixel_valid ( input PADDO, output pixel_valid );
  wire   VCCI;

  BB_B_B \pixel_valid_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pixel_valid));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pixel_valid) = (0:0:0,0:0:0);
  endspecify

endmodule

module TEST ( input PADDO, output TEST );
  wire   VCCI;

  BB_B_B \TEST_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(TEST));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => TEST) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_obuf[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_obuf[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_obuf[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_obuf[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_obuf[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_obuf[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VGA_HSYNC ( input PADDO, output VGA_HSYNC );
  wire   VCCI;

  BB_B_B \VGA_HSYNC_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VGA_HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VGA_HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module VGA_VSYNC ( input PADDO, output VGA_VSYNC );
  wire   VCCI;

  BB_B_B \VGA_VSYNC_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VGA_VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VGA_VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module SPRAM1_vfb_b_inst ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, 
    ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, 
    ADDRESS2, ADDRESS1, ADDRESS0, DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, 
    DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, 
    WREN, CHIPSELECT, CLOCK, POWEROFF_N, output DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN7_dly, DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, 
         DATAIN3_dly, DATAIN2_dly, DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, 
         MASKWREN2_dly, MASKWREN1_dly, MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, 
         POWEROFF_N_dly;

  VFB_B_B \SPRAM1.vfb_b_inst ( .ADDRESS13(ADDRESS13_dly), 
    .ADDRESS12(ADDRESS12_dly), .ADDRESS11(ADDRESS11_dly), 
    .ADDRESS10(ADDRESS10_dly), .ADDRESS9(ADDRESS9_dly), 
    .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), .ADDRESS6(ADDRESS6_dly), 
    .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), .ADDRESS3(ADDRESS3_dly), 
    .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), .ADDRESS0(ADDRESS0_dly), 
    .DATAIN15(GNDI), .DATAIN14(GNDI), .DATAIN13(GNDI), .DATAIN12(GNDI), 
    .DATAIN11(GNDI), .DATAIN10(GNDI), .DATAIN9(GNDI), .DATAIN8(GNDI), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(), .DATAOUT14(), 
    .DATAOUT13(), .DATAOUT12(), .DATAOUT11(), .DATAOUT10(), .DATAOUT9(), 
    .DATAOUT8(), .DATAOUT7(), .DATAOUT6(), .DATAOUT5(), .DATAOUT4(), 
    .DATAOUT3(), .DATAOUT2(), .DATAOUT1(), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module VFB_B_B ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, 
    ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, 
    ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, DATAIN12, DATAIN11, 
    DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, 
    DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, 
    WREN, CHIPSELECT, CLOCK, RDMARGINEN, RDMARGIN3, RDMARGIN2, RDMARGIN1, 
    RDMARGIN0, STANDBY, SLEEP, POWEROFF_N, TEST, output DATAOUT15, DATAOUT14, 
    DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, 
    DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );

  VFB_B INST10( .ADDRESS13(ADDRESS13), .ADDRESS12(ADDRESS12), 
    .ADDRESS11(ADDRESS11), .ADDRESS10(ADDRESS10), .ADDRESS9(ADDRESS9), 
    .ADDRESS8(ADDRESS8), .ADDRESS7(ADDRESS7), .ADDRESS6(ADDRESS6), 
    .ADDRESS5(ADDRESS5), .ADDRESS4(ADDRESS4), .ADDRESS3(ADDRESS3), 
    .ADDRESS2(ADDRESS2), .ADDRESS1(ADDRESS1), .ADDRESS0(ADDRESS0), 
    .DATAIN15(DATAIN15), .DATAIN14(DATAIN14), .DATAIN13(DATAIN13), 
    .DATAIN12(DATAIN12), .DATAIN11(DATAIN11), .DATAIN10(DATAIN10), 
    .DATAIN9(DATAIN9), .DATAIN8(DATAIN8), .DATAIN7(DATAIN7), .DATAIN6(DATAIN6), 
    .DATAIN5(DATAIN5), .DATAIN4(DATAIN4), .DATAIN3(DATAIN3), .DATAIN2(DATAIN2), 
    .DATAIN1(DATAIN1), .DATAIN0(DATAIN0), .MASKWREN3(MASKWREN3), 
    .MASKWREN2(MASKWREN2), .MASKWREN1(MASKWREN1), .MASKWREN0(MASKWREN0), 
    .WREN(WREN), .CHIPSELECT(CHIPSELECT), .CLOCK(CLOCK), 
    .RDMARGINEN(RDMARGINEN), .RDMARGIN3(RDMARGIN3), .RDMARGIN2(RDMARGIN2), 
    .RDMARGIN1(RDMARGIN1), .RDMARGIN0(RDMARGIN0), .STANDBY(STANDBY), 
    .SLEEP(SLEEP), .POWEROFF_N(POWEROFF_N), .TEST(TEST), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
endmodule
