Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue May  6 19:55:45 2025
| Host              : Prestige14 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  422         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (145)
6. checking no_output_delay (77)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (145)
--------------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (77)
--------------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.079        0.000                      0                  655        0.039        0.000                      0                  655        1.134        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.079        0.000                      0                  655        0.039        0.000                      0                  655        1.134        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 2.179ns (98.286%)  route 0.038ns (1.714%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/CLK
    DSP48E2_X21Y47       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y47       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X21Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X21Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_MULTIPLIER.V<43>
    DSP48E2_X21Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X21Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.731    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[47]
    DSP48E2_X21Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     2.277 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.277    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
    DSP48E2_X21Y48       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X21Y48       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.172%)  route 0.033ns (35.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/Q
                         net (fo=5, routed)           0.027     0.079    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten3_fu_82[1]
    SLICE_X158Y142       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten3_fu_82[2]_i_1/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_32
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X158Y142       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.172%)  route 0.033ns (35.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[1]/Q
                         net (fo=5, routed)           0.027     0.079    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten3_fu_82[1]
    SLICE_X158Y142       LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten3_fu_82[3]_i_1/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_29
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y142       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X158Y142       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/indvar_flatten3_fu_82_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y141       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[4]
    SLICE_X159Y141       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten131_fu_74[4]_i_1/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/add_ln9_1_fu_415_p2[4]
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y141       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/ap_clk
    SLICE_X157Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[14]__0/Q
                         net (fo=1, routed)           0.058     0.108    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2_n_18
    SLICE_X158Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X158Y131       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.735%)  route 0.042ns (44.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y141       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[1]/Q
                         net (fo=5, routed)           0.025     0.076    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[1]
    SLICE_X159Y141       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/indvar_flatten131_fu_74[3]_i_1/O
                         net (fo=1, routed)           0.017     0.107    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_3
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X159Y141       FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y141       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/indvar_flatten131_fu_74_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready
    SLICE_X159Y139       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y139       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln14_reg_620_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X157Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[13]__0/Q
                         net (fo=1, routed)           0.061     0.112    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_18
    SLICE_X157Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_620_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X157Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_reg_620_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X157Y131       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/mul_ln14_reg_620_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/Q
                         net (fo=1, routed)           0.060     0.112    bd_0_i/hls_inst/inst/ap_rst_reg_1
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X160Y139       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/ap_rst_n_inv_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.250%)  route 0.047ns (46.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X159Y137       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.017     0.112    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y137       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/ap_clk
    SLICE_X157Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[9]__0/Q
                         net (fo=1, routed)           0.062     0.114    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2_n_23
    SLICE_X158Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y131       FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X158Y131       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/mul_ln14_1_reg_625_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[1]_srl3/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[3]_srl3/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y137  bd_0_i/hls_inst/inst/icmp_ln108_reg_161_pp0_iter2_reg_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y137  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         3.333       2.269      SLICE_X157Y140  bd_0_i/hls_inst/inst/tmp_5_reg_582_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.333       2.683      DSP48E2_X22Y47  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.333       2.683      DSP48E2_X21Y46  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         1.666       1.134      SLICE_X157Y140  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         1.667       1.135      SLICE_X157Y140  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk fall edge)     1.667     1.667 f  
                                                      0.000     1.667 f  ap_clk (IN)
                         net (fo=242, unset)          0.000     1.667    in1_PORTA_clk
                                                                      f  in1_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTB_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk fall edge)     1.667     1.667 f  
                                                      0.000     1.667 f  ap_clk (IN)
                         net (fo=242, unset)          0.000     1.667    in1_PORTB_clk
                                                                      f  in1_PORTB_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in2_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk fall edge)     1.667     1.667 f  
                                                      0.000     1.667 f  ap_clk (IN)
                         net (fo=242, unset)          0.000     1.667    in2_PORTA_clk
                                                                      f  in2_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in2_PORTB_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk fall edge)     1.667     1.667 f  
                                                      0.000     1.667 f  ap_clk (IN)
                         net (fo=242, unset)          0.000     1.667    in2_PORTB_clk
                                                                      f  in2_PORTB_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk fall edge)     1.667     1.667 f  
                                                      0.000     1.667 f  ap_clk (IN)
                         net (fo=242, unset)          0.000     1.667    out_r_PORTA_clk
                                                                      f  out_r_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_din[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.304ns  (logic 0.589ns (45.184%)  route 0.715ns (54.816%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y134       FDRE                                         r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/Q
                         net (fo=63, routed)          0.401     0.511    bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg
    SLICE_X159Y129       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.661 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.200     0.861    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1_n_0
    SLICE_X159Y130       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.951 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     0.961    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8_n_0
    SLICE_X159Y130       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.076 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.102    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_n_0
    SLICE_X159Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.117 r  bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.143    bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0_n_0
    SLICE_X159Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.158 r  bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.184    bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0_n_0
    SLICE_X159Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     1.307 r  bd_0_i/hls_inst/inst/out_r_Din_A[24]_INST_0/O[7]
                         net (fo=1, unset)            0.026     1.333    out_r_PORTA_din[31]
                                                                      r  out_r_PORTA_din[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_din[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.303ns  (logic 0.589ns (45.219%)  route 0.714ns (54.781%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y134       FDRE                                         r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/Q
                         net (fo=63, routed)          0.401     0.511    bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg
    SLICE_X159Y129       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.661 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.200     0.861    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1_n_0
    SLICE_X159Y130       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.951 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     0.961    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8_n_0
    SLICE_X159Y130       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.076 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.102    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_n_0
    SLICE_X159Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.117 r  bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.143    bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0_n_0
    SLICE_X159Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.158 r  bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.184    bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0_n_0
    SLICE_X159Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     1.307 r  bd_0_i/hls_inst/inst/out_r_Din_A[24]_INST_0/O[5]
                         net (fo=1, unset)            0.025     1.332    out_r_PORTA_din[29]
                                                                      r  out_r_PORTA_din[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_din[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.576ns (44.632%)  route 0.715ns (55.368%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y134       FDRE                                         r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/Q
                         net (fo=63, routed)          0.401     0.511    bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg
    SLICE_X159Y129       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.661 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.200     0.861    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1_n_0
    SLICE_X159Y130       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.951 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     0.961    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8_n_0
    SLICE_X159Y130       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.076 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.102    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_n_0
    SLICE_X159Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.117 r  bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.143    bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0_n_0
    SLICE_X159Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.158 r  bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.184    bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0_n_0
    SLICE_X159Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     1.294 r  bd_0_i/hls_inst/inst/out_r_Din_A[24]_INST_0/O[6]
                         net (fo=1, unset)            0.026     1.320    out_r_PORTA_din[30]
                                                                      r  out_r_PORTA_din[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_din[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.273ns  (logic 0.559ns (43.927%)  route 0.714ns (56.073%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y134       FDRE                                         r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/Q
                         net (fo=63, routed)          0.401     0.511    bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg
    SLICE_X159Y129       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.661 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.200     0.861    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1_n_0
    SLICE_X159Y130       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.951 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     0.961    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8_n_0
    SLICE_X159Y130       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.076 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.102    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_n_0
    SLICE_X159Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.117 r  bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.143    bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0_n_0
    SLICE_X159Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.158 r  bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.184    bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0_n_0
    SLICE_X159Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     1.277 r  bd_0_i/hls_inst/inst/out_r_Din_A[24]_INST_0/O[4]
                         net (fo=1, unset)            0.025     1.302    out_r_PORTA_din[28]
                                                                      r  out_r_PORTA_din[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_din[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.270ns  (logic 0.555ns (43.716%)  route 0.715ns (56.284%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X158Y134       FDRE                                         r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg_reg[0]/Q
                         net (fo=63, routed)          0.401     0.511    bd_0_i/hls_inst/inst/or_ln9_reg_552_pp0_iter3_reg
    SLICE_X159Y129       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.661 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.200     0.861    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_1_n_0
    SLICE_X159Y130       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.951 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.010     0.961    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_i_8_n_0
    SLICE_X159Y130       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.076 r  bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.102    bd_0_i/hls_inst/inst/out_r_Din_A[0]_INST_0_n_0
    SLICE_X159Y131       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.117 r  bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.143    bd_0_i/hls_inst/inst/out_r_Din_A[8]_INST_0_n_0
    SLICE_X159Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.158 r  bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     1.184    bd_0_i/hls_inst/inst/out_r_Din_A[16]_INST_0_n_0
    SLICE_X159Y133       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     1.273 r  bd_0_i/hls_inst/inst/out_r_Din_A[24]_INST_0/O[3]
                         net (fo=1, unset)            0.026     1.299    out_r_PORTA_din[27]
                                                                      r  out_r_PORTA_din[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.000     0.000    in1_PORTA_clk
                                                                      r  in1_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTB_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.000     0.000    in1_PORTB_clk
                                                                      r  in1_PORTB_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in2_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.000     0.000    in2_PORTA_clk
                                                                      r  in2_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in2_PORTB_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.000     0.000    in2_PORTB_clk
                                                                      r  in2_PORTB_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_clk
                            (clock source 'ap_clk'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.000     0.000    out_r_PORTA_clk
                                                                      r  out_r_PORTA_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X157Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y139       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[2]/Q
                         net (fo=0)                   0.000     0.050    out_r_PORTA_addr[4]
                                                                      r  out_r_PORTA_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_r_PORTA_addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X157Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y139       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln16_reg_557_pp0_iter3_reg_reg[0]/Q
                         net (fo=0)                   0.000     0.051    out_r_PORTA_addr[2]
                                                                      r  out_r_PORTA_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTA_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/Q
                         net (fo=26, unset)           0.000     0.052    in1_PORTA_rst
                                                                      r  in1_PORTA_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in1_PORTB_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/Q
                         net (fo=26, unset)           0.000     0.052    in1_PORTB_rst
                                                                      r  in1_PORTB_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            in2_PORTA_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/Q
                         net (fo=26, unset)           0.000     0.052    in2_PORTA_rst
                                                                      r  in2_PORTA_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_araddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.581ns  (logic 0.307ns (52.840%)  route 0.274ns (47.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[3]
    SLICE_X159Y137       LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     0.161 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_2/O
                         net (fo=1, routed)           0.224     0.385    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_2_n_0
    SLICE_X159Y139       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     0.531 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.050     0.581    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.559ns  (logic 0.197ns (35.242%)  route 0.362ns (64.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y137       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_2/O
                         net (fo=1, routed)           0.209     0.308    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_2_n_0
    SLICE_X159Y137       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.153     0.559    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wstrb[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.397%)  route 0.279ns (55.603%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wstrb[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WSTRB[0]
    SLICE_X159Y137       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     0.124 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.230     0.354    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr7_out
    SLICE_X160Y138       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.453 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.049     0.502    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X160Y138       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_wstrb[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.265ns (54.861%)  route 0.218ns (45.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wstrb[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WSTRB[0]
    SLICE_X159Y137       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     0.141 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.169     0.310    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start1
    SLICE_X159Y139       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     0.434 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.049     0.483    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.036%)  route 0.300ns (66.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y140       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1/O
                         net (fo=5, routed)           0.300     0.448    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.036%)  route 0.300ns (66.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y140       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1/O
                         net (fo=5, routed)           0.300     0.448    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.036%)  route 0.300ns (66.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y140       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1/O
                         net (fo=5, routed)           0.300     0.448    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[4]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.036%)  route 0.300ns (66.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y140       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1/O
                         net (fo=5, routed)           0.300     0.448    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.036%)  route 0.300ns (66.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
    SLICE_X159Y140       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1/O
                         net (fo=5, routed)           0.300     0.448    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C

Slack:                    inf
  Source:                 s_axi_control_bready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.425ns  (logic 0.138ns (32.471%)  route 0.287ns (67.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_bready (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_BREADY
    SLICE_X159Y136       LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.287     0.425    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.009     0.009    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.009     0.009    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y137       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.026ns  (logic 0.020ns (76.923%)  route 0.006ns (23.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    bd_0_i/hls_inst/inst/ap_rst_n
    SLICE_X160Y139       LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.020 r  bd_0_i/hls_inst/inst/ap_rst_reg_2_i_1/O
                         net (fo=1, routed)           0.006     0.026    bd_0_i/hls_inst/inst/ap_rst_reg_2_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X160Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.026ns  (logic 0.020ns (76.923%)  route 0.006ns (23.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_arvalid (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X159Y140       LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.020 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.006     0.026    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X159Y140       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y140       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.038ns  (logic 0.023ns (60.526%)  route 0.015ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X159Y139       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.015     0.038    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y139       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 s_axi_control_wstrb[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.038ns  (logic 0.023ns (60.526%)  route 0.015ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wstrb[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WSTRB[0]
    SLICE_X159Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.015     0.038    bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_i_1_n_0
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/C

Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.039ns  (logic 0.033ns (84.615%)  route 0.006ns (15.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_wvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X159Y136       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     0.033 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.006     0.039    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y136       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.040ns  (logic 0.023ns (57.500%)  route 0.017ns (42.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X159Y140       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[1]_i_1/O
                         net (fo=1, routed)           0.017     0.040    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[1]_i_1_n_0
    SLICE_X159Y140       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X159Y140       FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C





