Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Apr 27 10:05:07 2023
| Host              : tesla running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./Implement/Config_shift_right_count_up_implement/reports/top_timing_summary.rpt
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

count_out[0]
count_out[1]
count_out[2]
count_out[3]
shift_out[0]
shift_out[1]
shift_out[2]
shift_out[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.316        0.000                      0                   80        0.065        0.000                      0                   80        0.750        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_p       {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                           0.750        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.621        0.000                       0                     3  
  clkout0           8.316        0.000                      0                   80        0.065        0.000                      0                   80        4.146        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkout0                     
(none)                      clkout0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X1Y49     U0_clocks/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.360ns (25.070%)  route 1.076ns (74.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.924ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.848ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.552    -0.495    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X3Y244         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.381 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.423     0.042    reconfigurable                      inst_count/count_reg[22]
    SLICE_X3Y245                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/I1
    SLICE_X3Y245         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.112 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.234     0.346    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X4Y243                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/I1
    SLICE_X4Y243         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     0.522 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.419     0.941    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.272     9.169    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
                         clock pessimism              0.201     9.369                                            
                         clock uncertainty           -0.064     9.306                                            
    SLICE_X4Y241         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     9.258    reconfigurable   pblock_inst_count      inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.258                                            
                         arrival time                          -0.941                                            
  -------------------------------------------------------------------
                         slack                                  8.316                                            

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.360ns (25.070%)  route 1.076ns (74.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.924ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.848ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.552    -0.495    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X3Y244         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.381 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.423     0.042    reconfigurable                      inst_count/count_reg[22]
    SLICE_X3Y245                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/I1
    SLICE_X3Y245         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.112 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.234     0.346    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X4Y243                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/I1
    SLICE_X4Y243         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     0.522 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.419     0.941    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.272     9.169    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
                         clock pessimism              0.201     9.369                                            
                         clock uncertainty           -0.064     9.306                                            
    SLICE_X4Y241         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048     9.258    reconfigurable   pblock_inst_count      inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.258                                            
                         arrival time                          -0.941                                            
  -------------------------------------------------------------------
                         slack                                  8.316                                            

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.360ns (25.122%)  route 1.073ns (74.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.924ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.848ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.552    -0.495    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X3Y244         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.381 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.423     0.042    reconfigurable                      inst_count/count_reg[22]
    SLICE_X3Y245                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/I1
    SLICE_X3Y245         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.112 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.234     0.346    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X4Y243                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/I1
    SLICE_X4Y243         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     0.522 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.416     0.938    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.272     9.169    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
                         clock pessimism              0.201     9.369                                            
                         clock uncertainty           -0.064     9.306                                            
    SLICE_X4Y241         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     9.259    reconfigurable   pblock_inst_count      inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.259                                            
                         arrival time                          -0.938                                            
  -------------------------------------------------------------------
                         slack                                  8.320                                            

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.360ns (25.122%)  route 1.073ns (74.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.924ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.272ns (routing 0.848ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.552    -0.495    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X3Y244         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.381 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.423     0.042    reconfigurable                      inst_count/count_reg[22]
    SLICE_X3Y245                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/I1
    SLICE_X3Y245         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.112 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.234     0.346    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X4Y243                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/I1
    SLICE_X4Y243         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     0.522 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.416     0.938    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.272     9.169    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
                         clock pessimism              0.201     9.369                                            
                         clock uncertainty           -0.064     9.306                                            
    SLICE_X4Y241         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     9.259    reconfigurable   pblock_inst_count      inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.259                                            
                         arrival time                          -0.938                                            
  -------------------------------------------------------------------
                         slack                                  8.320                                            

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 count_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.114ns (12.284%)  route 0.814ns (87.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.924ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.477    -0.570    static                              gclk
    SLICE_X10Y213        FDRE                                         r  static                              count_reg[34]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y213        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.456 r  static                              count_reg[34]/Q
                         net (fo=2, routed)           0.814     0.358    boundary                            inst_shift/addr[11]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.480     8.768    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.768                                            
                         arrival time                          -0.358                                            
  -------------------------------------------------------------------
                         slack                                  8.410                                            

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 count_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.113ns (12.740%)  route 0.774ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.924ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.477    -0.570    static                              gclk
    SLICE_X10Y213        FDRE                                         r  static                              count_reg[33]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y213        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.457 r  static                              count_reg[33]/Q
                         net (fo=2, routed)           0.774     0.317    boundary                            inst_shift/addr[10]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.765    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.765                                            
                         arrival time                          -0.317                                            
  -------------------------------------------------------------------
                         slack                                  8.448                                            

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.114ns (14.653%)  route 0.664ns (85.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.924ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.486    -0.561    static                              gclk
    SLICE_X10Y212        FDRE                                         r  static                              count_reg[28]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y212        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.447 r  static                              count_reg[28]/Q
                         net (fo=2, routed)           0.664     0.217    boundary                            inst_shift/addr[5]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.494     8.754    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.754                                            
                         arrival time                          -0.217                                            
  -------------------------------------------------------------------
                         slack                                  8.537                                            

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.113ns (16.992%)  route 0.552ns (83.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.924ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.489    -0.558    static                              gclk
    SLICE_X10Y212        FDRE                                         r  static                              count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y212        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.445 r  static                              count_reg[25]/Q
                         net (fo=2, routed)           0.552     0.107    boundary                            inst_shift/addr[2]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575     8.673    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.673                                            
                         arrival time                          -0.107                                            
  -------------------------------------------------------------------
                         slack                                  8.566                                            

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.924ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.486    -0.561    static                              gclk
    SLICE_X10Y212        FDRE                                         r  static                              count_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y212        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.447 r  static                              count_reg[31]/Q
                         net (fo=2, routed)           0.684     0.237    boundary                            inst_shift/addr[8]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439     8.809    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.809                                            
                         arrival time                          -0.237                                            
  -------------------------------------------------------------------
                         slack                                  8.572                                            

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.114ns (13.852%)  route 0.709ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.924ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.848ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.489    -0.558    static                              gclk
    SLICE_X10Y212        FDRE                                         r  static                              count_reg[26]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y212        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.444 r  static                              count_reg[26]/Q
                         net (fo=2, routed)           0.709     0.265    boundary                            inst_shift/addr[3]
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    G10                                               0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001    10.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704     6.450 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.822    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.897 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.217     9.114    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.198     9.312                                            
                         clock uncertainty           -0.064     9.248                                            
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410     8.838    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          8.838                                            
                         arrival time                          -0.265                                            
  -------------------------------------------------------------------
                         slack                                  8.573                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.126ns (63.000%)  route 0.074ns (37.000%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.090ns (routing 0.451ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.502ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.090    -0.540    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  static         count_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.438    static         count_reg_n_0_[7]
    SLICE_X10Y209                                                     r  static         count_reg[0]_i_1/S[7]
    SLICE_X10Y209        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.044    -0.394 r  static         count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.010    -0.384    static         count_reg[0]_i_1_n_0
    SLICE_X10Y210                                                     r  static         count_reg[8]_i_1/CI
    SLICE_X10Y210        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.350 r  static         count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.340    static         count_reg[8]_i_1_n_15
    SLICE_X10Y210        FDRE                                         r  static         count_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.280    -0.628    static         gclk
    SLICE_X10Y210        FDRE                                         r  static         count_reg[8]/C
                         clock pessimism              0.167    -0.461                     
    SLICE_X10Y210        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.405    static           count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405                     
                         arrival time                          -0.340                     
  -------------------------------------------------------------------
                         slack                                  0.065                     

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.130ns (62.500%)  route 0.078ns (37.500%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.090ns (routing 0.451ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.502ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.090    -0.540    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  static         count_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.438    static         count_reg_n_0_[7]
    SLICE_X10Y209                                                     r  static         count_reg[0]_i_1/S[7]
    SLICE_X10Y209        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.044    -0.394 r  static         count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.010    -0.384    static         count_reg[0]_i_1_n_0
    SLICE_X10Y210                                                     r  static         count_reg[8]_i_1/CI
    SLICE_X10Y210        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.038    -0.346 r  static         count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.332    static         count_reg[8]_i_1_n_13
    SLICE_X10Y210        FDRE                                         r  static         count_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.280    -0.628    static         gclk
    SLICE_X10Y210        FDRE                                         r  static         count_reg[10]/C
                         clock pessimism              0.167    -0.461                     
    SLICE_X10Y210        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.405    static           count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405                     
                         arrival time                          -0.332                     
  -------------------------------------------------------------------
                         slack                                  0.073                     

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.079ns (58.088%)  route 0.057ns (41.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.502ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.434 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           0.041    -0.393    reconfigurable                      inst_count/count_out[1]
    SLICE_X4Y241                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[2]_i_1/I0
    SLICE_X4Y241         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030    -0.363 r  reconfigurable pblock_inst_count    inst_count/count_out[2]_i_1/O
                         net (fo=1, routed)           0.016    -0.347    reconfigurable                      inst_count/p_0_in[2]
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.336    -0.572    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
                         clock pessimism              0.093    -0.478                                            
    SLICE_X4Y241         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.422    reconfigurable   pblock_inst_count      inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422                                            
                         arrival time                          -0.347                                            
  -------------------------------------------------------------------
                         slack                                  0.075                                            

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.136ns (64.762%)  route 0.074ns (35.238%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.090ns (routing 0.451ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.502ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.090    -0.540    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  static         count_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.438    static         count_reg_n_0_[7]
    SLICE_X10Y209                                                     r  static         count_reg[0]_i_1/S[7]
    SLICE_X10Y209        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.044    -0.394 r  static         count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.010    -0.384    static         count_reg[0]_i_1_n_0
    SLICE_X10Y210                                                     r  static         count_reg[8]_i_1/CI
    SLICE_X10Y210        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.044    -0.340 r  static         count_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010    -0.330    static         count_reg[8]_i_1_n_11
    SLICE_X10Y210        FDRE                                         r  static         count_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.278    -0.630    static         gclk
    SLICE_X10Y210        FDRE                                         r  static         count_reg[12]/C
                         clock pessimism              0.167    -0.463                     
    SLICE_X10Y210        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.407    static           count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.407                     
                         arrival time                          -0.330                     
  -------------------------------------------------------------------
                         slack                                  0.077                     

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.096ns (69.565%)  route 0.042ns (30.435%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Net Delay (Source):      1.091ns (routing 0.451ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.502ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.091    -0.539    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y209        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.490 f  static         count_reg[0]/Q
                         net (fo=1, routed)           0.031    -0.459    static         count_reg_n_0_[0]
    SLICE_X10Y209                                                     f  static         count[0]_i_2/I0
    SLICE_X10Y209        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015    -0.444 r  static         count[0]_i_2/O
                         net (fo=1, routed)           0.001    -0.443    static         count[0]_i_2_n_0
    SLICE_X10Y209                                                     r  static         count_reg[0]_i_1/S[0]
    SLICE_X10Y209        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032    -0.411 r  static         count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.401    static         count_reg[0]_i_1_n_15
    SLICE_X10Y209        FDRE                                         r  static         count_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.279    -0.629    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[0]/C
                         clock pessimism              0.094    -0.534                     
    SLICE_X10Y209        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.478    static           count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478                     
                         arrival time                          -0.401                     
  -------------------------------------------------------------------
                         slack                                  0.077                     

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.081ns (58.696%)  route 0.057ns (41.304%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Net Delay (Source):      1.094ns (routing 0.451ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.502ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.094    -0.536    static         gclk
    SLICE_X10Y211        FDRE                                         r  static         count_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y211        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.487 r  static         count_reg[16]/Q
                         net (fo=1, routed)           0.047    -0.440    static         count_reg_n_0_[16]
    SLICE_X10Y211                                                     r  static         count_reg[16]_i_1/S[0]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032    -0.408 r  static         count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.398    static         count_reg[16]_i_1_n_15
    SLICE_X10Y211        FDRE                                         r  static         count_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.282    -0.626    static         gclk
    SLICE_X10Y211        FDRE                                         r  static         count_reg[16]/C
                         clock pessimism              0.094    -0.531                     
    SLICE_X10Y211        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.475    static           count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.475                     
                         arrival time                          -0.398                     
  -------------------------------------------------------------------
                         slack                                  0.077                     

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.087ns (62.590%)  route 0.052ns (37.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.502ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.434 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           0.041    -0.393    reconfigurable                      inst_count/count_out[1]
    SLICE_X4Y241                                                      r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_2/I2
    SLICE_X4Y241         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.038    -0.355 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_2/O
                         net (fo=1, routed)           0.011    -0.344    reconfigurable                      inst_count/p_0_in[3]
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.336    -0.572    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
                         clock pessimism              0.093    -0.478                                            
    SLICE_X4Y241         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056    -0.422    reconfigurable   pblock_inst_count      inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422                                            
                         arrival time                          -0.344                                            
  -------------------------------------------------------------------
                         slack                                  0.078                                            

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Net Delay (Source):      1.096ns (routing 0.451ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.502ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.096    -0.534    static         gclk
    SLICE_X10Y212        FDRE                                         r  static         count_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.485 r  static         count_reg[24]/Q
                         net (fo=2, routed)           0.049    -0.436    static         count_reg[24]
    SLICE_X10Y212                                                     r  static         count_reg[24]_i_1/S[0]
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032    -0.404 r  static         count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.394    static         count_reg[24]_i_1_n_15
    SLICE_X10Y212        FDRE                                         r  static         count_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.284    -0.624    static         gclk
    SLICE_X10Y212        FDRE                                         r  static         count_reg[24]/C
                         clock pessimism              0.094    -0.529                     
    SLICE_X10Y212        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.473    static           count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.473                     
                         arrival time                          -0.394                     
  -------------------------------------------------------------------
                         slack                                  0.079                     

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Net Delay (Source):      1.093ns (routing 0.451ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.502ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.093    -0.537    static         gclk
    SLICE_X10Y213        FDRE                                         r  static         count_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y213        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.488 r  static         count_reg[32]/Q
                         net (fo=2, routed)           0.049    -0.439    static         count_reg[32]
    SLICE_X10Y213                                                     r  static         count_reg[32]_i_1/S[0]
    SLICE_X10Y213        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032    -0.407 r  static         count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.397    static         count_reg[32]_i_1_n_15
    SLICE_X10Y213        FDRE                                         r  static         count_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.277    -0.631    static         gclk
    SLICE_X10Y213        FDRE                                         r  static         count_reg[32]/C
                         clock pessimism              0.098    -0.532                     
    SLICE_X10Y213        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.476    static           count_reg[32]
  -------------------------------------------------------------------
                         required time                          0.476                     
                         arrival time                          -0.397                     
  -------------------------------------------------------------------
                         slack                                  0.079                     

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      1.151ns (routing 0.451ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.502ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.151    -0.479    boundary                            inst_count/clk
    SLICE_X3Y242         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X3Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.430 f  reconfigurable pblock_inst_count    inst_count/count_reg[0]/Q
                         net (fo=2, routed)           0.035    -0.395    reconfigurable                      inst_count/count_reg[0]
    SLICE_X3Y242                                                      f  reconfigurable pblock_inst_count    inst_count/count[0]_i_2/I0
    SLICE_X3Y242         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015    -0.380 r  reconfigurable pblock_inst_count    inst_count/count[0]_i_2/O
                         net (fo=1, routed)           0.001    -0.379    reconfigurable                      inst_count/count[0]_i_2_n_0
    SLICE_X3Y242                                                      r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/S[0]
    SLICE_X3Y242         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032    -0.347 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.337    reconfigurable                      inst_count/count_reg[0]_i_1_n_15
    SLICE_X3Y242         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.345    -0.563    boundary                            inst_count/clk
    SLICE_X3Y242         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[0]/C
                         clock pessimism              0.088    -0.474                                            
    SLICE_X3Y242         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.418    reconfigurable   pblock_inst_count      inst_count/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418                                            
                         arrival time                          -0.337                                            
  -------------------------------------------------------------------
                         slack                                  0.081                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y42     inst_shift/RAMB36_inst/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y48     U0_clocks/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y2  U0_clocks/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y209    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y210    count_reg[15]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X1Y42     inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X1Y42     inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y209    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y209    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[12]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X1Y42     inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X1Y42     inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y209    count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y209    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y210    count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 2.620ns (36.387%)  route 4.581ns (63.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.548ns (routing 0.924ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.548    -0.499    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.390     0.891 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           4.581     5.472    boundary                            shift_out_OBUF[2]
    H23                                                               r  static                              shift_out_OBUF[2]_inst/I
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     6.703 r  static                              shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.703    static                              shift_out[2]
    H23                                                               r  static                              shift_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 2.629ns (36.518%)  route 4.570ns (63.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.548ns (routing 0.924ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.548    -0.499    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.375     0.876 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           4.570     5.446    boundary                            shift_out_OBUF[3]
    AP8                                                               r  static                              shift_out_OBUF[3]_inst/I
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     6.700 r  static                              shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.700    static                              shift_out[3]
    AP8                                                               r  static                              shift_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 2.598ns (36.325%)  route 4.554ns (63.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.548ns (routing 0.924ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.548    -0.499    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.387     0.888 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           4.554     5.442    boundary                            shift_out_OBUF[1]
    P20                                                               r  static                              shift_out_OBUF[1]_inst/I
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.653 r  static                              shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.653    static                              shift_out[1]
    P20                                                               r  static                              shift_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 2.602ns (38.142%)  route 4.220ns (61.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.548ns (routing 0.924ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.548    -0.499    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.391     0.892 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           4.220     5.112    boundary                            shift_out_OBUF[0]
    P21                                                               r  static                              shift_out_OBUF[0]_inst/I
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.324 r  static                              shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.324    static                              shift_out[0]
    P21                                                               r  static                              shift_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.392ns (22.802%)  route 4.712ns (77.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.545ns (routing 0.924ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.545    -0.502    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.388 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           4.712     4.324    boundary                            count_out_OBUF[2]
    R23                                                               r  static                              count_out_OBUF[2]_inst/I
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.278     5.602 r  static                              count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.602    static                              count_out[2]
    R23                                                               r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 1.332ns (22.232%)  route 4.658ns (77.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.545ns (routing 0.924ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.545    -0.502    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.388 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           4.658     4.270    boundary                            count_out_OBUF[0]
    N22                                                               r  static                              count_out_OBUF[0]_inst/I
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     5.488 r  static                              count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.488    static                              count_out[0]
    N22                                                               r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 1.336ns (22.749%)  route 4.536ns (77.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.545ns (routing 0.924ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.545    -0.502    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.385 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           4.536     4.151    boundary                            count_out_OBUF[1]
    M22                                                               r  static                              count_out_OBUF[1]_inst/I
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.219     5.370 r  static                              count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.370    static                              count_out[1]
    M22                                                               r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 1.387ns (23.782%)  route 4.446ns (76.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.545ns (routing 0.924ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.044    -3.567 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.130    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.047 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.545    -0.502    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.385 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           4.446     4.061    boundary                            count_out_OBUF[3]
    P23                                                               r  static                              count_out_OBUF[3]_inst/I
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.270     5.332 r  static                              count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.332    static                              count_out[3]
    P23                                                               r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 0.616ns (21.467%)  route 2.254ns (78.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.434 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           2.254     1.820    boundary                            count_out_OBUF[1]
    M22                                                               r  static                              count_out_OBUF[1]_inst/I
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.567     2.387 r  static                              count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.387    static                              count_out[1]
    M22                                                               r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 0.845ns (28.968%)  route 2.071ns (71.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.102ns (routing 0.451ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.102    -0.528    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.285    -0.243 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           2.071     1.828    boundary                            shift_out_OBUF[0]
    P21                                                               r  static                              shift_out_OBUF[0]_inst/I
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.560     2.387 r  static                              shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.387    static                              shift_out[0]
    P21                                                               r  static                              shift_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 0.666ns (22.938%)  route 2.238ns (77.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.435 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           2.238     1.803    boundary                            count_out_OBUF[3]
    P23                                                               r  static                              count_out_OBUF[3]_inst/I
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.618     2.421 r  static                              count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.421    static                              count_out[3]
    P23                                                               r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 0.615ns (20.792%)  route 2.343ns (79.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.434 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           2.343     1.909    boundary                            count_out_OBUF[0]
    N22                                                               r  static                              count_out_OBUF[0]_inst/I
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.566     2.475 r  static                              count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.475    static                              count_out[0]
    N22                                                               r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 0.674ns (22.301%)  route 2.347ns (77.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.147ns (routing 0.451ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.147    -0.483    boundary                            inst_count/clk
    SLICE_X4Y241         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X4Y241         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.435 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           2.347     1.912    boundary                            count_out_OBUF[2]
    R23                                                               r  static                              count_out_OBUF[2]_inst/I
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.626     2.537 r  static                              count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.537    static                              count_out[2]
    R23                                                               r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.076ns  (logic 0.865ns (28.112%)  route 2.211ns (71.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.102ns (routing 0.451ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.102    -0.528    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.286    -0.242 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           2.211     1.969    boundary                            shift_out_OBUF[2]
    H23                                                               r  static                              shift_out_OBUF[2]_inst/I
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.579     2.547 r  static                              shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.547    static                              shift_out[2]
    H23                                                               r  static                              shift_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 0.837ns (27.062%)  route 2.257ns (72.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.102ns (routing 0.451ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.102    -0.528    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.278    -0.250 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           2.257     2.007    boundary                            shift_out_OBUF[1]
    P20                                                               r  static                              shift_out_OBUF[1]_inst/I
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.559     2.566 r  static                              shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.566    static                              shift_out[1]
    P20                                                               r  static                              shift_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.174ns  (logic 0.880ns (27.725%)  route 2.294ns (72.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.102ns (routing 0.451ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.460    -1.824 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.657    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.630 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.102    -0.528    boundary                            inst_shift/clk
    RAMB36_X1Y42         RAMB36E2                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.278    -0.250 r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           2.294     2.044    boundary                            shift_out_OBUF[3]
    AP8                                                               r  static                              shift_out_OBUF[3]_inst/I
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     2.646 r  static                              shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.646    static                              shift_out[3]
    AP8                                                               r  static                              shift_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 0.788ns (11.692%)  route 5.949ns (88.308%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.275ns (routing 0.848ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.857     6.737    boundary                            inst_count/rst
    SLICE_X3Y245         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[24]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.275    -0.828    boundary                            inst_count/clk
    SLICE_X3Y245         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.687ns  (logic 0.788ns (11.780%)  route 5.899ns (88.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.281ns (routing 0.848ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.807     6.687    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.281    -0.822    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.687ns  (logic 0.788ns (11.780%)  route 5.899ns (88.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.281ns (routing 0.848ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.807     6.687    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.281    -0.822    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.687ns  (logic 0.788ns (11.780%)  route 5.899ns (88.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.281ns (routing 0.848ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.807     6.687    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.281    -0.822    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.687ns  (logic 0.788ns (11.780%)  route 5.899ns (88.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.281ns (routing 0.848ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.807     6.687    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.281    -0.822    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 0.788ns (11.797%)  route 5.889ns (88.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.279ns (routing 0.848ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.797     6.677    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.279    -0.824    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 0.788ns (11.797%)  route 5.889ns (88.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.279ns (routing 0.848ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.797     6.677    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.279    -0.824    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 0.788ns (11.797%)  route 5.889ns (88.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.279ns (routing 0.848ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.797     6.677    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.279    -0.824    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 0.788ns (11.797%)  route 5.889ns (88.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.279ns (routing 0.848ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.797     6.677    boundary                            inst_count/rst
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.279    -0.824    boundary                            inst_count/clk
    SLICE_X3Y244         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.668ns  (logic 0.788ns (11.813%)  route 5.880ns (88.187%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 2.281ns (routing 0.848ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    AE10                                              0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n_IBUF_inst/I
    AE10                                                              r  static                              rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  static                              rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    static                              rst_n_IBUF_inst/OUT
    AE10                                                              r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  static                              rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          5.788     6.668    boundary                            inst_count/rst
    SLICE_X3Y243         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    G10                                               0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.001     0.001    static                              U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  static                              U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    static                              U0_clocks/clkin1_buf/OUT
    G10                                                               r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  static                              U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    static                              U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static                              U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.704    -3.550 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.178    static                              U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static                              U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.103 r  static                              U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          2.281    -0.822    boundary                            inst_count/clk
    SLICE_X3Y243         FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.373ns (14.389%)  route 2.222ns (85.611%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.502ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.197     2.595    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.277    -0.631    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.373ns (14.389%)  route 2.222ns (85.611%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.502ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.197     2.595    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.277    -0.631    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.373ns (14.389%)  route 2.222ns (85.611%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.502ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.197     2.595    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.277    -0.631    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.373ns (14.389%)  route 2.222ns (85.611%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.502ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.197     2.595    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.277    -0.631    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.598ns  (logic 0.373ns (14.372%)  route 2.225ns (85.628%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.279ns (routing 0.502ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.200     2.598    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.279    -0.629    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.598ns  (logic 0.373ns (14.372%)  route 2.225ns (85.628%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.279ns (routing 0.502ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.200     2.598    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.279    -0.629    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.598ns  (logic 0.373ns (14.372%)  route 2.225ns (85.628%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.279ns (routing 0.502ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.200     2.598    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.279    -0.629    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.598ns  (logic 0.373ns (14.372%)  route 2.225ns (85.628%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.279ns (routing 0.502ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.200     2.598    static         rst_n_IBUF
    SLICE_X10Y209        FDRE                                         r  static         count_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.279    -0.629    static         gclk
    SLICE_X10Y209        FDRE                                         r  static         count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.373ns (14.279%)  route 2.242ns (85.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.502ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.217     2.615    static         rst_n_IBUF
    SLICE_X10Y211        FDRE                                         r  static         count_reg[20]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.280    -0.628    static         gclk
    SLICE_X10Y211        FDRE                                         r  static         count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.615ns  (logic 0.373ns (14.279%)  route 2.242ns (85.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.502ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AE10                                              0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    AE10                                                              r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    AE10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    static         rst_n_IBUF_inst/OUT
    AE10                                                              r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.217     2.615    static         rst_n_IBUF
    SLICE_X10Y211        FDRE                                         r  static         count_reg[21]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    G10                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.001     0.001    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X1Y59                                              r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    static         U0_clocks/clkin1_buf/OUT
    G10                                                               r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    static         U0_clocks/clkin1
    MMCME3_ADV_X1Y2                                                   r  static         U0_clocks/mmcm_adv_inst/CLKIN1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.111    -2.148 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.939    static         U0_clocks/clkout0
    BUFGCE_X1Y48                                                      r  static         U0_clocks/clkout1_buf/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.908 r  static         U0_clocks/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=65, routed)          1.280    -0.628    static         gclk
    SLICE_X10Y211        FDRE                                         r  static         count_reg[21]/C





