<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="NotGate_WaitUntilFor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NotGate_WUF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NotGate_WUF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NotGate_WUF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NotGate_WUF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NotGate_WUF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NotGate_WUF.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NotGate_WUF_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NotGate_WUF_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NotGate_WUF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="NotGate_WUF_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NotGate_WUF_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NotGate_WUF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1714233200" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1714233200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233406" xil_pn:in_ck="-2484840325925361733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1714233406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NotGate_WUF.vhd"/>
      <outfile xil_pn:name="NotGate_WUF_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1714233406" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1760701466852976430" xil_pn:start_ts="1714233406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233406" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3077659043702899834" xil_pn:start_ts="1714233406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233200" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6516978249748362892" xil_pn:start_ts="1714233200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714233406" xil_pn:in_ck="-2484840325925361733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1714233406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NotGate_WUF.vhd"/>
      <outfile xil_pn:name="NotGate_WUF_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1714233410" xil_pn:in_ck="-2484840325925361733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5942430229481576733" xil_pn:start_ts="1714233406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NotGate_WUF_tb_beh.prj"/>
      <outfile xil_pn:name="NotGate_WUF_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1714233411" xil_pn:in_ck="-749637408854037529" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3358290872873909072" xil_pn:start_ts="1714233410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NotGate_WUF_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8678380868426293454" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6516978249748362892" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2151548323425335642" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6699568006657236515" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232783" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-914898824796723306" xil_pn:start_ts="1714232783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1714232787" xil_pn:in_ck="787279513783089907" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="6199385899723822940" xil_pn:start_ts="1714232783">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="NotGate_WUF.lso"/>
      <outfile xil_pn:name="NotGate_WUF.prj"/>
      <outfile xil_pn:name="NotGate_WUF.syr"/>
      <outfile xil_pn:name="NotGate_WUF.xst"/>
      <outfile xil_pn:name="NotGate_WUF_vhdl.prj"/>
      <outfile xil_pn:name="NotGate_WUF_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1714232787" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1307784832727230491" xil_pn:start_ts="1714232787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
