{
  "name": "sync::mpmc::array::Channel::<T>::start_recv",
  "safe": true,
  "callees": {
    "sync::mpmc::utils::Backoff::new": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a new `Backoff`.\n",
      "adt": {
        "sync::mpmc::utils::Backoff": "Constructor"
      }
    },
    "core::ops::Deref::deref": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Dereferences the value.\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicUsize::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads a value from the atomic integer.\n\n `load` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n Possible values are [`SeqCst`], [`Acquire`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Release`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n assert_eq!(some_var.load(Ordering::Relaxed), 5);\n ```\n",
      "adt": {}
    },
    "core::slice::<impl [T]>::get_unchecked": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a reference to an element or subslice, without doing bounds\n checking.\n\n For a safe alternative see [`get`].\n\n # Safety\n\n Calling this method with an out-of-bounds index is *[undefined behavior]*\n even if the resulting reference is not used.\n\n You can think of this like `.get(index).unwrap_unchecked()`.  It's UB\n to call `.get_unchecked(len)`, even if you immediately convert to a\n pointer.  And it's UB to call `.get_unchecked(..len + 1)`,\n `.get_unchecked(..=len)`, or similar.\n\n [`get`]: slice::get\n [undefined behavior]: https://doc.rust-lang.org/reference/behavior-considered-undefined.html\n\n # Examples\n\n ```\n let x = &[1, 2, 4];\n\n unsafe {\n     assert_eq!(x.get_unchecked(1), &2);\n }\n ```\n",
      "adt": {}
    },
    "core::panicking::panic": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " The underlying implementation of core's `panic!` macro when no formatting is used.\n",
      "adt": {}
    },
    "core::num::<impl usize>::wrapping_add": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Wrapping (modular) addition. Computes `self + rhs`,\n wrapping around at the boundary of the type.\n\n # Examples\n\n ```\n ```\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicUsize::compare_exchange_weak": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores a value into the atomic integer if the current value is the same as\n the `current` value.\n\n this function is allowed to spuriously fail even\n when the comparison succeeds, which can result in more efficient code on some\n platforms. The return value is a result indicating whether the new value was\n written and containing the previous value.\n\n `compare_exchange_weak` takes two [`Ordering`] arguments to describe the memory\n ordering of this operation. `success` describes the required ordering for the\n read-modify-write operation that takes place if the comparison with `current` succeeds.\n `failure` describes the required ordering for the load operation that takes place when\n the comparison fails. Using [`Acquire`] as success ordering makes the store part\n of this operation [`Relaxed`], and using [`Release`] makes the successful load\n [`Relaxed`]. The failure ordering can only be [`SeqCst`], [`Acquire`] or [`Relaxed`].\n\n **Note**: This method is only available on platforms that support atomic operations on\n\n # Examples\n\n ```\n\n\n let mut old = val.load(Ordering::Relaxed);\n loop {\n     let new = old * 2;\n     match val.compare_exchange_weak(old, new, Ordering::SeqCst, Ordering::Relaxed) {\n         Ok(_) => break,\n         Err(x) => old = x,\n     }\n }\n ```\n\n # Considerations\n\n `compare_exchange` is a [compare-and-swap operation] and thus exhibits the usual downsides\n of CAS operations. In particular, a load of the value followed by a successful\n `compare_exchange` with the previous load *does not ensure* that other threads have not\n changed the value in the interim. This is usually important when the *equality* check in\n the `compare_exchange` is being used to check the *identity* of a value, but equality\n does not necessarily imply identity. This is a particularly common case for pointers, as\n a pointer holding the same address does not imply that the same object exists at that\n address! In this case, `compare_exchange` can lead to the [ABA problem].\n\n [ABA Problem]: https://en.wikipedia.org/wiki/ABA_problem\n [compare-and-swap operation]: https://en.wikipedia.org/wiki/Compare-and-swap\n",
      "adt": {}
    },
    "sync::mpmc::utils::Backoff::spin_light": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Backs off using lightweight spinning.\n\n This method should be used for retrying an operation because another thread made\n progress. i.e. on CAS failure.\n",
      "adt": {
        "sync::mpmc::utils::Backoff": "ImmutableAsArgument"
      }
    },
    "core::sync::atomic::fence": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " An atomic fence.\n\n Fences create synchronization between themselves and atomic operations or fences in other\n threads. To achieve this, a fence prevents the compiler and CPU from reordering certain types of\n memory operations around it.\n\n There are 3 different ways to use an atomic fence:\n\n - atomic - fence synchronization: an atomic operation with (at least) [`Release`] ordering\n   semantics synchronizes with a fence with (at least) [`Acquire`] ordering semantics.\n - fence - atomic synchronization: a fence with (at least) [`Release`] ordering semantics\n   synchronizes with an atomic operation with (at least) [`Acquire`] ordering semantics.\n - fence - fence synchronization: a fence with (at least) [`Release`] ordering semantics\n   synchronizes with a fence with (at least) [`Acquire`] ordering semantics.\n\n These 3 ways complement the regular, fence-less, atomic - atomic synchronization.\n\n ## Atomic - Fence\n\n An atomic operation on one thread will synchronize with a fence on another thread when:\n\n -   on thread 1:\n     -   an atomic operation 'X' with (at least) [`Release`] ordering semantics on some atomic\n         object 'm',\n\n -   is paired on thread 2 with:\n     -   an atomic read 'Y' with any order on 'm',\n     -   followed by a fence 'B' with (at least) [`Acquire`] ordering semantics.\n\n This provides a happens-before dependence between X and B.\n\n ```text\n     Thread 1                                          Thread 2\n\n m.store(3, Release); X ---------\n                                |\n                                |\n                                -------------> Y  if m.load(Relaxed) == 3 {\n                                               B      fence(Acquire);\n                                                      ...\n                                                  }\n ```\n\n ## Fence - Atomic\n\n A fence on one thread will synchronize with an atomic operation on another thread when:\n\n -   on thread:\n     -   a fence 'A' with (at least) [`Release`] ordering semantics,\n     -   followed by an atomic write 'X' with any ordering on some atomic object 'm',\n\n -   is paired on thread 2 with:\n     -   an atomic operation 'Y' with (at least) [`Acquire`] ordering semantics.\n\n This provides a happens-before dependence between A and Y.\n\n ```text\n     Thread 1                                          Thread 2\n\n fence(Release);      A\n m.store(3, Relaxed); X ---------\n                                |\n                                |\n                                -------------> Y  if m.load(Acquire) == 3 {\n                                                      ...\n                                                  }\n ```\n\n ## Fence - Fence\n\n A fence on one thread will synchronize with a fence on another thread when:\n\n -   on thread 1:\n     -   a fence 'A' which has (at least) [`Release`] ordering semantics,\n     -   followed by an atomic write 'X' with any ordering on some atomic object 'm',\n\n -   is paired on thread 2 with:\n     -   an atomic read 'Y' with any ordering on 'm',\n     -   followed by a fence 'B' with (at least) [`Acquire`] ordering semantics.\n\n This provides a happens-before dependence between A and B.\n\n ```text\n     Thread 1                                          Thread 2\n\n fence(Release);      A --------------\n m.store(3, Relaxed); X ---------    |\n                                |    |\n                                |    |\n                                -------------> Y  if m.load(Relaxed) == 3 {\n                                     |-------> B      fence(Acquire);\n                                                      ...\n                                                  }\n ```\n\n ## Mandatory Atomic\n\n Note that in the examples above, it is crucial that the access to `m` are atomic. Fences cannot\n be used to establish synchronization between non-atomic accesses in different threads. However,\n thanks to the happens-before relationship, any non-atomic access that happen-before the atomic\n operation or fence with (at least) [`Release`] ordering semantics are now also properly\n synchronized with any non-atomic accesses that happen-after the atomic operation or fence with\n (at least) [`Acquire`] ordering semantics.\n\n ## Memory Ordering\n\n A fence which has [`SeqCst`] ordering, in addition to having both [`Acquire`] and [`Release`]\n semantics, participates in the global program order of the other [`SeqCst`] operations and/or\n fences.\n\n Accepts [`Acquire`], [`Release`], [`AcqRel`] and [`SeqCst`] orderings.\n\n # Panics\n\n Panics if `order` is [`Relaxed`].\n\n # Examples\n\n ```\n use std::sync::atomic::AtomicBool;\n use std::sync::atomic::fence;\n use std::sync::atomic::Ordering;\n\n // A mutual exclusion primitive based on spinlock.\n pub struct Mutex {\n     flag: AtomicBool,\n }\n\n impl Mutex {\n     pub fn new() -> Mutex {\n         Mutex {\n             flag: AtomicBool::new(false),\n         }\n     }\n\n     pub fn lock(&self) {\n         // Wait until the old value is `false`.\n         while self\n             .flag\n             .compare_exchange_weak(false, true, Ordering::Relaxed, Ordering::Relaxed)\n             .is_err()\n         {}\n         // This fence synchronizes-with store in `unlock`.\n         fence(Ordering::Acquire);\n     }\n\n     pub fn unlock(&self) {\n         self.flag.store(false, Ordering::Release);\n     }\n }\n ```\n",
      "adt": {}
    },
    "core::ptr::null": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a null raw pointer.\n\n This function is equivalent to zero-initializing the pointer:\n `MaybeUninit::<*const T>::zeroed().assume_init()`.\n The resulting pointer has the address 0.\n\n # Examples\n\n ```\n use std::ptr;\n\n let p: *const i32 = ptr::null();\n assert!(p.is_null());\n assert_eq!(p as usize, 0); // this pointer has the address 0\n ```\n",
      "adt": {}
    },
    "sync::mpmc::utils::Backoff::spin_heavy": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Backs off using heavyweight spinning.\n\n This method should be used in blocking loops where parking the thread is not an option.\n",
      "adt": {
        "sync::mpmc::utils::Backoff": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "sync::mpmc::utils::Backoff": [
      "Plain",
      "Ref"
    ],
    "sync::mpmc::utils::CachePadded": [
      "Ref"
    ],
    "sync::mpmc::array::Channel": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(5)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(4)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(2)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(3)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(1)))",
      "Ref"
    ],
    "core::sync::atomic::AtomicUsize": [
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ],
    "alloc_crate::boxed::Box": [
      "Plain",
      "Unknown([Field(0, Ty { id: 10569, kind: RigidTy(Adt(AdtDef(DefId { id: 4689, name: \"core::ptr::Unique\" }), GenericArgs([Type(Ty { id: 10563, kind: RigidTy(Slice(Ty { id: 10561, kind: RigidTy(Adt(AdtDef(DefId { id: 9258, name: \"sync::mpmc::array::Slot\" }), GenericArgs([Type(Ty { id: 9, kind: Param(ParamTy { index: 0, name: \"T\" }) })]))) })) })]))) }), Field(0, Ty { id: 10570, kind: RigidTy(Adt(AdtDef(DefId { id: 4690, name: \"core::ptr::NonNull\" }), GenericArgs([Type(Ty { id: 10563, kind: RigidTy(Slice(Ty { id: 10561, kind: RigidTy(Adt(AdtDef(DefId { id: 9258, name: \"sync::mpmc::array::Slot\" }), GenericArgs([Type(Ty { id: 9, kind: Param(ParamTy { index: 0, name: \"T\" }) })]))) })) })]))) })])"
    ],
    "sync::mpmc::array::Slot": [
      "Ref",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Deref"
    ],
    "core::result::Result": [
      "Plain"
    ],
    "sync::mpmc::select::Token": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "MutRef"
    ]
  },
  "path": 2794,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/std/src/sync/mpmc/array.rs:215:5: 285:6",
  "src": "fn start_recv(&self, token: &mut Token) -> bool {\n        let backoff = Backoff::new();\n        let mut head = self.head.load(Ordering::Relaxed);\n\n        loop {\n            // Deconstruct the head.\n            let index = head & (self.mark_bit - 1);\n            let lap = head & !(self.one_lap - 1);\n\n            // Inspect the corresponding slot.\n            debug_assert!(index < self.buffer.len());\n            let slot = unsafe { self.buffer.get_unchecked(index) };\n            let stamp = slot.stamp.load(Ordering::Acquire);\n\n            // If the stamp is ahead of the head by 1, we may attempt to pop.\n            if head + 1 == stamp {\n                let new = if index + 1 < self.cap {\n                    // Same lap, incremented index.\n                    // Set to `{ lap: lap, mark: 0, index: index + 1 }`.\n                    head + 1\n                } else {\n                    // One lap forward, index wraps around to zero.\n                    // Set to `{ lap: lap.wrapping_add(1), mark: 0, index: 0 }`.\n                    lap.wrapping_add(self.one_lap)\n                };\n\n                // Try moving the head.\n                match self.head.compare_exchange_weak(\n                    head,\n                    new,\n                    Ordering::SeqCst,\n                    Ordering::Relaxed,\n                ) {\n                    Ok(_) => {\n                        // Prepare the token for the follow-up call to `read`.\n                        token.array.slot = slot as *const Slot<T> as *const u8;\n                        token.array.stamp = head.wrapping_add(self.one_lap);\n                        return true;\n                    }\n                    Err(_) => {\n                        backoff.spin_light();\n                        head = self.head.load(Ordering::Relaxed);\n                    }\n                }\n            } else if stamp == head {\n                atomic::fence(Ordering::SeqCst);\n                let tail = self.tail.load(Ordering::Relaxed);\n\n                // If the tail equals the head, that means the channel is empty.\n                if (tail & !self.mark_bit) == head {\n                    // If the channel is disconnected...\n                    if tail & self.mark_bit != 0 {\n                        // ...then receive an error.\n                        token.array.slot = ptr::null();\n                        token.array.stamp = 0;\n                        return true;\n                    } else {\n                        // Otherwise, the receive operation is not ready.\n                        return false;\n                    }\n                }\n\n                backoff.spin_light();\n                head = self.head.load(Ordering::Relaxed);\n            } else {\n                // Snooze because we need to wait for the stamp to get updated.\n                backoff.spin_heavy();\n                head = self.head.load(Ordering::Relaxed);\n            }\n        }\n    }",
  "mir": "fn sync::mpmc::array::Channel::<T>::start_recv(_1: &sync::mpmc::array::Channel<T>, _2: &mut sync::mpmc::select::Token) -> bool {\n    let mut _0: bool;\n    let  _3: sync::mpmc::utils::Backoff;\n    let mut _4: usize;\n    let  _5: &core::sync::atomic::AtomicUsize;\n    let mut _6: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _7: core::sync::atomic::Ordering;\n    let  _8: usize;\n    let mut _9: usize;\n    let mut _10: usize;\n    let mut _11: usize;\n    let mut _12: (usize, bool);\n    let  _13: usize;\n    let mut _14: usize;\n    let mut _15: usize;\n    let mut _16: usize;\n    let mut _17: usize;\n    let mut _18: (usize, bool);\n    let mut _19: bool;\n    let mut _20: usize;\n    let mut _21: &[sync::mpmc::array::Slot<T>];\n    let mut _22: !;\n    let  _23: &sync::mpmc::array::Slot<T>;\n    let mut _24: &[sync::mpmc::array::Slot<T>];\n    let  _25: usize;\n    let mut _26: &core::sync::atomic::AtomicUsize;\n    let mut _27: core::sync::atomic::Ordering;\n    let mut _28: bool;\n    let mut _29: usize;\n    let mut _30: usize;\n    let mut _31: (usize, bool);\n    let  _32: usize;\n    let mut _33: bool;\n    let mut _34: usize;\n    let mut _35: (usize, bool);\n    let mut _36: usize;\n    let mut _37: usize;\n    let mut _38: (usize, bool);\n    let mut _39: usize;\n    let mut _40: core::result::Result<usize, usize>;\n    let  _41: &core::sync::atomic::AtomicUsize;\n    let mut _42: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _43: usize;\n    let mut _44: usize;\n    let mut _45: core::sync::atomic::Ordering;\n    let mut _46: core::sync::atomic::Ordering;\n    let mut _47: isize;\n    let mut _48: *const sync::mpmc::array::Slot<T>;\n    let mut _49: usize;\n    let mut _50: usize;\n    let mut _51: usize;\n    let  _52: ();\n    let mut _53: &sync::mpmc::utils::Backoff;\n    let mut _54: usize;\n    let  _55: &core::sync::atomic::AtomicUsize;\n    let mut _56: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _57: core::sync::atomic::Ordering;\n    let mut _58: bool;\n    let mut _59: usize;\n    let  _60: ();\n    let mut _61: core::sync::atomic::Ordering;\n    let  _62: usize;\n    let  _63: &core::sync::atomic::AtomicUsize;\n    let mut _64: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _65: core::sync::atomic::Ordering;\n    let mut _66: bool;\n    let mut _67: usize;\n    let mut _68: usize;\n    let mut _69: usize;\n    let mut _70: usize;\n    let mut _71: usize;\n    let mut _72: usize;\n    let mut _73: *const u8;\n    let  _74: ();\n    let mut _75: &sync::mpmc::utils::Backoff;\n    let mut _76: usize;\n    let  _77: &core::sync::atomic::AtomicUsize;\n    let mut _78: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _79: core::sync::atomic::Ordering;\n    let  _80: ();\n    let mut _81: &sync::mpmc::utils::Backoff;\n    let mut _82: usize;\n    let  _83: &core::sync::atomic::AtomicUsize;\n    let mut _84: &sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>;\n    let mut _85: core::sync::atomic::Ordering;\n    let mut _86: alloc_crate::boxed::Box<[sync::mpmc::array::Slot<T>]>;\n    let mut _87: alloc_crate::boxed::Box<[sync::mpmc::array::Slot<T>]>;\n    let mut _88: *const [sync::mpmc::array::Slot<T>];\n    let mut _89: *const [sync::mpmc::array::Slot<T>];\n    debug self => _1;\n    debug token => _2;\n    debug backoff => _3;\n    debug head => _4;\n    debug index => _8;\n    debug lap => _13;\n    debug slot => _23;\n    debug stamp => _25;\n    debug new => _32;\n    debug tail => _62;\n    bb0: {\n        StorageLive(_3);\n        _3 = sync::mpmc::utils::Backoff::new() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_6);\n        _6 = &((*_1).0: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _5 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageLive(_7);\n        _7 = core::sync::atomic::Ordering::Relaxed;\n        _4 = core::sync::atomic::AtomicUsize::load(_5, move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        goto -> bb4;\n    }\n    bb4: {\n        StorageLive(_9);\n        _9 = _4;\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = ((*_1).5: usize);\n        _12 = CheckedSub(_11, 1_usize);\n        assert(!move (_12.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _11, 1_usize) -> [success: bb5, unwind unreachable];\n    }\n    bb5: {\n        _10 = move (_12.0: usize);\n        StorageDead(_11);\n        _8 = BitAnd(move _9, move _10);\n        StorageDead(_10);\n        StorageDead(_9);\n        StorageLive(_14);\n        _14 = _4;\n        StorageLive(_15);\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = ((*_1).4: usize);\n        _18 = CheckedSub(_17, 1_usize);\n        assert(!move (_18.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _17, 1_usize) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _16 = move (_18.0: usize);\n        StorageDead(_17);\n        _15 = Not(move _16);\n        StorageDead(_16);\n        _13 = BitAnd(move _14, move _15);\n        StorageDead(_15);\n        StorageDead(_14);\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        _86 = ((*_1).2: alloc_crate::boxed::Box<[sync::mpmc::array::Slot<T>]>);\n        _88 = ((_86.0: core::ptr::Unique<[sync::mpmc::array::Slot<T>]>).0: core::ptr::NonNull<[sync::mpmc::array::Slot<T>]>) as *const [sync::mpmc::array::Slot<T>];\n        _21 = &(*_88);\n        _20 = PtrMetadata(move _21);\n        StorageDead(_21);\n        _19 = Lt(_8, move _20);\n        switchInt(move _19) -> [0: bb8, otherwise: bb7];\n    }\n    bb7: {\n        StorageDead(_20);\n        StorageDead(_19);\n        StorageLive(_23);\n        StorageLive(_24);\n        _87 = ((*_1).2: alloc_crate::boxed::Box<[sync::mpmc::array::Slot<T>]>);\n        _89 = ((_87.0: core::ptr::Unique<[sync::mpmc::array::Slot<T>]>).0: core::ptr::NonNull<[sync::mpmc::array::Slot<T>]>) as *const [sync::mpmc::array::Slot<T>];\n        _24 = &(*_89);\n        _23 = core::slice::<impl [sync::mpmc::array::Slot<T>]>::get_unchecked::<usize>(move _24, _8) -> [return: bb9, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_20);\n        _22 = core::panicking::panic(\"assertion failed: index < self.buffer.len()\") -> unwind unreachable;\n    }\n    bb9: {\n        StorageDead(_24);\n        StorageLive(_26);\n        _26 = &((*_23).0: core::sync::atomic::AtomicUsize);\n        StorageLive(_27);\n        _27 = core::sync::atomic::Ordering::Acquire;\n        _25 = core::sync::atomic::AtomicUsize::load(move _26, move _27) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_27);\n        StorageDead(_26);\n        StorageLive(_28);\n        StorageLive(_29);\n        StorageLive(_30);\n        _30 = _4;\n        _31 = CheckedAdd(_30, 1_usize);\n        assert(!move (_31.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _30, 1_usize) -> [success: bb11, unwind unreachable];\n    }\n    bb11: {\n        _29 = move (_31.0: usize);\n        StorageDead(_30);\n        _28 = Eq(move _29, _25);\n        switchInt(move _28) -> [0: bb28, otherwise: bb12];\n    }\n    bb12: {\n        StorageDead(_29);\n        StorageLive(_32);\n        StorageLive(_33);\n        StorageLive(_34);\n        _35 = CheckedAdd(_8, 1_usize);\n        assert(!move (_35.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _8, 1_usize) -> [success: bb13, unwind unreachable];\n    }\n    bb13: {\n        _34 = move (_35.0: usize);\n        StorageLive(_36);\n        _36 = ((*_1).3: usize);\n        _33 = Lt(move _34, move _36);\n        switchInt(move _33) -> [0: bb16, otherwise: bb14];\n    }\n    bb14: {\n        StorageDead(_36);\n        StorageDead(_34);\n        StorageLive(_37);\n        _37 = _4;\n        _38 = CheckedAdd(_37, 1_usize);\n        assert(!move (_38.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _37, 1_usize) -> [success: bb15, unwind unreachable];\n    }\n    bb15: {\n        _32 = move (_38.0: usize);\n        StorageDead(_37);\n        goto -> bb18;\n    }\n    bb16: {\n        StorageDead(_36);\n        StorageDead(_34);\n        StorageLive(_39);\n        _39 = ((*_1).4: usize);\n        _32 = core::num::<impl usize>::wrapping_add(_13, move _39) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_39);\n        goto -> bb18;\n    }\n    bb18: {\n        StorageDead(_33);\n        StorageLive(_40);\n        StorageLive(_42);\n        _42 = &((*_1).0: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _41 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _42) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_42);\n        StorageLive(_43);\n        _43 = _4;\n        StorageLive(_44);\n        _44 = _32;\n        StorageLive(_45);\n        _45 = core::sync::atomic::Ordering::SeqCst;\n        StorageLive(_46);\n        _46 = core::sync::atomic::Ordering::Relaxed;\n        _40 = core::sync::atomic::AtomicUsize::compare_exchange_weak(_41, move _43, move _44, move _45, move _46) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_46);\n        StorageDead(_45);\n        StorageDead(_44);\n        StorageDead(_43);\n        _47 = discriminant(_40);\n        switchInt(move _47) -> [0: bb23, 1: bb22, otherwise: bb21];\n    }\n    bb21: {\n        unreachable;\n    }\n    bb22: {\n        StorageLive(_53);\n        _53 = &_3;\n        _52 = sync::mpmc::utils::Backoff::spin_light(move _53) -> [return: bb25, unwind unreachable];\n    }\n    bb23: {\n        StorageLive(_48);\n        _48 = &raw const (*_23);\n        (((*_2).0: sync::mpmc::array::ArrayToken).0: *const u8) = move _48 as *const u8;\n        StorageDead(_48);\n        StorageLive(_49);\n        StorageLive(_50);\n        _50 = _4;\n        StorageLive(_51);\n        _51 = ((*_1).4: usize);\n        _49 = core::num::<impl usize>::wrapping_add(move _50, move _51) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageDead(_51);\n        StorageDead(_50);\n        (((*_2).0: sync::mpmc::array::ArrayToken).1: usize) = move _49;\n        StorageDead(_49);\n        _0 = true;\n        StorageDead(_40);\n        StorageDead(_32);\n        goto -> bb48;\n    }\n    bb25: {\n        StorageDead(_53);\n        StorageLive(_54);\n        StorageLive(_56);\n        _56 = &((*_1).0: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _55 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _56) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageDead(_56);\n        StorageLive(_57);\n        _57 = core::sync::atomic::Ordering::Relaxed;\n        _54 = core::sync::atomic::AtomicUsize::load(_55, move _57) -> [return: bb27, unwind unreachable];\n    }\n    bb27: {\n        StorageDead(_57);\n        _4 = move _54;\n        StorageDead(_54);\n        StorageDead(_40);\n        StorageDead(_32);\n        goto -> bb46;\n    }\n    bb28: {\n        StorageDead(_29);\n        StorageLive(_58);\n        StorageLive(_59);\n        _59 = _4;\n        _58 = Eq(_25, move _59);\n        switchInt(move _58) -> [0: bb41, otherwise: bb29];\n    }\n    bb29: {\n        StorageDead(_59);\n        StorageLive(_61);\n        _61 = core::sync::atomic::Ordering::SeqCst;\n        _60 = core::sync::atomic::fence(move _61) -> [return: bb30, unwind unreachable];\n    }\n    bb30: {\n        StorageDead(_61);\n        StorageLive(_64);\n        _64 = &((*_1).1: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _63 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _64) -> [return: bb31, unwind unreachable];\n    }\n    bb31: {\n        StorageDead(_64);\n        StorageLive(_65);\n        _65 = core::sync::atomic::Ordering::Relaxed;\n        _62 = core::sync::atomic::AtomicUsize::load(_63, move _65) -> [return: bb32, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_65);\n        StorageLive(_66);\n        StorageLive(_67);\n        StorageLive(_68);\n        StorageLive(_69);\n        _69 = ((*_1).5: usize);\n        _68 = Not(move _69);\n        StorageDead(_69);\n        _67 = BitAnd(_62, move _68);\n        StorageDead(_68);\n        StorageLive(_70);\n        _70 = _4;\n        _66 = Eq(move _67, move _70);\n        switchInt(move _66) -> [0: bb37, otherwise: bb33];\n    }\n    bb33: {\n        StorageDead(_70);\n        StorageDead(_67);\n        StorageLive(_71);\n        StorageLive(_72);\n        _72 = ((*_1).5: usize);\n        _71 = BitAnd(_62, move _72);\n        StorageDead(_72);\n        switchInt(move _71) -> [0: bb36, otherwise: bb34];\n    }\n    bb34: {\n        StorageDead(_71);\n        StorageLive(_73);\n        _73 = core::ptr::null::<u8>() -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        (((*_2).0: sync::mpmc::array::ArrayToken).0: *const u8) = move _73;\n        StorageDead(_73);\n        (((*_2).0: sync::mpmc::array::ArrayToken).1: usize) = 0_usize;\n        _0 = true;\n        goto -> bb47;\n    }\n    bb36: {\n        StorageDead(_71);\n        _0 = false;\n        goto -> bb47;\n    }\n    bb37: {\n        StorageDead(_70);\n        StorageDead(_67);\n        StorageDead(_66);\n        StorageLive(_75);\n        _75 = &_3;\n        _74 = sync::mpmc::utils::Backoff::spin_light(move _75) -> [return: bb38, unwind unreachable];\n    }\n    bb38: {\n        StorageDead(_75);\n        StorageLive(_76);\n        StorageLive(_78);\n        _78 = &((*_1).0: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _77 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _78) -> [return: bb39, unwind unreachable];\n    }\n    bb39: {\n        StorageDead(_78);\n        StorageLive(_79);\n        _79 = core::sync::atomic::Ordering::Relaxed;\n        _76 = core::sync::atomic::AtomicUsize::load(_77, move _79) -> [return: bb40, unwind unreachable];\n    }\n    bb40: {\n        StorageDead(_79);\n        _4 = move _76;\n        StorageDead(_76);\n        goto -> bb45;\n    }\n    bb41: {\n        StorageDead(_59);\n        StorageLive(_81);\n        _81 = &_3;\n        _80 = sync::mpmc::utils::Backoff::spin_heavy(move _81) -> [return: bb42, unwind unreachable];\n    }\n    bb42: {\n        StorageDead(_81);\n        StorageLive(_82);\n        StorageLive(_84);\n        _84 = &((*_1).0: sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize>);\n        _83 = <sync::mpmc::utils::CachePadded<core::sync::atomic::AtomicUsize> as core::ops::Deref>::deref(move _84) -> [return: bb43, unwind unreachable];\n    }\n    bb43: {\n        StorageDead(_84);\n        StorageLive(_85);\n        _85 = core::sync::atomic::Ordering::Relaxed;\n        _82 = core::sync::atomic::AtomicUsize::load(_83, move _85) -> [return: bb44, unwind unreachable];\n    }\n    bb44: {\n        StorageDead(_85);\n        _4 = move _82;\n        StorageDead(_82);\n        goto -> bb45;\n    }\n    bb45: {\n        StorageDead(_58);\n        goto -> bb46;\n    }\n    bb46: {\n        StorageDead(_28);\n        StorageDead(_23);\n        goto -> bb4;\n    }\n    bb47: {\n        StorageDead(_66);\n        StorageDead(_58);\n        goto -> bb48;\n    }\n    bb48: {\n        StorageDead(_28);\n        StorageDead(_23);\n        StorageDead(_4);\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Attempts to reserve a slot for receiving a message.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}