<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] There is no IP core bound to FIFO [ALU_operation]." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.082+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/ALU_operation_full_n' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.062+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_BREADY' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.053+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WUSER' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.042+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WID' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.029+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WLAST' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.020+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WSTRB' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.010+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WDATA' to 0." projectName="HLS" solutionName="solution1" date="2024-05-16T16:22:35.000+0200" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
