# Pipelined RISC Processor in Verilog

See `docs/architecture.md` for details.