// Seed: 2964248902
module module_0 (
    output wor id_0
);
  wire id_3;
  assign id_0 = id_2[1];
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_2();
  assign id_12[1] = id_6;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input supply0 id_3
);
  tri1 id_5, id_6;
  module_0(
      id_1
  );
  assign id_5 = 1;
  xor (id_1, id_5, id_6, id_0);
endmodule
module module_2 ();
  wire id_1 = ~0;
endmodule
