

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Thu Nov 21 16:08:08 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	6  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_100 = zext i16 %output_width_read to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'zext' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_101 = zext i16 %input_height_read to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 19 'zext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_102 = zext i16 %input_width_read to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 20 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit9" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_4, %.loopexit9.loopexit ]"   --->   Operation 22 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit9.loopexit ]" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit9.loopexit ]" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 24 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_101" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 25 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_d, %output_depth_read" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%out_d_4 = add i16 %out_d, 1" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 28 'add' 'out_d_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %.preheader6.preheader" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_103_cast2 = zext i16 %out_d to i17" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 30 'zext' 'tmp_103_cast2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %out_d, i3 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 32 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 33 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]"   --->   Operation 35 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_h, %output_height_read" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 36 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.07ns)   --->   "%out_h_4 = add i16 %out_h, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 37 'add' 'out_h_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit9.loopexit, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_108 = zext i16 %out_h to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 39 'zext' 'tmp_108' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul, %tmp_108" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 40 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i16 %out_h to i17" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 42 'zext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_100" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 43 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ 0, %.preheader5.preheader ], [ %out_w_4, %.preheader5.loopexit ]"   --->   Operation 45 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_read" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 46 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (2.07ns)   --->   "%out_w_4 = add i16 %out_w, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 47 'add' 'out_w_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_109 = zext i16 %out_w to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 49 'zext' 'tmp_109' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i16 %out_w to i17" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 50 'zext' 'tmp_109_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_110 = add i32 %tmp1, %tmp_109" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 51 'add' 'tmp_110' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_111 = sext i32 %tmp_110 to i64" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 52 'sext' 'tmp_111' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [12544 x i16]* %output_r, i64 0, i64 %tmp_111" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 53 'getelementptr' 'output_addr11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 54 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 55 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 56 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.62>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]"   --->   Operation 57 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 58 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_113_cast1 = zext i2 %k_h to i17" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 62 'zext' 'tmp_113_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_113_cast9 = zext i2 %k_h to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 63 'zext' 'tmp_113_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 64 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2 to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 65 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.73ns)   --->   "%tmp_114 = sub i5 %p_shl2_cast, %tmp_113_cast9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 66 'sub' 'tmp_114' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_114_cast = sext i5 %tmp_114 to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 67 'sext' 'tmp_114_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_113_cast1, %tmp_108_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 68 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i17 %tmp4 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 69 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul2, %tmp4_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 70 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.16ns)   --->   "%tmp6 = add i21 %tmp_114_cast, %p_shl_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 71 'add' 'tmp6' <Predicate = (!exitcond1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 72 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 73 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_102, %tmp2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 73 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 7.88>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 77 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 78 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i2 %k_w to i17" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 80 'zext' 'tmp_115_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_109_cast, %tmp_115_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 81 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i17 %tmp5 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 82 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.55ns)   --->   "%tmp_118 = add i32 %tmp5_cast, %tmp3" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 83 'add' 'tmp_118' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_119 = sext i32 %tmp_118 to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 84 'sext' 'tmp_119' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_119" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 85 'getelementptr' 'Padding2D_4_array_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 86 'load' 'Padding2D_4_array_lo' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 87 [1/1] (2.07ns)   --->   "%tmp7 = add i17 %tmp_103_cast2, %tmp_115_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 87 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i17 %tmp7 to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 88 'zext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.22ns)   --->   "%tmp_120 = add i21 %tmp7_cast, %tmp6" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 89 'add' 'tmp_120' <Predicate = (!exitcond)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i21 %tmp_120 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 90 'sext' 'tmp_122_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_121 = zext i32 %tmp_122_cast to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 91 'zext' 'tmp_121' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_1 = getelementptr [144 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_121" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 92 'getelementptr' 'SeparableConv2D_4_w_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_2 = load i15* %SeparableConv2D_4_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 93 'load' 'SeparableConv2D_4_w_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 144> <ROM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 95 'load' 'Padding2D_4_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_2 = load i15* %SeparableConv2D_4_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'load' 'SeparableConv2D_4_w_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 144> <ROM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i16 %Padding2D_4_array_lo to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'sext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i15 %SeparableConv2D_4_w_2 to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 98 'sext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_122 = mul i30 %tmp_120_cast, %tmp_124_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 99 'mul' 'tmp_122' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_122, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 100 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 101 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 102 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 102 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 103 [1/1] (2.07ns)   --->   "%tmp_125 = add i16 %output_load, %tmp_124" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 103 'add' 'tmp_125' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (3.25ns)   --->   "store i16 %tmp_125, i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read     (read             ) [ 001111111111]
output_height_read    (read             ) [ 001111111111]
output_depth_read     (read             ) [ 001111111111]
input_width_read      (read             ) [ 000000000000]
input_height_read     (read             ) [ 000000000000]
tmp_s                 (zext             ) [ 001111111111]
tmp_100               (zext             ) [ 001111111111]
tmp_101               (zext             ) [ 001111111111]
tmp_102               (zext             ) [ 001111111111]
StgValue_21           (br               ) [ 011111111111]
out_d                 (phi              ) [ 001000000000]
phi_mul               (phi              ) [ 001111111111]
phi_mul2              (phi              ) [ 001011111111]
next_mul3             (add              ) [ 011111111111]
next_mul              (add              ) [ 011111111111]
exitcond4             (icmp             ) [ 001111111111]
out_d_4               (add              ) [ 011111111111]
StgValue_29           (br               ) [ 000000000000]
tmp_103_cast2         (zext             ) [ 000111111111]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl_cast            (zext             ) [ 000111111111]
StgValue_33           (br               ) [ 001111111111]
StgValue_34           (ret              ) [ 000000000000]
out_h                 (phi              ) [ 000110000000]
exitcond3             (icmp             ) [ 001111111111]
out_h_4               (add              ) [ 001111111111]
StgValue_38           (br               ) [ 000000000000]
tmp_108               (zext             ) [ 000000000000]
tmp                   (add              ) [ 000010000000]
StgValue_41           (br               ) [ 011111111111]
tmp_108_cast          (zext             ) [ 000001111111]
tmp1                  (mul              ) [ 000001111111]
StgValue_44           (br               ) [ 001111111111]
out_w                 (phi              ) [ 000001000000]
exitcond2             (icmp             ) [ 001111111111]
out_w_4               (add              ) [ 001111111111]
StgValue_48           (br               ) [ 000000000000]
tmp_109               (zext             ) [ 000000000000]
tmp_109_cast          (zext             ) [ 000000111111]
tmp_110               (add              ) [ 000000000000]
tmp_111               (sext             ) [ 000000000000]
output_addr11         (getelementptr    ) [ 000000111111]
StgValue_54           (store            ) [ 000000000000]
StgValue_55           (br               ) [ 001111111111]
StgValue_56           (br               ) [ 001111111111]
k_h                   (phi              ) [ 000000100000]
exitcond1             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
k_h_1                 (add              ) [ 001111111111]
StgValue_61           (br               ) [ 000000000000]
tmp_113_cast1         (zext             ) [ 000000000000]
tmp_113_cast9         (zext             ) [ 000000000000]
p_shl2                (bitconcatenate   ) [ 000000000000]
p_shl2_cast           (zext             ) [ 000000000000]
tmp_114               (sub              ) [ 000000000000]
tmp_114_cast          (sext             ) [ 000000000000]
tmp4                  (add              ) [ 000000000000]
tmp4_cast             (zext             ) [ 000000000000]
tmp2                  (add              ) [ 000000010000]
tmp6                  (add              ) [ 000000011111]
StgValue_72           (br               ) [ 001111111111]
tmp3                  (mul              ) [ 000000001111]
StgValue_74           (br               ) [ 001111111111]
k_w                   (phi              ) [ 000000001000]
exitcond              (icmp             ) [ 001111111111]
empty_33              (speclooptripcount) [ 000000000000]
k_w_1                 (add              ) [ 001111111111]
StgValue_79           (br               ) [ 000000000000]
tmp_115_cast          (zext             ) [ 000000000000]
tmp5                  (add              ) [ 000000000000]
tmp5_cast             (zext             ) [ 000000000000]
tmp_118               (add              ) [ 000000000000]
tmp_119               (sext             ) [ 000000000000]
Padding2D_4_array_ad  (getelementptr    ) [ 000000000100]
tmp7                  (add              ) [ 000000000000]
tmp7_cast             (zext             ) [ 000000000000]
tmp_120               (add              ) [ 000000000000]
tmp_122_cast          (sext             ) [ 000000000000]
tmp_121               (zext             ) [ 000000000000]
SeparableConv2D_4_w_1 (getelementptr    ) [ 000000000100]
StgValue_94           (br               ) [ 001111111111]
Padding2D_4_array_lo  (load             ) [ 000000000010]
SeparableConv2D_4_w_2 (load             ) [ 000000000010]
tmp_120_cast          (sext             ) [ 000000000000]
tmp_124_cast          (sext             ) [ 000000000000]
tmp_122               (mul              ) [ 000000000000]
tmp_124               (partselect       ) [ 000000000001]
output_load           (load             ) [ 000000000000]
tmp_125               (add              ) [ 000000000000]
StgValue_104          (store            ) [ 000000000000]
StgValue_105          (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_depth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="output_width_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="output_height_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_depth_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_addr11_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr11/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_54/5 output_load/10 StgValue_104/11 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Padding2D_4_array_ad_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Padding2D_4_array_ad/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_array_lo/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="SeparableConv2D_4_w_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_w_1/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_w_2/8 "/>
</bind>
</comp>

<comp id="118" class="1005" name="out_d_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_d_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="phi_mul_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="phi_mul_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="out_h_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="out_h_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_w_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_w_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="k_h_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_h_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="k_w_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="k_w_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_100_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_101_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_102_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="next_mul3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="next_mul_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="out_d_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_103_cast2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_shl_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exitcond3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="2"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_h_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_4/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_108_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_108_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="16" slack="3"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="4"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="out_w_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_4/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_109_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_109_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_110_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_111_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="k_h_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_113_cast1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_cast1/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_113_cast9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_cast9/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_shl2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_shl2_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_114_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_114/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_114_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_cast/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="2"/>
<pin id="354" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp4_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="4"/>
<pin id="362" dir="0" index="1" bw="17" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="19" slack="4"/>
<pin id="369" dir="1" index="2" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="6"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_w_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_115_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115_cast/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="3"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp5_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_118_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_119_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_119/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="6"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp7_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="0"/>
<pin id="417" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_120_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="0"/>
<pin id="421" dir="0" index="1" bw="21" slack="2"/>
<pin id="422" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_122_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="21" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_122_cast/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_121_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="21" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_120_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_120_cast/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_124_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="1"/>
<pin id="438" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_124_cast/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_124_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="30" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_124/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_125_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="1"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/11 "/>
</bind>
</comp>

<comp id="454" class="1007" name="tmp_122_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="15" slack="0"/>
<pin id="457" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_122/10 "/>
</bind>
</comp>

<comp id="461" class="1005" name="output_width_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="4"/>
<pin id="463" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="output_height_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="2"/>
<pin id="468" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="output_depth_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_s_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_100_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="3"/>
<pin id="483" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_101_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_102_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="6"/>
<pin id="493" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="496" class="1005" name="next_mul3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="next_mul_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="509" class="1005" name="out_d_4_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_103_cast2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="6"/>
<pin id="516" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp_103_cast2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_shl_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="21" slack="4"/>
<pin id="521" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opset="p_shl_cast "/>
</bind>
</comp>

<comp id="527" class="1005" name="out_h_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_108_cast_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="17" slack="2"/>
<pin id="539" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_108_cast "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="out_w_4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_109_cast_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="17" slack="3"/>
<pin id="557" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="output_addr11_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="5"/>
<pin id="562" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="output_addr11 "/>
</bind>
</comp>

<comp id="568" class="1005" name="k_h_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp6_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="21" slack="2"/>
<pin id="580" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="591" class="1005" name="k_w_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="Padding2D_4_array_ad_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="1"/>
<pin id="598" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_array_ad "/>
</bind>
</comp>

<comp id="601" class="1005" name="SeparableConv2D_4_w_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="Padding2D_4_array_lo_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="1"/>
<pin id="608" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_array_lo "/>
</bind>
</comp>

<comp id="611" class="1005" name="SeparableConv2D_4_w_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="1"/>
<pin id="613" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_124_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="54" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="48" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="72" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="66" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="145" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="133" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="122" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="122" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="122" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="122" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="157" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="157" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="157" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="129" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="153" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="169" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="169" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="169" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="169" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="313"><net_src comp="180" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="180" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="180" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="180" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="180" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="325" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="321" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="141" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="347" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="191" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="191" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="191" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="414"><net_src comp="387" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="85" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="448" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="458"><net_src comp="433" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="436" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="454" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="464"><net_src comp="48" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="469"><net_src comp="54" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="474"><net_src comp="60" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="479"><net_src comp="198" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="484"><net_src comp="202" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="489"><net_src comp="206" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="494"><net_src comp="210" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="499"><net_src comp="214" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="504"><net_src comp="219" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="512"><net_src comp="229" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="517"><net_src comp="235" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="522"><net_src comp="247" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="530"><net_src comp="256" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="535"><net_src comp="266" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="540"><net_src comp="272" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="545"><net_src comp="276" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="553"><net_src comp="285" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="558"><net_src comp="295" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="563"><net_src comp="78" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="571"><net_src comp="315" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="576"><net_src comp="360" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="581"><net_src comp="366" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="586"><net_src comp="371" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="594"><net_src comp="381" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="599"><net_src comp="92" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="604"><net_src comp="105" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="609"><net_src comp="99" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="614"><net_src comp="112" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="619"><net_src comp="439" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="448" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 11 }
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : output_depth | {1 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : output_r | {10 11 }
	Port: depthwise_conv2d_fix.1 : Padding2D_4_array | {8 9 }
	Port: depthwise_conv2d_fix.1 : SeparableConv2D_4_w_s | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_4 : 1
		StgValue_29 : 2
		tmp_103_cast2 : 1
		p_shl : 1
		p_shl_cast : 2
	State 3
		exitcond3 : 1
		out_h_4 : 1
		StgValue_38 : 2
		tmp_108 : 1
		tmp : 2
	State 4
	State 5
		exitcond2 : 1
		out_w_4 : 1
		StgValue_48 : 2
		tmp_109 : 1
		tmp_109_cast : 1
		tmp_110 : 2
		tmp_111 : 3
		output_addr11 : 4
		StgValue_54 : 5
	State 6
		exitcond1 : 1
		k_h_1 : 1
		StgValue_61 : 2
		tmp_113_cast1 : 1
		tmp_113_cast9 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_114 : 3
		tmp_114_cast : 4
		tmp4 : 2
		tmp4_cast : 3
		tmp2 : 4
		tmp6 : 5
	State 7
	State 8
		exitcond : 1
		k_w_1 : 1
		StgValue_79 : 2
		tmp_115_cast : 1
		tmp5 : 2
		tmp5_cast : 3
		tmp_118 : 4
		tmp_119 : 5
		Padding2D_4_array_ad : 6
		Padding2D_4_array_lo : 7
		tmp7 : 2
		tmp7_cast : 3
		tmp_120 : 4
		tmp_122_cast : 5
		tmp_121 : 6
		SeparableConv2D_4_w_1 : 7
		SeparableConv2D_4_w_2 : 8
	State 9
	State 10
		tmp_122 : 1
		tmp_124 : 2
	State 11
		tmp_125 : 1
		StgValue_104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_214       |    0    |    0    |    39   |
|          |        next_mul_fu_219        |    0    |    0    |    39   |
|          |         out_d_4_fu_229        |    0    |    0    |    23   |
|          |         out_h_4_fu_256        |    0    |    0    |    23   |
|          |           tmp_fu_266          |    0    |    0    |    39   |
|          |         out_w_4_fu_285        |    0    |    0    |    23   |
|          |         tmp_110_fu_299        |    0    |    0    |    39   |
|          |          k_h_1_fu_315         |    0    |    0    |    10   |
|    add   |          tmp4_fu_351          |    0    |    0    |    23   |
|          |          tmp2_fu_360          |    0    |    0    |    39   |
|          |          tmp6_fu_366          |    0    |    0    |    26   |
|          |          k_w_1_fu_381         |    0    |    0    |    10   |
|          |          tmp5_fu_391          |    0    |    0    |    23   |
|          |         tmp_118_fu_400        |    0    |    0    |    39   |
|          |          tmp7_fu_410          |    0    |    0    |    23   |
|          |         tmp_120_fu_419        |    0    |    0    |    28   |
|          |         tmp_125_fu_448        |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_224       |    0    |    0    |    13   |
|          |        exitcond3_fu_251       |    0    |    0    |    13   |
|   icmp   |        exitcond2_fu_280       |    0    |    0    |    13   |
|          |        exitcond1_fu_309       |    0    |    0    |    8    |
|          |        exitcond_fu_375        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_276          |    2    |    0    |    20   |
|    mul   |          tmp3_fu_371          |    2    |    0    |    20   |
|          |         tmp_122_fu_454        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_114_fu_341        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_48 |    0    |    0    |    0    |
|          | output_height_read_read_fu_54 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_60 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_66  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_72 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_198         |    0    |    0    |    0    |
|          |         tmp_100_fu_202        |    0    |    0    |    0    |
|          |         tmp_101_fu_206        |    0    |    0    |    0    |
|          |         tmp_102_fu_210        |    0    |    0    |    0    |
|          |      tmp_103_cast2_fu_235     |    0    |    0    |    0    |
|          |       p_shl_cast_fu_247       |    0    |    0    |    0    |
|          |         tmp_108_fu_262        |    0    |    0    |    0    |
|          |      tmp_108_cast_fu_272      |    0    |    0    |    0    |
|   zext   |         tmp_109_fu_291        |    0    |    0    |    0    |
|          |      tmp_109_cast_fu_295      |    0    |    0    |    0    |
|          |      tmp_113_cast1_fu_321     |    0    |    0    |    0    |
|          |      tmp_113_cast9_fu_325     |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_337      |    0    |    0    |    0    |
|          |        tmp4_cast_fu_356       |    0    |    0    |    0    |
|          |      tmp_115_cast_fu_387      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_396       |    0    |    0    |    0    |
|          |        tmp7_cast_fu_415       |    0    |    0    |    0    |
|          |         tmp_121_fu_428        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_fu_239         |    0    |    0    |    0    |
|          |         p_shl2_fu_329         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_111_fu_304        |    0    |    0    |    0    |
|          |      tmp_114_cast_fu_347      |    0    |    0    |    0    |
|   sext   |         tmp_119_fu_405        |    0    |    0    |    0    |
|          |      tmp_122_cast_fu_424      |    0    |    0    |    0    |
|          |      tmp_120_cast_fu_433      |    0    |    0    |    0    |
|          |      tmp_124_cast_fu_436      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_124_fu_439        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |    0    |   577   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| Padding2D_4_array_ad_reg_596|   14   |
| Padding2D_4_array_lo_reg_606|   16   |
|SeparableConv2D_4_w_1_reg_601|    8   |
|SeparableConv2D_4_w_2_reg_611|   15   |
|        k_h_1_reg_568        |    2   |
|         k_h_reg_176         |    2   |
|        k_w_1_reg_591        |    2   |
|         k_w_reg_187         |    2   |
|      next_mul3_reg_496      |   32   |
|       next_mul_reg_501      |   32   |
|       out_d_4_reg_509       |   16   |
|        out_d_reg_118        |   16   |
|       out_h_4_reg_527       |   16   |
|        out_h_reg_153        |   16   |
|       out_w_4_reg_550       |   16   |
|        out_w_reg_165        |   16   |
|    output_addr11_reg_560    |   14   |
|  output_depth_read_reg_471  |   16   |
|  output_height_read_reg_466 |   16   |
|  output_width_read_reg_461  |   16   |
|      p_shl_cast_reg_519     |   21   |
|       phi_mul2_reg_141      |   32   |
|       phi_mul_reg_129       |   32   |
|         tmp1_reg_542        |   32   |
|         tmp2_reg_573        |   32   |
|         tmp3_reg_583        |   32   |
|         tmp6_reg_578        |   21   |
|       tmp_100_reg_481       |   32   |
|       tmp_101_reg_486       |   32   |
|       tmp_102_reg_491       |   32   |
|    tmp_103_cast2_reg_514    |   17   |
|     tmp_108_cast_reg_537    |   17   |
|     tmp_109_cast_reg_555    |   17   |
|       tmp_124_reg_616       |   16   |
|         tmp_reg_532         |   32   |
|        tmp_s_reg_476        |   32   |
+-----------------------------+--------+
|            Total            |   712  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_85 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul_reg_129  |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul2_reg_141 |  p0  |   2  |  32  |   64   ||    9    |
|   out_h_reg_153   |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   577  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   712  |   640  |
+-----------+--------+--------+--------+--------+
