# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 21
attribute \src "dut.sv:1.1-19.10"
attribute \cells_not_processed 1
module \top
  wire $auto$process.cpp:98:import_immediate_assert$11
  wire $auto$process.cpp:98:import_immediate_assert$15
  wire $auto$process.cpp:98:import_immediate_assert$19
  wire $auto$process.cpp:98:import_immediate_assert$7
  wire $auto$rtlil.cc:3013:Eq$10
  wire $auto$rtlil.cc:3013:Eq$14
  wire $auto$rtlil.cc:3013:Eq$18
  wire $auto$rtlil.cc:3013:Eq$6
  attribute \src "dut.sv:11.20-11.22"
  attribute \wiretype "\\char_t"
  wire width 8 signed \ch
  attribute \src "dut.sv:8.21-8.25"
  attribute \wiretype "\\uint2_t"
  wire width 2 \int2
  attribute \src "dut.sv:9.20-9.24"
  attribute \wiretype "\\int4_t"
  wire width 4 signed \int4
  attribute \src "dut.sv:10.20-10.24"
  attribute \wiretype "\\int8_t"
  wire width 8 signed \int8
  cell $eq $auto$expression.cpp:666:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \int8
    connect \B 8'11111111
    connect \Y $auto$rtlil.cc:3013:Eq$14
  end
  cell $eq $auto$expression.cpp:666:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \ch
    connect \B 8'11111111
    connect \Y $auto$rtlil.cc:3013:Eq$18
  end
  cell $eq $auto$expression.cpp:666:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \int2
    connect \B 2'10
    connect \Y $auto$rtlil.cc:3013:Eq$6
  end
  cell $eq $auto$expression.cpp:666:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \int4
    connect \B 4'1111
    connect \Y $auto$rtlil.cc:3013:Eq$10
  end
  attribute \src "dut.sv:15.12-15.36"
  cell $check $auto$process.cpp:102:import_immediate_assert$12
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $auto$rtlil.cc:3013:Eq$10
    connect \ARGS { }
    connect \EN $auto$process.cpp:98:import_immediate_assert$11
    connect \TRG { }
  end
  attribute \src "dut.sv:16.12-16.40"
  cell $check $auto$process.cpp:102:import_immediate_assert$16
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $auto$rtlil.cc:3013:Eq$14
    connect \ARGS { }
    connect \EN $auto$process.cpp:98:import_immediate_assert$15
    connect \TRG { }
  end
  attribute \src "dut.sv:17.12-17.40"
  cell $check $auto$process.cpp:102:import_immediate_assert$20
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $auto$rtlil.cc:3013:Eq$18
    connect \ARGS { }
    connect \EN $auto$process.cpp:98:import_immediate_assert$19
    connect \TRG { }
  end
  attribute \src "dut.sv:14.12-14.34"
  cell $check $auto$process.cpp:102:import_immediate_assert$8
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $auto$rtlil.cc:3013:Eq$6
    connect \ARGS { }
    connect \EN $auto$process.cpp:98:import_immediate_assert$7
    connect \TRG { }
  end
  attribute \src "dut.sv:8.21-8.25"
  process $auto$uhdm2rtlil.cpp:1230:import_module$1
    assign \int2 2'10
    sync always
      update \int2 2'10
  end
  attribute \src "dut.sv:9.20-9.24"
  process $auto$uhdm2rtlil.cpp:1230:import_module$2
    assign \int4 4'1111
    sync always
      update \int4 4'1111
  end
  attribute \src "dut.sv:10.20-10.24"
  process $auto$uhdm2rtlil.cpp:1230:import_module$3
    assign \int8 { \int4 [3] \int4 [3] \int4 [3] \int4 [3] \int4 }
    sync always
      update \int8 { \int4 [3] \int4 [3] \int4 [3] \int4 [3] \int4 }
  end
  attribute \src "dut.sv:11.20-11.22"
  process $auto$uhdm2rtlil.cpp:1230:import_module$4
    assign \ch \int8
    sync always
      update \ch \int8
  end
  attribute \src "dut.sv:14.2-14.34"
  process $proc$dut.sv:14$1
    assign $auto$process.cpp:98:import_immediate_assert$7 1'1
    sync always
  end
  attribute \src "dut.sv:15.2-15.36"
  process $proc$dut.sv:15$1
    assign $auto$process.cpp:98:import_immediate_assert$11 1'1
    sync always
  end
  attribute \src "dut.sv:16.2-16.40"
  process $proc$dut.sv:16$1
    assign $auto$process.cpp:98:import_immediate_assert$15 1'1
    sync always
  end
  attribute \src "dut.sv:17.2-17.40"
  process $proc$dut.sv:17$1
    assign $auto$process.cpp:98:import_immediate_assert$19 1'1
    sync always
  end
end
