*******************************************
PASS: The output matches the golden output!
*******************************************

C:\Users\Alan\Desktop\LabC\fast\solution1\sim\verilog>set PATH= 

C:\Users\Alan\Desktop\LabC\fast\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_fast_accel_top glbl -Oenable_linking_all_libraries  -prj fast_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s fast_accel -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fast_accel_top glbl -Oenable_linking_all_libraries -prj fast_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fast_accel -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_img_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_img_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fast_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_fast_accel_Pipeline_Compute_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_fast_accel_Pipeline_Compute_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast_accel_regslice_both
INFO: [VRFC 10-311] analyzing module fast_accel_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fast_accel_flow_control_loop_pip...
Compiling module xil_defaultlib.fast_accel_fast_accel_Pipeline_C...
Compiling module xil_defaultlib.fast_accel_regslice_both(DataWid...
Compiling module xil_defaultlib.fast_accel
Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_img_in
Compiling module xil_defaultlib.AESL_axi_s_img_out
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fast_accel_top
Compiling module work.glbl
Built simulation snapshot fast_accel

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fast_accel/xsim_script.tcl
# xsim {fast_accel} -view {{fast_accel_dataflow_ana.wcfg}} -tclbatch {fast_accel.tcl} -protoinst {fast_accel.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fast_accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fast_accel_top/AESL_inst_fast_accel//AESL_inst_fast_accel_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fast_accel_top/AESL_inst_fast_accel/grp_fast_accel_Pipeline_Compute_Loop_fu_60/grp_fast_accel_Pipeline_Compute_Loop_fu_60_activity
Time resolution is 1 ps
open_wave_config fast_accel_dataflow_ana.wcfg
source fast_accel.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_fast_accel_top/AESL_inst_fast_accel/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/cols -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/rows -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/threshold -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_start -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_done -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_idle -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_clk -into $clockgroup
## save_wave_config fast_accel.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "167955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 168015 ns : File "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v" Line 427
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 11 21:18:45 2022...
*******************************************
PASS: The output matches the golden output!
*******************************************
