// Mem file initialization records.
//
// SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
// Vivado v2017.3 (64-bit)
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// Created on Friday December 08, 2017 - 12:31:25 pm, from:
//
//     Map file     - C:\Users\Aklas\Desktop\microSense_topLevel\microSense\microSense.srcs\sources_1\bd\microSense_top_level\microSense_top_level.bmm
//     Data file(s) - c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'microSense_top_level_i_microblaze_0.microSense_top_level_i_microblaze_0_local_memory_lmb_bram_128K_2_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
