# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do vending_machine_mealy_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy {C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:47 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy" C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy.sv 
# -- Compiling module vending_machine_mealy
# 
# Top level modules:
# 	vending_machine_mealy
# End time: 14:26:48 on Feb 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:12 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy.sv 
# -- Compiling module vending_machine_mealy
# 
# Top level modules:
# 	vending_machine_mealy
# End time: 14:28:12 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:12 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy_testbench.sv 
# -- Compiling module vending_machine_moore_testbench
# 
# Top level modules:
# 	vending_machine_moore_testbench
# End time: 14:28:13 on Feb 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.vending_machine_moore_testbench
# vsim work.vending_machine_moore_testbench 
# Start time: 14:28:16 on Feb 21,2022
# Loading sv_std.std
# Loading work.vending_machine_moore_testbench
# Loading work.vending_machine_mealy
add wave -r sim:/vending_machine_moore_testbench/DUT/*
run -all
# ** Note: $finish    : C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy_testbench.sv(85)
#    Time: 480 ns  Iteration: 0  Instance: /vending_machine_moore_testbench
# 1
# Break in Module vending_machine_moore_testbench at C:/Repos/ECE-111/HW6/Lab6/vending_machine/vending_machine_mealy/vending_machine_mealy_testbench.sv line 85
# End time: 15:41:30 on Feb 21,2022, Elapsed time: 1:13:14
# Errors: 0, Warnings: 0
