`timescale 1ps/1ps;

module dds_tb;

reg [24:0] ph_i =  25'h243809;
wire        s_axis_phase_tvalid = 1;
wire sync_rst = 1;

endmodule
