#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 26 10:20:38 2021
# Process ID: 10137
# Current directory: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm
# Command line: xsim -source {xsim.dir/tb_fsm_test/xsim_script.tcl}
# Log file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/xsim.log
# Journal file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb_fsm_test/xsim_script.tcl
add_wave {{/tb_fsm_test/u_fsm_test/clk}} {{/tb_fsm_test/u_fsm_test/reset_n}} {{/tb_fsm_test/u_fsm_test/i_run}} {{/tb_fsm_test/u_fsm_test/o_done}} {{/tb_fsm_test/u_fsm_test/c_state}} {{/tb_fsm_test/u_fsm_test/n_state}} {{/tb_fsm_test/u_fsm_test/is_done}} {{/tb_fsm_test/u_fsm_test/S_IDLE}} {{/tb_fsm_test/u_fsm_test/S_RUN}} {{/tb_fsm_test/u_fsm_test/S_DONE}} 
run all
close_sim
