# Traffic Light Controller (FSM) - Verilog

## ğŸ“Œ Overview
A simple Finite State Machine (FSM) for a 3-state traffic signal system:
- **RED**
- **GREEN**
- **YELLOW**

The controller cycles through the states on every clock trigger.

## ğŸ“ Files
- `traffic_light.v` â€“ RTL code  
- `traffic_light_tb.v` â€“ Testbench  

## ğŸ›  Tools Used
ModelSim / Vivado / EDA Playground

## ğŸ¯ Learning Outcomes
- Understanding FSM design  
- Sequential logic implementation  
- State transitions  
- Clock & reset handling
