{
  "module_name": "tscs42xx.h",
  "hash_id": "10cdf3fdaa4d22de28ec14563c7abaf38a76d3450d32b44e33f9ce4b246e04ea",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tscs42xx.h",
  "human_readable_source": "\n\n\n\n\n#ifndef __WOOKIE_H__\n#define __WOOKIE_H__\n\nenum {\n\tTSCS42XX_PLL_SRC_XTAL,\n\tTSCS42XX_PLL_SRC_MCLK1,\n\tTSCS42XX_PLL_SRC_MCLK2,\n\tTSCS42XX_PLL_SRC_CNT,\n};\n\n#define R_HPVOLL        0x0\n#define R_HPVOLR        0x1\n#define R_SPKVOLL       0x2\n#define R_SPKVOLR       0x3\n#define R_DACVOLL       0x4\n#define R_DACVOLR       0x5\n#define R_ADCVOLL       0x6\n#define R_ADCVOLR       0x7\n#define R_INVOLL        0x8\n#define R_INVOLR        0x9\n#define R_INMODE        0x0B\n#define R_INSELL        0x0C\n#define R_INSELR        0x0D\n#define R_AIC1          0x13\n#define R_AIC2          0x14\n#define R_CNVRTR0       0x16\n#define R_ADCSR         0x17\n#define R_CNVRTR1       0x18\n#define R_DACSR         0x19\n#define R_PWRM1         0x1A\n#define R_PWRM2         0x1B\n#define R_CTL\t\t0x1C\n#define R_CONFIG0       0x1F\n#define R_CONFIG1       0x20\n#define R_DMICCTL       0x24\n#define R_CLECTL        0x25\n#define R_MUGAIN        0x26\n#define R_COMPTH        0x27\n#define R_CMPRAT        0x28\n#define R_CATKTCL       0x29\n#define R_CATKTCH       0x2A\n#define R_CRELTCL       0x2B\n#define R_CRELTCH       0x2C\n#define R_LIMTH         0x2D\n#define R_LIMTGT        0x2E\n#define R_LATKTCL       0x2F\n#define R_LATKTCH       0x30\n#define R_LRELTCL       0x31\n#define R_LRELTCH       0x32\n#define R_EXPTH         0x33\n#define R_EXPRAT        0x34\n#define R_XATKTCL       0x35\n#define R_XATKTCH       0x36\n#define R_XRELTCL       0x37\n#define R_XRELTCH       0x38\n#define R_FXCTL         0x39\n#define R_DACCRWRL      0x3A\n#define R_DACCRWRM      0x3B\n#define R_DACCRWRH      0x3C\n#define R_DACCRRDL      0x3D\n#define R_DACCRRDM      0x3E\n#define R_DACCRRDH      0x3F\n#define R_DACCRADDR     0x40\n#define R_DCOFSEL       0x41\n#define R_PLLCTL9       0x4E\n#define R_PLLCTLA       0x4F\n#define R_PLLCTLB       0x50\n#define R_PLLCTLC       0x51\n#define R_PLLCTLD       0x52\n#define R_PLLCTLE       0x53\n#define R_PLLCTLF       0x54\n#define R_PLLCTL10      0x55\n#define R_PLLCTL11      0x56\n#define R_PLLCTL12      0x57\n#define R_PLLCTL1B      0x60\n#define R_PLLCTL1C      0x61\n#define R_TIMEBASE      0x77\n#define R_DEVIDL        0x7D\n#define R_DEVIDH        0x7E\n#define R_RESET         0x80\n#define R_DACCRSTAT     0x8A\n#define R_PLLCTL0       0x8E\n#define R_PLLREFSEL     0x8F\n#define R_DACMBCEN      0xC7\n#define R_DACMBCCTL     0xC8\n#define R_DACMBCMUG1    0xC9\n#define R_DACMBCTHR1    0xCA\n#define R_DACMBCRAT1    0xCB\n#define R_DACMBCATK1L   0xCC\n#define R_DACMBCATK1H   0xCD\n#define R_DACMBCREL1L   0xCE\n#define R_DACMBCREL1H   0xCF\n#define R_DACMBCMUG2    0xD0\n#define R_DACMBCTHR2    0xD1\n#define R_DACMBCRAT2    0xD2\n#define R_DACMBCATK2L   0xD3\n#define R_DACMBCATK2H   0xD4\n#define R_DACMBCREL2L   0xD5\n#define R_DACMBCREL2H   0xD6\n#define R_DACMBCMUG3    0xD7\n#define R_DACMBCTHR3    0xD8\n#define R_DACMBCRAT3    0xD9\n#define R_DACMBCATK3L   0xDA\n#define R_DACMBCATK3H   0xDB\n#define R_DACMBCREL3L   0xDC\n#define R_DACMBCREL3H   0xDD\n\n \n#define RM(m, b) ((m)<<(b))\n#define RV(v, b) ((v)<<(b))\n\n \n\n \n#define FB_HPVOLL                            0\n\n \n#define FM_HPVOLL                            0X7F\n\n \n#define FV_HPVOLL_P6DB                       0x7F\n#define FV_HPVOLL_N88PT5DB                   0x1\n#define FV_HPVOLL_MUTE                       0x0\n\n \n#define RM_HPVOLL                            RM(FM_HPVOLL, FB_HPVOLL)\n\n \n#define RV_HPVOLL_P6DB                       RV(FV_HPVOLL_P6DB, FB_HPVOLL)\n#define RV_HPVOLL_N88PT5DB                   RV(FV_HPVOLL_N88PT5DB, FB_HPVOLL)\n#define RV_HPVOLL_MUTE                       RV(FV_HPVOLL_MUTE, FB_HPVOLL)\n\n \n\n \n#define FB_HPVOLR                            0\n\n \n#define FM_HPVOLR                            0X7F\n\n \n#define FV_HPVOLR_P6DB                       0x7F\n#define FV_HPVOLR_N88PT5DB                   0x1\n#define FV_HPVOLR_MUTE                       0x0\n\n \n#define RM_HPVOLR                            RM(FM_HPVOLR, FB_HPVOLR)\n\n \n#define RV_HPVOLR_P6DB                       RV(FV_HPVOLR_P6DB, FB_HPVOLR)\n#define RV_HPVOLR_N88PT5DB                   RV(FV_HPVOLR_N88PT5DB, FB_HPVOLR)\n#define RV_HPVOLR_MUTE                       RV(FV_HPVOLR_MUTE, FB_HPVOLR)\n\n \n\n \n#define FB_SPKVOLL                           0\n\n \n#define FM_SPKVOLL                           0X7F\n\n \n#define FV_SPKVOLL_P12DB                     0x7F\n#define FV_SPKVOLL_N77PT25DB                 0x8\n#define FV_SPKVOLL_MUTE                      0x0\n\n \n#define RM_SPKVOLL                           RM(FM_SPKVOLL, FB_SPKVOLL)\n\n \n#define RV_SPKVOLL_P12DB                     RV(FV_SPKVOLL_P12DB, FB_SPKVOLL)\n#define RV_SPKVOLL_N77PT25DB \\\n\t RV(FV_SPKVOLL_N77PT25DB, FB_SPKVOLL)\n\n#define RV_SPKVOLL_MUTE                      RV(FV_SPKVOLL_MUTE, FB_SPKVOLL)\n\n \n\n \n#define FB_SPKVOLR                           0\n\n \n#define FM_SPKVOLR                           0X7F\n\n \n#define FV_SPKVOLR_P12DB                     0x7F\n#define FV_SPKVOLR_N77PT25DB                 0x8\n#define FV_SPKVOLR_MUTE                      0x0\n\n \n#define RM_SPKVOLR                           RM(FM_SPKVOLR, FB_SPKVOLR)\n\n \n#define RV_SPKVOLR_P12DB                     RV(FV_SPKVOLR_P12DB, FB_SPKVOLR)\n#define RV_SPKVOLR_N77PT25DB \\\n\t RV(FV_SPKVOLR_N77PT25DB, FB_SPKVOLR)\n\n#define RV_SPKVOLR_MUTE                      RV(FV_SPKVOLR_MUTE, FB_SPKVOLR)\n\n \n\n \n#define FB_DACVOLL                           0\n\n \n#define FM_DACVOLL                           0XFF\n\n \n#define FV_DACVOLL_0DB                       0xFF\n#define FV_DACVOLL_N95PT625DB                0x1\n#define FV_DACVOLL_MUTE                      0x0\n\n \n#define RM_DACVOLL                           RM(FM_DACVOLL, FB_DACVOLL)\n\n \n#define RV_DACVOLL_0DB                       RV(FV_DACVOLL_0DB, FB_DACVOLL)\n#define RV_DACVOLL_N95PT625DB \\\n\t RV(FV_DACVOLL_N95PT625DB, FB_DACVOLL)\n\n#define RV_DACVOLL_MUTE                      RV(FV_DACVOLL_MUTE, FB_DACVOLL)\n\n \n\n \n#define FB_DACVOLR                           0\n\n \n#define FM_DACVOLR                           0XFF\n\n \n#define FV_DACVOLR_0DB                       0xFF\n#define FV_DACVOLR_N95PT625DB                0x1\n#define FV_DACVOLR_MUTE                      0x0\n\n \n#define RM_DACVOLR                           RM(FM_DACVOLR, FB_DACVOLR)\n\n \n#define RV_DACVOLR_0DB                       RV(FV_DACVOLR_0DB, FB_DACVOLR)\n#define RV_DACVOLR_N95PT625DB \\\n\t RV(FV_DACVOLR_N95PT625DB, FB_DACVOLR)\n\n#define RV_DACVOLR_MUTE                      RV(FV_DACVOLR_MUTE, FB_DACVOLR)\n\n \n\n \n#define FB_ADCVOLL                           0\n\n \n#define FM_ADCVOLL                           0XFF\n\n \n#define FV_ADCVOLL_P24DB                     0xFF\n#define FV_ADCVOLL_N71PT25DB                 0x1\n#define FV_ADCVOLL_MUTE                      0x0\n\n \n#define RM_ADCVOLL                           RM(FM_ADCVOLL, FB_ADCVOLL)\n\n \n#define RV_ADCVOLL_P24DB                     RV(FV_ADCVOLL_P24DB, FB_ADCVOLL)\n#define RV_ADCVOLL_N71PT25DB \\\n\t RV(FV_ADCVOLL_N71PT25DB, FB_ADCVOLL)\n\n#define RV_ADCVOLL_MUTE                      RV(FV_ADCVOLL_MUTE, FB_ADCVOLL)\n\n \n\n \n#define FB_ADCVOLR                           0\n\n \n#define FM_ADCVOLR                           0XFF\n\n \n#define FV_ADCVOLR_P24DB                     0xFF\n#define FV_ADCVOLR_N71PT25DB                 0x1\n#define FV_ADCVOLR_MUTE                      0x0\n\n \n#define RM_ADCVOLR                           RM(FM_ADCVOLR, FB_ADCVOLR)\n\n \n#define RV_ADCVOLR_P24DB                     RV(FV_ADCVOLR_P24DB, FB_ADCVOLR)\n#define RV_ADCVOLR_N71PT25DB \\\n\t RV(FV_ADCVOLR_N71PT25DB, FB_ADCVOLR)\n\n#define RV_ADCVOLR_MUTE                      RV(FV_ADCVOLR_MUTE, FB_ADCVOLR)\n\n \n\n \n#define FB_INVOLL_INMUTEL                    7\n#define FB_INVOLL_IZCL                       6\n#define FB_INVOLL                            0\n\n \n#define FM_INVOLL_INMUTEL                    0X1\n#define FM_INVOLL_IZCL                       0X1\n#define FM_INVOLL                            0X3F\n\n \n#define FV_INVOLL_INMUTEL_ENABLE             0x1\n#define FV_INVOLL_INMUTEL_DISABLE            0x0\n#define FV_INVOLL_IZCL_ENABLE                0x1\n#define FV_INVOLL_IZCL_DISABLE               0x0\n#define FV_INVOLL_P30DB                      0x3F\n#define FV_INVOLL_N17PT25DB                  0x0\n\n \n#define RM_INVOLL_INMUTEL \\\n\t RM(FM_INVOLL_INMUTEL, FB_INVOLL_INMUTEL)\n\n#define RM_INVOLL_IZCL                       RM(FM_INVOLL_IZCL, FB_INVOLL_IZCL)\n#define RM_INVOLL                            RM(FM_INVOLL, FB_INVOLL)\n\n \n#define RV_INVOLL_INMUTEL_ENABLE \\\n\t RV(FV_INVOLL_INMUTEL_ENABLE, FB_INVOLL_INMUTEL)\n\n#define RV_INVOLL_INMUTEL_DISABLE \\\n\t RV(FV_INVOLL_INMUTEL_DISABLE, FB_INVOLL_INMUTEL)\n\n#define RV_INVOLL_IZCL_ENABLE \\\n\t RV(FV_INVOLL_IZCL_ENABLE, FB_INVOLL_IZCL)\n\n#define RV_INVOLL_IZCL_DISABLE \\\n\t RV(FV_INVOLL_IZCL_DISABLE, FB_INVOLL_IZCL)\n\n#define RV_INVOLL_P30DB                      RV(FV_INVOLL_P30DB, FB_INVOLL)\n#define RV_INVOLL_N17PT25DB                  RV(FV_INVOLL_N17PT25DB, FB_INVOLL)\n\n \n\n \n#define FB_INVOLR_INMUTER                    7\n#define FB_INVOLR_IZCR                       6\n#define FB_INVOLR                            0\n\n \n#define FM_INVOLR_INMUTER                    0X1\n#define FM_INVOLR_IZCR                       0X1\n#define FM_INVOLR                            0X3F\n\n \n#define FV_INVOLR_INMUTER_ENABLE             0x1\n#define FV_INVOLR_INMUTER_DISABLE            0x0\n#define FV_INVOLR_IZCR_ENABLE                0x1\n#define FV_INVOLR_IZCR_DISABLE               0x0\n#define FV_INVOLR_P30DB                      0x3F\n#define FV_INVOLR_N17PT25DB                  0x0\n\n \n#define RM_INVOLR_INMUTER \\\n\t RM(FM_INVOLR_INMUTER, FB_INVOLR_INMUTER)\n\n#define RM_INVOLR_IZCR                       RM(FM_INVOLR_IZCR, FB_INVOLR_IZCR)\n#define RM_INVOLR                            RM(FM_INVOLR, FB_INVOLR)\n\n \n#define RV_INVOLR_INMUTER_ENABLE \\\n\t RV(FV_INVOLR_INMUTER_ENABLE, FB_INVOLR_INMUTER)\n\n#define RV_INVOLR_INMUTER_DISABLE \\\n\t RV(FV_INVOLR_INMUTER_DISABLE, FB_INVOLR_INMUTER)\n\n#define RV_INVOLR_IZCR_ENABLE \\\n\t RV(FV_INVOLR_IZCR_ENABLE, FB_INVOLR_IZCR)\n\n#define RV_INVOLR_IZCR_DISABLE \\\n\t RV(FV_INVOLR_IZCR_DISABLE, FB_INVOLR_IZCR)\n\n#define RV_INVOLR_P30DB                      RV(FV_INVOLR_P30DB, FB_INVOLR)\n#define RV_INVOLR_N17PT25DB                  RV(FV_INVOLR_N17PT25DB, FB_INVOLR)\n\n \n\n \n#define FB_INMODE_DS                         0\n\n \n#define FM_INMODE_DS                         0X1\n\n \n#define FV_INMODE_DS_LRIN1                   0x0\n#define FV_INMODE_DS_LRIN2                   0x1\n\n \n#define RM_INMODE_DS                         RM(FM_INMODE_DS, FB_INMODE_DS)\n\n \n#define RV_INMODE_DS_LRIN1 \\\n\t RV(FV_INMODE_DS_LRIN1, FB_INMODE_DS)\n\n#define RV_INMODE_DS_LRIN2 \\\n\t RV(FV_INMODE_DS_LRIN2, FB_INMODE_DS)\n\n\n \n\n \n#define FB_INSELL                            6\n#define FB_INSELL_MICBSTL                    4\n\n \n#define FM_INSELL                            0X3\n#define FM_INSELL_MICBSTL                    0X3\n\n \n#define FV_INSELL_IN1                        0x0\n#define FV_INSELL_IN2                        0x1\n#define FV_INSELL_IN3                        0x2\n#define FV_INSELL_D2S                        0x3\n#define FV_INSELL_MICBSTL_OFF                0x0\n#define FV_INSELL_MICBSTL_10DB               0x1\n#define FV_INSELL_MICBSTL_20DB               0x2\n#define FV_INSELL_MICBSTL_30DB               0x3\n\n \n#define RM_INSELL                            RM(FM_INSELL, FB_INSELL)\n#define RM_INSELL_MICBSTL \\\n\t RM(FM_INSELL_MICBSTL, FB_INSELL_MICBSTL)\n\n\n \n#define RV_INSELL_IN1                        RV(FV_INSELL_IN1, FB_INSELL)\n#define RV_INSELL_IN2                        RV(FV_INSELL_IN2, FB_INSELL)\n#define RV_INSELL_IN3                        RV(FV_INSELL_IN3, FB_INSELL)\n#define RV_INSELL_D2S                        RV(FV_INSELL_D2S, FB_INSELL)\n#define RV_INSELL_MICBSTL_OFF \\\n\t RV(FV_INSELL_MICBSTL_OFF, FB_INSELL_MICBSTL)\n\n#define RV_INSELL_MICBSTL_10DB \\\n\t RV(FV_INSELL_MICBSTL_10DB, FB_INSELL_MICBSTL)\n\n#define RV_INSELL_MICBSTL_20DB \\\n\t RV(FV_INSELL_MICBSTL_20DB, FB_INSELL_MICBSTL)\n\n#define RV_INSELL_MICBSTL_30DB \\\n\t RV(FV_INSELL_MICBSTL_30DB, FB_INSELL_MICBSTL)\n\n\n \n\n \n#define FB_INSELR                            6\n#define FB_INSELR_MICBSTR                    4\n\n \n#define FM_INSELR                            0X3\n#define FM_INSELR_MICBSTR                    0X3\n\n \n#define FV_INSELR_IN1                        0x0\n#define FV_INSELR_IN2                        0x1\n#define FV_INSELR_IN3                        0x2\n#define FV_INSELR_D2S                        0x3\n#define FV_INSELR_MICBSTR_OFF                0x0\n#define FV_INSELR_MICBSTR_10DB               0x1\n#define FV_INSELR_MICBSTR_20DB               0x2\n#define FV_INSELR_MICBSTR_30DB               0x3\n\n \n#define RM_INSELR                            RM(FM_INSELR, FB_INSELR)\n#define RM_INSELR_MICBSTR \\\n\t RM(FM_INSELR_MICBSTR, FB_INSELR_MICBSTR)\n\n\n \n#define RV_INSELR_IN1                        RV(FV_INSELR_IN1, FB_INSELR)\n#define RV_INSELR_IN2                        RV(FV_INSELR_IN2, FB_INSELR)\n#define RV_INSELR_IN3                        RV(FV_INSELR_IN3, FB_INSELR)\n#define RV_INSELR_D2S                        RV(FV_INSELR_D2S, FB_INSELR)\n#define RV_INSELR_MICBSTR_OFF \\\n\t RV(FV_INSELR_MICBSTR_OFF, FB_INSELR_MICBSTR)\n\n#define RV_INSELR_MICBSTR_10DB \\\n\t RV(FV_INSELR_MICBSTR_10DB, FB_INSELR_MICBSTR)\n\n#define RV_INSELR_MICBSTR_20DB \\\n\t RV(FV_INSELR_MICBSTR_20DB, FB_INSELR_MICBSTR)\n\n#define RV_INSELR_MICBSTR_30DB \\\n\t RV(FV_INSELR_MICBSTR_30DB, FB_INSELR_MICBSTR)\n\n\n \n\n \n#define FB_AIC1_BCLKINV                      6\n#define FB_AIC1_MS                           5\n#define FB_AIC1_LRP                          4\n#define FB_AIC1_WL                           2\n#define FB_AIC1_FORMAT                       0\n\n \n#define FM_AIC1_BCLKINV                      0X1\n#define FM_AIC1_MS                           0X1\n#define FM_AIC1_LRP                          0X1\n#define FM_AIC1_WL                           0X3\n#define FM_AIC1_FORMAT                       0X3\n\n \n#define FV_AIC1_BCLKINV_ENABLE               0x1\n#define FV_AIC1_BCLKINV_DISABLE              0x0\n#define FV_AIC1_MS_MASTER                    0x1\n#define FV_AIC1_MS_SLAVE                     0x0\n#define FV_AIC1_LRP_INVERT                   0x1\n#define FV_AIC1_LRP_NORMAL                   0x0\n#define FV_AIC1_WL_16                        0x0\n#define FV_AIC1_WL_20                        0x1\n#define FV_AIC1_WL_24                        0x2\n#define FV_AIC1_WL_32                        0x3\n#define FV_AIC1_FORMAT_RIGHT                 0x0\n#define FV_AIC1_FORMAT_LEFT                  0x1\n#define FV_AIC1_FORMAT_I2S                   0x2\n\n \n#define RM_AIC1_BCLKINV \\\n\t RM(FM_AIC1_BCLKINV, FB_AIC1_BCLKINV)\n\n#define RM_AIC1_MS                           RM(FM_AIC1_MS, FB_AIC1_MS)\n#define RM_AIC1_LRP                          RM(FM_AIC1_LRP, FB_AIC1_LRP)\n#define RM_AIC1_WL                           RM(FM_AIC1_WL, FB_AIC1_WL)\n#define RM_AIC1_FORMAT                       RM(FM_AIC1_FORMAT, FB_AIC1_FORMAT)\n\n \n#define RV_AIC1_BCLKINV_ENABLE \\\n\t RV(FV_AIC1_BCLKINV_ENABLE, FB_AIC1_BCLKINV)\n\n#define RV_AIC1_BCLKINV_DISABLE \\\n\t RV(FV_AIC1_BCLKINV_DISABLE, FB_AIC1_BCLKINV)\n\n#define RV_AIC1_MS_MASTER                    RV(FV_AIC1_MS_MASTER, FB_AIC1_MS)\n#define RV_AIC1_MS_SLAVE                     RV(FV_AIC1_MS_SLAVE, FB_AIC1_MS)\n#define RV_AIC1_LRP_INVERT \\\n\t RV(FV_AIC1_LRP_INVERT, FB_AIC1_LRP)\n\n#define RV_AIC1_LRP_NORMAL \\\n\t RV(FV_AIC1_LRP_NORMAL, FB_AIC1_LRP)\n\n#define RV_AIC1_WL_16                        RV(FV_AIC1_WL_16, FB_AIC1_WL)\n#define RV_AIC1_WL_20                        RV(FV_AIC1_WL_20, FB_AIC1_WL)\n#define RV_AIC1_WL_24                        RV(FV_AIC1_WL_24, FB_AIC1_WL)\n#define RV_AIC1_WL_32                        RV(FV_AIC1_WL_32, FB_AIC1_WL)\n#define RV_AIC1_FORMAT_RIGHT \\\n\t RV(FV_AIC1_FORMAT_RIGHT, FB_AIC1_FORMAT)\n\n#define RV_AIC1_FORMAT_LEFT \\\n\t RV(FV_AIC1_FORMAT_LEFT, FB_AIC1_FORMAT)\n\n#define RV_AIC1_FORMAT_I2S \\\n\t RV(FV_AIC1_FORMAT_I2S, FB_AIC1_FORMAT)\n\n\n \n\n \n#define FB_AIC2_DACDSEL                      6\n#define FB_AIC2_ADCDSEL                      4\n#define FB_AIC2_TRI                          3\n#define FB_AIC2_BLRCM                        0\n\n \n#define FM_AIC2_DACDSEL                      0X3\n#define FM_AIC2_ADCDSEL                      0X3\n#define FM_AIC2_TRI                          0X1\n#define FM_AIC2_BLRCM                        0X7\n\n \n#define FV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED  0x3\n\n \n#define RM_AIC2_DACDSEL \\\n\t RM(FM_AIC2_DACDSEL, FB_AIC2_DACDSEL)\n\n#define RM_AIC2_ADCDSEL \\\n\t RM(FM_AIC2_ADCDSEL, FB_AIC2_ADCDSEL)\n\n#define RM_AIC2_TRI                          RM(FM_AIC2_TRI, FB_AIC2_TRI)\n#define RM_AIC2_BLRCM                        RM(FM_AIC2_BLRCM, FB_AIC2_BLRCM)\n\n \n#define RV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED \\\n\t RV(FV_AIC2_BLRCM_DAC_BCLK_LRCLK_SHARED, FB_AIC2_BLRCM)\n\n\n \n\n \n#define FB_CNVRTR0_ADCPOLR                   7\n#define FB_CNVRTR0_ADCPOLL                   6\n#define FB_CNVRTR0_AMONOMIX                  4\n#define FB_CNVRTR0_ADCMU                     3\n#define FB_CNVRTR0_HPOR                      2\n#define FB_CNVRTR0_ADCHPDR                   1\n#define FB_CNVRTR0_ADCHPDL                   0\n\n \n#define FM_CNVRTR0_ADCPOLR                   0X1\n#define FM_CNVRTR0_ADCPOLL                   0X1\n#define FM_CNVRTR0_AMONOMIX                  0X3\n#define FM_CNVRTR0_ADCMU                     0X1\n#define FM_CNVRTR0_HPOR                      0X1\n#define FM_CNVRTR0_ADCHPDR                   0X1\n#define FM_CNVRTR0_ADCHPDL                   0X1\n\n \n#define FV_CNVRTR0_ADCPOLR_INVERT            0x1\n#define FV_CNVRTR0_ADCPOLR_NORMAL            0x0\n#define FV_CNVRTR0_ADCPOLL_INVERT            0x1\n#define FV_CNVRTR0_ADCPOLL_NORMAL            0x0\n#define FV_CNVRTR0_ADCMU_ENABLE              0x1\n#define FV_CNVRTR0_ADCMU_DISABLE             0x0\n#define FV_CNVRTR0_ADCHPDR_ENABLE            0x1\n#define FV_CNVRTR0_ADCHPDR_DISABLE           0x0\n#define FV_CNVRTR0_ADCHPDL_ENABLE            0x1\n#define FV_CNVRTR0_ADCHPDL_DISABLE           0x0\n\n \n#define RM_CNVRTR0_ADCPOLR \\\n\t RM(FM_CNVRTR0_ADCPOLR, FB_CNVRTR0_ADCPOLR)\n\n#define RM_CNVRTR0_ADCPOLL \\\n\t RM(FM_CNVRTR0_ADCPOLL, FB_CNVRTR0_ADCPOLL)\n\n#define RM_CNVRTR0_AMONOMIX \\\n\t RM(FM_CNVRTR0_AMONOMIX, FB_CNVRTR0_AMONOMIX)\n\n#define RM_CNVRTR0_ADCMU \\\n\t RM(FM_CNVRTR0_ADCMU, FB_CNVRTR0_ADCMU)\n\n#define RM_CNVRTR0_HPOR \\\n\t RM(FM_CNVRTR0_HPOR, FB_CNVRTR0_HPOR)\n\n#define RM_CNVRTR0_ADCHPDR \\\n\t RM(FM_CNVRTR0_ADCHPDR, FB_CNVRTR0_ADCHPDR)\n\n#define RM_CNVRTR0_ADCHPDL \\\n\t RM(FM_CNVRTR0_ADCHPDL, FB_CNVRTR0_ADCHPDL)\n\n\n \n#define RV_CNVRTR0_ADCPOLR_INVERT \\\n\t RV(FV_CNVRTR0_ADCPOLR_INVERT, FB_CNVRTR0_ADCPOLR)\n\n#define RV_CNVRTR0_ADCPOLR_NORMAL \\\n\t RV(FV_CNVRTR0_ADCPOLR_NORMAL, FB_CNVRTR0_ADCPOLR)\n\n#define RV_CNVRTR0_ADCPOLL_INVERT \\\n\t RV(FV_CNVRTR0_ADCPOLL_INVERT, FB_CNVRTR0_ADCPOLL)\n\n#define RV_CNVRTR0_ADCPOLL_NORMAL \\\n\t RV(FV_CNVRTR0_ADCPOLL_NORMAL, FB_CNVRTR0_ADCPOLL)\n\n#define RV_CNVRTR0_ADCMU_ENABLE \\\n\t RV(FV_CNVRTR0_ADCMU_ENABLE, FB_CNVRTR0_ADCMU)\n\n#define RV_CNVRTR0_ADCMU_DISABLE \\\n\t RV(FV_CNVRTR0_ADCMU_DISABLE, FB_CNVRTR0_ADCMU)\n\n#define RV_CNVRTR0_ADCHPDR_ENABLE \\\n\t RV(FV_CNVRTR0_ADCHPDR_ENABLE, FB_CNVRTR0_ADCHPDR)\n\n#define RV_CNVRTR0_ADCHPDR_DISABLE \\\n\t RV(FV_CNVRTR0_ADCHPDR_DISABLE, FB_CNVRTR0_ADCHPDR)\n\n#define RV_CNVRTR0_ADCHPDL_ENABLE \\\n\t RV(FV_CNVRTR0_ADCHPDL_ENABLE, FB_CNVRTR0_ADCHPDL)\n\n#define RV_CNVRTR0_ADCHPDL_DISABLE \\\n\t RV(FV_CNVRTR0_ADCHPDL_DISABLE, FB_CNVRTR0_ADCHPDL)\n\n\n \n\n \n#define FB_ADCSR_ABCM                        6\n#define FB_ADCSR_ABR                         3\n#define FB_ADCSR_ABM                         0\n\n \n#define FM_ADCSR_ABCM                        0X3\n#define FM_ADCSR_ABR                         0X3\n#define FM_ADCSR_ABM                         0X7\n\n \n#define FV_ADCSR_ABCM_AUTO                   0x0\n#define FV_ADCSR_ABCM_32                     0x1\n#define FV_ADCSR_ABCM_40                     0x2\n#define FV_ADCSR_ABCM_64                     0x3\n#define FV_ADCSR_ABR_32                      0x0\n#define FV_ADCSR_ABR_44_1                    0x1\n#define FV_ADCSR_ABR_48                      0x2\n#define FV_ADCSR_ABM_PT25                    0x0\n#define FV_ADCSR_ABM_PT5                     0x1\n#define FV_ADCSR_ABM_1                       0x2\n#define FV_ADCSR_ABM_2                       0x3\n\n \n#define RM_ADCSR_ABCM                        RM(FM_ADCSR_ABCM, FB_ADCSR_ABCM)\n#define RM_ADCSR_ABR                         RM(FM_ADCSR_ABR, FB_ADCSR_ABR)\n#define RM_ADCSR_ABM                         RM(FM_ADCSR_ABM, FB_ADCSR_ABM)\n\n \n#define RV_ADCSR_ABCM_AUTO \\\n\t RV(FV_ADCSR_ABCM_AUTO, FB_ADCSR_ABCM)\n\n#define RV_ADCSR_ABCM_32 \\\n\t RV(FV_ADCSR_ABCM_32, FB_ADCSR_ABCM)\n\n#define RV_ADCSR_ABCM_40 \\\n\t RV(FV_ADCSR_ABCM_40, FB_ADCSR_ABCM)\n\n#define RV_ADCSR_ABCM_64 \\\n\t RV(FV_ADCSR_ABCM_64, FB_ADCSR_ABCM)\n\n#define RV_ADCSR_ABR_32                      RV(FV_ADCSR_ABR_32, FB_ADCSR_ABR)\n#define RV_ADCSR_ABR_44_1 \\\n\t RV(FV_ADCSR_ABR_44_1, FB_ADCSR_ABR)\n\n#define RV_ADCSR_ABR_48                      RV(FV_ADCSR_ABR_48, FB_ADCSR_ABR)\n#define RV_ADCSR_ABR_                        RV(FV_ADCSR_ABR_, FB_ADCSR_ABR)\n#define RV_ADCSR_ABM_PT25 \\\n\t RV(FV_ADCSR_ABM_PT25, FB_ADCSR_ABM)\n\n#define RV_ADCSR_ABM_PT5                     RV(FV_ADCSR_ABM_PT5, FB_ADCSR_ABM)\n#define RV_ADCSR_ABM_1                       RV(FV_ADCSR_ABM_1, FB_ADCSR_ABM)\n#define RV_ADCSR_ABM_2                       RV(FV_ADCSR_ABM_2, FB_ADCSR_ABM)\n\n \n\n \n#define FB_CNVRTR1_DACPOLR                   7\n#define FB_CNVRTR1_DACPOLL                   6\n#define FB_CNVRTR1_DMONOMIX                  4\n#define FB_CNVRTR1_DACMU                     3\n#define FB_CNVRTR1_DEEMPH                    2\n#define FB_CNVRTR1_DACDITH                   0\n\n \n#define FM_CNVRTR1_DACPOLR                   0X1\n#define FM_CNVRTR1_DACPOLL                   0X1\n#define FM_CNVRTR1_DMONOMIX                  0X3\n#define FM_CNVRTR1_DACMU                     0X1\n#define FM_CNVRTR1_DEEMPH                    0X1\n#define FM_CNVRTR1_DACDITH                   0X3\n\n \n#define FV_CNVRTR1_DACPOLR_INVERT            0x1\n#define FV_CNVRTR1_DACPOLR_NORMAL            0x0\n#define FV_CNVRTR1_DACPOLL_INVERT            0x1\n#define FV_CNVRTR1_DACPOLL_NORMAL            0x0\n#define FV_CNVRTR1_DMONOMIX_ENABLE           0x1\n#define FV_CNVRTR1_DMONOMIX_DISABLE          0x0\n#define FV_CNVRTR1_DACMU_ENABLE              0x1\n#define FV_CNVRTR1_DACMU_DISABLE             0x0\n\n \n#define RM_CNVRTR1_DACPOLR \\\n\t RM(FM_CNVRTR1_DACPOLR, FB_CNVRTR1_DACPOLR)\n\n#define RM_CNVRTR1_DACPOLL \\\n\t RM(FM_CNVRTR1_DACPOLL, FB_CNVRTR1_DACPOLL)\n\n#define RM_CNVRTR1_DMONOMIX \\\n\t RM(FM_CNVRTR1_DMONOMIX, FB_CNVRTR1_DMONOMIX)\n\n#define RM_CNVRTR1_DACMU \\\n\t RM(FM_CNVRTR1_DACMU, FB_CNVRTR1_DACMU)\n\n#define RM_CNVRTR1_DEEMPH \\\n\t RM(FM_CNVRTR1_DEEMPH, FB_CNVRTR1_DEEMPH)\n\n#define RM_CNVRTR1_DACDITH \\\n\t RM(FM_CNVRTR1_DACDITH, FB_CNVRTR1_DACDITH)\n\n\n \n#define RV_CNVRTR1_DACPOLR_INVERT \\\n\t RV(FV_CNVRTR1_DACPOLR_INVERT, FB_CNVRTR1_DACPOLR)\n\n#define RV_CNVRTR1_DACPOLR_NORMAL \\\n\t RV(FV_CNVRTR1_DACPOLR_NORMAL, FB_CNVRTR1_DACPOLR)\n\n#define RV_CNVRTR1_DACPOLL_INVERT \\\n\t RV(FV_CNVRTR1_DACPOLL_INVERT, FB_CNVRTR1_DACPOLL)\n\n#define RV_CNVRTR1_DACPOLL_NORMAL \\\n\t RV(FV_CNVRTR1_DACPOLL_NORMAL, FB_CNVRTR1_DACPOLL)\n\n#define RV_CNVRTR1_DMONOMIX_ENABLE \\\n\t RV(FV_CNVRTR1_DMONOMIX_ENABLE, FB_CNVRTR1_DMONOMIX)\n\n#define RV_CNVRTR1_DMONOMIX_DISABLE \\\n\t RV(FV_CNVRTR1_DMONOMIX_DISABLE, FB_CNVRTR1_DMONOMIX)\n\n#define RV_CNVRTR1_DACMU_ENABLE \\\n\t RV(FV_CNVRTR1_DACMU_ENABLE, FB_CNVRTR1_DACMU)\n\n#define RV_CNVRTR1_DACMU_DISABLE \\\n\t RV(FV_CNVRTR1_DACMU_DISABLE, FB_CNVRTR1_DACMU)\n\n\n \n\n \n#define FB_DACSR_DBCM                        6\n#define FB_DACSR_DBR                         3\n#define FB_DACSR_DBM                         0\n\n \n#define FM_DACSR_DBCM                        0X3\n#define FM_DACSR_DBR                         0X3\n#define FM_DACSR_DBM                         0X7\n\n \n#define FV_DACSR_DBCM_AUTO                   0x0\n#define FV_DACSR_DBCM_32                     0x1\n#define FV_DACSR_DBCM_40                     0x2\n#define FV_DACSR_DBCM_64                     0x3\n#define FV_DACSR_DBR_32                      0x0\n#define FV_DACSR_DBR_44_1                    0x1\n#define FV_DACSR_DBR_48                      0x2\n#define FV_DACSR_DBM_PT25                    0x0\n#define FV_DACSR_DBM_PT5                     0x1\n#define FV_DACSR_DBM_1                       0x2\n#define FV_DACSR_DBM_2                       0x3\n\n \n#define RM_DACSR_DBCM                        RM(FM_DACSR_DBCM, FB_DACSR_DBCM)\n#define RM_DACSR_DBR                         RM(FM_DACSR_DBR, FB_DACSR_DBR)\n#define RM_DACSR_DBM                         RM(FM_DACSR_DBM, FB_DACSR_DBM)\n\n \n#define RV_DACSR_DBCM_AUTO \\\n\t RV(FV_DACSR_DBCM_AUTO, FB_DACSR_DBCM)\n\n#define RV_DACSR_DBCM_32 \\\n\t RV(FV_DACSR_DBCM_32, FB_DACSR_DBCM)\n\n#define RV_DACSR_DBCM_40 \\\n\t RV(FV_DACSR_DBCM_40, FB_DACSR_DBCM)\n\n#define RV_DACSR_DBCM_64 \\\n\t RV(FV_DACSR_DBCM_64, FB_DACSR_DBCM)\n\n#define RV_DACSR_DBR_32                      RV(FV_DACSR_DBR_32, FB_DACSR_DBR)\n#define RV_DACSR_DBR_44_1 \\\n\t RV(FV_DACSR_DBR_44_1, FB_DACSR_DBR)\n\n#define RV_DACSR_DBR_48                      RV(FV_DACSR_DBR_48, FB_DACSR_DBR)\n#define RV_DACSR_DBM_PT25 \\\n\t RV(FV_DACSR_DBM_PT25, FB_DACSR_DBM)\n\n#define RV_DACSR_DBM_PT5                     RV(FV_DACSR_DBM_PT5, FB_DACSR_DBM)\n#define RV_DACSR_DBM_1                       RV(FV_DACSR_DBM_1, FB_DACSR_DBM)\n#define RV_DACSR_DBM_2                       RV(FV_DACSR_DBM_2, FB_DACSR_DBM)\n\n \n\n \n#define FB_PWRM1_BSTL                        7\n#define FB_PWRM1_BSTR                        6\n#define FB_PWRM1_PGAL                        5\n#define FB_PWRM1_PGAR                        4\n#define FB_PWRM1_ADCL                        3\n#define FB_PWRM1_ADCR                        2\n#define FB_PWRM1_MICB                        1\n#define FB_PWRM1_DIGENB                      0\n\n \n#define FM_PWRM1_BSTL                        0X1\n#define FM_PWRM1_BSTR                        0X1\n#define FM_PWRM1_PGAL                        0X1\n#define FM_PWRM1_PGAR                        0X1\n#define FM_PWRM1_ADCL                        0X1\n#define FM_PWRM1_ADCR                        0X1\n#define FM_PWRM1_MICB                        0X1\n#define FM_PWRM1_DIGENB                      0X1\n\n \n#define FV_PWRM1_BSTL_ENABLE                 0x1\n#define FV_PWRM1_BSTL_DISABLE                0x0\n#define FV_PWRM1_BSTR_ENABLE                 0x1\n#define FV_PWRM1_BSTR_DISABLE                0x0\n#define FV_PWRM1_PGAL_ENABLE                 0x1\n#define FV_PWRM1_PGAL_DISABLE                0x0\n#define FV_PWRM1_PGAR_ENABLE                 0x1\n#define FV_PWRM1_PGAR_DISABLE                0x0\n#define FV_PWRM1_ADCL_ENABLE                 0x1\n#define FV_PWRM1_ADCL_DISABLE                0x0\n#define FV_PWRM1_ADCR_ENABLE                 0x1\n#define FV_PWRM1_ADCR_DISABLE                0x0\n#define FV_PWRM1_MICB_ENABLE                 0x1\n#define FV_PWRM1_MICB_DISABLE                0x0\n#define FV_PWRM1_DIGENB_DISABLE              0x1\n#define FV_PWRM1_DIGENB_ENABLE               0x0\n\n \n#define RM_PWRM1_BSTL                        RM(FM_PWRM1_BSTL, FB_PWRM1_BSTL)\n#define RM_PWRM1_BSTR                        RM(FM_PWRM1_BSTR, FB_PWRM1_BSTR)\n#define RM_PWRM1_PGAL                        RM(FM_PWRM1_PGAL, FB_PWRM1_PGAL)\n#define RM_PWRM1_PGAR                        RM(FM_PWRM1_PGAR, FB_PWRM1_PGAR)\n#define RM_PWRM1_ADCL                        RM(FM_PWRM1_ADCL, FB_PWRM1_ADCL)\n#define RM_PWRM1_ADCR                        RM(FM_PWRM1_ADCR, FB_PWRM1_ADCR)\n#define RM_PWRM1_MICB                        RM(FM_PWRM1_MICB, FB_PWRM1_MICB)\n#define RM_PWRM1_DIGENB \\\n\t RM(FM_PWRM1_DIGENB, FB_PWRM1_DIGENB)\n\n\n \n#define RV_PWRM1_BSTL_ENABLE \\\n\t RV(FV_PWRM1_BSTL_ENABLE, FB_PWRM1_BSTL)\n\n#define RV_PWRM1_BSTL_DISABLE \\\n\t RV(FV_PWRM1_BSTL_DISABLE, FB_PWRM1_BSTL)\n\n#define RV_PWRM1_BSTR_ENABLE \\\n\t RV(FV_PWRM1_BSTR_ENABLE, FB_PWRM1_BSTR)\n\n#define RV_PWRM1_BSTR_DISABLE \\\n\t RV(FV_PWRM1_BSTR_DISABLE, FB_PWRM1_BSTR)\n\n#define RV_PWRM1_PGAL_ENABLE \\\n\t RV(FV_PWRM1_PGAL_ENABLE, FB_PWRM1_PGAL)\n\n#define RV_PWRM1_PGAL_DISABLE \\\n\t RV(FV_PWRM1_PGAL_DISABLE, FB_PWRM1_PGAL)\n\n#define RV_PWRM1_PGAR_ENABLE \\\n\t RV(FV_PWRM1_PGAR_ENABLE, FB_PWRM1_PGAR)\n\n#define RV_PWRM1_PGAR_DISABLE \\\n\t RV(FV_PWRM1_PGAR_DISABLE, FB_PWRM1_PGAR)\n\n#define RV_PWRM1_ADCL_ENABLE \\\n\t RV(FV_PWRM1_ADCL_ENABLE, FB_PWRM1_ADCL)\n\n#define RV_PWRM1_ADCL_DISABLE \\\n\t RV(FV_PWRM1_ADCL_DISABLE, FB_PWRM1_ADCL)\n\n#define RV_PWRM1_ADCR_ENABLE \\\n\t RV(FV_PWRM1_ADCR_ENABLE, FB_PWRM1_ADCR)\n\n#define RV_PWRM1_ADCR_DISABLE \\\n\t RV(FV_PWRM1_ADCR_DISABLE, FB_PWRM1_ADCR)\n\n#define RV_PWRM1_MICB_ENABLE \\\n\t RV(FV_PWRM1_MICB_ENABLE, FB_PWRM1_MICB)\n\n#define RV_PWRM1_MICB_DISABLE \\\n\t RV(FV_PWRM1_MICB_DISABLE, FB_PWRM1_MICB)\n\n#define RV_PWRM1_DIGENB_DISABLE \\\n\t RV(FV_PWRM1_DIGENB_DISABLE, FB_PWRM1_DIGENB)\n\n#define RV_PWRM1_DIGENB_ENABLE \\\n\t RV(FV_PWRM1_DIGENB_ENABLE, FB_PWRM1_DIGENB)\n\n\n \n\n \n#define FB_PWRM2_D2S                         7\n#define FB_PWRM2_HPL                         6\n#define FB_PWRM2_HPR                         5\n#define FB_PWRM2_SPKL                        4\n#define FB_PWRM2_SPKR                        3\n#define FB_PWRM2_INSELL                      2\n#define FB_PWRM2_INSELR                      1\n#define FB_PWRM2_VREF                        0\n\n \n#define FM_PWRM2_D2S                         0X1\n#define FM_PWRM2_HPL                         0X1\n#define FM_PWRM2_HPR                         0X1\n#define FM_PWRM2_SPKL                        0X1\n#define FM_PWRM2_SPKR                        0X1\n#define FM_PWRM2_INSELL                      0X1\n#define FM_PWRM2_INSELR                      0X1\n#define FM_PWRM2_VREF                        0X1\n\n \n#define FV_PWRM2_D2S_ENABLE                  0x1\n#define FV_PWRM2_D2S_DISABLE                 0x0\n#define FV_PWRM2_HPL_ENABLE                  0x1\n#define FV_PWRM2_HPL_DISABLE                 0x0\n#define FV_PWRM2_HPR_ENABLE                  0x1\n#define FV_PWRM2_HPR_DISABLE                 0x0\n#define FV_PWRM2_SPKL_ENABLE                 0x1\n#define FV_PWRM2_SPKL_DISABLE                0x0\n#define FV_PWRM2_SPKR_ENABLE                 0x1\n#define FV_PWRM2_SPKR_DISABLE                0x0\n#define FV_PWRM2_INSELL_ENABLE               0x1\n#define FV_PWRM2_INSELL_DISABLE              0x0\n#define FV_PWRM2_INSELR_ENABLE               0x1\n#define FV_PWRM2_INSELR_DISABLE              0x0\n#define FV_PWRM2_VREF_ENABLE                 0x1\n#define FV_PWRM2_VREF_DISABLE                0x0\n\n \n#define RM_PWRM2_D2S                         RM(FM_PWRM2_D2S, FB_PWRM2_D2S)\n#define RM_PWRM2_HPL                         RM(FM_PWRM2_HPL, FB_PWRM2_HPL)\n#define RM_PWRM2_HPR                         RM(FM_PWRM2_HPR, FB_PWRM2_HPR)\n#define RM_PWRM2_SPKL                        RM(FM_PWRM2_SPKL, FB_PWRM2_SPKL)\n#define RM_PWRM2_SPKR                        RM(FM_PWRM2_SPKR, FB_PWRM2_SPKR)\n#define RM_PWRM2_INSELL \\\n\t RM(FM_PWRM2_INSELL, FB_PWRM2_INSELL)\n\n#define RM_PWRM2_INSELR \\\n\t RM(FM_PWRM2_INSELR, FB_PWRM2_INSELR)\n\n#define RM_PWRM2_VREF                        RM(FM_PWRM2_VREF, FB_PWRM2_VREF)\n\n \n#define RV_PWRM2_D2S_ENABLE \\\n\t RV(FV_PWRM2_D2S_ENABLE, FB_PWRM2_D2S)\n\n#define RV_PWRM2_D2S_DISABLE \\\n\t RV(FV_PWRM2_D2S_DISABLE, FB_PWRM2_D2S)\n\n#define RV_PWRM2_HPL_ENABLE \\\n\t RV(FV_PWRM2_HPL_ENABLE, FB_PWRM2_HPL)\n\n#define RV_PWRM2_HPL_DISABLE \\\n\t RV(FV_PWRM2_HPL_DISABLE, FB_PWRM2_HPL)\n\n#define RV_PWRM2_HPR_ENABLE \\\n\t RV(FV_PWRM2_HPR_ENABLE, FB_PWRM2_HPR)\n\n#define RV_PWRM2_HPR_DISABLE \\\n\t RV(FV_PWRM2_HPR_DISABLE, FB_PWRM2_HPR)\n\n#define RV_PWRM2_SPKL_ENABLE \\\n\t RV(FV_PWRM2_SPKL_ENABLE, FB_PWRM2_SPKL)\n\n#define RV_PWRM2_SPKL_DISABLE \\\n\t RV(FV_PWRM2_SPKL_DISABLE, FB_PWRM2_SPKL)\n\n#define RV_PWRM2_SPKR_ENABLE \\\n\t RV(FV_PWRM2_SPKR_ENABLE, FB_PWRM2_SPKR)\n\n#define RV_PWRM2_SPKR_DISABLE \\\n\t RV(FV_PWRM2_SPKR_DISABLE, FB_PWRM2_SPKR)\n\n#define RV_PWRM2_INSELL_ENABLE \\\n\t RV(FV_PWRM2_INSELL_ENABLE, FB_PWRM2_INSELL)\n\n#define RV_PWRM2_INSELL_DISABLE \\\n\t RV(FV_PWRM2_INSELL_DISABLE, FB_PWRM2_INSELL)\n\n#define RV_PWRM2_INSELR_ENABLE \\\n\t RV(FV_PWRM2_INSELR_ENABLE, FB_PWRM2_INSELR)\n\n#define RV_PWRM2_INSELR_DISABLE \\\n\t RV(FV_PWRM2_INSELR_DISABLE, FB_PWRM2_INSELR)\n\n#define RV_PWRM2_VREF_ENABLE \\\n\t RV(FV_PWRM2_VREF_ENABLE, FB_PWRM2_VREF)\n\n#define RV_PWRM2_VREF_DISABLE \\\n\t RV(FV_PWRM2_VREF_DISABLE, FB_PWRM2_VREF)\n\n \n\n \n#define FB_CTL_HPSWEN                        7\n#define FB_CTL_HPSWPOL                       6\n\n \n\n \n#define FB_CONFIG0_ASDM                      6\n#define FB_CONFIG0_DSDM                      4\n#define FB_CONFIG0_DC_BYPASS                 1\n#define FB_CONFIG0_SD_FORCE_ON               0\n\n \n#define FM_CONFIG0_ASDM                      0X3\n#define FM_CONFIG0_DSDM                      0X3\n#define FM_CONFIG0_DC_BYPASS                 0X1\n#define FM_CONFIG0_SD_FORCE_ON               0X1\n\n \n#define FV_CONFIG0_ASDM_HALF                 0x1\n#define FV_CONFIG0_ASDM_FULL                 0x2\n#define FV_CONFIG0_ASDM_AUTO                 0x3\n#define FV_CONFIG0_DSDM_HALF                 0x1\n#define FV_CONFIG0_DSDM_FULL                 0x2\n#define FV_CONFIG0_DSDM_AUTO                 0x3\n#define FV_CONFIG0_DC_BYPASS_ENABLE          0x1\n#define FV_CONFIG0_DC_BYPASS_DISABLE         0x0\n#define FV_CONFIG0_SD_FORCE_ON_ENABLE        0x1\n#define FV_CONFIG0_SD_FORCE_ON_DISABLE       0x0\n\n \n#define RM_CONFIG0_ASDM \\\n\t RM(FM_CONFIG0_ASDM, FB_CONFIG0_ASDM)\n\n#define RM_CONFIG0_DSDM \\\n\t RM(FM_CONFIG0_DSDM, FB_CONFIG0_DSDM)\n\n#define RM_CONFIG0_DC_BYPASS \\\n\t RM(FM_CONFIG0_DC_BYPASS, FB_CONFIG0_DC_BYPASS)\n\n#define RM_CONFIG0_SD_FORCE_ON \\\n\t RM(FM_CONFIG0_SD_FORCE_ON, FB_CONFIG0_SD_FORCE_ON)\n\n\n \n#define RV_CONFIG0_ASDM_HALF \\\n\t RV(FV_CONFIG0_ASDM_HALF, FB_CONFIG0_ASDM)\n\n#define RV_CONFIG0_ASDM_FULL \\\n\t RV(FV_CONFIG0_ASDM_FULL, FB_CONFIG0_ASDM)\n\n#define RV_CONFIG0_ASDM_AUTO \\\n\t RV(FV_CONFIG0_ASDM_AUTO, FB_CONFIG0_ASDM)\n\n#define RV_CONFIG0_DSDM_HALF \\\n\t RV(FV_CONFIG0_DSDM_HALF, FB_CONFIG0_DSDM)\n\n#define RV_CONFIG0_DSDM_FULL \\\n\t RV(FV_CONFIG0_DSDM_FULL, FB_CONFIG0_DSDM)\n\n#define RV_CONFIG0_DSDM_AUTO \\\n\t RV(FV_CONFIG0_DSDM_AUTO, FB_CONFIG0_DSDM)\n\n#define RV_CONFIG0_DC_BYPASS_ENABLE \\\n\t RV(FV_CONFIG0_DC_BYPASS_ENABLE, FB_CONFIG0_DC_BYPASS)\n\n#define RV_CONFIG0_DC_BYPASS_DISABLE \\\n\t RV(FV_CONFIG0_DC_BYPASS_DISABLE, FB_CONFIG0_DC_BYPASS)\n\n#define RV_CONFIG0_SD_FORCE_ON_ENABLE \\\n\t RV(FV_CONFIG0_SD_FORCE_ON_ENABLE, FB_CONFIG0_SD_FORCE_ON)\n\n#define RV_CONFIG0_SD_FORCE_ON_DISABLE \\\n\t RV(FV_CONFIG0_SD_FORCE_ON_DISABLE, FB_CONFIG0_SD_FORCE_ON)\n\n\n \n\n \n#define FB_CONFIG1_EQ2_EN                    7\n#define FB_CONFIG1_EQ2_BE                    4\n#define FB_CONFIG1_EQ1_EN                    3\n#define FB_CONFIG1_EQ1_BE                    0\n\n \n#define FM_CONFIG1_EQ2_EN                    0X1\n#define FM_CONFIG1_EQ2_BE                    0X7\n#define FM_CONFIG1_EQ1_EN                    0X1\n#define FM_CONFIG1_EQ1_BE                    0X7\n\n \n#define FV_CONFIG1_EQ2_EN_ENABLE             0x1\n#define FV_CONFIG1_EQ2_EN_DISABLE            0x0\n#define FV_CONFIG1_EQ2_BE_PRE                0x0\n#define FV_CONFIG1_EQ2_BE_PRE_EQ_0           0x1\n#define FV_CONFIG1_EQ2_BE_PRE_EQ0_1          0x2\n#define FV_CONFIG1_EQ2_BE_PRE_EQ0_2          0x3\n#define FV_CONFIG1_EQ2_BE_PRE_EQ0_3          0x4\n#define FV_CONFIG1_EQ2_BE_PRE_EQ0_4          0x5\n#define FV_CONFIG1_EQ2_BE_PRE_EQ0_5          0x6\n#define FV_CONFIG1_EQ1_EN_ENABLE             0x1\n#define FV_CONFIG1_EQ1_EN_DISABLE            0x0\n#define FV_CONFIG1_EQ1_BE_PRE                0x0\n#define FV_CONFIG1_EQ1_BE_PRE_EQ_0           0x1\n#define FV_CONFIG1_EQ1_BE_PRE_EQ0_1          0x2\n#define FV_CONFIG1_EQ1_BE_PRE_EQ0_2          0x3\n#define FV_CONFIG1_EQ1_BE_PRE_EQ0_3          0x4\n#define FV_CONFIG1_EQ1_BE_PRE_EQ0_4          0x5\n#define FV_CONFIG1_EQ1_BE_PRE_EQ0_5          0x6\n\n \n#define RM_CONFIG1_EQ2_EN \\\n\t RM(FM_CONFIG1_EQ2_EN, FB_CONFIG1_EQ2_EN)\n\n#define RM_CONFIG1_EQ2_BE \\\n\t RM(FM_CONFIG1_EQ2_BE, FB_CONFIG1_EQ2_BE)\n\n#define RM_CONFIG1_EQ1_EN \\\n\t RM(FM_CONFIG1_EQ1_EN, FB_CONFIG1_EQ1_EN)\n\n#define RM_CONFIG1_EQ1_BE \\\n\t RM(FM_CONFIG1_EQ1_BE, FB_CONFIG1_EQ1_BE)\n\n\n \n#define RV_CONFIG1_EQ2_EN_ENABLE \\\n\t RV(FV_CONFIG1_EQ2_EN_ENABLE, FB_CONFIG1_EQ2_EN)\n\n#define RV_CONFIG1_EQ2_EN_DISABLE \\\n\t RV(FV_CONFIG1_EQ2_EN_DISABLE, FB_CONFIG1_EQ2_EN)\n\n#define RV_CONFIG1_EQ2_BE_PRE \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ_0 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ_0, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ0_1 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_1, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ0_2 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_2, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ0_3 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_3, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ0_4 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_4, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ2_BE_PRE_EQ0_5 \\\n\t RV(FV_CONFIG1_EQ2_BE_PRE_EQ0_5, FB_CONFIG1_EQ2_BE)\n\n#define RV_CONFIG1_EQ1_EN_ENABLE \\\n\t RV(FV_CONFIG1_EQ1_EN_ENABLE, FB_CONFIG1_EQ1_EN)\n\n#define RV_CONFIG1_EQ1_EN_DISABLE \\\n\t RV(FV_CONFIG1_EQ1_EN_DISABLE, FB_CONFIG1_EQ1_EN)\n\n#define RV_CONFIG1_EQ1_BE_PRE \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ_0 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ_0, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ0_1 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_1, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ0_2 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_2, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ0_3 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_3, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ0_4 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_4, FB_CONFIG1_EQ1_BE)\n\n#define RV_CONFIG1_EQ1_BE_PRE_EQ0_5 \\\n\t RV(FV_CONFIG1_EQ1_BE_PRE_EQ0_5, FB_CONFIG1_EQ1_BE)\n\n\n \n\n \n#define FB_DMICCTL_DMICEN                    7\n#define FB_DMICCTL_DMONO                     4\n#define FB_DMICCTL_DMPHADJ                   2\n#define FB_DMICCTL_DMRATE                    0\n\n \n#define FM_DMICCTL_DMICEN                    0X1\n#define FM_DMICCTL_DMONO                     0X1\n#define FM_DMICCTL_DMPHADJ                   0X3\n#define FM_DMICCTL_DMRATE                    0X3\n\n \n#define FV_DMICCTL_DMICEN_ENABLE             0x1\n#define FV_DMICCTL_DMICEN_DISABLE            0x0\n#define FV_DMICCTL_DMONO_STEREO              0x0\n#define FV_DMICCTL_DMONO_MONO                0x1\n\n \n#define RM_DMICCTL_DMICEN \\\n\t RM(FM_DMICCTL_DMICEN, FB_DMICCTL_DMICEN)\n\n#define RM_DMICCTL_DMONO \\\n\t RM(FM_DMICCTL_DMONO, FB_DMICCTL_DMONO)\n\n#define RM_DMICCTL_DMPHADJ \\\n\t RM(FM_DMICCTL_DMPHADJ, FB_DMICCTL_DMPHADJ)\n\n#define RM_DMICCTL_DMRATE \\\n\t RM(FM_DMICCTL_DMRATE, FB_DMICCTL_DMRATE)\n\n\n \n#define RV_DMICCTL_DMICEN_ENABLE \\\n\t RV(FV_DMICCTL_DMICEN_ENABLE, FB_DMICCTL_DMICEN)\n\n#define RV_DMICCTL_DMICEN_DISABLE \\\n\t RV(FV_DMICCTL_DMICEN_DISABLE, FB_DMICCTL_DMICEN)\n\n#define RV_DMICCTL_DMONO_STEREO \\\n\t RV(FV_DMICCTL_DMONO_STEREO, FB_DMICCTL_DMONO)\n\n#define RV_DMICCTL_DMONO_MONO \\\n\t RV(FV_DMICCTL_DMONO_MONO, FB_DMICCTL_DMONO)\n\n\n \n\n \n#define FB_CLECTL_LVL_MODE                   4\n#define FB_CLECTL_WINDOWSEL                  3\n#define FB_CLECTL_EXP_EN                     2\n#define FB_CLECTL_LIMIT_EN                   1\n#define FB_CLECTL_COMP_EN                    0\n\n \n#define FM_CLECTL_LVL_MODE                   0X1\n#define FM_CLECTL_WINDOWSEL                  0X1\n#define FM_CLECTL_EXP_EN                     0X1\n#define FM_CLECTL_LIMIT_EN                   0X1\n#define FM_CLECTL_COMP_EN                    0X1\n\n \n#define FV_CLECTL_LVL_MODE_AVG               0x0\n#define FV_CLECTL_LVL_MODE_PEAK              0x1\n#define FV_CLECTL_WINDOWSEL_512              0x0\n#define FV_CLECTL_WINDOWSEL_64               0x1\n#define FV_CLECTL_EXP_EN_ENABLE              0x1\n#define FV_CLECTL_EXP_EN_DISABLE             0x0\n#define FV_CLECTL_LIMIT_EN_ENABLE            0x1\n#define FV_CLECTL_LIMIT_EN_DISABLE           0x0\n#define FV_CLECTL_COMP_EN_ENABLE             0x1\n#define FV_CLECTL_COMP_EN_DISABLE            0x0\n\n \n#define RM_CLECTL_LVL_MODE \\\n\t RM(FM_CLECTL_LVL_MODE, FB_CLECTL_LVL_MODE)\n\n#define RM_CLECTL_WINDOWSEL \\\n\t RM(FM_CLECTL_WINDOWSEL, FB_CLECTL_WINDOWSEL)\n\n#define RM_CLECTL_EXP_EN \\\n\t RM(FM_CLECTL_EXP_EN, FB_CLECTL_EXP_EN)\n\n#define RM_CLECTL_LIMIT_EN \\\n\t RM(FM_CLECTL_LIMIT_EN, FB_CLECTL_LIMIT_EN)\n\n#define RM_CLECTL_COMP_EN \\\n\t RM(FM_CLECTL_COMP_EN, FB_CLECTL_COMP_EN)\n\n\n \n#define RV_CLECTL_LVL_MODE_AVG \\\n\t RV(FV_CLECTL_LVL_MODE_AVG, FB_CLECTL_LVL_MODE)\n\n#define RV_CLECTL_LVL_MODE_PEAK \\\n\t RV(FV_CLECTL_LVL_MODE_PEAK, FB_CLECTL_LVL_MODE)\n\n#define RV_CLECTL_WINDOWSEL_512 \\\n\t RV(FV_CLECTL_WINDOWSEL_512, FB_CLECTL_WINDOWSEL)\n\n#define RV_CLECTL_WINDOWSEL_64 \\\n\t RV(FV_CLECTL_WINDOWSEL_64, FB_CLECTL_WINDOWSEL)\n\n#define RV_CLECTL_EXP_EN_ENABLE \\\n\t RV(FV_CLECTL_EXP_EN_ENABLE, FB_CLECTL_EXP_EN)\n\n#define RV_CLECTL_EXP_EN_DISABLE \\\n\t RV(FV_CLECTL_EXP_EN_DISABLE, FB_CLECTL_EXP_EN)\n\n#define RV_CLECTL_LIMIT_EN_ENABLE \\\n\t RV(FV_CLECTL_LIMIT_EN_ENABLE, FB_CLECTL_LIMIT_EN)\n\n#define RV_CLECTL_LIMIT_EN_DISABLE \\\n\t RV(FV_CLECTL_LIMIT_EN_DISABLE, FB_CLECTL_LIMIT_EN)\n\n#define RV_CLECTL_COMP_EN_ENABLE \\\n\t RV(FV_CLECTL_COMP_EN_ENABLE, FB_CLECTL_COMP_EN)\n\n#define RV_CLECTL_COMP_EN_DISABLE \\\n\t RV(FV_CLECTL_COMP_EN_DISABLE, FB_CLECTL_COMP_EN)\n\n\n \n\n \n#define FB_MUGAIN_CLEMUG                     0\n\n \n#define FM_MUGAIN_CLEMUG                     0X1F\n\n \n#define FV_MUGAIN_CLEMUG_46PT5DB             0x1F\n#define FV_MUGAIN_CLEMUG_0DB                 0x0\n\n \n#define RM_MUGAIN_CLEMUG \\\n\t RM(FM_MUGAIN_CLEMUG, FB_MUGAIN_CLEMUG)\n\n\n \n#define RV_MUGAIN_CLEMUG_46PT5DB \\\n\t RV(FV_MUGAIN_CLEMUG_46PT5DB, FB_MUGAIN_CLEMUG)\n\n#define RV_MUGAIN_CLEMUG_0DB \\\n\t RV(FV_MUGAIN_CLEMUG_0DB, FB_MUGAIN_CLEMUG)\n\n\n \n\n \n#define FB_COMPTH                            0\n\n \n#define FM_COMPTH                            0XFF\n\n \n#define FV_COMPTH_0DB                        0xFF\n#define FV_COMPTH_N95PT625DB                 0x0\n\n \n#define RM_COMPTH                            RM(FM_COMPTH, FB_COMPTH)\n\n \n#define RV_COMPTH_0DB                        RV(FV_COMPTH_0DB, FB_COMPTH)\n#define RV_COMPTH_N95PT625DB \\\n\t RV(FV_COMPTH_N95PT625DB, FB_COMPTH)\n\n\n \n\n \n#define FB_CMPRAT                            0\n\n \n#define FM_CMPRAT                            0X1F\n\n \n#define RM_CMPRAT                            RM(FM_CMPRAT, FB_CMPRAT)\n\n \n\n \n#define FB_CATKTCL                           0\n\n \n#define FM_CATKTCL                           0XFF\n\n \n#define RM_CATKTCL                           RM(FM_CATKTCL, FB_CATKTCL)\n\n \n\n \n#define FB_CATKTCH                           0\n\n \n#define FM_CATKTCH                           0XFF\n\n \n#define RM_CATKTCH                           RM(FM_CATKTCH, FB_CATKTCH)\n\n \n\n \n#define FB_CRELTCL                           0\n\n \n#define FM_CRELTCL                           0XFF\n\n \n#define RM_CRELTCL                           RM(FM_CRELTCL, FB_CRELTCL)\n\n \n\n \n#define FB_CRELTCH                           0\n\n \n#define FM_CRELTCH                           0XFF\n\n \n#define RM_CRELTCH                           RM(FM_CRELTCH, FB_CRELTCH)\n\n \n\n \n#define FB_LIMTH                             0\n\n \n#define FM_LIMTH                             0XFF\n\n \n#define FV_LIMTH_0DB                         0xFF\n#define FV_LIMTH_N95PT625DB                  0x0\n\n \n#define RM_LIMTH                             RM(FM_LIMTH, FB_LIMTH)\n\n \n#define RV_LIMTH_0DB                         RV(FV_LIMTH_0DB, FB_LIMTH)\n#define RV_LIMTH_N95PT625DB                  RV(FV_LIMTH_N95PT625DB, FB_LIMTH)\n\n \n\n \n#define FB_LIMTGT                            0\n\n \n#define FM_LIMTGT                            0XFF\n\n \n#define FV_LIMTGT_0DB                        0xFF\n#define FV_LIMTGT_N95PT625DB                 0x0\n\n \n#define RM_LIMTGT                            RM(FM_LIMTGT, FB_LIMTGT)\n\n \n#define RV_LIMTGT_0DB                        RV(FV_LIMTGT_0DB, FB_LIMTGT)\n#define RV_LIMTGT_N95PT625DB \\\n\t RV(FV_LIMTGT_N95PT625DB, FB_LIMTGT)\n\n\n \n\n \n#define FB_LATKTCL                           0\n\n \n#define FM_LATKTCL                           0XFF\n\n \n#define RM_LATKTCL                           RM(FM_LATKTCL, FB_LATKTCL)\n\n \n\n \n#define FB_LATKTCH                           0\n\n \n#define FM_LATKTCH                           0XFF\n\n \n#define RM_LATKTCH                           RM(FM_LATKTCH, FB_LATKTCH)\n\n \n\n \n#define FB_LRELTCL                           0\n\n \n#define FM_LRELTCL                           0XFF\n\n \n#define RM_LRELTCL                           RM(FM_LRELTCL, FB_LRELTCL)\n\n \n\n \n#define FB_LRELTCH                           0\n\n \n#define FM_LRELTCH                           0XFF\n\n \n#define RM_LRELTCH                           RM(FM_LRELTCH, FB_LRELTCH)\n\n \n\n \n#define FB_EXPTH                             0\n\n \n#define FM_EXPTH                             0XFF\n\n \n#define FV_EXPTH_0DB                         0xFF\n#define FV_EXPTH_N95PT625DB                  0x0\n\n \n#define RM_EXPTH                             RM(FM_EXPTH, FB_EXPTH)\n\n \n#define RV_EXPTH_0DB                         RV(FV_EXPTH_0DB, FB_EXPTH)\n#define RV_EXPTH_N95PT625DB                  RV(FV_EXPTH_N95PT625DB, FB_EXPTH)\n\n \n\n \n#define FB_EXPRAT                            0\n\n \n#define FM_EXPRAT                            0X7\n\n \n#define RM_EXPRAT                            RM(FM_EXPRAT, FB_EXPRAT)\n\n \n\n \n#define FB_XATKTCL                           0\n\n \n#define FM_XATKTCL                           0XFF\n\n \n#define RM_XATKTCL                           RM(FM_XATKTCL, FB_XATKTCL)\n\n \n\n \n#define FB_XATKTCH                           0\n\n \n#define FM_XATKTCH                           0XFF\n\n \n#define RM_XATKTCH                           RM(FM_XATKTCH, FB_XATKTCH)\n\n \n\n \n#define FB_XRELTCL                           0\n\n \n#define FM_XRELTCL                           0XFF\n\n \n#define RM_XRELTCL                           RM(FM_XRELTCL, FB_XRELTCL)\n\n \n\n \n#define FB_XRELTCH                           0\n\n \n#define FM_XRELTCH                           0XFF\n\n \n#define RM_XRELTCH                           RM(FM_XRELTCH, FB_XRELTCH)\n\n \n\n \n#define FB_FXCTL_3DEN                        4\n#define FB_FXCTL_TEEN                        3\n#define FB_FXCTL_TNLFBYPASS                  2\n#define FB_FXCTL_BEEN                        1\n#define FB_FXCTL_BNLFBYPASS                  0\n\n \n#define FM_FXCTL_3DEN                        0X1\n#define FM_FXCTL_TEEN                        0X1\n#define FM_FXCTL_TNLFBYPASS                  0X1\n#define FM_FXCTL_BEEN                        0X1\n#define FM_FXCTL_BNLFBYPASS                  0X1\n\n \n#define FV_FXCTL_3DEN_ENABLE                 0x1\n#define FV_FXCTL_3DEN_DISABLE                0x0\n#define FV_FXCTL_TEEN_ENABLE                 0x1\n#define FV_FXCTL_TEEN_DISABLE                0x0\n#define FV_FXCTL_TNLFBYPASS_ENABLE           0x1\n#define FV_FXCTL_TNLFBYPASS_DISABLE          0x0\n#define FV_FXCTL_BEEN_ENABLE                 0x1\n#define FV_FXCTL_BEEN_DISABLE                0x0\n#define FV_FXCTL_BNLFBYPASS_ENABLE           0x1\n#define FV_FXCTL_BNLFBYPASS_DISABLE          0x0\n\n \n#define RM_FXCTL_3DEN                        RM(FM_FXCTL_3DEN, FB_FXCTL_3DEN)\n#define RM_FXCTL_TEEN                        RM(FM_FXCTL_TEEN, FB_FXCTL_TEEN)\n#define RM_FXCTL_TNLFBYPASS \\\n\t RM(FM_FXCTL_TNLFBYPASS, FB_FXCTL_TNLFBYPASS)\n\n#define RM_FXCTL_BEEN                        RM(FM_FXCTL_BEEN, FB_FXCTL_BEEN)\n#define RM_FXCTL_BNLFBYPASS \\\n\t RM(FM_FXCTL_BNLFBYPASS, FB_FXCTL_BNLFBYPASS)\n\n\n \n#define RV_FXCTL_3DEN_ENABLE \\\n\t RV(FV_FXCTL_3DEN_ENABLE, FB_FXCTL_3DEN)\n\n#define RV_FXCTL_3DEN_DISABLE \\\n\t RV(FV_FXCTL_3DEN_DISABLE, FB_FXCTL_3DEN)\n\n#define RV_FXCTL_TEEN_ENABLE \\\n\t RV(FV_FXCTL_TEEN_ENABLE, FB_FXCTL_TEEN)\n\n#define RV_FXCTL_TEEN_DISABLE \\\n\t RV(FV_FXCTL_TEEN_DISABLE, FB_FXCTL_TEEN)\n\n#define RV_FXCTL_TNLFBYPASS_ENABLE \\\n\t RV(FV_FXCTL_TNLFBYPASS_ENABLE, FB_FXCTL_TNLFBYPASS)\n\n#define RV_FXCTL_TNLFBYPASS_DISABLE \\\n\t RV(FV_FXCTL_TNLFBYPASS_DISABLE, FB_FXCTL_TNLFBYPASS)\n\n#define RV_FXCTL_BEEN_ENABLE \\\n\t RV(FV_FXCTL_BEEN_ENABLE, FB_FXCTL_BEEN)\n\n#define RV_FXCTL_BEEN_DISABLE \\\n\t RV(FV_FXCTL_BEEN_DISABLE, FB_FXCTL_BEEN)\n\n#define RV_FXCTL_BNLFBYPASS_ENABLE \\\n\t RV(FV_FXCTL_BNLFBYPASS_ENABLE, FB_FXCTL_BNLFBYPASS)\n\n#define RV_FXCTL_BNLFBYPASS_DISABLE \\\n\t RV(FV_FXCTL_BNLFBYPASS_DISABLE, FB_FXCTL_BNLFBYPASS)\n\n\n \n\n \n#define FB_DACCRWRL_DACCRWDL                 0\n\n \n#define FM_DACCRWRL_DACCRWDL                 0XFF\n\n \n#define RM_DACCRWRL_DACCRWDL \\\n\t RM(FM_DACCRWRL_DACCRWDL, FB_DACCRWRL_DACCRWDL)\n\n\n \n\n \n#define FB_DACCRWRM_DACCRWDM                 0\n\n \n#define FM_DACCRWRM_DACCRWDM                 0XFF\n\n \n#define RM_DACCRWRM_DACCRWDM \\\n\t RM(FM_DACCRWRM_DACCRWDM, FB_DACCRWRM_DACCRWDM)\n\n\n \n\n \n#define FB_DACCRWRH_DACCRWDH                 0\n\n \n#define FM_DACCRWRH_DACCRWDH                 0XFF\n\n \n#define RM_DACCRWRH_DACCRWDH \\\n\t RM(FM_DACCRWRH_DACCRWDH, FB_DACCRWRH_DACCRWDH)\n\n\n \n\n \n#define FB_DACCRRDL                          0\n\n \n#define FM_DACCRRDL                          0XFF\n\n \n#define RM_DACCRRDL                          RM(FM_DACCRRDL, FB_DACCRRDL)\n\n \n\n \n#define FB_DACCRRDM                          0\n\n \n#define FM_DACCRRDM                          0XFF\n\n \n#define RM_DACCRRDM                          RM(FM_DACCRRDM, FB_DACCRRDM)\n\n \n\n \n#define FB_DACCRRDH                          0\n\n \n#define FM_DACCRRDH                          0XFF\n\n \n#define RM_DACCRRDH                          RM(FM_DACCRRDH, FB_DACCRRDH)\n\n \n\n \n#define FB_DACCRADDR_DACCRADD                0\n\n \n#define FM_DACCRADDR_DACCRADD                0XFF\n\n \n#define RM_DACCRADDR_DACCRADD \\\n\t RM(FM_DACCRADDR_DACCRADD, FB_DACCRADDR_DACCRADD)\n\n\n \n\n \n#define FB_DCOFSEL_DC_COEF_SEL               0\n\n \n#define FM_DCOFSEL_DC_COEF_SEL               0X7\n\n \n#define FV_DCOFSEL_DC_COEF_SEL_2_N8          0x0\n#define FV_DCOFSEL_DC_COEF_SEL_2_N9          0x1\n#define FV_DCOFSEL_DC_COEF_SEL_2_N10         0x2\n#define FV_DCOFSEL_DC_COEF_SEL_2_N11         0x3\n#define FV_DCOFSEL_DC_COEF_SEL_2_N12         0x4\n#define FV_DCOFSEL_DC_COEF_SEL_2_N13         0x5\n#define FV_DCOFSEL_DC_COEF_SEL_2_N14         0x6\n#define FV_DCOFSEL_DC_COEF_SEL_2_N15         0x7\n\n \n#define RM_DCOFSEL_DC_COEF_SEL \\\n\t RM(FM_DCOFSEL_DC_COEF_SEL, FB_DCOFSEL_DC_COEF_SEL)\n\n\n \n#define RV_DCOFSEL_DC_COEF_SEL_2_N8 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N8, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N9 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N9, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N10 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N10, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N11 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N11, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N12 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N12, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N13 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N13, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N14 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N14, FB_DCOFSEL_DC_COEF_SEL)\n\n#define RV_DCOFSEL_DC_COEF_SEL_2_N15 \\\n\t RV(FV_DCOFSEL_DC_COEF_SEL_2_N15, FB_DCOFSEL_DC_COEF_SEL)\n\n\n \n\n \n#define FB_PLLCTL9_REFDIV_PLL1               0\n\n \n#define FM_PLLCTL9_REFDIV_PLL1               0XFF\n\n \n#define RM_PLLCTL9_REFDIV_PLL1 \\\n\t RM(FM_PLLCTL9_REFDIV_PLL1, FB_PLLCTL9_REFDIV_PLL1)\n\n\n \n\n \n#define FB_PLLCTLA_OUTDIV_PLL1               0\n\n \n#define FM_PLLCTLA_OUTDIV_PLL1               0XFF\n\n \n#define RM_PLLCTLA_OUTDIV_PLL1 \\\n\t RM(FM_PLLCTLA_OUTDIV_PLL1, FB_PLLCTLA_OUTDIV_PLL1)\n\n\n \n\n \n#define FB_PLLCTLB_FBDIV_PLL1L               0\n\n \n#define FM_PLLCTLB_FBDIV_PLL1L               0XFF\n\n \n#define RM_PLLCTLB_FBDIV_PLL1L \\\n\t RM(FM_PLLCTLB_FBDIV_PLL1L, FB_PLLCTLB_FBDIV_PLL1L)\n\n\n \n\n \n#define FB_PLLCTLC_FBDIV_PLL1H               0\n\n \n#define FM_PLLCTLC_FBDIV_PLL1H               0X7\n\n \n#define RM_PLLCTLC_FBDIV_PLL1H \\\n\t RM(FM_PLLCTLC_FBDIV_PLL1H, FB_PLLCTLC_FBDIV_PLL1H)\n\n\n \n\n \n#define FB_PLLCTLD_RZ_PLL1                   3\n#define FB_PLLCTLD_CP_PLL1                   0\n\n \n#define FM_PLLCTLD_RZ_PLL1                   0X7\n#define FM_PLLCTLD_CP_PLL1                   0X7\n\n \n#define RM_PLLCTLD_RZ_PLL1 \\\n\t RM(FM_PLLCTLD_RZ_PLL1, FB_PLLCTLD_RZ_PLL1)\n\n#define RM_PLLCTLD_CP_PLL1 \\\n\t RM(FM_PLLCTLD_CP_PLL1, FB_PLLCTLD_CP_PLL1)\n\n\n \n\n \n#define FB_PLLCTLE_REFDIV_PLL2               0\n\n \n#define FM_PLLCTLE_REFDIV_PLL2               0XFF\n\n \n#define RM_PLLCTLE_REFDIV_PLL2 \\\n\t RM(FM_PLLCTLE_REFDIV_PLL2, FB_PLLCTLE_REFDIV_PLL2)\n\n\n \n\n \n#define FB_PLLCTLF_OUTDIV_PLL2               0\n\n \n#define FM_PLLCTLF_OUTDIV_PLL2               0XFF\n\n \n#define RM_PLLCTLF_OUTDIV_PLL2 \\\n\t RM(FM_PLLCTLF_OUTDIV_PLL2, FB_PLLCTLF_OUTDIV_PLL2)\n\n\n \n\n \n#define FB_PLLCTL10_FBDIV_PLL2L              0\n\n \n#define FM_PLLCTL10_FBDIV_PLL2L              0XFF\n\n \n#define RM_PLLCTL10_FBDIV_PLL2L \\\n\t RM(FM_PLLCTL10_FBDIV_PLL2L, FB_PLLCTL10_FBDIV_PLL2L)\n\n\n \n\n \n#define FB_PLLCTL11_FBDIV_PLL2H              0\n\n \n#define FM_PLLCTL11_FBDIV_PLL2H              0X7\n\n \n#define RM_PLLCTL11_FBDIV_PLL2H \\\n\t RM(FM_PLLCTL11_FBDIV_PLL2H, FB_PLLCTL11_FBDIV_PLL2H)\n\n\n \n\n \n#define FB_PLLCTL12_RZ_PLL2                  3\n#define FB_PLLCTL12_CP_PLL2                  0\n\n \n#define FM_PLLCTL12_RZ_PLL2                  0X7\n#define FM_PLLCTL12_CP_PLL2                  0X7\n\n \n#define RM_PLLCTL12_RZ_PLL2 \\\n\t RM(FM_PLLCTL12_RZ_PLL2, FB_PLLCTL12_RZ_PLL2)\n\n#define RM_PLLCTL12_CP_PLL2 \\\n\t RM(FM_PLLCTL12_CP_PLL2, FB_PLLCTL12_CP_PLL2)\n\n\n \n\n \n#define FB_PLLCTL1B_VCOI_PLL2                4\n#define FB_PLLCTL1B_VCOI_PLL1                2\n\n \n#define FM_PLLCTL1B_VCOI_PLL2                0X3\n#define FM_PLLCTL1B_VCOI_PLL1                0X3\n\n \n#define RM_PLLCTL1B_VCOI_PLL2 \\\n\t RM(FM_PLLCTL1B_VCOI_PLL2, FB_PLLCTL1B_VCOI_PLL2)\n\n#define RM_PLLCTL1B_VCOI_PLL1 \\\n\t RM(FM_PLLCTL1B_VCOI_PLL1, FB_PLLCTL1B_VCOI_PLL1)\n\n\n \n\n \n#define FB_PLLCTL1C_PDB_PLL2                 2\n#define FB_PLLCTL1C_PDB_PLL1                 1\n\n \n#define FM_PLLCTL1C_PDB_PLL2                 0X1\n#define FM_PLLCTL1C_PDB_PLL1                 0X1\n\n \n#define FV_PLLCTL1C_PDB_PLL2_ENABLE          0x1\n#define FV_PLLCTL1C_PDB_PLL2_DISABLE         0x0\n#define FV_PLLCTL1C_PDB_PLL1_ENABLE          0x1\n#define FV_PLLCTL1C_PDB_PLL1_DISABLE         0x0\n\n \n#define RM_PLLCTL1C_PDB_PLL2 \\\n\t RM(FM_PLLCTL1C_PDB_PLL2, FB_PLLCTL1C_PDB_PLL2)\n\n#define RM_PLLCTL1C_PDB_PLL1 \\\n\t RM(FM_PLLCTL1C_PDB_PLL1, FB_PLLCTL1C_PDB_PLL1)\n\n\n \n#define RV_PLLCTL1C_PDB_PLL2_ENABLE \\\n\t RV(FV_PLLCTL1C_PDB_PLL2_ENABLE, FB_PLLCTL1C_PDB_PLL2)\n\n#define RV_PLLCTL1C_PDB_PLL2_DISABLE \\\n\t RV(FV_PLLCTL1C_PDB_PLL2_DISABLE, FB_PLLCTL1C_PDB_PLL2)\n\n#define RV_PLLCTL1C_PDB_PLL1_ENABLE \\\n\t RV(FV_PLLCTL1C_PDB_PLL1_ENABLE, FB_PLLCTL1C_PDB_PLL1)\n\n#define RV_PLLCTL1C_PDB_PLL1_DISABLE \\\n\t RV(FV_PLLCTL1C_PDB_PLL1_DISABLE, FB_PLLCTL1C_PDB_PLL1)\n\n\n \n\n \n#define FB_TIMEBASE_DIVIDER                  0\n\n \n#define FM_TIMEBASE_DIVIDER                  0XFF\n\n \n#define RM_TIMEBASE_DIVIDER \\\n\t RM(FM_TIMEBASE_DIVIDER, FB_TIMEBASE_DIVIDER)\n\n\n \n\n \n#define FB_DEVIDL_DIDL                       0\n\n \n#define FM_DEVIDL_DIDL                       0XFF\n\n \n#define RM_DEVIDL_DIDL                       RM(FM_DEVIDL_DIDL, FB_DEVIDL_DIDL)\n\n \n\n \n#define FB_DEVIDH_DIDH                       0\n\n \n#define FM_DEVIDH_DIDH                       0XFF\n\n \n#define RM_DEVIDH_DIDH                       RM(FM_DEVIDH_DIDH, FB_DEVIDH_DIDH)\n\n \n\n \n#define FB_RESET                             0\n\n \n#define FM_RESET                             0XFF\n\n \n#define FV_RESET_ENABLE                      0x85\n\n \n#define RM_RESET                             RM(FM_RESET, FB_RESET)\n\n \n#define RV_RESET_ENABLE                      RV(FV_RESET_ENABLE, FB_RESET)\n\n \n\n \n#define FB_DACCRSTAT_DACCR_BUSY              7\n\n \n#define FM_DACCRSTAT_DACCR_BUSY              0X1\n\n \n#define RM_DACCRSTAT_DACCR_BUSY \\\n\t RM(FM_DACCRSTAT_DACCR_BUSY, FB_DACCRSTAT_DACCR_BUSY)\n\n\n \n\n \n#define FB_PLLCTL0_PLL2_LOCK                 1\n#define FB_PLLCTL0_PLL1_LOCK                 0\n\n \n#define FM_PLLCTL0_PLL2_LOCK                 0X1\n#define FM_PLLCTL0_PLL1_LOCK                 0X1\n\n \n#define RM_PLLCTL0_PLL2_LOCK \\\n\t RM(FM_PLLCTL0_PLL2_LOCK, FB_PLLCTL0_PLL2_LOCK)\n\n#define RM_PLLCTL0_PLL1_LOCK \\\n\t RM(FM_PLLCTL0_PLL1_LOCK, FB_PLLCTL0_PLL1_LOCK)\n\n\n \n\n \n#define FB_PLLREFSEL_PLL2_REF_SEL            4\n#define FB_PLLREFSEL_PLL1_REF_SEL            0\n\n \n#define FM_PLLREFSEL_PLL2_REF_SEL            0X7\n#define FM_PLLREFSEL_PLL1_REF_SEL            0X7\n\n \n#define FV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1 0x0\n#define FV_PLLREFSEL_PLL2_REF_SEL_MCLK2      0x1\n#define FV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1 0x0\n#define FV_PLLREFSEL_PLL1_REF_SEL_MCLK2      0x1\n\n \n#define RM_PLLREFSEL_PLL2_REF_SEL \\\n\t RM(FM_PLLREFSEL_PLL2_REF_SEL, FB_PLLREFSEL_PLL2_REF_SEL)\n\n#define RM_PLLREFSEL_PLL1_REF_SEL \\\n\t RM(FM_PLLREFSEL_PLL1_REF_SEL, FB_PLLREFSEL_PLL1_REF_SEL)\n\n\n \n#define RV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1 \\\n\t RV(FV_PLLREFSEL_PLL2_REF_SEL_XTAL_MCLK1, FB_PLLREFSEL_PLL2_REF_SEL)\n\n#define RV_PLLREFSEL_PLL2_REF_SEL_MCLK2 \\\n\t RV(FV_PLLREFSEL_PLL2_REF_SEL_MCLK2, FB_PLLREFSEL_PLL2_REF_SEL)\n\n#define RV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1 \\\n\t RV(FV_PLLREFSEL_PLL1_REF_SEL_XTAL_MCLK1, FB_PLLREFSEL_PLL1_REF_SEL)\n\n#define RV_PLLREFSEL_PLL1_REF_SEL_MCLK2 \\\n\t RV(FV_PLLREFSEL_PLL1_REF_SEL_MCLK2, FB_PLLREFSEL_PLL1_REF_SEL)\n\n\n \n\n \n#define FB_DACMBCEN_MBCEN3                   2\n#define FB_DACMBCEN_MBCEN2                   1\n#define FB_DACMBCEN_MBCEN1                   0\n\n \n#define FM_DACMBCEN_MBCEN3                   0X1\n#define FM_DACMBCEN_MBCEN2                   0X1\n#define FM_DACMBCEN_MBCEN1                   0X1\n\n \n#define RM_DACMBCEN_MBCEN3 \\\n\t RM(FM_DACMBCEN_MBCEN3, FB_DACMBCEN_MBCEN3)\n\n#define RM_DACMBCEN_MBCEN2 \\\n\t RM(FM_DACMBCEN_MBCEN2, FB_DACMBCEN_MBCEN2)\n\n#define RM_DACMBCEN_MBCEN1 \\\n\t RM(FM_DACMBCEN_MBCEN1, FB_DACMBCEN_MBCEN1)\n\n\n \n\n \n#define FB_DACMBCCTL_LVLMODE3                5\n#define FB_DACMBCCTL_WINSEL3                 4\n#define FB_DACMBCCTL_LVLMODE2                3\n#define FB_DACMBCCTL_WINSEL2                 2\n#define FB_DACMBCCTL_LVLMODE1                1\n#define FB_DACMBCCTL_WINSEL1                 0\n\n \n#define FM_DACMBCCTL_LVLMODE3                0X1\n#define FM_DACMBCCTL_WINSEL3                 0X1\n#define FM_DACMBCCTL_LVLMODE2                0X1\n#define FM_DACMBCCTL_WINSEL2                 0X1\n#define FM_DACMBCCTL_LVLMODE1                0X1\n#define FM_DACMBCCTL_WINSEL1                 0X1\n\n \n#define RM_DACMBCCTL_LVLMODE3 \\\n\t RM(FM_DACMBCCTL_LVLMODE3, FB_DACMBCCTL_LVLMODE3)\n\n#define RM_DACMBCCTL_WINSEL3 \\\n\t RM(FM_DACMBCCTL_WINSEL3, FB_DACMBCCTL_WINSEL3)\n\n#define RM_DACMBCCTL_LVLMODE2 \\\n\t RM(FM_DACMBCCTL_LVLMODE2, FB_DACMBCCTL_LVLMODE2)\n\n#define RM_DACMBCCTL_WINSEL2 \\\n\t RM(FM_DACMBCCTL_WINSEL2, FB_DACMBCCTL_WINSEL2)\n\n#define RM_DACMBCCTL_LVLMODE1 \\\n\t RM(FM_DACMBCCTL_LVLMODE1, FB_DACMBCCTL_LVLMODE1)\n\n#define RM_DACMBCCTL_WINSEL1 \\\n\t RM(FM_DACMBCCTL_WINSEL1, FB_DACMBCCTL_WINSEL1)\n\n\n \n\n \n#define FB_DACMBCMUG1_PHASE                  5\n#define FB_DACMBCMUG1_MUGAIN                 0\n\n \n#define FM_DACMBCMUG1_PHASE                  0X1\n#define FM_DACMBCMUG1_MUGAIN                 0X1F\n\n \n#define RM_DACMBCMUG1_PHASE \\\n\t RM(FM_DACMBCMUG1_PHASE, FB_DACMBCMUG1_PHASE)\n\n#define RM_DACMBCMUG1_MUGAIN \\\n\t RM(FM_DACMBCMUG1_MUGAIN, FB_DACMBCMUG1_MUGAIN)\n\n\n \n\n \n#define FB_DACMBCTHR1_THRESH                 0\n\n \n#define FM_DACMBCTHR1_THRESH                 0XFF\n\n \n#define RM_DACMBCTHR1_THRESH \\\n\t RM(FM_DACMBCTHR1_THRESH, FB_DACMBCTHR1_THRESH)\n\n\n \n\n \n#define FB_DACMBCRAT1_RATIO                  0\n\n \n#define FM_DACMBCRAT1_RATIO                  0X1F\n\n \n#define RM_DACMBCRAT1_RATIO \\\n\t RM(FM_DACMBCRAT1_RATIO, FB_DACMBCRAT1_RATIO)\n\n\n \n\n \n#define FB_DACMBCATK1L_TCATKL                0\n\n \n#define FM_DACMBCATK1L_TCATKL                0XFF\n\n \n#define RM_DACMBCATK1L_TCATKL \\\n\t RM(FM_DACMBCATK1L_TCATKL, FB_DACMBCATK1L_TCATKL)\n\n\n \n\n \n#define FB_DACMBCATK1H_TCATKH                0\n\n \n#define FM_DACMBCATK1H_TCATKH                0XFF\n\n \n#define RM_DACMBCATK1H_TCATKH \\\n\t RM(FM_DACMBCATK1H_TCATKH, FB_DACMBCATK1H_TCATKH)\n\n\n \n\n \n#define FB_DACMBCREL1L_TCRELL                0\n\n \n#define FM_DACMBCREL1L_TCRELL                0XFF\n\n \n#define RM_DACMBCREL1L_TCRELL \\\n\t RM(FM_DACMBCREL1L_TCRELL, FB_DACMBCREL1L_TCRELL)\n\n\n \n\n \n#define FB_DACMBCREL1H_TCRELH                0\n\n \n#define FM_DACMBCREL1H_TCRELH                0XFF\n\n \n#define RM_DACMBCREL1H_TCRELH \\\n\t RM(FM_DACMBCREL1H_TCRELH, FB_DACMBCREL1H_TCRELH)\n\n\n \n\n \n#define FB_DACMBCMUG2_PHASE                  5\n#define FB_DACMBCMUG2_MUGAIN                 0\n\n \n#define FM_DACMBCMUG2_PHASE                  0X1\n#define FM_DACMBCMUG2_MUGAIN                 0X1F\n\n \n#define RM_DACMBCMUG2_PHASE \\\n\t RM(FM_DACMBCMUG2_PHASE, FB_DACMBCMUG2_PHASE)\n\n#define RM_DACMBCMUG2_MUGAIN \\\n\t RM(FM_DACMBCMUG2_MUGAIN, FB_DACMBCMUG2_MUGAIN)\n\n\n \n\n \n#define FB_DACMBCTHR2_THRESH                 0\n\n \n#define FM_DACMBCTHR2_THRESH                 0XFF\n\n \n#define RM_DACMBCTHR2_THRESH \\\n\t RM(FM_DACMBCTHR2_THRESH, FB_DACMBCTHR2_THRESH)\n\n\n \n\n \n#define FB_DACMBCRAT2_RATIO                  0\n\n \n#define FM_DACMBCRAT2_RATIO                  0X1F\n\n \n#define RM_DACMBCRAT2_RATIO \\\n\t RM(FM_DACMBCRAT2_RATIO, FB_DACMBCRAT2_RATIO)\n\n\n \n\n \n#define FB_DACMBCATK2L_TCATKL                0\n\n \n#define FM_DACMBCATK2L_TCATKL                0XFF\n\n \n#define RM_DACMBCATK2L_TCATKL \\\n\t RM(FM_DACMBCATK2L_TCATKL, FB_DACMBCATK2L_TCATKL)\n\n\n \n\n \n#define FB_DACMBCATK2H_TCATKH                0\n\n \n#define FM_DACMBCATK2H_TCATKH                0XFF\n\n \n#define RM_DACMBCATK2H_TCATKH \\\n\t RM(FM_DACMBCATK2H_TCATKH, FB_DACMBCATK2H_TCATKH)\n\n\n \n\n \n#define FB_DACMBCREL2L_TCRELL                0\n\n \n#define FM_DACMBCREL2L_TCRELL                0XFF\n\n \n#define RM_DACMBCREL2L_TCRELL \\\n\t RM(FM_DACMBCREL2L_TCRELL, FB_DACMBCREL2L_TCRELL)\n\n\n \n\n \n#define FB_DACMBCREL2H_TCRELH                0\n\n \n#define FM_DACMBCREL2H_TCRELH                0XFF\n\n \n#define RM_DACMBCREL2H_TCRELH \\\n\t RM(FM_DACMBCREL2H_TCRELH, FB_DACMBCREL2H_TCRELH)\n\n\n \n\n \n#define FB_DACMBCMUG3_PHASE                  5\n#define FB_DACMBCMUG3_MUGAIN                 0\n\n \n#define FM_DACMBCMUG3_PHASE                  0X1\n#define FM_DACMBCMUG3_MUGAIN                 0X1F\n\n \n#define RM_DACMBCMUG3_PHASE \\\n\t RM(FM_DACMBCMUG3_PHASE, FB_DACMBCMUG3_PHASE)\n\n#define RM_DACMBCMUG3_MUGAIN \\\n\t RM(FM_DACMBCMUG3_MUGAIN, FB_DACMBCMUG3_MUGAIN)\n\n\n \n\n \n#define FB_DACMBCTHR3_THRESH                 0\n\n \n#define FM_DACMBCTHR3_THRESH                 0XFF\n\n \n#define RM_DACMBCTHR3_THRESH \\\n\t RM(FM_DACMBCTHR3_THRESH, FB_DACMBCTHR3_THRESH)\n\n\n \n\n \n#define FB_DACMBCRAT3_RATIO                  0\n\n \n#define FM_DACMBCRAT3_RATIO                  0X1F\n\n \n#define RM_DACMBCRAT3_RATIO \\\n\t RM(FM_DACMBCRAT3_RATIO, FB_DACMBCRAT3_RATIO)\n\n\n \n\n \n#define FB_DACMBCATK3L_TCATKL                0\n\n \n#define FM_DACMBCATK3L_TCATKL                0XFF\n\n \n#define RM_DACMBCATK3L_TCATKL \\\n\t RM(FM_DACMBCATK3L_TCATKL, FB_DACMBCATK3L_TCATKL)\n\n\n \n\n \n#define FB_DACMBCATK3H_TCATKH                0\n\n \n#define FM_DACMBCATK3H_TCATKH                0XFF\n\n \n#define RM_DACMBCATK3H_TCATKH \\\n\t RM(FM_DACMBCATK3H_TCATKH, FB_DACMBCATK3H_TCATKH)\n\n\n \n\n \n#define FB_DACMBCREL3L_TCRELL                0\n\n \n#define FM_DACMBCREL3L_TCRELL                0XFF\n\n \n#define RM_DACMBCREL3L_TCRELL \\\n\t RM(FM_DACMBCREL3L_TCRELL, FB_DACMBCREL3L_TCRELL)\n\n\n \n\n \n#define FB_DACMBCREL3H_TCRELH                0\n\n \n#define FM_DACMBCREL3H_TCRELH                0XFF\n\n \n#define RM_DACMBCREL3H_TCRELH \\\n\t RM(FM_DACMBCREL3H_TCRELH, FB_DACMBCREL3H_TCRELH)\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}