
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+8 (git sha1 e6021b2b4, clang 11.0.1-2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \uCore

2.2. Analyzing design hierarchy..
Top module:  \uCore
Removed 0 unused modules.
Module uCore directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== uCore ===

   Number of wires:                201
   Number of wire bits:           2008
   Number of public wires:          50
   Number of public wire bits:     900
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                186
     $add                            4
     $and                           20
     $anyinit                        4
     $anyseq                        23
     $assert                         2
     $assume                         1
     $eq                            52
     $ff                             5
     $logic_not                      5
     $mem_v2                         1
     $mul                            3
     $mux                           21
     $neg                            3
     $not                            3
     $or                             3
     $pmux                          23
     $reduce_and                     3
     $reduce_or                      9
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module uCore.

End of script. Logfile hash: b157f3ac43, CPU: user 0.02s system 0.00s, MEM: 14.75 MB peak
Yosys 0.36+8 (git sha1 e6021b2b4, clang 11.0.1-2 -fPIC -Os)
Time spent: 69% 2x write_smt2 (0 sec), 23% 2x read_ilang (0 sec), ...
