

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Mon May  9 23:38:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       23|  0.180 us|  0.230 us|   19|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        4|        4|         2|          2|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    404|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    515|    -|
|Register         |        -|    -|     713|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1125|   1634|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_738_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln118_fu_717_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln26_fu_438_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln61_1_fu_604_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln61_fu_573_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln89_1_fu_693_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln89_fu_635_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln94_1_fu_711_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln94_fu_652_p2     |         +|   0|  0|  39|          32|           1|
    |grp_fu_410_p2          |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln26_fu_444_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln82_1_fu_668_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln82_fu_620_p2    |      icmp|   0|  0|  18|          32|           1|
    |or_ln37_1_fu_478_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln37_2_fu_493_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln37_fu_463_p2      |        or|   0|  0|   4|           4|           1|
    |xor_ln60_fu_593_p2     |       xor|   0|  0|   4|           3|           4|
    |xor_ln88_fu_682_p2     |       xor|   0|  0|   4|           3|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 404|         374|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  113|         22|    1|         22|
    |ap_phi_mux_max_row_id_flag_1_phi_fu_315_p4  |    9|          2|    1|          2|
    |ap_phi_mux_max_row_id_loc_1_phi_fu_339_p4   |    9|          2|   32|         64|
    |ap_phi_mux_max_row_id_new_1_phi_fu_328_p4   |    9|          2|   32|         64|
    |empty_15_reg_347                            |    9|          2|   32|         64|
    |empty_16_reg_369                            |    9|          2|   32|         64|
    |grp_fu_390_p0                               |   14|          3|   32|         96|
    |grp_fu_390_p1                               |   14|          3|   32|         96|
    |grp_fu_394_p0                               |   14|          3|   32|         96|
    |grp_fu_394_p1                               |   14|          3|   32|         96|
    |inp_vec_address0                            |   14|          3|    3|          9|
    |max_row_id_flag_1_reg_312                   |    9|          2|    1|          2|
    |max_row_id_flag_2_reg_378                   |    9|          2|    1|          2|
    |max_row_id_loc_0_reg_300                    |    9|          2|   32|         64|
    |max_row_id_loc_1_reg_336                    |    9|          2|   32|         64|
    |max_row_id_new_1_reg_324                    |    9|          2|   32|         64|
    |max_row_id_new_2_reg_358                    |    9|          2|   32|         64|
    |output_vec_address0                         |   14|          3|    3|          9|
    |output_vec_d0                               |   14|          3|   32|         96|
    |row_len_slot_arr_address0                   |   25|          5|    3|         15|
    |row_len_slot_arr_address1                   |   25|          5|    3|         15|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |row_len_slot_arr_d1                         |   14|          3|   32|         96|
    |slot_arr_row_len_address0                   |   14|          3|    1|          3|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   14|          3|    1|          3|
    |slot_id_reg_275                             |    9|          2|    2|          4|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |    9|          2|   32|         64|
    |slot_row_counter_1                          |    9|          2|   32|         64|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  515|        109|  762|       1794|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln26_reg_840                 |   2|   0|    2|          0|
    |ap_CS_fsm                        |  21|   0|   21|          0|
    |empty_15_reg_347                 |  32|   0|   32|          0|
    |empty_16_reg_369                 |  32|   0|   32|          0|
    |icmp_ln82_1_reg_897              |   1|   0|    1|          0|
    |icmp_ln82_reg_885                |   1|   0|    1|          0|
    |max_row_id                       |  32|   0|   32|          0|
    |max_row_id_flag_0_reg_286        |   1|   0|    1|          0|
    |max_row_id_flag_1_reg_312        |   1|   0|    1|          0|
    |max_row_id_flag_2_reg_378        |   1|   0|    1|          0|
    |max_row_id_loc_0_reg_300         |  32|   0|   32|          0|
    |max_row_id_loc_1_reg_336         |  32|   0|   32|          0|
    |max_row_id_new_1_reg_324         |  32|   0|   32|          0|
    |max_row_id_new_2_reg_358         |  32|   0|   32|          0|
    |mul_1_i_reg_974                  |  32|   0|   32|          0|
    |mul_i_reg_966                    |  32|   0|   32|          0|
    |reg_426                          |  32|   0|   32|          0|
    |reg_430                          |  32|   0|   32|          0|
    |row_len_slot_arr_addr_6_reg_848  |   1|   0|    3|          2|
    |row_len_slot_arr_addr_7_reg_853  |   1|   0|    3|          2|
    |slot_counter_0                   |  32|   0|   32|          0|
    |slot_counter_1                   |  32|   0|   32|          0|
    |slot_id_reg_275                  |   2|   0|    2|          0|
    |slot_res_arr_0                   |  32|   0|   32|          0|
    |slot_res_arr_1                   |  32|   0|   32|          0|
    |slot_row_counter_0               |  32|   0|   32|          0|
    |slot_row_counter_1               |  32|   0|   32|          0|
    |slot_row_id_0                    |   3|   0|    3|          0|
    |slot_row_id_1                    |   3|   0|    3|          0|
    |slot_row_len_id_0                |  32|   0|   32|          0|
    |slot_row_len_id_1                |  32|   0|   32|          0|
    |trunc_ln110_1_reg_936            |  32|   0|   32|          0|
    |trunc_ln110_reg_921              |  32|   0|   32|          0|
    |trunc_ln55_reg_866               |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 713|   0|  717|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

