;: already installed, replacing
stashing as ;:0
*: already installed, replacing
stashing as *:0
': already installed, replacing
stashing as ':0
": already installed, replacing
stashing as ":0
dev_comment: already installed, replacing
stashing as dev_comment:0
R: already installed, replacing
stashing as R:0
verilog: already installed, replacing
stashing as verilog:0
paramset: already installed, replacing
stashing as paramset:0
module: already installed, replacing
stashing as module:0
macromodule: already installed, replacing
stashing as macromodule:0
verilog: already installed, replacing
stashing as verilog:0
// This File is part of gnucap-qucs 
// (C) 2018 Felix Salfelder 
// GPLv3+ 
// mapping qucsator names to actual devices 
// "sources" section 
* Vexp:V1 _net4 _net5 U1="0 V" U2="1 V" T1="0" T2="1 ms" Tr="1  ms" Tf="1 ms" 
* Ipulse:I2 _net2 _net3 I1="0" I2="1 A" T1="0" T2="1 ms" Tr="1 ms" Tf="2 ms" 
* Irect:I1 _net0 _net1 I="1" TH="1 ms" TL="1 ms" Tr=".5m" Tf=".5m" Td=".5m" 
* Vac:V1 Gate gnd U="5 V" f="10 MHz" Phase="0" Theta="0" 
* don't need spice for this 
* .subckt CCVS(1 2 3 4); 
* .parameter G=1 
* .R:0 R1 1 4 1n 
* H1 2 3 R1 {G} 
* .ends 
* .subckt CCCS(1 2 3 4); 
* .parameter G=1 
* .R:0 R1 1 4 1n 
* F1 2 3 R1 {G} 
* .ends 
* 
* only admit in dc and tr 
  Pac:P1 _net13 gnd   Num=1 P=0 Temp=26.85 Z=50 f=1G
  Pac:P2 _net6 gnd   Num=2 P=0 Temp=26.85 Z=50 f=1G
  Pac:P3 _net2 gnd   Num=3 P=0 Temp=26.85 Z=50 f=1G
  Pac:P4 _net8 gnd   Num=4 P=0 Temp=26.85 Z=50 f=1G
  some_ms:MSTC1 _net13 _net6 _net2 _net8  
// This File is part of gnucap-qucs 
// (C) 2018 Felix Salfelder 
// GPLv3+ 
// mapping qucsator names to actual devices 
// "sources" section 
//* Vexp:V1 _net4 _net5 U1="0 V" U2="1 V" T1="0" T2="1 ms" Tr="1  ms" Tf="1 ms" 
//* Ipulse:I2 _net2 _net3 I1="0" I2="1 A" T1="0" T2="1 ms" Tr="1 ms" Tf="2 ms" 
//* Irect:I1 _net0 _net1 I="1" TH="1 ms" TL="1 ms" Tr=".5m" Tf=".5m" Td=".5m" 
//* Vac:V1 Gate gnd U="5 V" f="10 MHz" Phase="0" Theta="0" 
//* don't need spice for this 
//* .subckt CCVS(1 2 3 4); 
//* .parameter G=1 
//* .R:0 R1 1 4 1n 
//* H1 2 3 R1 {G} 
//* .ends 
//* .subckt CCCS(1 2 3 4); 
//* .parameter G=1 
//* .R:0 R1 1 4 1n 
//* F1 2 3 R1 {G} 
//* .ends 
//* 
//* only admit in dc and tr 
Pac #(.Num(1),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P1 (.1(_net13),.2(0));
Pac #(.Num(2),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P2 (.1(_net6),.2(0));
Pac #(.Num(3),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P3 (.1(_net2),.2(0));
Pac #(.Num(4),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P4 (.1(_net8),.2(0));
some_ms #() MSTC1 (.p0(_net13),.p1(_net6),.p2(_net2),.p3(_net8));
