<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: CAN Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_a_n___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">CAN Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CAN Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___c_a_n___peripheral___access___layer.png" border="0" usemap="#agroup______c__a__n______peripheral______access______layer" alt=""/></div>
<map name="agroup______c__a__n______peripheral______access______layer" id="agroup______c__a__n______peripheral______access______layer">
<area shape="rect" href="group___c_a_n___register___masks.html" title=" " alt="" coords="433,13,580,38"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
<area shape="rect" title=" " alt="" coords="225,5,385,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___c_a_n___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___register___masks.html">CAN Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type.html">CAN_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN - Register Layout Typedef.  <a href="struct_c_a_n___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>&#160;&#160;&#160;128u</td></tr>
<tr class="memdesc:ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN - Size of Registers Arrays.  <a href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">More...</a><br /></td></tr>
<tr class="separator:ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c8a3f50f289b5bb877205570ac1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>&#160;&#160;&#160;32u</td></tr>
<tr class="separator:gaf43c8a3f50f289b5bb877205570ac1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6eba9dfa1f7077b183d7cf804810f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>&#160;&#160;&#160;4u</td></tr>
<tr class="separator:gaf6eba9dfa1f7077b183d7cf804810f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd01fb85304b17e511f1f581b1eaffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd">CAN_INSTANCE_COUNT</a>&#160;&#160;&#160;(3u)</td></tr>
<tr class="memdesc:gafd01fb85304b17e511f1f581b1eaffbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd">More...</a><br /></td></tr>
<tr class="separator:gafd01fb85304b17e511f1f581b1eaffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28059909d16b304a2d26930aac760fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">CAN0_BASE</a>&#160;&#160;&#160;(0x40024000u)</td></tr>
<tr class="memdesc:gaf28059909d16b304a2d26930aac760fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN0 base address.  <a href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">More...</a><br /></td></tr>
<tr class="separator:gaf28059909d16b304a2d26930aac760fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8882ee5d18ec64b8193396ec6bc66fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">CAN0</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">CAN0_BASE</a>)</td></tr>
<tr class="memdesc:ga8882ee5d18ec64b8193396ec6bc66fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN0 base pointer.  <a href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">More...</a><br /></td></tr>
<tr class="separator:ga8882ee5d18ec64b8193396ec6bc66fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>&#160;&#160;&#160;(0x40025000u)</td></tr>
<tr class="memdesc:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN1 base address.  <a href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">More...</a><br /></td></tr>
<tr class="separator:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td></tr>
<tr class="memdesc:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN1 base pointer.  <a href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac">More...</a><br /></td></tr>
<tr class="separator:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>&#160;&#160;&#160;(0x4002B000u)</td></tr>
<tr class="memdesc:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN2 base address.  <a href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">More...</a><br /></td></tr>
<tr class="separator:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e4c86ed487dc91418b156e24808033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td></tr>
<tr class="memdesc:gac5e4c86ed487dc91418b156e24808033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral CAN2 base pointer.  <a href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033">More...</a><br /></td></tr>
<tr class="separator:gac5e4c86ed487dc91418b156e24808033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13d94ba45c7672726f65ae76ba7242d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d">CAN_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">CAN0_BASE</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a> }</td></tr>
<tr class="memdesc:gae13d94ba45c7672726f65ae76ba7242d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of CAN peripheral base addresses.  <a href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d">More...</a><br /></td></tr>
<tr class="separator:gae13d94ba45c7672726f65ae76ba7242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ce8b815aacb2022a8a7454f4028a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c">CAN_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">CAN0</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033">CAN2</a> }</td></tr>
<tr class="memdesc:gaf9ce8b815aacb2022a8a7454f4028a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of CAN peripheral base pointers.  <a href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c">More...</a><br /></td></tr>
<tr class="separator:gaf9ce8b815aacb2022a8a7454f4028a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a72fb92419fe266bdff06e123984e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9">CAN_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(7u)</td></tr>
<tr class="memdesc:gab5a72fb92419fe266bdff06e123984e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9">More...</a><br /></td></tr>
<tr class="separator:gab5a72fb92419fe266bdff06e123984e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95cdfc13d13db45a4080bc2904c29587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587">CAN_Rx_Warning_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga95cdfc13d13db45a4080bc2904c29587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Rx_Warning type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587">More...</a><br /></td></tr>
<tr class="separator:ga95cdfc13d13db45a4080bc2904c29587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd590b6272c02d8d36bbe6af34c706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706">CAN_Tx_Warning_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gacabd590b6272c02d8d36bbe6af34c706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Tx_Warning type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706">More...</a><br /></td></tr>
<tr class="separator:gacabd590b6272c02d8d36bbe6af34c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1751bd225b350591178ba212ea1a247b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b">CAN_Wake_Up_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga1751bd225b350591178ba212ea1a247b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Wake_Up type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b">More...</a><br /></td></tr>
<tr class="separator:ga1751bd225b350591178ba212ea1a247b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659e068b0b952ea0d0c92e2962063027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027">CAN_Error_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga659e068b0b952ea0d0c92e2962063027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Error type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027">More...</a><br /></td></tr>
<tr class="separator:ga659e068b0b952ea0d0c92e2962063027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f74e60256af47f0222559bc1aa47e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c">CAN_Bus_Off_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga1f74e60256af47f0222559bc1aa47e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Bus_Off type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c">More...</a><br /></td></tr>
<tr class="separator:ga1f74e60256af47f0222559bc1aa47e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a1681aaf0aac7ab2c6473a0de28292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292">CAN_ORed_0_15_MB_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gad4a1681aaf0aac7ab2c6473a0de28292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the ORed_0_15_MB type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292">More...</a><br /></td></tr>
<tr class="separator:gad4a1681aaf0aac7ab2c6473a0de28292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91955c1bdcf7314db698b2c21a978bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd">CAN_ORed_16_31_MB_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gac91955c1bdcf7314db698b2c21a978bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the ORed_16_31_MB type of CAN module.  <a href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd">More...</a><br /></td></tr>
<tr class="separator:gac91955c1bdcf7314db698b2c21a978bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5609c3f62c9fe288c8362a6e1948375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e">CAN_Rx_Warning_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td></tr>
<tr class="memdesc:ga5609c3f62c9fe288c8362a6e1948375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the CAN peripheral type.  <a href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e">More...</a><br /></td></tr>
<tr class="separator:ga5609c3f62c9fe288c8362a6e1948375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e858b19eac173235a4e58b2a3e69f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga4e858b19eac173235a4e58b2a3e69f3c">CAN_Tx_Warning_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td></tr>
<tr class="separator:ga4e858b19eac173235a4e58b2a3e69f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab18753c846eb2768096c229c071ae71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gaab18753c846eb2768096c229c071ae71">CAN_Wake_Up_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a> }</td></tr>
<tr class="separator:gaab18753c846eb2768096c229c071ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47edac921401ee8f0df52d065b601a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga47edac921401ee8f0df52d065b601a53">CAN_Error_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a> }</td></tr>
<tr class="separator:ga47edac921401ee8f0df52d065b601a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604a6aaa0be9157da90a6e389cd04875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga604a6aaa0be9157da90a6e389cd04875">CAN_Bus_Off_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td></tr>
<tr class="separator:ga604a6aaa0be9157da90a6e389cd04875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f9a6f2eeb214eaa1b26e7d97e7f1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga81f9a6f2eeb214eaa1b26e7d97e7f1e7">CAN_ORed_0_15_MB_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a> }</td></tr>
<tr class="separator:ga81f9a6f2eeb214eaa1b26e7d97e7f1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad832e5940f87bdffb578fc218c7b45b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#gad832e5940f87bdffb578fc218c7b45b4">CAN_ORed_16_31_MB_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a> }</td></tr>
<tr class="separator:gad832e5940f87bdffb578fc218c7b45b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga36550870fb66103634284e98ec2dbaed"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></td></tr>
<tr class="separator:ga36550870fb66103634284e98ec2dbaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8882ee5d18ec64b8193396ec6bc66fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8882ee5d18ec64b8193396ec6bc66fe5">&#9670;&nbsp;</a></span>CAN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN0&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">CAN0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN0 base pointer. </p>

</div>
</div>
<a id="gaf28059909d16b304a2d26930aac760fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf28059909d16b304a2d26930aac760fd">&#9670;&nbsp;</a></span>CAN0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN0_BASE&#160;&#160;&#160;(0x40024000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN0 base address. </p>

</div>
</div>
<a id="ga4964ecb6a5c689aaf8ee2832b8093aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4964ecb6a5c689aaf8ee2832b8093aac">&#9670;&nbsp;</a></span>CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN1 base pointer. </p>

</div>
</div>
<a id="gad8e45ea6c032d9fce1b0516fff9d8eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e45ea6c032d9fce1b0516fff9d8eaa">&#9670;&nbsp;</a></span>CAN1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_BASE&#160;&#160;&#160;(0x40025000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN1 base address. </p>

</div>
</div>
<a id="gac5e4c86ed487dc91418b156e24808033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e4c86ed487dc91418b156e24808033">&#9670;&nbsp;</a></span>CAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type.html">CAN_Type</a> *)<a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN2 base pointer. </p>

</div>
</div>
<a id="gaf7b8267b0d439f8f3e82f86be4b9fba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b8267b0d439f8f3e82f86be4b9fba1">&#9670;&nbsp;</a></span>CAN2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_BASE&#160;&#160;&#160;(0x4002B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral CAN2 base address. </p>

</div>
</div>
<a id="gae13d94ba45c7672726f65ae76ba7242d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae13d94ba45c7672726f65ae76ba7242d">&#9670;&nbsp;</a></span>CAN_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">CAN0_BASE</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of CAN peripheral base addresses. </p>

</div>
</div>
<a id="gaf9ce8b815aacb2022a8a7454f4028a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ce8b815aacb2022a8a7454f4028a6c">&#9670;&nbsp;</a></span>CAN_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">CAN0</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>, <a class="el" href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033">CAN2</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of CAN peripheral base pointers. </p>

</div>
</div>
<a id="ga604a6aaa0be9157da90a6e389cd04875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga604a6aaa0be9157da90a6e389cd04875">&#9670;&nbsp;</a></span>CAN_Bus_Off_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Bus_Off_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f74e60256af47f0222559bc1aa47e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f74e60256af47f0222559bc1aa47e5c">&#9670;&nbsp;</a></span>CAN_Bus_Off_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Bus_Off_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Bus_Off type of CAN module. </p>

</div>
</div>
<a id="ga47edac921401ee8f0df52d065b601a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47edac921401ee8f0df52d065b601a53">&#9670;&nbsp;</a></span>CAN_Error_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Error_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga659e068b0b952ea0d0c92e2962063027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659e068b0b952ea0d0c92e2962063027">&#9670;&nbsp;</a></span>CAN_Error_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Error_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Error type of CAN module. </p>

</div>
</div>
<a id="gafd01fb85304b17e511f1f581b1eaffbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd01fb85304b17e511f1f581b1eaffbd">&#9670;&nbsp;</a></span>CAN_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_INSTANCE_COUNT&#160;&#160;&#160;(3u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the CAN module. </p>

</div>
</div>
<a id="gab5a72fb92419fe266bdff06e123984e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5a72fb92419fe266bdff06e123984e9">&#9670;&nbsp;</a></span>CAN_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_IRQS_ARR_COUNT&#160;&#160;&#160;(7u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the CAN module. </p>

</div>
</div>
<a id="ga81f9a6f2eeb214eaa1b26e7d97e7f1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f9a6f2eeb214eaa1b26e7d97e7f1e7">&#9670;&nbsp;</a></span>CAN_ORed_0_15_MB_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ORed_0_15_MB_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4a1681aaf0aac7ab2c6473a0de28292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a1681aaf0aac7ab2c6473a0de28292">&#9670;&nbsp;</a></span>CAN_ORed_0_15_MB_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ORed_0_15_MB_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the ORed_0_15_MB type of CAN module. </p>

</div>
</div>
<a id="gad832e5940f87bdffb578fc218c7b45b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad832e5940f87bdffb578fc218c7b45b4">&#9670;&nbsp;</a></span>CAN_ORed_16_31_MB_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ORed_16_31_MB_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac91955c1bdcf7314db698b2c21a978bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91955c1bdcf7314db698b2c21a978bd">&#9670;&nbsp;</a></span>CAN_ORed_16_31_MB_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ORed_16_31_MB_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the ORed_16_31_MB type of CAN module. </p>

</div>
</div>
<a id="ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">&#9670;&nbsp;</a></span>CAN_RAMn_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RAMn_COUNT&#160;&#160;&#160;128u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN - Size of Registers Arrays. </p>

</div>
</div>
<a id="ga5609c3f62c9fe288c8362a6e1948375e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5609c3f62c9fe288c8362a6e1948375e">&#9670;&nbsp;</a></span>CAN_Rx_Warning_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Rx_Warning_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the CAN peripheral type. </p>

</div>
</div>
<a id="ga95cdfc13d13db45a4080bc2904c29587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95cdfc13d13db45a4080bc2904c29587">&#9670;&nbsp;</a></span>CAN_Rx_Warning_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Rx_Warning_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Rx_Warning type of CAN module. </p>

</div>
</div>
<a id="gaf43c8a3f50f289b5bb877205570ac1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43c8a3f50f289b5bb877205570ac1cc">&#9670;&nbsp;</a></span>CAN_RXIMR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RXIMR_COUNT&#160;&#160;&#160;32u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e858b19eac173235a4e58b2a3e69f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e858b19eac173235a4e58b2a3e69f3c">&#9670;&nbsp;</a></span>CAN_Tx_Warning_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Tx_Warning_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacabd590b6272c02d8d36bbe6af34c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd590b6272c02d8d36bbe6af34c706">&#9670;&nbsp;</a></span>CAN_Tx_Warning_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Tx_Warning_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Tx_Warning type of CAN module. </p>

</div>
</div>
<a id="gaab18753c846eb2768096c229c071ae71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab18753c846eb2768096c229c071ae71">&#9670;&nbsp;</a></span>CAN_Wake_Up_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Wake_Up_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1751bd225b350591178ba212ea1a247b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1751bd225b350591178ba212ea1a247b">&#9670;&nbsp;</a></span>CAN_Wake_Up_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_Wake_Up_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Wake_Up type of CAN module. </p>

</div>
</div>
<a id="gaf6eba9dfa1f7077b183d7cf804810f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6eba9dfa1f7077b183d7cf804810f16">&#9670;&nbsp;</a></span>CAN_WMB_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_WMB_COUNT&#160;&#160;&#160;4u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga36550870fb66103634284e98ec2dbaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36550870fb66103634284e98ec2dbaed">&#9670;&nbsp;</a></span>CAN_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_c_a_n___type.html">CAN_Type</a> * <a class="el" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
