======== 9133-55A 10055DH Total CPU 2.0 Free CPU 0.0 Total Mem 8192 Free Mem 0 ========

^LPAR^LPAR id^Proc. Mode^Min. Proc^Cur. Proc^Max. Proc^Cur. Shrd Mode^Min. Proc Units^Cur.Proc Units^Max Proc Units^Uncapped Weight^Min Mem^Cur Mem^Max Mem^
|atlasdr|2|ded|1|2|2|share_idle_procs|            null|null|null|null|1024|7936|8192|
|10-055DH|1|ded|0|0|0|share_idle_procs|            null|null|null|null|0|0|0|


** AtlasDR-9133-55A-SN10055DH I/O Details **

^Location Code^BUS^LPAR Name^LPAR id^Description^
|U787B.001.DNWD917-P1-C3|2|atlasdr|2|SCSI bus controller|
|U787B.001.DNWD917-P1-T14|3|atlasdr|2|Storage controller|
|U787B.001.DNWD917-P1-T16|3|atlasdr|2|Other Mass Storage Controller|
|U787B.001.DNWD917-P1-C4|3|atlasdr|2|Empty slot|
|U787B.001.DNWD917-P1-C5|3|atlasdr|2|Empty slot|
|U787B.001.DNWD917-P1-T9|4|atlasdr|2|PCI 10/100/1000Mbps Ethernet UTP 2-port|
|U787B.001.DNWD917-P1-T7|4|atlasdr|2|Universal Serial Bus UHC Spec|
|U787B.001.DNWD917-P1-C1|4|atlasdr|2|Empty slot|
|U787B.001.DNWD917-P1-C2|4|atlasdr|2|Empty slot|
