<dec f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1467' type='llvm::BitVector llvm::TmpSup(int )'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1463'>// (3) Collect all registers that have at least one sub-register in SRegs,
  // and also have no sub-registers that are reserved. These will be the can-
  // didates for saving as a whole instead of their individual sub-registers.
  // (Saving R17:16 instead of R16 is fine, but only if R17 was not reserved.)</doc>
