vhdl work "D:\Courses\Computer  architecture\CA Lab\Codes\Session1_FullAdder\xor_gate.vhd"
vhdl work "D:\Courses\Computer  architecture\CA Lab\Codes\Session1_FullAdder\and_gate.vhd"
vhdl work "D:\Courses\Computer  architecture\CA Lab\Codes\Session1_FullAdder\or_gate.vhd"
vhdl work "D:\Courses\Computer  architecture\CA Lab\Codes\Session1_FullAdder\half_adder.vhd"
vhdl work "D:\Courses\Computer  architecture\CA Lab\Codes\Session1_FullAdder\full_adder.vhd"
