design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/OpenFPGA/clear/openlane/top_tile,top_tile,23_03_29_03_55,flow completed,0h4m34s0ms,0h1m52s0ms,59415.20467836257,0.072675,29707.602339181285,41.6,56.0,694.03,1844,0,0,0,0,0,0,0,0,0,0,-1,-1,111447,18897,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,81453268.0,0.0,49.88,46.92,4.97,5.28,-1,4931,7908,4931,7908,0,0,0,1613,0,0,0,0,0,0,0,0,-1,-1,-1,2854,882,1511,2605,2159,10011,63661.056,-1,-1,-1,-1,-1,-1,-1,-1,-1,2.25,200.0,5.0,200,1,50,153.18,50,0.3,1,0.44,1,sky130_fd_sc_hd,10,AREA 0
