#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Mon Oct 19 16:46:12 2015
# Process ID: 3480
# Log file: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/vivado.log
# Journal file: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 895.680 ; gain = 325.398
open_bd_design {C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.5 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_83M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <Mb_Server> from BD file <C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd>
open_bd_design {C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd}
reorder_files -fileset constrs_1 -after C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/constrs_1/new/eth_ref_clk.xdc C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/constrs_1/new/eth_ref_clk.xdc
reset_run synth_1
reset_target all [get_files  C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd]
generate_target all [get_files  C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd]
INFO: [BD 41-1662] The design 'Mb_Server.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server.v
Verilog Output written to : C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server_wrapper.v
Wrote  : <C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_dlmb_v10_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_dlmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_v10_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_dlmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_v10_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_dlmb_v10_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_ilmb_v10_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_ilmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_v10_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_ilmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_v10_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_ilmb_v10_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_bram_if_cntlr_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_bram_if_cntlr_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_bram_if_cntlr_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_bram_if_cntlr_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_lmb_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_lmb_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_axi_intc_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_axi_intc_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_mdm_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_mdm_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_mdm_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_mdm_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_mdm_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_mdm_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_clk_wiz_1_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_clk_wiz_1_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_uartlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_uartlite_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_uartlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_uartlite_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_ethernetlite_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_ethernetlite_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_timer_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_timer_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_timer_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_mig_7series_0_83M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_mig_7series_0_83M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/hw_handoff/Mb_Server.hwh
Generated Block Design Tcl file C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/hw_handoff/Mb_Server_bd.tcl
Generated Hardware Definition File C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.539 ; gain = 25.512
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 19 16:55:59 2015] Launched synth_1...
Run output will be captured here: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.runs/synth_1/runme.log
[Mon Oct 19 16:55:59 2015] Launched impl_1...
Run output will be captured here: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Arty_Microblaze_Server/Arty_Microblaze_Server.runs/impl_1/runme.log
report_ip_status -name ip_status 
save_project_as Mb_Server C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server -force
Wrote  : <C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd> 
reset_run synth_1
reset_target all [get_files  C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd]
generate_target all [get_files  C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd]
INFO: [BD 41-1662] The design 'Mb_Server.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server.v
Verilog Output written to : C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server_wrapper.v
Wrote  : <C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/Mb_Server.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_dlmb_v10_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_dlmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_v10_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_dlmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_v10_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_dlmb_v10_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_ilmb_v10_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_ilmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_v10_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_ilmb_v10_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_v10_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_ilmb_v10_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_bram_if_cntlr_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_dlmb_bram_if_cntlr_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_dlmb_bram_if_cntlr_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_bram_if_cntlr_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_ilmb_bram_if_cntlr_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_ilmb_bram_if_cntlr_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_lmb_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_lmb_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_lmb_bram_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_axi_intc_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_microblaze_0_axi_intc_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_axi_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_microblaze_0_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_mdm_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_mdm_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_mdm_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_mdm_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_mdm_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_mdm_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_clk_wiz_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_clk_wiz_1_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_clk_wiz_1_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_rst_clk_wiz_1_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_uartlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_uartlite_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_uartlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_uartlite_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_uartlite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_ethernetlite_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_ethernetlite_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_ethernetlite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_axi_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_axi_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_timer_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_axi_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_axi_timer_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_axi_timer_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_mig_7series_0_83M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Mb_Server_rst_mig_7series_0_83M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_rst_mig_7series_0_83M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mb_Server_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mb_Server_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/hw_handoff/Mb_Server.hwh
Generated Block Design Tcl file C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/hw_handoff/Mb_Server_bd.tcl
Generated Hardware Definition File C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.srcs/sources_1/bd/Mb_Server/hdl/Mb_Server.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1138.586 ; gain = 14.406
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 19 17:07:19 2015] Launched synth_1...
Run output will be captured here: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.runs/synth_1/runme.log
[Mon Oct 19 17:07:19 2015] Launched impl_1...
Run output will be captured here: C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.runs/impl_1/runme.log
file mkdir C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk
file copy -force C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.runs/impl_1/Mb_Server_wrapper.sysdef C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk/Mb_Server_wrapper.hdf

launch_sdk -workspace C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk -hwspec C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk/Mb_Server_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk -hwspec C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk/Mb_Server_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk -hwspec C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk/Mb_Server_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk -hwspec C:/Users/mskreen.NI/OneDrive/Digilent/Arty/Mb_Server/Mb_Server.sdk/Mb_Server_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 13:21:27 2015...
