Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  7 14:59:11 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.479        0.000                      0                  480        0.066        0.000                      0                  480        3.000        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}     40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 19.861}     39.722          25.175          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.479        0.000                      0                  229        0.066        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0          32.838        0.000                      0                  251        0.228        0.000                      0                  251       19.361        0.000                       0                    91  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.826ns (42.073%)  route 3.891ns (57.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.075     3.580    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.704 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.667     4.371    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.494    37.062    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.098    37.373    
    SLICE_X58Y100        FDSE (Setup_fdse_C_S)       -0.524    36.849    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.826ns (42.073%)  route 3.891ns (57.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.075     3.580    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.704 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.667     4.371    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.494    37.062    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.098    37.373    
    SLICE_X58Y100        FDSE (Setup_fdse_C_S)       -0.524    36.849    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.826ns (42.073%)  route 3.891ns (57.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.075     3.580    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.704 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.667     4.371    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.494    37.062    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.098    37.373    
    SLICE_X58Y100        FDSE (Setup_fdse_C_S)       -0.524    36.849    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.826ns (42.073%)  route 3.891ns (57.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.075     3.580    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.704 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.667     4.371    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.494    37.062    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X58Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.098    37.373    
    SLICE_X58Y100        FDSE (Setup_fdse_C_S)       -0.524    36.849    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    

Slack (MET) :             32.568ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.826ns (39.826%)  route 4.270ns (60.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.676    -2.346    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.108 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.106     1.214    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     1.338 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           1.043     2.381    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.124     2.505 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.107     3.613    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124     3.737 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.013     4.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.511    37.080    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]/C
                         clock pessimism              0.506    37.585    
                         clock uncertainty           -0.098    37.487    
    SLICE_X62Y95         FDRE (Setup_fdre_C_CE)      -0.169    37.318    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.117%)  route 0.236ns (55.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.567    -0.847    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X59Y99         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.706 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.236    -0.470    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[10]
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.425    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1_n_0
    SLICE_X59Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.832    -1.279    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X59Y100        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
                         clock pessimism              0.697    -0.582    
    SLICE_X59Y100        FDSE (Hold_fdse_C_D)         0.091    -0.491    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.035%)  route 0.209ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.568    -0.846    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X63Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.209    -0.509    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.882    -1.228    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.656    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.875%)  route 0.210ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.568    -0.846    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X63Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.210    -0.508    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.882    -1.228    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.657    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.025%)  route 0.273ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.568    -0.846    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X64Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.273    -0.432    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[7]
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.882    -1.228    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.765    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.582    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.567    -0.847    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X61Y99         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.607    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[0]
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.562 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.562    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[1]_i_1_n_0
    SLICE_X60Y99         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.838    -1.273    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X60Y99         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
                         clock pessimism              0.439    -0.834    
    SLICE_X60Y99         FDSE (Hold_fdse_C_D)         0.120    -0.714    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.569    -0.845    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X63Y98         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.114    -0.590    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X62Y98         LUT5 (Prop_lut5_I0_O)        0.048    -0.542 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X62Y98         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.840    -1.271    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism              0.439    -0.832    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.131    -0.701    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.566    -0.848    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X61Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.597    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X61Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.837    -1.274    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X61Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.442    -0.832    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.070    -0.762    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.566    -0.848    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X61Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.112    -0.595    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[22]
    SLICE_X61Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.837    -1.274    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X61Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.442    -0.832    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.070    -0.762    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.509%)  route 0.209ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.568    -0.846    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X62Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.698 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.209    -0.489    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.882    -1.228    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.657    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.366%)  route 0.210ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.568    -0.846    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X62Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.698 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.210    -0.488    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[5]
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.882    -1.228    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y38         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.656    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y38     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y99     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y99     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X58Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y99     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y99     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X58Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X58Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X58Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X58Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X59Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X60Y100    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.838ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.740ns (26.597%)  route 4.802ns (73.403%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 36.771 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          1.082     4.119    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    36.771    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.489    37.260    
                         clock uncertainty           -0.098    37.162    
    SLICE_X71Y123        FDRE (Setup_fdre_C_CE)      -0.205    36.957    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 32.838    

Slack (MET) :             32.838ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.740ns (26.597%)  route 4.802ns (73.403%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 36.771 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          1.082     4.119    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    36.771    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.489    37.260    
                         clock uncertainty           -0.098    37.162    
    SLICE_X71Y123        FDRE (Setup_fdre_C_CE)      -0.205    36.957    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 32.838    

Slack (MET) :             32.838ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.740ns (26.597%)  route 4.802ns (73.403%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 36.771 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          1.082     4.119    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    36.771    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.489    37.260    
                         clock uncertainty           -0.098    37.162    
    SLICE_X71Y123        FDRE (Setup_fdre_C_CE)      -0.205    36.957    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 32.838    

Slack (MET) :             32.838ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.740ns (26.597%)  route 4.802ns (73.403%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 36.771 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          1.082     4.119    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    36.771    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X71Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.489    37.260    
                         clock uncertainty           -0.098    37.162    
    SLICE_X71Y123        FDRE (Setup_fdre_C_CE)      -0.205    36.957    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 32.838    

Slack (MET) :             33.161ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 1.740ns (27.612%)  route 4.562ns (72.388%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 36.854 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.842     3.879    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X72Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.564    36.854    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X72Y123        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.489    37.343    
                         clock uncertainty           -0.098    37.245    
    SLICE_X72Y123        FDRE (Setup_fdre_C_CE)      -0.205    37.040    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                 33.161    

Slack (MET) :             33.172ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.740ns (27.960%)  route 4.483ns (72.040%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 36.769 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.599    -2.423    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.967 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]/Q
                         net (fo=21, routed)          2.106     0.139    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[3]
    SLICE_X73Y124        LUT2 (Prop_lut2_I0_O)        0.124     0.263 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118/O
                         net (fo=1, routed)           0.000     0.263    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_118_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.813 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.009     0.822    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           0.847     1.826    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X74Y126        LUT4 (Prop_lut4_I0_O)        0.329     2.155 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.758     2.913    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X72Y127        LUT4 (Prop_lut4_I2_O)        0.124     3.037 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.763     3.800    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X71Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.479    36.769    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X71Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.506    37.275    
                         clock uncertainty           -0.098    37.177    
    SLICE_X71Y125        FDRE (Setup_fdre_C_CE)      -0.205    36.972    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 33.172    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.464ns (25.143%)  route 4.359ns (74.857%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 36.860 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.600    -2.422    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/Q
                         net (fo=27, routed)          2.084     0.119    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]
    SLICE_X69Y125        LUT2 (Prop_lut2_I0_O)        0.124     0.243 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.641 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.641    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.798 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_4/CO[1]
                         net (fo=1, routed)           0.819     1.617    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X68Y125        LUT3 (Prop_lut3_I1_O)        0.329     1.946 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.455     3.401    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X74Y129        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.570    36.860    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X74Y129        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.489    37.349    
                         clock uncertainty           -0.098    37.251    
    SLICE_X74Y129        FDRE (Setup_fdre_C_R)       -0.524    36.727    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.464ns (25.143%)  route 4.359ns (74.857%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 36.860 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.600    -2.422    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/Q
                         net (fo=27, routed)          2.084     0.119    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]
    SLICE_X69Y125        LUT2 (Prop_lut2_I0_O)        0.124     0.243 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.641 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.641    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.798 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_4/CO[1]
                         net (fo=1, routed)           0.819     1.617    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X68Y125        LUT3 (Prop_lut3_I1_O)        0.329     1.946 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.455     3.401    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X74Y129        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.570    36.860    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X74Y129        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.489    37.349    
                         clock uncertainty           -0.098    37.251    
    SLICE_X74Y129        FDRE (Setup_fdre_C_R)       -0.524    36.727    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.464ns (24.800%)  route 4.439ns (75.200%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.857 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.600    -2.422    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/Q
                         net (fo=27, routed)          2.084     0.119    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]
    SLICE_X69Y125        LUT2 (Prop_lut2_I0_O)        0.124     0.243 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.641 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.641    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.798 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_4/CO[1]
                         net (fo=1, routed)           0.819     1.617    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X68Y125        LUT3 (Prop_lut3_I1_O)        0.329     1.946 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.536     3.481    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X75Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.567    36.857    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X75Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.489    37.346    
                         clock uncertainty           -0.098    37.248    
    SLICE_X75Y127        FDRE (Setup_fdre_C_R)       -0.429    36.819    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         36.819    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.464ns (24.800%)  route 4.439ns (75.200%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 36.857 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.600    -2.422    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X68Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/Q
                         net (fo=27, routed)          2.084     0.119    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]
    SLICE_X69Y125        LUT2 (Prop_lut2_I0_O)        0.124     0.243 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_30_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.641 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.641    design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_9_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.798 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_4/CO[1]
                         net (fo=1, routed)           0.819     1.617    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X68Y125        LUT3 (Prop_lut3_I1_O)        0.329     1.946 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.536     3.481    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X75Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.567    36.857    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X75Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.489    37.346    
                         clock uncertainty           -0.098    37.248    
    SLICE_X75Y127        FDRE (Setup_fdre_C_R)       -0.429    36.819    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         36.819    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 33.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552    -0.862    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/Q
                         net (fo=2, routed)           0.097    -0.624    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]
    SLICE_X65Y127        LUT4 (Prop_lut4_I3_O)        0.045    -0.579 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.516 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.516    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[15]
    SLICE_X65Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.821    -1.290    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/C
                         clock pessimism              0.441    -0.849    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.105    -0.744    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.550    -0.864    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.626    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]
    SLICE_X65Y126        LUT4 (Prop_lut4_I3_O)        0.045    -0.581 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.581    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.518 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.518    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[11]
    SLICE_X65Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.819    -1.292    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
                         clock pessimism              0.441    -0.851    
    SLICE_X65Y126        FDRE (Hold_fdre_C_D)         0.105    -0.746    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549    -0.865    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/Q
                         net (fo=2, routed)           0.097    -0.627    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]
    SLICE_X65Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.582 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.582    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.519 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.519    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[7]
    SLICE_X65Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.818    -1.293    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/C
                         clock pessimism              0.441    -0.852    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105    -0.747    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.938%)  route 0.097ns (28.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549    -0.865    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y124        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/Q
                         net (fo=2, routed)           0.097    -0.627    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]
    SLICE_X65Y124        LUT4 (Prop_lut4_I3_O)        0.045    -0.582 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    -0.582    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__2_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.519 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.519    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[3]
    SLICE_X65Y124        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.818    -1.293    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y124        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                         clock pessimism              0.441    -0.852    
    SLICE_X65Y124        FDRE (Hold_fdre_C_D)         0.105    -0.747    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552    -0.862    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y128        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.623    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]
    SLICE_X65Y128        LUT4 (Prop_lut4_I1_O)        0.045    -0.578 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.578    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_1_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.508 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[16]
    SLICE_X65Y128        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.822    -1.289    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y128        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
                         clock pessimism              0.440    -0.849    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.105    -0.744    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549    -0.865    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/Q
                         net (fo=2, routed)           0.098    -0.626    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]
    SLICE_X65Y125        LUT4 (Prop_lut4_I3_O)        0.045    -0.581 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    -0.581    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.511 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.511    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[4]
    SLICE_X65Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.818    -1.293    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y125        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                         clock pessimism              0.441    -0.852    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105    -0.747    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.550    -0.864    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.625    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]
    SLICE_X65Y126        LUT4 (Prop_lut4_I3_O)        0.045    -0.580 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    -0.580    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8_n_0
    SLICE_X65Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.510 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.510    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[8]
    SLICE_X65Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.819    -1.292    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
                         clock pessimism              0.441    -0.851    
    SLICE_X65Y126        FDRE (Hold_fdre_C_D)         0.105    -0.746    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.341%)  route 0.098ns (27.659%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552    -0.862    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/Q
                         net (fo=2, routed)           0.098    -0.623    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]
    SLICE_X65Y127        LUT4 (Prop_lut4_I3_O)        0.045    -0.578 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000    -0.578    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8_n_0
    SLICE_X65Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.508 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[12]
    SLICE_X65Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.821    -1.290    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X65Y127        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                         clock pessimism              0.441    -0.849    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.105    -0.744    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.554    -0.860    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X63Y130        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/Q
                         net (fo=2, routed)           0.170    -0.548    design_1_i/VGA_TOP_1/U0/vga_timing_inst/vga_V_sync
    SLICE_X63Y130        LUT4 (Prop_lut4_I1_O)        0.045    -0.503 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.503    design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.822    -1.288    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X63Y130        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg/C
                         clock pessimism              0.428    -0.860    
    SLICE_X63Y130        FDRE (Hold_fdre_C_D)         0.091    -0.769    design_1_i/VGA_TOP_1/U0/vga_timing_inst/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.550    -0.864    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X66Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.700 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.573    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]
    SLICE_X66Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.463 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.463    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1_n_5
    SLICE_X66Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.819    -1.292    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X66Y126        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
                         clock pessimism              0.428    -0.864    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.134    -0.730    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y126    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y129    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y126    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y129    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X72Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X71Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X75Y127    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X71Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y129    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y129    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X71Y125    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y124    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y124    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y124    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y124    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y126    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y126    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X72Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X72Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X71Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X75Y127    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X71Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X75Y127    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X71Y123    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X71Y125    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



