

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.808 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1_VITIS_LOOP_22_2  |        ?|        ?|        39|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 42 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 43 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 44 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_11"   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_dest_V, i1 %in_stream_V_id_V, i1 %in_stream_V_last_V, i1 %in_stream_V_user_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_keep_V, i8 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln3"   --->   Operation 47 'read' 'mul_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 48 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln21 = store i31 0, i31 %y" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 50 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln22 = store i31 0, i31 %x" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 52 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.46ns)   --->   "%icmp_ln21 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln3_read" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 54 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (3.46ns)   --->   "%add_ln21_1 = add i62 %indvar_flatten_load, i62 1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 55 'add' 'add_ln21_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc7.loopexit, void %VITIS_LOOP_37_3.loopexit.exitStub" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 56 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%x_3 = load i31 %x" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 57 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %x_3" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 58 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln22 = icmp_slt  i32 %zext_ln22, i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 59 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.73ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i31 %x_3, i31 0" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 60 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i31 %select_ln21" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 61 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i31.i32.i32, i31 %select_ln21, i32 1, i32 14" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 62 'partselect' 'lshr_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.52ns)   --->   "%add_ln22 = add i31 %select_ln21, i31 1" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 63 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln21 = store i62 %add_ln21_1, i62 %indvar_flatten" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 64 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 65 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.52ns)   --->   "%add_ln21 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 66 'add' 'add_ln21' <Predicate = (!icmp_ln22)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.73ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i31 %y_load, i31 %add_ln21" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 67 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln21 = store i31 %select_ln21_1, i31 %y" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 68 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln22 = store i31 %add_ln22, i31 %x" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [HLSEindoefening/hls_process_images.cpp:22]   --->   Operation 70 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %select_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 71 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [3/3] (5.74ns)   --->   "%mul_ln21 = mul i63 %zext_ln21, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 72 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [35/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 73 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 74 [2/3] (5.74ns)   --->   "%mul_ln21 = mul i63 %zext_ln21, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 74 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [34/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 75 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 76 [1/3] (5.74ns)   --->   "%mul_ln21 = mul i63 %zext_ln21, i63 2863311531" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 76 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul_ln21, i32 33, i32 39" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 77 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [33/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 78 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_cast, i7 0" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 79 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [32/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 80 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln25 = add i14 %tmp_3, i14 %lshr_ln" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 81 'add' 'add_ln25' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 82 [31/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 82 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 83 [30/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 83 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.30>
ST_11 : Operation 84 [29/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 84 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.30>
ST_12 : Operation 85 [28/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 85 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.30>
ST_13 : Operation 86 [27/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 86 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.30>
ST_14 : Operation 87 [26/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 87 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.30>
ST_15 : Operation 88 [25/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 88 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.30>
ST_16 : Operation 89 [24/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 89 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.30>
ST_17 : Operation 90 [23/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 90 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.30>
ST_18 : Operation 91 [22/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 91 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.30>
ST_19 : Operation 92 [21/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 92 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 93 [20/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 93 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.30>
ST_21 : Operation 94 [19/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 94 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 95 [18/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 95 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.30>
ST_23 : Operation 96 [17/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 96 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.30>
ST_24 : Operation 97 [16/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 97 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.30>
ST_25 : Operation 98 [15/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 98 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.30>
ST_26 : Operation 99 [14/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 99 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.30>
ST_27 : Operation 100 [13/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 100 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.30>
ST_28 : Operation 101 [12/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 101 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.30>
ST_29 : Operation 102 [11/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 102 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 103 [10/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 103 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 104 [9/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 104 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 105 [8/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 105 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 106 [7/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 106 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 107 [6/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 107 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 108 [5/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 108 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 109 [4/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 109 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 110 [3/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 110 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 111 [2/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 111 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 112 [1/35] (4.30ns)   --->   "%urem_ln21 = urem i31 %select_ln21_1, i31 3" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 112 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 144 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 1.58>

State 40 <SV = 39> <Delay = 3.77>
ST_40 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_22_2_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %urem_ln21" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 114 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:23]   --->   Operation 115 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i14 %add_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 116 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 117 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i8 %image_r, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 117 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 118 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i8 %image_1, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 118 'getelementptr' 'image_1_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 119 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i8 %image_2, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 119 'getelementptr' 'image_2_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 120 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i8 %image_3, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 120 'getelementptr' 'image_3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 121 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i8 %image_4, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 121 'getelementptr' 'image_4_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 122 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i8 %image_5, i64 0, i64 %zext_ln25" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 122 'getelementptr' 'image_5_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 123 [1/1] (0.51ns)   --->   "%empty_32 = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [HLSEindoefening/hls_process_images.cpp:24]   --->   Operation 123 'read' 'empty_32' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 124 [1/1] (0.00ns)   --->   "%pix_data = extractvalue i14 %empty_32" [HLSEindoefening/hls_process_images.cpp:24]   --->   Operation 124 'extractvalue' 'pix_data' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 125 [1/1] (1.56ns)   --->   "%switch_ln25 = switch i2 %trunc_ln21, void %arrayidx615.case.2, i2 0, void %arrayidx615.case.0, i2 1, void %arrayidx615.case.1" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 125 'switch' 'switch_ln25' <Predicate = true> <Delay = 1.56>
ST_40 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %trunc_ln22, void %arrayidx615.case.0121, void %arrayidx615.case.1122" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 126 'br' 'br_ln25' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_40 : Operation 127 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_2_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 127 'store' 'store_ln25' <Predicate = (trunc_ln21 == 1 & !trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit120" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 128 'br' 'br_ln25' <Predicate = (trunc_ln21 == 1 & !trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 129 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_3_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 129 'store' 'store_ln25' <Predicate = (trunc_ln21 == 1 & trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit120" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 130 'br' 'br_ln25' <Predicate = (trunc_ln21 == 1 & trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 131 'br' 'br_ln25' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_40 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %trunc_ln22, void %arrayidx615.case.0117, void %arrayidx615.case.1118" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 132 'br' 'br_ln25' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_40 : Operation 133 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 133 'store' 'store_ln25' <Predicate = (trunc_ln21 == 0 & !trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit116" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 134 'br' 'br_ln25' <Predicate = (trunc_ln21 == 0 & !trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 135 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_1_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 135 'store' 'store_ln25' <Predicate = (trunc_ln21 == 0 & trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit116" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 136 'br' 'br_ln25' <Predicate = (trunc_ln21 == 0 & trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 137 'br' 'br_ln25' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_40 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %trunc_ln22, void %arrayidx615.case.0125, void %arrayidx615.case.1126" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 138 'br' 'br_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1)> <Delay = 0.00>
ST_40 : Operation 139 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_4_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 139 'store' 'store_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & !trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit124" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 140 'br' 'br_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & !trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 141 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln25 = store i8 %pix_data, i14 %image_5_addr" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 141 'store' 'store_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & trunc_ln22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 11008> <RAM>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit124" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 142 'br' 'br_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1 & trunc_ln22)> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx615.exit" [HLSEindoefening/hls_process_images.cpp:25]   --->   Operation 143 'br' 'br_ln25' <Predicate = (trunc_ln21 != 0 & trunc_ln21 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [23]  (1.588 ns)

 <State 2>: 3.469ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten_load', HLSEindoefening/hls_process_images.cpp:21) on local variable 'indvar_flatten' [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', HLSEindoefening/hls_process_images.cpp:21) [32]  (3.469 ns)

 <State 3>: 5.808ns
The critical path consists of the following:
	'load' operation 31 bit ('x', HLSEindoefening/hls_process_images.cpp:22) on local variable 'x', HLSEindoefening/hls_process_images.cpp:22 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', HLSEindoefening/hls_process_images.cpp:22) [31]  (2.552 ns)
	'select' operation 31 bit ('select_ln21', HLSEindoefening/hls_process_images.cpp:21) [39]  (0.733 ns)
	'add' operation 31 bit ('add_ln22', HLSEindoefening/hls_process_images.cpp:22) [92]  (2.522 ns)

 <State 4>: 4.844ns
The critical path consists of the following:
	'load' operation 31 bit ('y_load', HLSEindoefening/hls_process_images.cpp:21) on local variable 'y', HLSEindoefening/hls_process_images.cpp:21 [36]  (0.000 ns)
	'add' operation 31 bit ('add_ln21', HLSEindoefening/hls_process_images.cpp:21) [37]  (2.522 ns)
	'select' operation 31 bit ('select_ln21_1', HLSEindoefening/hls_process_images.cpp:21) [40]  (0.733 ns)
	'store' operation 0 bit ('store_ln21', HLSEindoefening/hls_process_images.cpp:21) of variable 'select_ln21_1', HLSEindoefening/hls_process_images.cpp:21 on local variable 'y', HLSEindoefening/hls_process_images.cpp:21 [94]  (1.588 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln21', HLSEindoefening/hls_process_images.cpp:21) [42]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln21', HLSEindoefening/hls_process_images.cpp:21) [42]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln21', HLSEindoefening/hls_process_images.cpp:21) [42]  (5.745 ns)

 <State 8>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 9>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 10>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 11>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 12>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 13>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 14>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 15>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 16>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 17>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 18>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 19>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 20>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 21>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 22>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 23>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 24>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 25>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 26>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 27>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 28>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 29>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 30>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 31>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 32>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 33>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 34>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 35>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 36>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 37>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 38>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 39>: 4.307ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln21', HLSEindoefening/hls_process_images.cpp:21) [45]  (4.307 ns)

 <State 40>: 3.772ns
The critical path consists of the following:
	axis read operation ('empty_32', HLSEindoefening/hls_process_images.cpp:24) on port 'in_stream_V_data_V' (HLSEindoefening/hls_process_images.cpp:24) [58]  (0.518 ns)
	'store' operation 0 bit ('store_ln25', HLSEindoefening/hls_process_images.cpp:25) of variable 'pix.data', HLSEindoefening/hls_process_images.cpp:24 on array 'image_2' [64]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
