Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 16 12:11:45 2024
| Host         : DESKTOP-K5OP35P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             338 |          104 |
| Yes          | No                    | Yes                    |              31 |           11 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | monopulse/eqOp             |                                    |                1 |              1 |
|  clk_IBUF_BUFG | monopulse/Q_reg[1]         | monopulse/Instruction_IF_ID_reg[5] |                1 |              4 |
|  clk_IBUF_BUFG | monopulse/Q_reg[1]         | btn_IBUF[1]                        |               11 |             31 |
|  clk_IBUF_BUFG | monopulse/p_0_in           |                                    |                8 |             32 |
|  clk_IBUF_BUFG |                            |                                    |               12 |             37 |
| ~clk_IBUF_BUFG | monopulse/RD2_ID_EX_reg[1] |                                    |               12 |             96 |
|  clk_IBUF_BUFG | monopulse/Q_reg[1]         |                                    |              104 |            339 |
+----------------+----------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


