$date
	Sat Nov 15 13:53:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lw_sw_tb $end
$var wire 1 ! imem_rstrb $end
$var wire 4 " mem_wstrb [3:0] $end
$var wire 32 # mem_wdata [31:0] $end
$var wire 1 $ mem_rstrb $end
$var wire 32 % mem_addr [31:0] $end
$var wire 32 & imem_addr [31:0] $end
$var wire 32 ' cycle [31:0] $end
$var parameter 32 ( DATA_WORD $end
$var reg 1 ) clk $end
$var reg 32 * imem_rdata [31:0] $end
$var reg 32 + mem_rdata [31:0] $end
$var reg 1 , rst $end
$var integer 32 - i [31:0] $end
$var integer 32 . idx [31:0] $end
$scope module dut $end
$var wire 1 / branch_taken $end
$var wire 1 ) clk $end
$var wire 32 0 forward_data_mem [31:0] $end
$var wire 32 1 forward_data_wb [31:0] $end
$var wire 32 2 imem_addr [31:0] $end
$var wire 32 3 imem_rdata [31:0] $end
$var wire 1 ! imem_rstrb $end
$var wire 32 4 instruction_from_mem [31:0] $end
$var wire 32 5 jalr_target_calc [31:0] $end
$var wire 1 6 mem_access_in_mem_stage $end
$var wire 32 7 mem_addr [31:0] $end
$var wire 32 8 mem_rdata [31:0] $end
$var wire 1 $ mem_rstrb $end
$var wire 1 9 mem_to_reg_wb $end
$var wire 32 : mem_wdata [31:0] $end
$var wire 5 ; rd_wb [4:0] $end
$var wire 1 < reg_write_wb $end
$var wire 1 , rst $end
$var wire 1 = take_branch_condition $end
$var wire 1 > zero_flag $end
$var wire 32 ? write_data_to_reg [31:0] $end
$var wire 32 @ wb_data [31:0] $end
$var wire 32 A store_rs2_forwarded [31:0] $end
$var wire 5 B rs2_id [4:0] $end
$var wire 32 C rs2_data [31:0] $end
$var wire 5 D rs1_id [4:0] $end
$var wire 32 E rs1_data [31:0] $end
$var wire 5 F rd_id [4:0] $end
$var wire 32 G pcplus4_if [31:0] $end
$var wire 32 H pc_ex [31:0] $end
$var wire 5 I opcode_id [4:0] $end
$var wire 32 J next_pc [31:0] $end
$var wire 4 K mem_wstrb [3:0] $end
$var wire 1 L mem_halfwordAccess_mem $end
$var wire 1 M mem_byteAccess_mem $end
$var wire 32 N load_data_formatted [31:0] $end
$var wire 1 O is_jalr_id $end
$var wire 1 P is_jal_id $end
$var wire 1 Q is_instruction_fetch $end
$var wire 1 R is_btype_id $end
$var wire 1 S is_bne $end
$var wire 1 T is_beq $end
$var wire 32 U imm_u [31:0] $end
$var wire 32 V imm_s [31:0] $end
$var wire 32 W imm_j [31:0] $end
$var wire 32 X imm_i [31:0] $end
$var wire 32 Y imm_b [31:0] $end
$var wire 7 Z funct7_id [6:0] $end
$var wire 3 [ funct3_id [2:0] $end
$var wire 32 \ forwarded_alu_in2 [31:0] $end
$var wire 32 ] forwarded_alu_in1 [31:0] $end
$var wire 32 ^ branch_target_ex [31:0] $end
$var wire 32 _ alu_result [31:0] $end
$var wire 32 ` alu_input_b [31:0] $end
$var wire 32 a alu_in2_source_select [31:0] $end
$var wire 32 b alu_in1_source_select [31:0] $end
$var wire 1 c LOAD_sign_mem $end
$var wire 16 d LOAD_halfword_mem [15:0] $end
$var wire 8 e LOAD_byte_mem [7:0] $end
$var reg 3 f ForwardA [2:0] $end
$var reg 3 g ForwardB [2:0] $end
$var reg 2 h ForwardStore [1:0] $end
$var reg 4 i alu_op_ctrl [3:0] $end
$var reg 1 j alusrc_ctrl $end
$var reg 2 k ctrl_alu_in1_src [1:0] $end
$var reg 32 l cycle [31:0] $end
$var reg 32 m debug_ex_instruction [31:0] $end
$var reg 32 n debug_id_instruction [31:0] $end
$var reg 32 o debug_mem_instruction [31:0] $end
$var reg 32 p debug_wb_instruction [31:0] $end
$var reg 32 q ex_mem_alu_result [31:0] $end
$var reg 32 r ex_mem_branch_target [31:0] $end
$var reg 3 s ex_mem_funct3 [2:0] $end
$var reg 1 t ex_mem_isBtype $end
$var reg 1 u ex_mem_isJAL $end
$var reg 1 v ex_mem_isJALR $end
$var reg 1 w ex_mem_mem_read $end
$var reg 1 x ex_mem_mem_to_reg $end
$var reg 1 y ex_mem_mem_write $end
$var reg 32 z ex_mem_pcplus4 [31:0] $end
$var reg 32 { ex_mem_rd_addr [31:0] $end
$var reg 1 | ex_mem_reg_write $end
$var reg 32 } ex_mem_rs2_data [31:0] $end
$var reg 1 ~ ex_mem_zero_flag $end
$var reg 2 !" id_ex_alu_in1_src [1:0] $end
$var reg 4 "" id_ex_alu_op [3:0] $end
$var reg 1 #" id_ex_alusrc $end
$var reg 3 $" id_ex_funct3 [2:0] $end
$var reg 32 %" id_ex_immediate [31:0] $end
$var reg 1 &" id_ex_isBtype_reg $end
$var reg 1 '" id_ex_isJAL $end
$var reg 1 (" id_ex_isJALR $end
$var reg 1 )" id_ex_mem_read $end
$var reg 1 *" id_ex_mem_to_reg $end
$var reg 1 +" id_ex_mem_write $end
$var reg 32 ," id_ex_pcplus4 [31:0] $end
$var reg 5 -" id_ex_rd_addr [4:0] $end
$var reg 1 ." id_ex_reg_write $end
$var reg 5 /" id_ex_rs1_addr [4:0] $end
$var reg 32 0" id_ex_rs1_data [31:0] $end
$var reg 5 1" id_ex_rs2_addr [4:0] $end
$var reg 32 2" id_ex_rs2_data [31:0] $end
$var reg 32 3" if_id_instruction [31:0] $end
$var reg 32 4" if_id_pcplus4 [31:0] $end
$var reg 32 5" immediate_id [31:0] $end
$var reg 1 6" mem_read_ctrl $end
$var reg 1 7" mem_to_reg_ctrl $end
$var reg 32 8" mem_wb_alu_result [31:0] $end
$var reg 1 9" mem_wb_isJAL $end
$var reg 1 :" mem_wb_isJALR $end
$var reg 32 ;" mem_wb_mem_data [31:0] $end
$var reg 1 <" mem_wb_mem_to_reg $end
$var reg 32 =" mem_wb_pcplus4 [31:0] $end
$var reg 5 >" mem_wb_rd_addr [4:0] $end
$var reg 1 < mem_wb_reg_write $end
$var reg 1 ?" mem_write_ctrl $end
$var reg 32 @" pc_reg [31:0] $end
$var reg 1 A" reg_write_ctrl $end
$scope module alu_inst $end
$var wire 4 B" ALUOp [3:0] $end
$var wire 32 C" alu_in1 [31:0] $end
$var wire 32 D" alu_in2 [31:0] $end
$var wire 1 > zero_flag $end
$var parameter 4 E" ALU_ADD $end
$var parameter 4 F" ALU_AND $end
$var parameter 4 G" ALU_OR $end
$var parameter 4 H" ALU_SLL $end
$var parameter 4 I" ALU_SLT $end
$var parameter 4 J" ALU_SLTU $end
$var parameter 4 K" ALU_SRA $end
$var parameter 4 L" ALU_SRL $end
$var parameter 4 M" ALU_SUB $end
$var parameter 4 N" ALU_XOR $end
$var reg 32 O" alu_out [31:0] $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 ) clk $end
$var wire 5 P" rd [4:0] $end
$var wire 5 Q" rs1 [4:0] $end
$var wire 5 R" rs2 [4:0] $end
$var wire 1 , rst $end
$var wire 32 S" write_data [31:0] $end
$var wire 1 < write_en $end
$var wire 32 T" rs2_data [31:0] $end
$var wire 32 U" rs1_data [31:0] $end
$var integer 32 V" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 N"
b1 M"
b110 L"
b111 K"
b1001 J"
b1000 I"
b101 H"
b11 G"
b100 F"
b0 E"
b10000 (
$end
#0
$dumpvars
bx V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 D"
b0 C"
b0 B"
1A"
b0 @"
0?"
b0 >"
b0 ="
0<"
b0 ;"
x:"
x9"
b0 8"
07"
06"
b0 5"
b0 4"
b10011 3"
b0 2"
b0 1"
b0 0"
b0 /"
0."
b0 -"
b0 ,"
0+"
0*"
0)"
0("
0'"
0&"
b0 %"
b0 $"
0#"
b0 ""
b0 !"
0~
b0 }
0|
b0 {
b0 z
0y
0x
0w
0v
0u
0t
bx s
b0 r
b0 q
b10011 p
b10011 o
b10011 n
b10011 m
b0 l
b0 k
1j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
xc
b0 b
b0 a
b0 `
b0 _
b11111111111111111111111111111100 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
xT
xS
0R
1Q
0P
0O
b0 N
xM
xL
b0 K
b100 J
b100 I
b11111111111111111111111111111100 H
b100 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
1>
0=
0<
b0 ;
b0 :
09
b0 8
b0 7
06
b0 5
b100000000000000000010010011 4
b100000000000000000010010011 3
b0 2
b0 1
b0 0
x/
bx .
b100000000 -
1,
b0 +
b100000000000000000010010011 *
0)
b0 '
b0 &
b0 %
0$
b0 #
b0 "
1!
$end
#5000
b100000 V"
1)
#10000
0)
#15000
b100000 V"
1)
#20000
0)
#25000
b100000 V"
1)
#30000
0)
#35000
b100000 V"
1)
#40000
0)
#45000
b100000 V"
1)
#50000
0)
#55000
b100000 V"
1)
#60000
0)
#65000
b100000 V"
1)
#70000
0)
#75000
b100000 V"
1)
#80000
0)
#85000
b100000 V"
1)
#90000
0)
#95000
b100000 V"
1)
#100000
0)
0,
#105000
b1000 J
1/
1A"
1j
b1000000 5"
1M
0L
1c
b1 F
b10 Z
b1000000 X
b100001000000 Y
b1000001 V
b1000000 W
b100000000000000000000000000 U
b1010000100000011 4
b1010000100000011 *
b1010000100000011 3
b1 '
b1 l
0:"
09"
b11111111111111111111111111111100 r
1T
0S
b0 s
1~
1."
1#"
b100 4"
b100000000000000000010010011 3"
b1000 G
0Q
b100 &
b100 2
b100 @"
1)
#110000
0)
#115000
0>
b1000000 5
b1000000 _
b1000000 O"
b1100 J
b1000000 \
b1000000 D"
17"
16"
1A"
1j
b0 5"
b1000000 a
b1000000 `
b0 I
b10 F
b1 D
b1 Q"
b10 [
b0 Z
b0 X
b10 Y
b10 V
b1010000000000000 W
b1010000000000000 U
b10011 4
b10011 *
b10011 3
b100000000000000000010010011 n
1|
b1 -"
b1000000 %"
b1000000 ^
b0 H
b100 ,"
b1000 4"
b1010000100000011 3"
b1100 G
b1000 &
b1000 2
b1000 @"
b10 '
b10 l
1)
#120000
0)
#125000
b1000000 ]
b1000000 C"
0>
b1000000 5
b1000000 _
b1000000 O"
b10000 J
0/
b0 \
b0 D"
07"
1A"
06"
1j
b10 f
b0 a
b0 `
b100 I
b0 F
b0 D
b0 Q"
b0 [
b0 Y
b0 V
b0 W
b0 U
b100010000000100010011 4
b100010000000100010011 *
b100010000000100010011 3
b11 '
b11 l
b100000000000000000010010011 m
b1010000100000011 n
b100 z
1<
b1000000 r
0~
b1 {
b1000000 %
b1000000 7
b1000000 0
b1000000 q
b10 $"
1*"
1)"
b10 -"
b1 /"
b0 %"
b100 ^
b100 H
b1000 ,"
b1100 4"
b10011 3"
b10000 G
b1100 &
b1100 2
b1100 @"
1)
#130000
0)
#135000
b1000000 C
b1000000 T"
b1111000 e
b1000000 1
b1000000 ?
b1000000 S"
b101011001111000 d
1>
b0 5
b0 _
b0 O"
b10100 J
b1000000 @
b10010001101000101011001111000 N
b0 ]
b0 C"
b1 5"
0M
b10010001101000101011001111000 +
b10010001101000101011001111000 8
16
b0 f
b10 F
b10 D
b10 Q"
b1 B
b1 R"
b1 X
b10 Y
b10 V
b10000100000000000 W
b100010000000000000000 U
b1000001010000000100011 4
b1000001010000000100011 *
b1000001010000000100011 3
b100000000000000000010010011 o
b1010000100000011 m
b10011 n
b100 ="
b1000 z
b1 ;
b1 >"
b1 P"
b1000000 8"
b100 r
0T
b10 s
1x
1$
1w
b10 {
b0 $"
0*"
0)"
b0 -"
b0 /"
b1000 ^
b1000 H
b1100 ,"
b10000 4"
b100010000000100010011 3"
b10100 G
b10000 &
b10000 2
b10000 @"
b100 '
b100 l
1)
#140000
0)
#145000
b0 e
b10010001101000101011001111000 C
b10010001101000101011001111000 T"
b0 d
0>
b10010001101000101011001111001 5
b10010001101000101011001111001 _
b10010001101000101011001111001 O"
b1000000 E
b1000000 U"
b11000 J
b10010001101000101011001111000 @
b0 N
1/
b10010001101000101011001111000 ]
b10010001101000101011001111000 C"
b1 \
b1 D"
b1000000 A
1?"
0A"
1j
b0 5"
b10010001101000101011001111000 1
b10010001101000101011001111000 ?
b10010001101000101011001111000 S"
1M
06
b0 +
b0 8
b1 f
b1 a
b1 `
b1000 I
b0 F
b1 D
b1 Q"
b10 B
b10 R"
b10 [
b10 X
b0 Y
b0 V
b1010000000000010 W
b1000001010000000000000 U
b1101111 4
b1101111 *
b1101111 3
b101 '
b101 l
b100000000000000000010010011 p
b1010000100000011 o
b10011 m
b100010000000100010011 n
b1000 ="
b1100 z
19
1<"
b10 ;
b10 >"
b10 P"
b10010001101000101011001111000 ;"
b1000 r
1T
b0 s
0x
0$
0w
1~
b0 {
b0 %
b0 7
b0 0
b0 q
b10 -"
b1 1"
b10 /"
b1 %"
b1000000 2"
b1101 ^
b1100 H
b10000 ,"
b10100 4"
b1000001010000000100011 3"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#150000
0)
#155000
b0 1
b0 ?
b0 S"
0>
b1000000 5
b1000000 _
b1000000 O"
b1000000 b
b11100 J
b0 @
0/
b1000000 ]
b1000000 C"
b0 \
b0 D"
b10010001101000101011001111001 A
b0 E
b0 U"
b0 C
b0 T"
1A"
0?"
1j
b10 h
b0 f
b0 a
b0 `
1P
b11011 I
b0 D
b0 Q"
b0 B
b0 R"
b0 [
b0 X
b0 W
b0 U
b10011 4
b10011 *
b10011 3
b1010000100000011 p
b10011 o
b100010000000100010011 m
b1000001010000000100011 n
b1100 ="
b10000 z
09
0<"
b0 ;
b0 >"
b0 P"
b0 8"
b0 ;"
b1101 r
0~
b10 {
b1000000 #
b1000000 :
b1000000 }
b10010001101000101011001111001 %
b10010001101000101011001111001 7
b10010001101000101011001111001 0
b10010001101000101011001111001 q
b10 $"
0."
1+"
b0 -"
b10 1"
b1 /"
b0 %"
b10010001101000101011001111000 2"
b1000000 0"
b10000 ^
b10000 H
b10100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b110 '
b110 l
1)
#160000
0)
#165000
1>
b0 5
b0 _
b0 O"
b0 ]
b0 C"
b10010001101000101011001111001 1
b10010001101000101011001111001 ?
b10010001101000101011001111001 S"
b0 b
b100000 J
b10010001101000101011001111001 @
b0 A
1A"
1j
0M
b1111 "
b1111 K
16
b0 h
0P
b100 I
b111 '
b111 l
b10011 p
b100010000000100010011 o
b1000001010000000100011 m
b1101111 n
b10000 ="
b10100 z
b10 ;
b10 >"
b10 P"
b10010001101000101011001111001 8"
b10000 r
1'"
0T
b10 s
0|
1y
b0 {
b10010001101000101011001111001 #
b10010001101000101011001111001 :
b10010001101000101011001111001 }
b1000000 %
b1000000 7
b1000000 0
b1000000 q
b0 $"
1."
0+"
b0 1"
b0 /"
b0 2"
b0 0"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#170000
0)
#175000
b1000000 1
b1000000 ?
b1000000 S"
b10100 J
b1000000 @
1/
1M
b0 "
b0 K
06
b100010000000100010011 p
b1000001010000000100011 o
b1101111 m
b10011 n
b10100 ="
b11000 z
0<
b0 ;
b0 >"
b0 P"
b1000000 8"
b10100 r
1u
0'"
1T
b0 s
1|
0y
1~
b0 #
b0 :
b0 }
b0 %
b0 7
b0 0
b0 q
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b1000 '
b1000 l
b10000 .
1)
#180000
0)
#185000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b1001 '
b1001 l
b1000001010000000100011 p
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
1<
b0 8"
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#190000
0)
#195000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b1010 '
b1010 l
1)
#200000
0)
#205000
b100000 J
1A"
1j
0P
b100 I
b1011 '
b1011 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#210000
0)
#215000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b1100 '
b1100 l
1)
#220000
0)
#225000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b1101 '
b1101 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#230000
0)
#235000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b1110 '
b1110 l
1)
#240000
0)
#245000
b100000 J
1A"
1j
0P
b100 I
b1111 '
b1111 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#250000
0)
#255000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b10000 '
b10000 l
1)
#260000
0)
#265000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b10001 '
b10001 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#270000
0)
#275000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b10010 '
b10010 l
1)
#280000
0)
#285000
b100000 J
1A"
1j
0P
b100 I
b10011 '
b10011 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#290000
0)
#295000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b10100 '
b10100 l
1)
#300000
0)
#305000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b10101 '
b10101 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#310000
0)
#315000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b10110 '
b10110 l
1)
#320000
0)
#325000
b100000 J
1A"
1j
0P
b100 I
b10111 '
b10111 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#330000
0)
#335000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b11000 '
b11000 l
1)
#340000
0)
#345000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b11001 '
b11001 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#350000
0)
#355000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b11010 '
b11010 l
1)
#360000
0)
#365000
b100000 J
1A"
1j
0P
b100 I
b11011 '
b11011 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#370000
0)
#375000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b11100 '
b11100 l
1)
#380000
0)
#385000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b11101 '
b11101 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#390000
0)
#395000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b11110 '
b11110 l
1)
#400000
0)
#405000
b100000 J
1A"
1j
0P
b100 I
b11111 '
b11111 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#410000
0)
#415000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b100000 '
b100000 l
1)
#420000
0)
#425000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b100001 '
b100001 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#430000
0)
#435000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b100010 '
b100010 l
1)
#440000
0)
#445000
b100000 J
1A"
1j
0P
b100 I
b100011 '
b100011 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#450000
0)
#455000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b100100 '
b100100 l
1)
#460000
0)
#465000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b100101 '
b100101 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#470000
0)
#475000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b100110 '
b100110 l
1)
#480000
0)
#485000
b100000 J
1A"
1j
0P
b100 I
b100111 '
b100111 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#490000
0)
#495000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b101000 '
b101000 l
1)
#500000
0)
#505000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b101001 '
b101001 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#510000
0)
#515000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b101010 '
b101010 l
1)
#520000
0)
#525000
b100000 J
1A"
1j
0P
b100 I
b101011 '
b101011 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#530000
0)
#535000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b101100 '
b101100 l
1)
#540000
0)
#545000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b101101 '
b101101 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#550000
0)
#555000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b101110 '
b101110 l
1)
#560000
0)
#565000
b100000 J
1A"
1j
0P
b100 I
b101111 '
b101111 l
b10011 p
b1101111 n
b100000 ="
b100100 z
b100000 r
1'"
b10100 ^
b10100 H
b11000 ,"
b11100 4"
b10011 3"
b100000 G
b11100 &
b11100 2
b11100 @"
1)
#570000
0)
#575000
b10100 J
b1101111 m
b10011 n
b100100 ="
b11000 z
b10100 r
1u
0'"
b11000 ^
b11000 H
b11100 ,"
b100000 4"
b100100 G
b100000 &
b100000 2
b100000 @"
b110000 '
b110000 l
1)
#580000
0)
#585000
b11000 1
b11000 ?
b11000 S"
b11000 J
b11000 @
b1101111 4
b1101111 *
b1101111 3
b110001 '
b110001 l
b1101111 o
b10011 m
19"
b11000 ="
b11100 z
b11000 r
0u
b11100 ^
b11100 H
b100000 ,"
b100100 4"
b11000 G
b10100 &
b10100 2
b10100 @"
1)
#590000
0)
#595000
b11100 J
b0 1
b0 ?
b0 S"
1A"
1j
b0 @
1P
b11011 I
b10011 4
b10011 *
b10011 3
b1101111 p
b10011 o
09"
b11100 ="
b100000 z
b11100 r
b100000 ^
b100000 H
b100100 ,"
b11000 4"
b1101111 3"
b11100 G
b11000 &
b11000 2
b11000 @"
b110010 '
b110010 l
1)
#600000
0)
