# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_graphics.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/dvid.vhdl" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/graphics_pack.vhd" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/graphics_datapath.vhd" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/graphics_fsm.vhd" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/scopeFace.vhd" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/tdms.vhdl" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/vga.vhd" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/video.vhdl" \
"../../../../test_graphics.srcs/sources_1/imports/grid memory/graphics.vhd" \

# Do not sort compile order
nosort
