$date
	Sat Oct 22 19:06:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#201736
b101 !
1"
#201738
b101 &
b101 %
1$
#201739
0"
#201742
b10000 &
b10000 %
#201746
b1000 &
b1000 %
#201750
b100 &
b100 %
#201754
b10 &
b10 %
#201758
b1 &
1#
b1 %
#201762
b0 &
b0 %
0#
0$
#1191174
b1011 &
b1011 %
1$
b1011 !
1"
#1191175
0"
#1191178
b100010 &
b100010 %
#1191182
b10001 &
b10001 %
#1191186
b110100 &
b110100 %
#1191190
b11010 &
b11010 %
#1191194
b1101 &
b1101 %
#1191198
b101000 &
b101000 %
#1191202
b10100 &
b10100 %
#1191206
b1010 &
b1010 %
#1191210
b101 &
b101 %
#1191214
b10000 &
b10000 %
#1191218
b1000 &
b1000 %
#1191222
b100 &
b100 %
#1191226
b10 &
b10 %
#1191230
b1 &
1#
b1 %
#1191234
b0 &
b0 %
0#
0$
#2201734
b1 &
b1 %
1$
b1 !
1"
#2201735
0"
#2201738
1#
#2201742
b0 &
0#
b0 %
0$
#4500012
