<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/centaur_ec_attributes.xml $                  -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- COPYRIGHT International Business Machines Corp. 2012,2013              -->
<!--                                                                        -->
<!-- p1                                                                     -->
<!--                                                                        -->
<!-- Object Code Only (OCO) source materials                                -->
<!-- Licensed Internal Code Source Materials                                -->
<!-- IBM HostBoot Licensed Internal Code                                    -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- Origin: 30                                                             -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************* -->
  <!-- $Id: centaur_ec_attributes.xml,v 1.10 2013/09/11 12:29:40 bwieman Exp $ -->
  <attribute>
    <id>ATTR_CENTAUR_EC_ENABLE_TRACE_LCL_CLK_GATE_CTRL</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
        Set by the platform depending on DD2.x or newer (TRUE), otherwise FALSE.  For HW259719. If true, Trace LCL_CLK_GATE_CTRL will be enabled.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

  <attribute>
    <id>ATTR_CENTAUR_EC_WRITE_FIR_MASK_FEATURE</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
      Returns true if the chip needs to fix the fir_mask register in the DDRPHY.  This is for HW217419.
	True if: Centaur EC 10
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

  <attribute>
    <id>ATTR_CENTAUR_EC_MSS_CONTINUE_ON_DP18_PLL_LOCK_FAIL</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
Controls the ddr_phy_reset procedure.  When set to TRUE, the procedure will continue with processing other DP18 blocks, if one fails.  In DD2, this attribute must be set to false so that the failing hardware (centaur) is marked as bad and not the DIMM.  Set by firwmare using the EC level or by a MRW
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

  <attribute>
    <id>ATTR_CENTAUR_EC_MSS_READ_PHASE_SELECT_RESET</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
      If true, then training and periodic training needs to make adjustments to the read phase select.
      In DD2, this is expected to be fixed.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

  <attribute>
    <id>ATTR_CENTAUR_EC_CHECK_L4_CACHE_ENABLE_UNKNOWN</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
      If true then mss_get_cen_ecid needs to read an ECBIT from the ECID in
      order to determine if the L4 Cache Enable data in the ECID is in an
      unknown state.
      This is true for Centaur 1.*
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>LESS_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

<attribute>
    <id>ATTR_MSS_DISABLE1_REG_FIXED</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Set by the platform depending on DD2.x or newer (TRUE), otherwise FALSE.  If false, then draminit_training will also set the wrclk registers to disable appropriate dqs based on the bad bit map attribute and the swizzle(board dependent).  If true, draminit_training will just do the default disable0 and disable1 registers.</description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
</attribute>

  <attribute>
    <id>ATTR_CENTAUR_EC_ECID_CONTAINS_PORT_LOGIC_BAD_INDICATION</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
      If true then mss_get_cen_ecid reads the ECID bits to determine if 
      logic on either of the ports are good.  For DD2, these bits are not
      used for this purpose and so the check is not made.
      This is true for Centaur 1.*
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>LESS_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
 
  <attribute>
    <id>ATTR_CENTAUR_EC_MCBIST_RANDOM_DATA_GEN</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
        Set by the platform depending on DD2.x or newer (TRUE), otherwise FALSE.   If false, this will enable the  power bus ECC and FIFO mode workarounds of DD1.x for Random Data .
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  
  <attribute>
    <id>ATTR_CENTAUR_EC_MCBIST_TRAP_RESET</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
        Set by the platform depending on DD2.x or newer (TRUE), otherwise FALSE. If false, work around for error trap reset logic which  clears  trap registers will be enabled.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  
  <attribute>
    <id>ATTR_CENTAUR_EC_MCBIST_RANDOM_ADDRESS</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>
        Set by the platform depending on DD2.x or newer (TRUE), otherwise FALSE.   If false, this will enable workaround for start and end counters for Random Addressing.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_CENTAUR</name>
        <ec>
          <value>0x20</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>

</attributes>
