<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1730538068481" as="style"/><link rel="stylesheet" href="styles.css?v=1730538068481"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://chipsandcheese.com/p/broadwells-edram-vcache-before-vcache">Broadwell&#x27;s EDRAM: VCache Before VCache Was Cool</a> <span class="domain">(<a href="https://chipsandcheese.com">chipsandcheese.com</a>)</span></div><div class="subtext"><span>klelatti</span> | <span>13 comments</span></div><br/><div><div id="42019826" class="c"><input type="checkbox" id="c-42019826" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#42022198">next</a><span>|</span><label class="collapse" for="c-42019826">[-]</label><label class="expand" for="c-42019826">[10 more]</label></div><br/><div class="children"><div class="content">EDRAM was very different, and IBM still uses it today. It is DRAM that is on the same die as the cores, which makes it far slower than AMD&#x27;s VCache (which is SRAM). The concept is the same - putting a huge amount of cache on chip - but it&#x27;s a very different solution.<p>The Intel solution was also not 3D stacked. It&#x27;s a little like having an HBM stack next to the chip as a cache.</div><br/><div id="42021731" class="c"><input type="checkbox" id="c-42021731" checked=""/><div class="controls bullet"><span class="by">rbanffy</span><span>|</span><a href="#42019826">parent</a><span>|</span><a href="#42022119">next</a><span>|</span><label class="collapse" for="c-42021731">[-]</label><label class="expand" for="c-42021731">[2 more]</label></div><br/><div class="children"><div class="content">&gt; and IBM still uses it today<p>On mainframes, z14&#x27;s drawer controller (that controlled four CPU sockets each) had a huge amount of eDRAM acting as an L4 cache for all cores in that drawer.</div><br/><div id="42024194" class="c"><input type="checkbox" id="c-42024194" checked=""/><div class="controls bullet"><span class="by">myself248</span><span>|</span><a href="#42019826">root</a><span>|</span><a href="#42021731">parent</a><span>|</span><a href="#42022119">next</a><span>|</span><label class="collapse" for="c-42024194">[-]</label><label class="expand" for="c-42024194">[1 more]</label></div><br/><div class="children"><div class="content">If it&#x27;s in the drawer controller rather than in the CPU, is it really &#x27;e&#x27;?</div><br/></div></div></div></div><div id="42022119" class="c"><input type="checkbox" id="c-42022119" checked=""/><div class="controls bullet"><span class="by">p_l</span><span>|</span><a href="#42019826">parent</a><span>|</span><a href="#42021731">prev</a><span>|</span><a href="#42020024">next</a><span>|</span><label class="collapse" for="c-42022119">[-]</label><label class="expand" for="c-42022119">[1 more]</label></div><br/><div class="children"><div class="content">Late HP-PA cpus had 1T-SRAM chips used for L2 cache to provide 32MB in PA-8800 and 64MB of L2 in PA-8900 (on top of still large 768kB L1i and L1d)</div><br/></div></div><div id="42020024" class="c"><input type="checkbox" id="c-42020024" checked=""/><div class="controls bullet"><span class="by">jauntywundrkind</span><span>|</span><a href="#42019826">parent</a><span>|</span><a href="#42022119">prev</a><span>|</span><a href="#42022198">next</a><span>|</span><label class="collapse" for="c-42020024">[-]</label><label class="expand" for="c-42020024">[6 more]</label></div><br/><div class="children"><div class="content">&gt; <i>It is DRAM that is on the same die as the cores,</i><p>From the article, it was actually a separate die&#x2F;chiplets,<p>&gt; <i>Broadwell implemented its L4 cache on a separate 77mm2 die, creating a chiplet configuration. This cache die was codenamed “Crystal Well”, and was fabricated using the older 22nm process.</i><p>A lot of interesting details in article about how widely different this dram is, made to go fast fast fast. Fun read.<p>I&#x27;d really wanted a system with Crystal Well, seemed so cool. A lot of macs seemed to have the Intel Iris Pro models that had it. But general adoption in the PC market was - I feel - quite poor.</div><br/><div id="42020317" class="c"><input type="checkbox" id="c-42020317" checked=""/><div class="controls bullet"><span class="by">pstrateman</span><span>|</span><a href="#42019826">root</a><span>|</span><a href="#42020024">parent</a><span>|</span><a href="#42020373">next</a><span>|</span><label class="collapse" for="c-42020317">[-]</label><label class="expand" for="c-42020317">[4 more]</label></div><br/><div class="children"><div class="content">I believe the high cache skus were Mac exclusive.</div><br/><div id="42023015" class="c"><input type="checkbox" id="c-42023015" checked=""/><div class="controls bullet"><span class="by">tedunangst</span><span>|</span><a href="#42019826">root</a><span>|</span><a href="#42020317">parent</a><span>|</span><a href="#42022588">next</a><span>|</span><label class="collapse" for="c-42023015">[-]</label><label class="expand" for="c-42023015">[1 more]</label></div><br/><div class="children"><div class="content">They were also used in surface pros, not very effectively though since they were very thermally limited.</div><br/></div></div><div id="42022588" class="c"><input type="checkbox" id="c-42022588" checked=""/><div class="controls bullet"><span class="by">anoother</span><span>|</span><a href="#42019826">root</a><span>|</span><a href="#42020317">parent</a><span>|</span><a href="#42023015">prev</a><span>|</span><a href="#42022469">next</a><span>|</span><label class="collapse" for="c-42022588">[-]</label><label class="expand" for="c-42022588">[1 more]</label></div><br/><div class="children"><div class="content">I don&#x27;t think so. I had a Crystal Well laptop from MSI.<p>They also made them for desktop in I5, I7 and Xeon form.</div><br/></div></div><div id="42022469" class="c"><input type="checkbox" id="c-42022469" checked=""/><div class="controls bullet"><span class="by">Sesse__</span><span>|</span><a href="#42019826">root</a><span>|</span><a href="#42020317">parent</a><span>|</span><a href="#42022588">prev</a><span>|</span><a href="#42020373">next</a><span>|</span><label class="collapse" for="c-42022469">[-]</label><label class="expand" for="c-42022469">[1 more]</label></div><br/><div class="children"><div class="content">There was at least one socketed version.</div><br/></div></div></div></div></div></div></div></div><div id="42022198" class="c"><input type="checkbox" id="c-42022198" checked=""/><div class="controls bullet"><span class="by">exmadscientist</span><span>|</span><a href="#42019826">prev</a><span>|</span><a href="#42021787">next</a><span>|</span><label class="collapse" for="c-42022198">[-]</label><label class="expand" for="c-42022198">[1 more]</label></div><br/><div class="children"><div class="content">It was, at least, pretty good for video gaming: <a href="https:&#x2F;&#x2F;web.archive.org&#x2F;web&#x2F;20181025222235&#x2F;https:&#x2F;&#x2F;techreport.com&#x2F;review&#x2F;34205&#x2F;checking-in-on-intel-core-i7-5775c-for-gaming-in-2018" rel="nofollow">https:&#x2F;&#x2F;web.archive.org&#x2F;web&#x2F;20181025222235&#x2F;https:&#x2F;&#x2F;techrepor...</a> though, alas, it doesn&#x27;t look like the Wayback Machine properly sucked up the whole article before the site got sold to particularly nasty link&#x2F;content farmers.<p>(I miss Tech Report.)</div><br/></div></div><div id="42021787" class="c"><input type="checkbox" id="c-42021787" checked=""/><div class="controls bullet"><span class="by">rbanffy</span><span>|</span><a href="#42022198">prev</a><span>|</span><label class="collapse" for="c-42021787">[-]</label><label class="expand" for="c-42021787">[1 more]</label></div><br/><div class="children"><div class="content">&quot;But I wonder if Intel could pull off high capacity caching sometime in the future&quot;<p>The Xeon Max processors had up to 64GB of HBM that could act as memory or shadow external memory effectively acting like a huge L4 cache.<p>No Xeon 6 seems to have that feature, at least not for now. Xeon 6&#x27;s top out at a paltry 504MBs of L3.</div><br/></div></div></div></div></div></div></div></body></html>