Cycle 1
lw:IF
Cycle 2
lw:ID
lw:IF
Cycle 3
lw:EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
lw:ID
beq:IF
Cycle 4
lw:MEM Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
lw:EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
beq:ID
add:IF
Cycle 0
lw:WB
beq:EX
add:ID
sw:IF
Cycle 0
lw:MEM
beq:MEM
add:EX
sw:ID
Cycle 0
lw:WB
add:MEM
sw:EX
Cycle 0
beq:WB
sw:MEM
Cycle 0
add:WB
Cycle 0
sw:WB
