0.6
2019.1
May 24 2019
14:51:52
/home/it/Verilog/debug exam/mohammedalsaedi/cx-203-debugging-exam-main/4-bit-counter-II/counter_4bit.sv,1733819530,systemVerilog,,,,counter_4bit,,,,,,,,
/home/it/Verilog/debug exam/mohammedalsaedi/debug_exam_project_task2/debug_exam_project_task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
