
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015074  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f8  08015318  08015318  00016318  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015d10  08015d10  00016d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015d18  08015d18  00016d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015d1c  08015d1c  00016d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  08015d20  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003d90  24000224  08015f44  00017224  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24003fb4  08015f44  00017fb4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00017224  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025d95  00000000  00000000  00017252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000043af  00000000  00000000  0003cfe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ed0  00000000  00000000  00041398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000186f  00000000  00000000  00043268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c404  00000000  00000000  00044ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027d02  00000000  00000000  00080edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f540  00000000  00000000  000a8bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022811d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000099b4  00000000  00000000  00228160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  00231b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080152fc 	.word	0x080152fc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	080152fc 	.word	0x080152fc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:
    return HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
                                   &reg_addr, 1, I2C_TIMEOUT_MS);
}

static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f008 f95a 	bl	80089f8 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f005 faa2 	bl	8005c9c <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f008 fa5b 	bl	8008c28 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f005 fa45 	bl	8005c84 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f008 f8e0 	bl	80089f8 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f012 f9ae 	bl	8012bcc <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f012 f9a9 	bl	8012bcc <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f008 fac7 	bl	8008e14 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f012 f835 	bl	8012900 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f012 f828 	bl	8012900 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f012 f81f 	bl	8012900 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f012 f977 	bl	8012bcc <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f012 f972 	bl	8012bcc <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f008 fa90 	bl	8008e14 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f011 fffe 	bl	8012900 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f011 fff1 	bl	8012900 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f011 ffe8 	bl	8012900 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	08015318 	.word	0x08015318
 800094c:	08015344 	.word	0x08015344
 8000950:	0801536c 	.word	0x0801536c
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	08015398 	.word	0x08015398
 8000964:	080153c4 	.word	0x080153c4
 8000968:	080153ec 	.word	0x080153ec

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f005 f978 	bl	8005c9c <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f005 f94a 	bl	8005c9c <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08015418 	.word	0x08015418

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08015418 	.word	0x08015418

08000a84 <BATTERY_ReadRaw>:
#include "Battery_manager.h"

extern ADC_HandleTypeDef hadc1;
Battery_t battery;

uint16_t BATTERY_ReadRaw(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <BATTERY_ReadRaw+0x60>)
 8000aa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000aac:	463b      	mov	r3, r7
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab2:	f005 ff2b 	bl	800690c <HAL_ADC_ConfigChannel>

	}

	HAL_ADC_Start(&hadc1);
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab8:	f005 fd28 	bl	800650c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000abc:	2164      	movs	r1, #100	@ 0x64
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ac0:	f005 fe22 	bl	8006708 <HAL_ADC_PollForConversion>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d104      	bne.n	8000ad4 <BATTERY_ReadRaw+0x50>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000acc:	f005 ff10 	bl	80068f0 <HAL_ADC_GetValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ad6:	f005 fde3 	bl	80066a0 <HAL_ADC_Stop>

	return adc_value;
 8000ada:	8bfb      	ldrh	r3, [r7, #30]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2a000400 	.word	0x2a000400
 8000ae8:	24003b38 	.word	0x24003b38

08000aec <BATTERY_ReadVoltageFiltered>:
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;

	return battery_voltage;
}

void BATTERY_ReadVoltageFiltered(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00c      	b.n	8000b16 <BATTERY_ReadVoltageFiltered+0x2a>
		sum += BATTERY_ReadRaw();
 8000afc:	f7ff ffc2 	bl	8000a84 <BATTERY_ReadRaw>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4413      	add	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
		HAL_Delay(1);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f005 f8c6 	bl	8005c9c <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	3301      	adds	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b0f      	cmp	r3, #15
 8000b1a:	ddef      	ble.n	8000afc <BATTERY_ReadVoltageFiltered+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	81fb      	strh	r3, [r7, #14]

	float voltage_adc = (adc_avg * VREF) / ADC_MAX;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	ee07 3a90 	vmov	s15, r3
 8000b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b2c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b60 <BATTERY_ReadVoltageFiltered+0x74>
 8000b30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b34:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b64 <BATTERY_ReadVoltageFiltered+0x78>
 8000b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b3c:	edc7 7a02 	vstr	s15, [r7, #8]
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;
 8000b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b44:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000b68 <BATTERY_ReadVoltageFiltered+0x7c>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a01 	vstr	s15, [r7, #4]

	battery.voltage = battery_voltage;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <BATTERY_ReadVoltageFiltered+0x80>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40533333 	.word	0x40533333
 8000b64:	477fff00 	.word	0x477fff00
 8000b68:	40b66666 	.word	0x40b66666
 8000b6c:	240002c8 	.word	0x240002c8

08000b70 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000b7c:	223c      	movs	r2, #60	@ 0x3c
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4815      	ldr	r0, [pc, #84]	@ (8000bd8 <VR_Init+0x68>)
 8000b82:	f012 f823 	bl	8012bcc <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <VR_Init+0x68>)
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <VR_Init+0x6c>)
 8000b8a:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <VR_Init+0x68>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <VR_Init+0x68>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <VR_Init+0x68>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <VR_Init+0x68>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6353      	str	r3, [r2, #52]	@ 0x34

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ba4:	223c      	movs	r2, #60	@ 0x3c
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <VR_Init+0x70>)
 8000baa:	f012 f80f 	bl	8012bcc <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <VR_Init+0x70>)
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <VR_Init+0x6c>)
 8000bb2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <VR_Init+0x70>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <VR_Init+0x70>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <VR_Init+0x70>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <VR_Init+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6353      	str	r3, [r2, #52]	@ 0x34

    return HAL_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240002cc 	.word	0x240002cc
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	24000308 	.word	0x24000308

08000be4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d303      	bcc.n	8000bfe <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	e002      	b.n	8000c04 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
    }
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	b0a3      	sub	sp, #140	@ 0x8c
 8000c14:	af0c      	add	r7, sp, #48	@ 0x30
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	657b      	str	r3, [r7, #84]	@ 0x54
	VR_Sensor_t temp;

	uint8_t is_largest_tooth = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if(type == SENSOR_CKP){
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d116      	bne.n	8000c58 <VR_InputCaptureCallback+0x48>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4880      	ldr	r0, [pc, #512]	@ (8000e30 <VR_InputCaptureCallback+0x220>)
 8000c2e:	f00d faad 	bl	800e18c <HAL_TIM_ReadCapturedValue>
 8000c32:	6578      	str	r0, [r7, #84]	@ 0x54
		ckp_sensor.current_edge_time = current_time;
 8000c34:	4a7f      	ldr	r2, [pc, #508]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c38:	61d3      	str	r3, [r2, #28]
		temp = ckp_sensor;
 8000c3a:	4b7e      	ldr	r3, [pc, #504]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000c3c:	f107 0408 	add.w	r4, r7, #8
 8000c40:	461d      	mov	r5, r3
 8000c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000c56:	e015      	b.n	8000c84 <VR_InputCaptureCallback+0x74>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000c58:	2104      	movs	r1, #4
 8000c5a:	4875      	ldr	r0, [pc, #468]	@ (8000e30 <VR_InputCaptureCallback+0x220>)
 8000c5c:	f00d fa96 	bl	800e18c <HAL_TIM_ReadCapturedValue>
 8000c60:	6578      	str	r0, [r7, #84]	@ 0x54
		cmp_sensor.current_edge_time = current_time;
 8000c62:	4a75      	ldr	r2, [pc, #468]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000c64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c66:	61d3      	str	r3, [r2, #28]
		temp = cmp_sensor;
 8000c68:	4b73      	ldr	r3, [pc, #460]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000c6a:	f107 0408 	add.w	r4, r7, #8
 8000c6e:	461d      	mov	r5, r3
 8000c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	4619      	mov	r1, r3
 8000c88:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000c8a:	f7ff ffab 	bl	8000be4 <VR_CalculateDeltaT>
 8000c8e:	64f8      	str	r0, [r7, #76]	@ 0x4c

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000c90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c92:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c94:	f240 80c7 	bls.w	8000e26 <VR_InputCaptureCallback+0x216>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c9a:	ee07 3a90 	vmov	s15, r3
 8000c9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ca2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000caa:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8000e3c <VR_InputCaptureCallback+0x22c>
 8000cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cb6:	ee17 3a90 	vmov	r3, s15
 8000cba:	64bb      	str	r3, [r7, #72]	@ 0x48
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	ee07 3a90 	vmov	s15, r3
 8000ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cd0:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8000e40 <VR_InputCaptureCallback+0x230>
 8000cd4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ce0:	ee17 3a90 	vmov	r3, s15
 8000ce4:	64bb      	str	r3, [r7, #72]	@ 0x48

    float ratio = (float)delta/(float)temp.period;
 8000ce6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf2:	ee07 3a90 	vmov	s15, r3
 8000cf6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cfe:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    if(ratio >= 2.5f){
 8000d02:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000d06:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	db1a      	blt.n	8000d4a <VR_InputCaptureCallback+0x13a>

    	if(temp.isSync){
 8000d14:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d008      	beq.n	8000d2e <VR_InputCaptureCallback+0x11e>
        	temp.pulse_count_per_rev = temp.pulse_count;
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	617b      	str	r3, [r7, #20]
        	temp.revolution_count += 1;
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	3301      	adds	r3, #1
 8000d24:	61bb      	str	r3, [r7, #24]

        	is_largest_tooth = 1;
 8000d26:	2301      	movs	r3, #1
 8000d28:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8000d2c:	e002      	b.n	8000d34 <VR_InputCaptureCallback+0x124>
    	}else
    		temp.isSync = true;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

    	if(temp.is_first_rev == 0){
 8000d34:	7f3b      	ldrb	r3, [r7, #28]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d104      	bne.n	8000d44 <VR_InputCaptureCallback+0x134>
    		temp.pulse_count = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
    		temp.is_first_rev = 1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	773b      	strb	r3, [r7, #28]
 8000d42:	e011      	b.n	8000d68 <VR_InputCaptureCallback+0x158>
    	}else temp.is_first_rev = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	773b      	strb	r3, [r7, #28]
 8000d48:	e00e      	b.n	8000d68 <VR_InputCaptureCallback+0x158>

    }else
    	temp.frequency_hz = 1.0f/(float)delta * 1000000.0f;
 8000d4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d4c:	ee07 3a90 	vmov	s15, r3
 8000d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d5c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8000e3c <VR_InputCaptureCallback+0x22c>
 8000d60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d64:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    temp.last_edge_time = current_time;
 8000d68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d6a:	623b      	str	r3, [r7, #32]
	temp.period = delta;//us
 8000d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(type == SENSOR_CKP){
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d12b      	bne.n	8000dce <VR_InputCaptureCallback+0x1be>
		ckp_sensor = temp;
 8000d76:	4b2f      	ldr	r3, [pc, #188]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000d78:	461d      	mov	r5, r3
 8000d7a:	f107 0408 	add.w	r4, r7, #8
 8000d7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d8e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		ckp_sensor.pulse_count+=1;
 8000d92:	4b28      	ldr	r3, [pc, #160]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	3301      	adds	r3, #1
 8000d98:	4a26      	ldr	r2, [pc, #152]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000d9a:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth && ckp_sensor.is_first_rev == 0)
 8000d9c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d041      	beq.n	8000e28 <VR_InputCaptureCallback+0x218>
 8000da4:	4b23      	ldr	r3, [pc, #140]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000da6:	7d1b      	ldrb	r3, [r3, #20]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d13d      	bne.n	8000e28 <VR_InputCaptureCallback+0x218>
			ENGINE_CKP_Callback(ckp_sensor);
 8000dac:	4e21      	ldr	r6, [pc, #132]	@ (8000e34 <VR_InputCaptureCallback+0x224>)
 8000dae:	466d      	mov	r5, sp
 8000db0:	f106 0410 	add.w	r4, r6, #16
 8000db4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000db6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000db8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dbc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000dc0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000dc4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000dc8:	f001 fef8 	bl	8002bbc <ENGINE_CKP_Callback>
 8000dcc:	e02c      	b.n	8000e28 <VR_InputCaptureCallback+0x218>

	}else{
		cmp_sensor = temp;
 8000dce:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000dd0:	461d      	mov	r5, r3
 8000dd2:	f107 0408 	add.w	r4, r7, #8
 8000dd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ddc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000de0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000de2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000de6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		cmp_sensor.pulse_count+=1;
 8000dea:	4b13      	ldr	r3, [pc, #76]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	3301      	adds	r3, #1
 8000df0:	4a11      	ldr	r2, [pc, #68]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000df2:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth && cmp_sensor.is_first_rev == 0)
 8000df4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d015      	beq.n	8000e28 <VR_InputCaptureCallback+0x218>
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000dfe:	7d1b      	ldrb	r3, [r3, #20]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d111      	bne.n	8000e28 <VR_InputCaptureCallback+0x218>
			ENGINE_CMP_Callback(cmp_sensor);
 8000e04:	4e0c      	ldr	r6, [pc, #48]	@ (8000e38 <VR_InputCaptureCallback+0x228>)
 8000e06:	466d      	mov	r5, sp
 8000e08:	f106 0410 	add.w	r4, r6, #16
 8000e0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e14:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e18:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e1c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000e20:	f001 ff28 	bl	8002c74 <ENGINE_CMP_Callback>
 8000e24:	e000      	b.n	8000e28 <VR_InputCaptureCallback+0x218>
        return;
 8000e26:	bf00      	nop
	}
}
 8000e28:	375c      	adds	r7, #92	@ 0x5c
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	24003cdc 	.word	0x24003cdc
 8000e34:	240002cc 	.word	0x240002cc
 8000e38:	24000308 	.word	0x24000308
 8000e3c:	49742400 	.word	0x49742400
 8000e40:	42700000 	.word	0x42700000

08000e44 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e015      	b.n	8000e8c <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff fa8d 	bl	8000380 <strlen>
 8000e66:	4603      	mov	r3, r0
 8000e68:	3301      	adds	r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	68f8      	ldr	r0, [r7, #12]
 8000e72:	4798      	blx	r3
 8000e74:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d101      	bne.n	8000e80 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	e005      	b.n	8000e8c <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	68b8      	ldr	r0, [r7, #8]
 8000e86:	f011 ff66 	bl	8012d56 <memcpy>

    return copy;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2028      	movs	r0, #40	@ 0x28
 8000ea2:	4798      	blx	r3
 8000ea4:	60f8      	str	r0, [r7, #12]
    if (node)
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d004      	beq.n	8000eb6 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000eac:	2228      	movs	r2, #40	@ 0x28
 8000eae:	2100      	movs	r1, #0
 8000eb0:	68f8      	ldr	r0, [r7, #12]
 8000eb2:	f011 fe8b 	bl	8012bcc <memset>
    }

    return node;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000ecc:	e03d      	b.n	8000f4a <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d108      	bne.n	8000ef2 <cJSON_Delete+0x32>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d004      	beq.n	8000ef2 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ffe7 	bl	8000ec0 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d10c      	bne.n	8000f18 <cJSON_Delete+0x58>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d008      	beq.n	8000f18 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <cJSON_Delete+0x9c>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	6912      	ldr	r2, [r2, #16]
 8000f0e:	4610      	mov	r0, r2
 8000f10:	4798      	blx	r3
            item->valuestring = NULL;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d10c      	bne.n	8000f3e <cJSON_Delete+0x7e>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d008      	beq.n	8000f3e <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <cJSON_Delete+0x9c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	6a12      	ldr	r2, [r2, #32]
 8000f34:	4610      	mov	r0, r2
 8000f36:	4798      	blx	r3
            item->string = NULL;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <cJSON_Delete+0x9c>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	4798      	blx	r3
        item = next;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1be      	bne.n	8000ece <cJSON_Delete+0xe>
    }
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	24000040 	.word	0x24000040

08000f60 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000f64:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d003      	beq.n	8000f90 <ensure+0x20>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <ensure+0x24>
    {
        return NULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	e083      	b.n	800109c <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d007      	beq.n	8000fac <ensure+0x3c>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d301      	bcc.n	8000fac <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e077      	b.n	800109c <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	da01      	bge.n	8000fb6 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e072      	b.n	800109c <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689a      	ldr	r2, [r3, #8]
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	683a      	ldr	r2, [r7, #0]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d805      	bhi.n	8000fd8 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	e061      	b.n	800109c <ensure+0x12c>
    }

    if (p->noalloc) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <ensure+0x74>
        return NULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	e05b      	b.n	800109c <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fea:	d308      	bcc.n	8000ffe <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db03      	blt.n	8000ffa <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000ff2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	e004      	b.n	8001004 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e04e      	b.n	800109c <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d018      	beq.n	800103e <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	68b9      	ldr	r1, [r7, #8]
 8001016:	4610      	mov	r0, r2
 8001018:	4798      	blx	r3
 800101a:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d132      	bne.n	8001088 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	6812      	ldr	r2, [r2, #0]
 800102a:	4610      	mov	r0, r2
 800102c:	4798      	blx	r3
            p->length = 0;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]

            return NULL;
 800103a:	2300      	movs	r3, #0
 800103c:	e02e      	b.n	800109c <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	68b8      	ldr	r0, [r7, #8]
 8001044:	4798      	blx	r3
 8001046:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d10d      	bne.n	800106a <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	6812      	ldr	r2, [r2, #0]
 8001056:	4610      	mov	r0, r2
 8001058:	4798      	blx	r3
            p->length = 0;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]

            return NULL;
 8001066:	2300      	movs	r3, #0
 8001068:	e018      	b.n	800109c <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6819      	ldr	r1, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	3301      	adds	r3, #1
 8001074:	461a      	mov	r2, r3
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f011 fe6d 	bl	8012d56 <memcpy>
        p->hooks.deallocate(p->buffer);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	6812      	ldr	r2, [r2, #0]
 8001084:	4610      	mov	r0, r2
 8001086:	4798      	blx	r3
    }
    p->length = newsize;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	4413      	add	r3, r2
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d013      	beq.n	80010de <update_offset+0x3a>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00f      	beq.n	80010de <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	4413      	add	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	689c      	ldr	r4, [r3, #8]
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff f956 	bl	8000380 <strlen>
 80010d4:	4603      	mov	r3, r0
 80010d6:	18e2      	adds	r2, r4, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	e000      	b.n	80010e0 <update_offset+0x3c>
        return;
 80010de:	bf00      	nop
}
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}
	...

080010e8 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b087      	sub	sp, #28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	ed87 0b02 	vstr	d0, [r7, #8]
 80010f2:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 80010f6:	ed97 7b02 	vldr	d7, [r7, #8]
 80010fa:	eeb0 6bc7 	vabs.f64	d6, d7
 80010fe:	ed97 7b00 	vldr	d7, [r7]
 8001102:	eeb0 7bc7 	vabs.f64	d7, d7
 8001106:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800110a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110e:	dd04      	ble.n	800111a <compare_double+0x32>
 8001110:	ed97 7b02 	vldr	d7, [r7, #8]
 8001114:	eeb0 7bc7 	vabs.f64	d7, d7
 8001118:	e003      	b.n	8001122 <compare_double+0x3a>
 800111a:	ed97 7b00 	vldr	d7, [r7]
 800111e:	eeb0 7bc7 	vabs.f64	d7, d7
 8001122:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001126:	ed97 6b02 	vldr	d6, [r7, #8]
 800112a:	ed97 7b00 	vldr	d7, [r7]
 800112e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001132:	eeb0 6bc7 	vabs.f64	d6, d7
 8001136:	ed97 7b04 	vldr	d7, [r7, #16]
 800113a:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8001160 <compare_double+0x78>
 800113e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001142:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114a:	bf94      	ite	ls
 800114c:	2301      	movls	r3, #1
 800114e:	2300      	movhi	r3, #0
 8001150:	b2db      	uxtb	r3, r3
}
 8001152:	4618      	mov	r0, r3
 8001154:	371c      	adds	r7, #28
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	00000000 	.word	0x00000000
 8001164:	3cb00000 	.word	0x3cb00000

08001168 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b092      	sub	sp, #72	@ 0x48
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001172:	2300      	movs	r3, #0
 8001174:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800117c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
 8001198:	615a      	str	r2, [r3, #20]
 800119a:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 800119c:	f7ff fee0 	bl	8000f60 <get_decimal_point>
 80011a0:	4603      	mov	r3, r0
 80011a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	f04f 0300 	mov.w	r3, #0
 80011ae:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <print_number+0x54>
    {
        return false;
 80011b8:	2300      	movs	r3, #0
 80011ba:	e0a2      	b.n	8001302 <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 80011bc:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80011c0:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80011c4:	eeb4 6b47 	vcmp.f64	d6, d7
 80011c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011cc:	d612      	bvs.n	80011f4 <print_number+0x8c>
 80011ce:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80011d2:	eeb0 7bc7 	vabs.f64	d7, d7
 80011d6:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001310 <print_number+0x1a8>
 80011da:	eeb4 7b46 	vcmp.f64	d7, d6
 80011de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e2:	bfd4      	ite	le
 80011e4:	2301      	movle	r3, #1
 80011e6:	2300      	movgt	r3, #0
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	f083 0301 	eor.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d007      	beq.n	8001204 <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4947      	ldr	r1, [pc, #284]	@ (8001318 <print_number+0x1b0>)
 80011fa:	4618      	mov	r0, r3
 80011fc:	f011 fbbe 	bl	801297c <siprintf>
 8001200:	6478      	str	r0, [r7, #68]	@ 0x44
 8001202:	e03c      	b.n	800127e <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	695b      	ldr	r3, [r3, #20]
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001210:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001214:	eeb4 6b47 	vcmp.f64	d6, d7
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121c:	d109      	bne.n	8001232 <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	695a      	ldr	r2, [r3, #20]
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	493d      	ldr	r1, [pc, #244]	@ (800131c <print_number+0x1b4>)
 8001228:	4618      	mov	r0, r3
 800122a:	f011 fba7 	bl	801297c <siprintf>
 800122e:	6478      	str	r0, [r7, #68]	@ 0x44
 8001230:	e025      	b.n	800127e <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001232:	f107 0014 	add.w	r0, r7, #20
 8001236:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800123a:	4939      	ldr	r1, [pc, #228]	@ (8001320 <print_number+0x1b8>)
 800123c:	f011 fb9e 	bl	801297c <siprintf>
 8001240:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001242:	f107 0208 	add.w	r2, r7, #8
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4936      	ldr	r1, [pc, #216]	@ (8001324 <print_number+0x1bc>)
 800124c:	4618      	mov	r0, r3
 800124e:	f011 fbb7 	bl	80129c0 <siscanf>
 8001252:	4603      	mov	r3, r0
 8001254:	2b01      	cmp	r3, #1
 8001256:	d10a      	bne.n	800126e <print_number+0x106>
 8001258:	ed97 7b02 	vldr	d7, [r7, #8]
 800125c:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001260:	eeb0 0b47 	vmov.f64	d0, d7
 8001264:	f7ff ff40 	bl	80010e8 <compare_double>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d107      	bne.n	800127e <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 800126e:	f107 0014 	add.w	r0, r7, #20
 8001272:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001276:	492c      	ldr	r1, [pc, #176]	@ (8001328 <print_number+0x1c0>)
 8001278:	f011 fb80 	bl	801297c <siprintf>
 800127c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 800127e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001280:	2b00      	cmp	r3, #0
 8001282:	db02      	blt.n	800128a <print_number+0x122>
 8001284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001286:	2b19      	cmp	r3, #25
 8001288:	dd01      	ble.n	800128e <print_number+0x126>
    {
        return false;
 800128a:	2300      	movs	r3, #0
 800128c:	e039      	b.n	8001302 <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 800128e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001290:	3301      	adds	r3, #1
 8001292:	4619      	mov	r1, r3
 8001294:	6838      	ldr	r0, [r7, #0]
 8001296:	f7ff fe6b 	bl	8000f70 <ensure>
 800129a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 800129c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <print_number+0x13e>
    {
        return false;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e02d      	b.n	8001302 <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 80012a6:	2300      	movs	r3, #0
 80012a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80012aa:	e01a      	b.n	80012e2 <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 80012ac:	f107 0214 	add.w	r2, r7, #20
 80012b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012b2:	4413      	add	r3, r2
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d105      	bne.n	80012ca <print_number+0x162>
        {
            output_pointer[i] = '.';
 80012be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012c2:	4413      	add	r3, r2
 80012c4:	222e      	movs	r2, #46	@ 0x2e
 80012c6:	701a      	strb	r2, [r3, #0]
            continue;
 80012c8:	e008      	b.n	80012dc <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 80012ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012ce:	4413      	add	r3, r2
 80012d0:	f107 0114 	add.w	r1, r7, #20
 80012d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012d6:	440a      	add	r2, r1
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80012dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012de:	3301      	adds	r3, #1
 80012e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80012e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d3e0      	bcc.n	80012ac <print_number+0x144>
    }
    output_pointer[i] = '\0';
 80012ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80012ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012ee:	4413      	add	r3, r2
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012fa:	441a      	add	r2, r3
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	609a      	str	r2, [r3, #8]

    return true;
 8001300:	2301      	movs	r3, #1
}
 8001302:	4618      	mov	r0, r3
 8001304:	3748      	adds	r7, #72	@ 0x48
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	f3af 8000 	nop.w
 8001310:	ffffffff 	.word	0xffffffff
 8001314:	7fefffff 	.word	0x7fefffff
 8001318:	0801553c 	.word	0x0801553c
 800131c:	08015544 	.word	0x08015544
 8001320:	08015548 	.word	0x08015548
 8001324:	08015550 	.word	0x08015550
 8001328:	08015554 	.word	0x08015554

0800132c <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d101      	bne.n	8001354 <print_string_ptr+0x28>
    {
        return false;
 8001350:	2300      	movs	r3, #0
 8001352:	e110      	b.n	8001576 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d111      	bne.n	800137e <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 800135a:	2103      	movs	r1, #3
 800135c:	6838      	ldr	r0, [r7, #0]
 800135e:	f7ff fe07 	bl	8000f70 <ensure>
 8001362:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <print_string_ptr+0x42>
        {
            return false;
 800136a:	2300      	movs	r3, #0
 800136c:	e103      	b.n	8001576 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4a83      	ldr	r2, [pc, #524]	@ (8001580 <print_string_ptr+0x254>)
 8001372:	8811      	ldrh	r1, [r2, #0]
 8001374:	7892      	ldrb	r2, [r2, #2]
 8001376:	8019      	strh	r1, [r3, #0]
 8001378:	709a      	strb	r2, [r3, #2]

        return true;
 800137a:	2301      	movs	r3, #1
 800137c:	e0fb      	b.n	8001576 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	61fb      	str	r3, [r7, #28]
 8001382:	e024      	b.n	80013ce <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b22      	cmp	r3, #34	@ 0x22
 800138a:	dc0f      	bgt.n	80013ac <print_string_ptr+0x80>
 800138c:	2b08      	cmp	r3, #8
 800138e:	db13      	blt.n	80013b8 <print_string_ptr+0x8c>
 8001390:	3b08      	subs	r3, #8
 8001392:	4a7c      	ldr	r2, [pc, #496]	@ (8001584 <print_string_ptr+0x258>)
 8001394:	fa22 f303 	lsr.w	r3, r2, r3
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	2b00      	cmp	r3, #0
 800139e:	bf14      	ite	ne
 80013a0:	2301      	movne	r3, #1
 80013a2:	2300      	moveq	r3, #0
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <print_string_ptr+0x84>
 80013aa:	e005      	b.n	80013b8 <print_string_ptr+0x8c>
 80013ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80013ae:	d103      	bne.n	80013b8 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	3301      	adds	r3, #1
 80013b4:	617b      	str	r3, [r7, #20]
                break;
 80013b6:	e007      	b.n	80013c8 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b1f      	cmp	r3, #31
 80013be:	d802      	bhi.n	80013c6 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	3305      	adds	r3, #5
 80013c4:	617b      	str	r3, [r7, #20]
                }
                break;
 80013c6:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	3301      	adds	r3, #1
 80013cc:	61fb      	str	r3, [r7, #28]
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1d6      	bne.n	8001384 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	4413      	add	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	3303      	adds	r3, #3
 80013e8:	4619      	mov	r1, r3
 80013ea:	6838      	ldr	r0, [r7, #0]
 80013ec:	f7ff fdc0 	bl	8000f70 <ensure>
 80013f0:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <print_string_ptr+0xd0>
    {
        return false;
 80013f8:	2300      	movs	r3, #0
 80013fa:	e0bc      	b.n	8001576 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d117      	bne.n	8001432 <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	2222      	movs	r2, #34	@ 0x22
 8001406:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	3301      	adds	r3, #1
 800140c:	68fa      	ldr	r2, [r7, #12]
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4618      	mov	r0, r3
 8001412:	f011 fca0 	bl	8012d56 <memcpy>
        output[output_length + 1] = '\"';
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	3301      	adds	r3, #1
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4413      	add	r3, r2
 800141e:	2222      	movs	r2, #34	@ 0x22
 8001420:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	3302      	adds	r3, #2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4413      	add	r3, r2
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]

        return true;
 800142e:	2301      	movs	r3, #1
 8001430:	e0a1      	b.n	8001576 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	2222      	movs	r2, #34	@ 0x22
 8001436:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	3301      	adds	r3, #1
 800143c:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	61fb      	str	r3, [r7, #28]
 8001442:	e086      	b.n	8001552 <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b1f      	cmp	r3, #31
 800144a:	d90c      	bls.n	8001466 <print_string_ptr+0x13a>
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b22      	cmp	r3, #34	@ 0x22
 8001452:	d008      	beq.n	8001466 <print_string_ptr+0x13a>
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b5c      	cmp	r3, #92	@ 0x5c
 800145a:	d004      	beq.n	8001466 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	781a      	ldrb	r2, [r3, #0]
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	701a      	strb	r2, [r3, #0]
 8001464:	e06f      	b.n	8001546 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	61ba      	str	r2, [r7, #24]
 800146c:	225c      	movs	r2, #92	@ 0x5c
 800146e:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b22      	cmp	r3, #34	@ 0x22
 8001476:	dc3d      	bgt.n	80014f4 <print_string_ptr+0x1c8>
 8001478:	2b08      	cmp	r3, #8
 800147a:	db59      	blt.n	8001530 <print_string_ptr+0x204>
 800147c:	3b08      	subs	r3, #8
 800147e:	2b1a      	cmp	r3, #26
 8001480:	d856      	bhi.n	8001530 <print_string_ptr+0x204>
 8001482:	a201      	add	r2, pc, #4	@ (adr r2, 8001488 <print_string_ptr+0x15c>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	08001509 	.word	0x08001509
 800148c:	08001529 	.word	0x08001529
 8001490:	08001519 	.word	0x08001519
 8001494:	08001531 	.word	0x08001531
 8001498:	08001511 	.word	0x08001511
 800149c:	08001521 	.word	0x08001521
 80014a0:	08001531 	.word	0x08001531
 80014a4:	08001531 	.word	0x08001531
 80014a8:	08001531 	.word	0x08001531
 80014ac:	08001531 	.word	0x08001531
 80014b0:	08001531 	.word	0x08001531
 80014b4:	08001531 	.word	0x08001531
 80014b8:	08001531 	.word	0x08001531
 80014bc:	08001531 	.word	0x08001531
 80014c0:	08001531 	.word	0x08001531
 80014c4:	08001531 	.word	0x08001531
 80014c8:	08001531 	.word	0x08001531
 80014cc:	08001531 	.word	0x08001531
 80014d0:	08001531 	.word	0x08001531
 80014d4:	08001531 	.word	0x08001531
 80014d8:	08001531 	.word	0x08001531
 80014dc:	08001531 	.word	0x08001531
 80014e0:	08001531 	.word	0x08001531
 80014e4:	08001531 	.word	0x08001531
 80014e8:	08001531 	.word	0x08001531
 80014ec:	08001531 	.word	0x08001531
 80014f0:	08001501 	.word	0x08001501
 80014f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80014f6:	d11b      	bne.n	8001530 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	225c      	movs	r2, #92	@ 0x5c
 80014fc:	701a      	strb	r2, [r3, #0]
                    break;
 80014fe:	e022      	b.n	8001546 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	2222      	movs	r2, #34	@ 0x22
 8001504:	701a      	strb	r2, [r3, #0]
                    break;
 8001506:	e01e      	b.n	8001546 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2262      	movs	r2, #98	@ 0x62
 800150c:	701a      	strb	r2, [r3, #0]
                    break;
 800150e:	e01a      	b.n	8001546 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2266      	movs	r2, #102	@ 0x66
 8001514:	701a      	strb	r2, [r3, #0]
                    break;
 8001516:	e016      	b.n	8001546 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	226e      	movs	r2, #110	@ 0x6e
 800151c:	701a      	strb	r2, [r3, #0]
                    break;
 800151e:	e012      	b.n	8001546 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	2272      	movs	r2, #114	@ 0x72
 8001524:	701a      	strb	r2, [r3, #0]
                    break;
 8001526:	e00e      	b.n	8001546 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	2274      	movs	r2, #116	@ 0x74
 800152c:	701a      	strb	r2, [r3, #0]
                    break;
 800152e:	e00a      	b.n	8001546 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	4914      	ldr	r1, [pc, #80]	@ (8001588 <print_string_ptr+0x25c>)
 8001538:	69b8      	ldr	r0, [r7, #24]
 800153a:	f011 fa1f 	bl	801297c <siprintf>
                    output_pointer += 4;
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	3304      	adds	r3, #4
 8001542:	61bb      	str	r3, [r7, #24]
                    break;
 8001544:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3301      	adds	r3, #1
 800154a:	61fb      	str	r3, [r7, #28]
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	3301      	adds	r3, #1
 8001550:	61bb      	str	r3, [r7, #24]
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	f47f af74 	bne.w	8001444 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3301      	adds	r3, #1
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	4413      	add	r3, r2
 8001564:	2222      	movs	r2, #34	@ 0x22
 8001566:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	3302      	adds	r3, #2
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4413      	add	r3, r2
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]

    return true;
 8001574:	2301      	movs	r3, #1
}
 8001576:	4618      	mov	r0, r3
 8001578:	3720      	adds	r7, #32
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	0801555c 	.word	0x0801555c
 8001584:	04000037 	.word	0x04000037
 8001588:	08015560 	.word	0x08015560

0800158c <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	6839      	ldr	r1, [r7, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fec5 	bl	800132c <print_string_ptr>
 80015a2:	4603      	mov	r3, r0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	@ 0x38
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	2224      	movs	r2, #36	@ 0x24
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f011 fb01 	bl	8012bcc <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a3b      	ldr	r2, [pc, #236]	@ (80016bc <print+0x110>)
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	4610      	mov	r0, r2
 80015d4:	4798      	blx	r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80015da:	4b38      	ldr	r3, [pc, #224]	@ (80016bc <print+0x110>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80015ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d042      	beq.n	800167c <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80015f6:	f107 0310 	add.w	r3, r7, #16
 80015fa:	4619      	mov	r1, r3
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f000 f86f 	bl	80016e0 <print_value>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d03b      	beq.n	8001680 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fd49 	bl	80010a4 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00d      	beq.n	8001636 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	6938      	ldr	r0, [r7, #16]
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	3201      	adds	r2, #1
 8001624:	4611      	mov	r1, r2
 8001626:	4798      	blx	r3
 8001628:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 800162a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800162c:	2b00      	cmp	r3, #0
 800162e:	d029      	beq.n	8001684 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8001630:	2300      	movs	r3, #0
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	e020      	b.n	8001678 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	3201      	adds	r2, #1
 800163e:	4610      	mov	r0, r2
 8001640:	4798      	blx	r3
 8001642:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 8001644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001646:	2b00      	cmp	r3, #0
 8001648:	d01e      	beq.n	8001688 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 800164a:	6939      	ldr	r1, [r7, #16]
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	4293      	cmp	r3, r2
 8001654:	bf28      	it	cs
 8001656:	4613      	movcs	r3, r2
 8001658:	461a      	mov	r2, r3
 800165a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800165c:	f011 fb7b 	bl	8012d56 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001664:	4413      	add	r3, r2
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	4610      	mov	r0, r2
 8001672:	4798      	blx	r3
        buffer->buffer = NULL;
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800167a:	e01a      	b.n	80016b2 <print+0x106>
        goto fail;
 800167c:	bf00      	nop
 800167e:	e004      	b.n	800168a <print+0xde>
        goto fail;
 8001680:	bf00      	nop
 8001682:	e002      	b.n	800168a <print+0xde>
            goto fail;
 8001684:	bf00      	nop
 8001686:	e000      	b.n	800168a <print+0xde>
            goto fail;
 8001688:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4610      	mov	r0, r2
 8001698:	4798      	blx	r3
        buffer->buffer = NULL;
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 800169e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <print+0x104>
    {
        hooks->deallocate(printed);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80016aa:	4798      	blx	r3
        printed = NULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3738      	adds	r7, #56	@ 0x38
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	080158d8 	.word	0x080158d8

080016c0 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 80016c8:	4a04      	ldr	r2, [pc, #16]	@ (80016dc <cJSON_PrintUnformatted+0x1c>)
 80016ca:	2100      	movs	r1, #0
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff6d 	bl	80015ac <print>
 80016d2:	4603      	mov	r3, r0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	24000040 	.word	0x24000040

080016e0 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <print_value+0x1a>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <print_value+0x1e>
    {
        return false;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e0c9      	b.n	8001892 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b80      	cmp	r3, #128	@ 0x80
 8001706:	f000 808e 	beq.w	8001826 <print_value+0x146>
 800170a:	2b80      	cmp	r3, #128	@ 0x80
 800170c:	f300 80c0 	bgt.w	8001890 <print_value+0x1b0>
 8001710:	2b20      	cmp	r3, #32
 8001712:	dc49      	bgt.n	80017a8 <print_value+0xc8>
 8001714:	2b00      	cmp	r3, #0
 8001716:	f340 80bb 	ble.w	8001890 <print_value+0x1b0>
 800171a:	3b01      	subs	r3, #1
 800171c:	2b1f      	cmp	r3, #31
 800171e:	f200 80b7 	bhi.w	8001890 <print_value+0x1b0>
 8001722:	a201      	add	r2, pc, #4	@ (adr r2, 8001728 <print_value+0x48>)
 8001724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001728:	080017d3 	.word	0x080017d3
 800172c:	080017f7 	.word	0x080017f7
 8001730:	08001891 	.word	0x08001891
 8001734:	080017af 	.word	0x080017af
 8001738:	08001891 	.word	0x08001891
 800173c:	08001891 	.word	0x08001891
 8001740:	08001891 	.word	0x08001891
 8001744:	0800181b 	.word	0x0800181b
 8001748:	08001891 	.word	0x08001891
 800174c:	08001891 	.word	0x08001891
 8001750:	08001891 	.word	0x08001891
 8001754:	08001891 	.word	0x08001891
 8001758:	08001891 	.word	0x08001891
 800175c:	08001891 	.word	0x08001891
 8001760:	08001891 	.word	0x08001891
 8001764:	0800186d 	.word	0x0800186d
 8001768:	08001891 	.word	0x08001891
 800176c:	08001891 	.word	0x08001891
 8001770:	08001891 	.word	0x08001891
 8001774:	08001891 	.word	0x08001891
 8001778:	08001891 	.word	0x08001891
 800177c:	08001891 	.word	0x08001891
 8001780:	08001891 	.word	0x08001891
 8001784:	08001891 	.word	0x08001891
 8001788:	08001891 	.word	0x08001891
 800178c:	08001891 	.word	0x08001891
 8001790:	08001891 	.word	0x08001891
 8001794:	08001891 	.word	0x08001891
 8001798:	08001891 	.word	0x08001891
 800179c:	08001891 	.word	0x08001891
 80017a0:	08001891 	.word	0x08001891
 80017a4:	08001879 	.word	0x08001879
 80017a8:	2b40      	cmp	r3, #64	@ 0x40
 80017aa:	d06b      	beq.n	8001884 <print_value+0x1a4>
 80017ac:	e070      	b.n	8001890 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80017ae:	2105      	movs	r1, #5
 80017b0:	6838      	ldr	r0, [r7, #0]
 80017b2:	f7ff fbdd 	bl	8000f70 <ensure>
 80017b6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <print_value+0xe2>
            {
                return false;
 80017be:	2300      	movs	r3, #0
 80017c0:	e067      	b.n	8001892 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4a35      	ldr	r2, [pc, #212]	@ (800189c <print_value+0x1bc>)
 80017c6:	6810      	ldr	r0, [r2, #0]
 80017c8:	6018      	str	r0, [r3, #0]
 80017ca:	7912      	ldrb	r2, [r2, #4]
 80017cc:	711a      	strb	r2, [r3, #4]
            return true;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e05f      	b.n	8001892 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80017d2:	2106      	movs	r1, #6
 80017d4:	6838      	ldr	r0, [r7, #0]
 80017d6:	f7ff fbcb 	bl	8000f70 <ensure>
 80017da:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <print_value+0x106>
            {
                return false;
 80017e2:	2300      	movs	r3, #0
 80017e4:	e055      	b.n	8001892 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4a2d      	ldr	r2, [pc, #180]	@ (80018a0 <print_value+0x1c0>)
 80017ea:	6810      	ldr	r0, [r2, #0]
 80017ec:	6018      	str	r0, [r3, #0]
 80017ee:	8892      	ldrh	r2, [r2, #4]
 80017f0:	809a      	strh	r2, [r3, #4]
            return true;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e04d      	b.n	8001892 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80017f6:	2105      	movs	r1, #5
 80017f8:	6838      	ldr	r0, [r7, #0]
 80017fa:	f7ff fbb9 	bl	8000f70 <ensure>
 80017fe:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <print_value+0x12a>
            {
                return false;
 8001806:	2300      	movs	r3, #0
 8001808:	e043      	b.n	8001892 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	4a25      	ldr	r2, [pc, #148]	@ (80018a4 <print_value+0x1c4>)
 800180e:	6810      	ldr	r0, [r2, #0]
 8001810:	6018      	str	r0, [r3, #0]
 8001812:	7912      	ldrb	r2, [r2, #4]
 8001814:	711a      	strb	r2, [r3, #4]
            return true;
 8001816:	2301      	movs	r3, #1
 8001818:	e03b      	b.n	8001892 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800181a:	6839      	ldr	r1, [r7, #0]
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff fca3 	bl	8001168 <print_number>
 8001822:	4603      	mov	r3, r0
 8001824:	e035      	b.n	8001892 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	691b      	ldr	r3, [r3, #16]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <print_value+0x156>
            {
                return false;
 8001832:	2300      	movs	r3, #0
 8001834:	e02d      	b.n	8001892 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fda0 	bl	8000380 <strlen>
 8001840:	4603      	mov	r3, r0
 8001842:	3301      	adds	r3, #1
 8001844:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8001846:	68b9      	ldr	r1, [r7, #8]
 8001848:	6838      	ldr	r0, [r7, #0]
 800184a:	f7ff fb91 	bl	8000f70 <ensure>
 800184e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <print_value+0x17a>
            {
                return false;
 8001856:	2300      	movs	r3, #0
 8001858:	e01b      	b.n	8001892 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	691b      	ldr	r3, [r3, #16]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	4619      	mov	r1, r3
 8001862:	68f8      	ldr	r0, [r7, #12]
 8001864:	f011 fa77 	bl	8012d56 <memcpy>
            return true;
 8001868:	2301      	movs	r3, #1
 800186a:	e012      	b.n	8001892 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff fe8c 	bl	800158c <print_string>
 8001874:	4603      	mov	r3, r0
 8001876:	e00c      	b.n	8001892 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001878:	6839      	ldr	r1, [r7, #0]
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f814 	bl	80018a8 <print_array>
 8001880:	4603      	mov	r3, r0
 8001882:	e006      	b.n	8001892 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8001884:	6839      	ldr	r1, [r7, #0]
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 f894 	bl	80019b4 <print_object>
 800188c:	4603      	mov	r3, r0
 800188e:	e000      	b.n	8001892 <print_value+0x1b2>

        default:
            return false;
 8001890:	2300      	movs	r3, #0
    }
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	0801553c 	.word	0x0801553c
 80018a0:	0801556c 	.word	0x0801556c
 80018a4:	08015574 	.word	0x08015574

080018a8 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <print_array+0x22>
    {
        return false;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e070      	b.n	80019ac <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 80018ca:	2101      	movs	r1, #1
 80018cc:	6838      	ldr	r0, [r7, #0]
 80018ce:	f7ff fb4f 	bl	8000f70 <ensure>
 80018d2:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <print_array+0x36>
    {
        return false;
 80018da:	2300      	movs	r3, #0
 80018dc:	e066      	b.n	80019ac <print_array+0x104>
    }

    *output_pointer = '[';
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	225b      	movs	r2, #91	@ 0x5b
 80018e2:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	1c5a      	adds	r2, r3, #1
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	1c5a      	adds	r2, r3, #1
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 80018f8:	e03d      	b.n	8001976 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 80018fa:	6839      	ldr	r1, [r7, #0]
 80018fc:	6938      	ldr	r0, [r7, #16]
 80018fe:	f7ff feef 	bl	80016e0 <print_value>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <print_array+0x64>
        {
            return false;
 8001908:	2300      	movs	r3, #0
 800190a:	e04f      	b.n	80019ac <print_array+0x104>
        }
        update_offset(output_buffer);
 800190c:	6838      	ldr	r0, [r7, #0]
 800190e:	f7ff fbc9 	bl	80010a4 <update_offset>
        if (current_element->next)
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d02a      	beq.n	8001970 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <print_array+0x7e>
 8001922:	2302      	movs	r3, #2
 8001924:	e000      	b.n	8001928 <print_array+0x80>
 8001926:	2301      	movs	r3, #1
 8001928:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	3301      	adds	r3, #1
 800192e:	4619      	mov	r1, r3
 8001930:	6838      	ldr	r0, [r7, #0]
 8001932:	f7ff fb1d 	bl	8000f70 <ensure>
 8001936:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <print_array+0x9a>
            {
                return false;
 800193e:	2300      	movs	r3, #0
 8001940:	e034      	b.n	80019ac <print_array+0x104>
            }
            *output_pointer++ = ',';
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	1c5a      	adds	r2, r3, #1
 8001946:	617a      	str	r2, [r7, #20]
 8001948:	222c      	movs	r2, #44	@ 0x2c
 800194a:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	695b      	ldr	r3, [r3, #20]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d004      	beq.n	800195e <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	617a      	str	r2, [r7, #20]
 800195a:	2220      	movs	r2, #32
 800195c:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	2200      	movs	r2, #0
 8001962:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	441a      	add	r2, r3
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1be      	bne.n	80018fa <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 800197c:	2102      	movs	r1, #2
 800197e:	6838      	ldr	r0, [r7, #0]
 8001980:	f7ff faf6 	bl	8000f70 <ensure>
 8001984:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d101      	bne.n	8001990 <print_array+0xe8>
    {
        return false;
 800198c:	2300      	movs	r3, #0
 800198e:	e00d      	b.n	80019ac <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	1c5a      	adds	r2, r3, #1
 8001994:	617a      	str	r2, [r7, #20]
 8001996:	225d      	movs	r2, #93	@ 0x5d
 8001998:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	1e5a      	subs	r2, r3, #1
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	60da      	str	r2, [r3, #12]

    return true;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <print_object+0x22>
    {
        return false;
 80019d2:	2300      	movs	r3, #0
 80019d4:	e108      	b.n	8001be8 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <print_object+0x2e>
 80019de:	2302      	movs	r3, #2
 80019e0:	e000      	b.n	80019e4 <print_object+0x30>
 80019e2:	2301      	movs	r3, #1
 80019e4:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3301      	adds	r3, #1
 80019ea:	4619      	mov	r1, r3
 80019ec:	6838      	ldr	r0, [r7, #0]
 80019ee:	f7ff fabf 	bl	8000f70 <ensure>
 80019f2:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <print_object+0x4a>
    {
        return false;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e0f4      	b.n	8001be8 <print_object+0x234>
    }

    *output_pointer++ = '{';
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	61fa      	str	r2, [r7, #28]
 8001a04:	227b      	movs	r2, #123	@ 0x7b
 8001a06:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d004      	beq.n	8001a24 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	61fa      	str	r2, [r7, #28]
 8001a20:	220a      	movs	r2, #10
 8001a22:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	441a      	add	r2, r3
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001a30:	e0a0      	b.n	8001b74 <print_object+0x1c0>
    {
        if (output_buffer->format)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d022      	beq.n	8001a80 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	4619      	mov	r1, r3
 8001a40:	6838      	ldr	r0, [r7, #0]
 8001a42:	f7ff fa95 	bl	8000f70 <ensure>
 8001a46:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <print_object+0x9e>
            {
                return false;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e0ca      	b.n	8001be8 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e007      	b.n	8001a68 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	61fa      	str	r2, [r7, #28]
 8001a5e:	2209      	movs	r2, #9
 8001a60:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	3301      	adds	r3, #1
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d3f2      	bcc.n	8001a58 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	689a      	ldr	r2, [r3, #8]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	441a      	add	r2, r3
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	6839      	ldr	r1, [r7, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fc50 	bl	800132c <print_string_ptr>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <print_object+0xe2>
        {
            return false;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e0a8      	b.n	8001be8 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a96:	6838      	ldr	r0, [r7, #0]
 8001a98:	f7ff fb04 	bl	80010a4 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <print_object+0xf4>
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	e000      	b.n	8001aaa <print_object+0xf6>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001aac:	68f9      	ldr	r1, [r7, #12]
 8001aae:	6838      	ldr	r0, [r7, #0]
 8001ab0:	f7ff fa5e 	bl	8000f70 <ensure>
 8001ab4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <print_object+0x10c>
        {
            return false;
 8001abc:	2300      	movs	r3, #0
 8001abe:	e093      	b.n	8001be8 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	1c5a      	adds	r2, r3, #1
 8001ac4:	61fa      	str	r2, [r7, #28]
 8001ac6:	223a      	movs	r2, #58	@ 0x3a
 8001ac8:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d004      	beq.n	8001adc <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	61fa      	str	r2, [r7, #28]
 8001ad8:	2209      	movs	r2, #9
 8001ada:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	441a      	add	r2, r3
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	69b8      	ldr	r0, [r7, #24]
 8001aec:	f7ff fdf8 	bl	80016e0 <print_value>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <print_object+0x146>
        {
            return false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e076      	b.n	8001be8 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001afa:	6838      	ldr	r0, [r7, #0]
 8001afc:	f7ff fad2 	bl	80010a4 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <print_object+0x158>
 8001b08:	2201      	movs	r2, #1
 8001b0a:	e000      	b.n	8001b0e <print_object+0x15a>
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <print_object+0x166>
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <print_object+0x168>
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	4413      	add	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3301      	adds	r3, #1
 8001b24:	4619      	mov	r1, r3
 8001b26:	6838      	ldr	r0, [r7, #0]
 8001b28:	f7ff fa22 	bl	8000f70 <ensure>
 8001b2c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <print_object+0x184>
        {
            return false;
 8001b34:	2300      	movs	r3, #0
 8001b36:	e057      	b.n	8001be8 <print_object+0x234>
        }
        if (current_item->next)
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	61fa      	str	r2, [r7, #28]
 8001b46:	222c      	movs	r2, #44	@ 0x2c
 8001b48:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	61fa      	str	r2, [r7, #28]
 8001b58:	220a      	movs	r2, #10
 8001b5a:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	441a      	add	r2, r3
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f47f af5b 	bne.w	8001a32 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	695b      	ldr	r3, [r3, #20]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <print_object+0x1d8>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	e000      	b.n	8001b8e <print_object+0x1da>
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	6838      	ldr	r0, [r7, #0]
 8001b92:	f7ff f9ed 	bl	8000f70 <ensure>
 8001b96:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <print_object+0x1ee>
    {
        return false;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e022      	b.n	8001be8 <print_object+0x234>
    }
    if (output_buffer->format)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d010      	beq.n	8001bcc <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	e007      	b.n	8001bc0 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	61fa      	str	r2, [r7, #28]
 8001bb6:	2209      	movs	r2, #9
 8001bb8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d3f1      	bcc.n	8001bb0 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	61fa      	str	r2, [r7, #28]
 8001bd2:	227d      	movs	r2, #125	@ 0x7d
 8001bd4:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	1e5a      	subs	r2, r3, #1
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	60da      	str	r2, [r3, #12]

    return true;
 8001be6:	2301      	movs	r3, #1
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3720      	adds	r7, #32
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	605a      	str	r2, [r3, #4]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b084      	sub	sp, #16
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <add_item_to_array+0x22>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <add_item_to_array+0x22>
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d101      	bne.n	8001c38 <add_item_to_array+0x26>
    {
        return false;
 8001c34:	2300      	movs	r3, #0
 8001c36:	e01e      	b.n	8001c76 <add_item_to_array+0x64>
    }

    child = array->child;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d109      	bne.n	8001c58 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	e00d      	b.n	8001c74 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d009      	beq.n	8001c74 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	6839      	ldr	r1, [r7, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ffc2 	bl	8001bf0 <suffix_object>
            array->child->prev = item;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001c88:	6839      	ldr	r1, [r7, #0]
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ffc1 	bl	8001c12 <add_item_to_array>
 8001c90:	4603      	mov	r3, r0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001ca2:	687b      	ldr	r3, [r7, #4]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d009      	beq.n	8001ce0 <add_item_to_object+0x30>
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d006      	beq.n	8001ce0 <add_item_to_object+0x30>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <add_item_to_object+0x30>
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d101      	bne.n	8001ce4 <add_item_to_object+0x34>
    {
        return false;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e036      	b.n	8001d52 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d009      	beq.n	8001cfe <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001cea:	68b8      	ldr	r0, [r7, #8]
 8001cec:	f7ff ffd5 	bl	8001c9a <cast_away_const>
 8001cf0:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	e00e      	b.n	8001d1c <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001cfe:	6839      	ldr	r1, [r7, #0]
 8001d00:	68b8      	ldr	r0, [r7, #8]
 8001d02:	f7ff f89f 	bl	8000e44 <cJSON_strdup>
 8001d06:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <add_item_to_object+0x62>
        {
            return false;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e01f      	b.n	8001d52 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d1a:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d109      	bne.n	8001d3c <add_item_to_object+0x8c>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	6a12      	ldr	r2, [r2, #32]
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4798      	blx	r3
    }

    item->string = new_key;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	68f8      	ldr	r0, [r7, #12]
 8001d4c:	f7ff ff61 	bl	8001c12 <add_item_to_array>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001d68:	2300      	movs	r3, #0
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <cJSON_AddItemToObject+0x28>)
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	68b9      	ldr	r1, [r7, #8]
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f7ff ff9c 	bl	8001cb0 <add_item_to_object>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	24000040 	.word	0x24000040

08001d88 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001d96:	ed97 0b00 	vldr	d0, [r7]
 8001d9a:	f000 f85d 	bl	8001e58 <cJSON_CreateNumber>
 8001d9e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001da0:	2300      	movs	r3, #0
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <cJSON_AddNumberToObject+0x44>)
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	68b9      	ldr	r1, [r7, #8]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f7ff ff80 	bl	8001cb0 <add_item_to_object>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	e003      	b.n	8001dc2 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001dba:	6978      	ldr	r0, [r7, #20]
 8001dbc:	f7ff f880 	bl	8000ec0 <cJSON_Delete>
    return NULL;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	24000040 	.word	0x24000040

08001dd0 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af02      	add	r7, sp, #8
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f885 	bl	8001eec <cJSON_CreateString>
 8001de2:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001de4:	2300      	movs	r3, #0
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <cJSON_AddStringToObject+0x40>)
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f7ff ff5e 	bl	8001cb0 <add_item_to_object>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	e003      	b.n	8001e06 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001dfe:	6978      	ldr	r0, [r7, #20]
 8001e00:	f7ff f85e 	bl	8000ec0 <cJSON_Delete>
    return NULL;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	24000040 	.word	0x24000040

08001e14 <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f889 	bl	8001f38 <cJSON_CreateRaw>
 8001e26:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001e28:	2300      	movs	r3, #0
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <cJSON_AddRawToObject+0x40>)
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	68b9      	ldr	r1, [r7, #8]
 8001e32:	68f8      	ldr	r0, [r7, #12]
 8001e34:	f7ff ff3c 	bl	8001cb0 <add_item_to_object>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	e003      	b.n	8001e4a <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001e42:	6978      	ldr	r0, [r7, #20]
 8001e44:	f7ff f83c 	bl	8000ec0 <cJSON_Delete>
    return NULL;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	24000040 	.word	0x24000040

08001e58 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e62:	4821      	ldr	r0, [pc, #132]	@ (8001ee8 <cJSON_CreateNumber+0x90>)
 8001e64:	f7ff f816 	bl	8000e94 <cJSON_New_Item>
 8001e68:	60f8      	str	r0, [r7, #12]
    if(item)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d02b      	beq.n	8001ec8 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2208      	movs	r2, #8
 8001e74:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001e76:	68f9      	ldr	r1, [r7, #12]
 8001e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e7c:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001e80:	ed97 7b00 	vldr	d7, [r7]
 8001e84:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001ed8 <cJSON_CreateNumber+0x80>
 8001e88:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e90:	db04      	blt.n	8001e9c <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001e98:	615a      	str	r2, [r3, #20]
 8001e9a:	e015      	b.n	8001ec8 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001e9c:	ed97 7b00 	vldr	d7, [r7]
 8001ea0:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001ee0 <cJSON_CreateNumber+0x88>
 8001ea4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eac:	d804      	bhi.n	8001eb8 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001eb4:	615a      	str	r2, [r3, #20]
 8001eb6:	e007      	b.n	8001ec8 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001eb8:	ed97 7b00 	vldr	d7, [r7]
 8001ebc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001ec0:	ee17 2a90 	vmov	r2, s15
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	ffc00000 	.word	0xffc00000
 8001edc:	41dfffff 	.word	0x41dfffff
 8001ee0:	00000000 	.word	0x00000000
 8001ee4:	c1e00000 	.word	0xc1e00000
 8001ee8:	24000040 	.word	0x24000040

08001eec <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001ef4:	480f      	ldr	r0, [pc, #60]	@ (8001f34 <cJSON_CreateString+0x48>)
 8001ef6:	f7fe ffcd 	bl	8000e94 <cJSON_New_Item>
 8001efa:	60f8      	str	r0, [r7, #12]
    if(item)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d012      	beq.n	8001f28 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2210      	movs	r2, #16
 8001f06:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001f08:	490a      	ldr	r1, [pc, #40]	@ (8001f34 <cJSON_CreateString+0x48>)
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe ff9a 	bl	8000e44 <cJSON_strdup>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d104      	bne.n	8001f28 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f7fe ffce 	bl	8000ec0 <cJSON_Delete>
            return NULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	e000      	b.n	8001f2a <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001f28:	68fb      	ldr	r3, [r7, #12]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	24000040 	.word	0x24000040

08001f38 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f40:	480f      	ldr	r0, [pc, #60]	@ (8001f80 <cJSON_CreateRaw+0x48>)
 8001f42:	f7fe ffa7 	bl	8000e94 <cJSON_New_Item>
 8001f46:	60f8      	str	r0, [r7, #12]
    if(item)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d012      	beq.n	8001f74 <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2280      	movs	r2, #128	@ 0x80
 8001f52:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8001f54:	490a      	ldr	r1, [pc, #40]	@ (8001f80 <cJSON_CreateRaw+0x48>)
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7fe ff74 	bl	8000e44 <cJSON_strdup>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d104      	bne.n	8001f74 <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f7fe ffa8 	bl	8000ec0 <cJSON_Delete>
            return NULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	e000      	b.n	8001f76 <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8001f74:	68fb      	ldr	r3, [r7, #12]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	24000040 	.word	0x24000040

08001f84 <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f8a:	4807      	ldr	r0, [pc, #28]	@ (8001fa8 <cJSON_CreateArray+0x24>)
 8001f8c:	f7fe ff82 	bl	8000e94 <cJSON_New_Item>
 8001f90:	6078      	str	r0, [r7, #4]
    if(item)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f9e:	687b      	ldr	r3, [r7, #4]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	24000040 	.word	0x24000040

08001fac <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001fb2:	4807      	ldr	r0, [pc, #28]	@ (8001fd0 <cJSON_CreateObject+0x24>)
 8001fb4:	f7fe ff6e 	bl	8000e94 <cJSON_New_Item>
 8001fb8:	6078      	str	r0, [r7, #4]
    if (item)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2240      	movs	r2, #64	@ 0x40
 8001fc4:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001fc6:	687b      	ldr	r3, [r7, #4]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	24000040 	.word	0x24000040

08001fd4 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001fdc:	4b04      	ldr	r3, [pc, #16]	@ (8001ff0 <cJSON_free+0x1c>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
    object = NULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	607b      	str	r3, [r7, #4]
}
 8001fe8:	bf00      	nop
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	24000040 	.word	0x24000040

08001ff4 <SERIAL_Init>:
volatile uint8_t is_connected = 0;

Command_Queue_t command_queue = {0};
Command_Context_t current_command = {0};

void SERIAL_Init(UART_HandleTypeDef *huart) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
    huart_instance = huart;
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <SERIAL_Init+0x88>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6013      	str	r3, [r2, #0]

    memset(&command_queue, 0, sizeof(Command_Queue_t));
 8002002:	f642 22fc 	movw	r2, #11004	@ 0x2afc
 8002006:	2100      	movs	r1, #0
 8002008:	481d      	ldr	r0, [pc, #116]	@ (8002080 <SERIAL_Init+0x8c>)
 800200a:	f010 fddf 	bl	8012bcc <memset>
    command_queue.head = 0;
 800200e:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <SERIAL_Init+0x8c>)
 8002010:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2af8 	strb.w	r2, [r3, #2808]	@ 0xaf8
    command_queue.tail = 0;
 800201a:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <SERIAL_Init+0x8c>)
 800201c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2af9 	strb.w	r2, [r3, #2809]	@ 0xaf9
    command_queue.count = 0;
 8002026:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <SERIAL_Init+0x8c>)
 8002028:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa

    memset(&current_command, 0, sizeof(Command_Context_t));
 8002032:	f240 4254 	movw	r2, #1108	@ 0x454
 8002036:	2100      	movs	r1, #0
 8002038:	4812      	ldr	r0, [pc, #72]	@ (8002084 <SERIAL_Init+0x90>)
 800203a:	f010 fdc7 	bl	8012bcc <memset>
    current_command.active = 0;
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <SERIAL_Init+0x90>)
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451

    memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8002046:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800204a:	2100      	movs	r1, #0
 800204c:	480e      	ldr	r0, [pc, #56]	@ (8002088 <SERIAL_Init+0x94>)
 800204e:	f010 fdbd 	bl	8012bcc <memset>
    PROTOCOL_Stream_Index = 0;
 8002052:	4b0e      	ldr	r3, [pc, #56]	@ (800208c <SERIAL_Init+0x98>)
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]

    if (huart_instance != NULL) {
 8002058:	4b08      	ldr	r3, [pc, #32]	@ (800207c <SERIAL_Init+0x88>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d006      	beq.n	800206e <SERIAL_Init+0x7a>
        HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002060:	4b06      	ldr	r3, [pc, #24]	@ (800207c <SERIAL_Init+0x88>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2201      	movs	r2, #1
 8002066:	490a      	ldr	r1, [pc, #40]	@ (8002090 <SERIAL_Init+0x9c>)
 8002068:	4618      	mov	r0, r3
 800206a:	f00d f8f1 	bl	800f250 <HAL_UART_Receive_IT>
    }

    protocol_status = FREE;
 800206e:	4b09      	ldr	r3, [pc, #36]	@ (8002094 <SERIAL_Init+0xa0>)
 8002070:	2200      	movs	r2, #0
 8002072:	701a      	strb	r2, [r3, #0]
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	24000b50 	.word	0x24000b50
 8002080:	24000b58 	.word	0x24000b58
 8002084:	24003654 	.word	0x24003654
 8002088:	24000344 	.word	0x24000344
 800208c:	24000b48 	.word	0x24000b48
 8002090:	24000b44 	.word	0x24000b44
 8002094:	24000b4e 	.word	0x24000b4e

08002098 <SERIAL_QueueCommand>:

uint8_t SERIAL_QueueCommand(const char *command, const char *answer,
                             uint32_t timeout, CommandCallback_t callback) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	603b      	str	r3, [r7, #0]
    if (command_queue.count >= CMD_QUEUE_SIZE) {
 80020a6:	4b3c      	ldr	r3, [pc, #240]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 80020a8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80020ac:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b09      	cmp	r3, #9
 80020b4:	d901      	bls.n	80020ba <SERIAL_QueueCommand+0x22>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Command queue full!\r\n");
#endif
        return 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	e06a      	b.n	8002190 <SERIAL_QueueCommand+0xf8>
    }

    if (command == NULL || strlen(command) >= MAX_CMD_LENGTH) {
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d006      	beq.n	80020ce <SERIAL_QueueCommand+0x36>
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f7fe f95d 	bl	8000380 <strlen>
 80020c6:	4603      	mov	r3, r0
 80020c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020cc:	d301      	bcc.n	80020d2 <SERIAL_QueueCommand+0x3a>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Invalid command!\r\n");
#endif
        return 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e05e      	b.n	8002190 <SERIAL_QueueCommand+0xf8>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020d2:	b672      	cpsid	i
}
 80020d4:	bf00      	nop
    }

    __disable_irq();

    Command_Item_t *item = &command_queue.buffer[command_queue.head];
 80020d6:	4b30      	ldr	r3, [pc, #192]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 80020d8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80020dc:	f893 3af8 	ldrb.w	r3, [r3, #2808]	@ 0xaf8
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	461a      	mov	r2, r3
 80020e4:	f240 434c 	movw	r3, #1100	@ 0x44c
 80020e8:	fb02 f303 	mul.w	r3, r2, r3
 80020ec:	4a2a      	ldr	r2, [pc, #168]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 80020ee:	4413      	add	r3, r2
 80020f0:	617b      	str	r3, [r7, #20]

    snprintf(item->cmd, MAX_CMD_LENGTH, "%s\r", command);
 80020f2:	6978      	ldr	r0, [r7, #20]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4a29      	ldr	r2, [pc, #164]	@ (800219c <SERIAL_QueueCommand+0x104>)
 80020f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020fc:	f010 fc08 	bl	8012910 <sniprintf>

    if (answer != NULL) {
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <SERIAL_QueueCommand+0x88>
        strncpy(item->expected_answer, answer, MAX_ANSWER_LENGTH - 1);
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800210c:	223f      	movs	r2, #63	@ 0x3f
 800210e:	68b9      	ldr	r1, [r7, #8]
 8002110:	4618      	mov	r0, r3
 8002112:	f010 fd70 	bl	8012bf6 <strncpy>
        item->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 243f 	strb.w	r2, [r3, #1087]	@ 0x43f
 800211e:	e003      	b.n	8002128 <SERIAL_QueueCommand+0x90>
    } else {
        item->expected_answer[0] = '\0';
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400
    }

    item->timeout = timeout;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
    item->callback = callback;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	f8c3 2444 	str.w	r2, [r3, #1092]	@ 0x444
    item->active = 1;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448

    command_queue.head = (command_queue.head + 1) % CMD_QUEUE_SIZE;
 8002140:	4b15      	ldr	r3, [pc, #84]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 8002142:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002146:	f893 3af8 	ldrb.w	r3, [r3, #2808]	@ 0xaf8
 800214a:	b2db      	uxtb	r3, r3
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	4b14      	ldr	r3, [pc, #80]	@ (80021a0 <SERIAL_QueueCommand+0x108>)
 8002150:	fb83 1302 	smull	r1, r3, r3, r2
 8002154:	1099      	asrs	r1, r3, #2
 8002156:	17d3      	asrs	r3, r2, #31
 8002158:	1ac9      	subs	r1, r1, r3
 800215a:	460b      	mov	r3, r1
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	1ad1      	subs	r1, r2, r3
 8002164:	b2ca      	uxtb	r2, r1
 8002166:	4b0c      	ldr	r3, [pc, #48]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 8002168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800216c:	f883 2af8 	strb.w	r2, [r3, #2808]	@ 0xaf8
    command_queue.count++;
 8002170:	4b09      	ldr	r3, [pc, #36]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 8002172:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002176:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 800217a:	b2db      	uxtb	r3, r3
 800217c:	3301      	adds	r3, #1
 800217e:	b2da      	uxtb	r2, r3
 8002180:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <SERIAL_QueueCommand+0x100>)
 8002182:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002186:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa
  __ASM volatile ("cpsie i" : : : "memory");
 800218a:	b662      	cpsie	i
}
 800218c:	bf00      	nop

    __enable_irq();

    return 1;
 800218e:	2301      	movs	r3, #1
}
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	24000b58 	.word	0x24000b58
 800219c:	0801557c 	.word	0x0801557c
 80021a0:	66666667 	.word	0x66666667

080021a4 <SERIAL_IsQueueFull>:

uint8_t SERIAL_IsQueueFull(void) {
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
    return (command_queue.count >= CMD_QUEUE_SIZE);
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <SERIAL_IsQueueFull+0x24>)
 80021aa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021ae:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b09      	cmp	r3, #9
 80021b6:	bf8c      	ite	hi
 80021b8:	2301      	movhi	r3, #1
 80021ba:	2300      	movls	r3, #0
 80021bc:	b2db      	uxtb	r3, r3
}
 80021be:	4618      	mov	r0, r3
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	24000b58 	.word	0x24000b58

080021cc <SERIAL_GetNextCommand>:
    command_queue.count = 0;
    memset(&command_queue.buffer, 0, sizeof(command_queue.buffer));
    __enable_irq();
}

static uint8_t SERIAL_GetNextCommand(Command_Context_t *cmd_out) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
    if (command_queue.count == 0) {
 80021d4:	4b3f      	ldr	r3, [pc, #252]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 80021d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021da:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <SERIAL_GetNextCommand+0x1c>
        return 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e070      	b.n	80022ca <SERIAL_GetNextCommand+0xfe>
  __ASM volatile ("cpsid i" : : : "memory");
 80021e8:	b672      	cpsid	i
}
 80021ea:	bf00      	nop
    }

    __disable_irq();

    Command_Item_t *item = &command_queue.buffer[command_queue.tail];
 80021ec:	4b39      	ldr	r3, [pc, #228]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 80021ee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021f2:	f893 3af9 	ldrb.w	r3, [r3, #2809]	@ 0xaf9
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	461a      	mov	r2, r3
 80021fa:	f240 434c 	movw	r3, #1100	@ 0x44c
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	4a34      	ldr	r2, [pc, #208]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 8002204:	4413      	add	r3, r2
 8002206:	60fb      	str	r3, [r7, #12]

    strncpy(cmd_out->cmd, item->cmd, MAX_CMD_LENGTH - 1);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68f9      	ldr	r1, [r7, #12]
 800220c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8002210:	4618      	mov	r0, r3
 8002212:	f010 fcf0 	bl	8012bf6 <strncpy>
    cmd_out->cmd[MAX_CMD_LENGTH - 1] = '\0';
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff

    strncpy(cmd_out->expected_answer, item->expected_answer, MAX_ANSWER_LENGTH - 1);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f503 6080 	add.w	r0, r3, #1024	@ 0x400
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800222a:	223f      	movs	r2, #63	@ 0x3f
 800222c:	4619      	mov	r1, r3
 800222e:	f010 fce2 	bl	8012bf6 <strncpy>
    cmd_out->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 243f 	strb.w	r2, [r3, #1087]	@ 0x43f

    cmd_out->timeout = item->timeout;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f8d3 2440 	ldr.w	r2, [r3, #1088]	@ 0x440
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
    cmd_out->callback = item->callback;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f8d3 2444 	ldr.w	r2, [r3, #1092]	@ 0x444
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f8c3 244c 	str.w	r2, [r3, #1100]	@ 0x44c
    cmd_out->start_tick = HAL_GetTick();
 8002252:	f003 fd17 	bl	8005c84 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f8c3 2444 	str.w	r2, [r3, #1092]	@ 0x444
    cmd_out->send_attempt_tick = HAL_GetTick();
 800225e:	f003 fd11 	bl	8005c84 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
    cmd_out->result = CMD_RESULT_PENDING;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
    cmd_out->active = 1;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451

    command_queue.tail = (command_queue.tail + 1) % CMD_QUEUE_SIZE;
 800227a:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 800227c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002280:	f893 3af9 	ldrb.w	r3, [r3, #2809]	@ 0xaf9
 8002284:	b2db      	uxtb	r3, r3
 8002286:	1c5a      	adds	r2, r3, #1
 8002288:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <SERIAL_GetNextCommand+0x10c>)
 800228a:	fb83 1302 	smull	r1, r3, r3, r2
 800228e:	1099      	asrs	r1, r3, #2
 8002290:	17d3      	asrs	r3, r2, #31
 8002292:	1ac9      	subs	r1, r1, r3
 8002294:	460b      	mov	r3, r1
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	1ad1      	subs	r1, r2, r3
 800229e:	b2ca      	uxtb	r2, r1
 80022a0:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 80022a2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022a6:	f883 2af9 	strb.w	r2, [r3, #2809]	@ 0xaf9
    command_queue.count--;
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 80022ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022b0:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	3b01      	subs	r3, #1
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <SERIAL_GetNextCommand+0x108>)
 80022bc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022c0:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa
  __ASM volatile ("cpsie i" : : : "memory");
 80022c4:	b662      	cpsie	i
}
 80022c6:	bf00      	nop

    __enable_irq();

    return 1;
 80022c8:	2301      	movs	r3, #1
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	24000b58 	.word	0x24000b58
 80022d8:	66666667 	.word	0x66666667

080022dc <SERIAL_ProcessQueue>:

void SERIAL_ProcessQueue(void) {
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
    if (current_command.active) {
 80022e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 80022e4:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d133      	bne.n	8002354 <SERIAL_ProcessQueue+0x78>
        return;
    }

    if (protocol_status != FREE) {
 80022ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <SERIAL_ProcessQueue+0x88>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d131      	bne.n	8002358 <SERIAL_ProcessQueue+0x7c>
        return;
    }
    if (SERIAL_GetNextCommand(&current_command)) {
 80022f4:	481a      	ldr	r0, [pc, #104]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 80022f6:	f7ff ff69 	bl	80021cc <SERIAL_GetNextCommand>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d02c      	beq.n	800235a <SERIAL_ProcessQueue+0x7e>
        SERIAL_ResetBuffers();
 8002300:	f000 f984 	bl	800260c <SERIAL_ResetBuffers>

        HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002304:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <SERIAL_ProcessQueue+0x8c>)
 8002306:	681c      	ldr	r4, [r3, #0]
                (uint8_t*) current_command.cmd, strlen(current_command.cmd));
 8002308:	4815      	ldr	r0, [pc, #84]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 800230a:	f7fe f839 	bl	8000380 <strlen>
 800230e:	4603      	mov	r3, r0
        HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002310:	b29b      	uxth	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	4912      	ldr	r1, [pc, #72]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 8002316:	4620      	mov	r0, r4
 8002318:	f00c ff06 	bl	800f128 <HAL_UART_Transmit_IT>
 800231c:	4603      	mov	r3, r0
 800231e:	71fb      	strb	r3, [r7, #7]

        if (status == HAL_OK) {
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d103      	bne.n	800232e <SERIAL_ProcessQueue+0x52>
            protocol_status = WAITING;
 8002326:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <SERIAL_ProcessQueue+0x88>)
 8002328:	2201      	movs	r2, #1
 800232a:	701a      	strb	r2, [r3, #0]
 800232c:	e015      	b.n	800235a <SERIAL_ProcessQueue+0x7e>
        } else {
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Error sending command!\r\n");
#endif

            if (current_command.callback) {
 800232e:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 8002330:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <SERIAL_ProcessQueue+0x68>
                current_command.callback(CMD_RESULT_ERROR, NULL);
 8002338:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 800233a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 800233e:	2100      	movs	r1, #0
 8002340:	2003      	movs	r0, #3
 8002342:	4798      	blx	r3
            }

            current_command.active = 0;
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <SERIAL_ProcessQueue+0x84>)
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
            protocol_status = FREE;
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <SERIAL_ProcessQueue+0x88>)
 800234e:	2200      	movs	r2, #0
 8002350:	701a      	strb	r2, [r3, #0]
 8002352:	e002      	b.n	800235a <SERIAL_ProcessQueue+0x7e>
        return;
 8002354:	bf00      	nop
 8002356:	e000      	b.n	800235a <SERIAL_ProcessQueue+0x7e>
        return;
 8002358:	bf00      	nop
        }
    }
}
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	bd90      	pop	{r4, r7, pc}
 8002360:	24003654 	.word	0x24003654
 8002364:	24000b4e 	.word	0x24000b4e
 8002368:	24000b50 	.word	0x24000b50

0800236c <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout,
                        CommandCallback_t callback) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]
    if (huart_instance == NULL) {
 800237a:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <SERIAL_SendCommand+0x40>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <SERIAL_SendCommand+0x38>
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
#endif
        return;
    }

    if (!SERIAL_QueueCommand(command, answer, timeout, callback)) {
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	68b9      	ldr	r1, [r7, #8]
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f7ff fe85 	bl	8002098 <SERIAL_QueueCommand>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d108      	bne.n	80023a6 <SERIAL_SendCommand+0x3a>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add command to queue!\r\n");
#endif
        if (callback) {
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <SERIAL_SendCommand+0x3a>
            callback(CMD_RESULT_ERROR, NULL);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	2100      	movs	r1, #0
 800239e:	2003      	movs	r0, #3
 80023a0:	4798      	blx	r3
 80023a2:	e000      	b.n	80023a6 <SERIAL_SendCommand+0x3a>
        return;
 80023a4:	bf00      	nop
        }
    }
}
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	24000b50 	.word	0x24000b50

080023b0 <SERIAL_SendJSON>:

void SERIAL_SendJSON(char *json_string, char answer[], uint32_t timeout,
                     CommandCallback_t callback) {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
 80023bc:	603b      	str	r3, [r7, #0]
    if (json_string == NULL) {
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d107      	bne.n	80023d4 <SERIAL_SendJSON+0x24>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERRO: JSON string é NULL!\r\n");
#endif

        if (callback) {
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d05b      	beq.n	8002482 <SERIAL_SendJSON+0xd2>
            callback(CMD_RESULT_ERROR, NULL);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	2100      	movs	r1, #0
 80023ce:	2003      	movs	r0, #3
 80023d0:	4798      	blx	r3
        }
        return;
 80023d2:	e056      	b.n	8002482 <SERIAL_SendJSON+0xd2>
    }

    if (huart_instance == NULL) {
 80023d4:	4b30      	ldr	r3, [pc, #192]	@ (8002498 <SERIAL_SendJSON+0xe8>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10a      	bne.n	80023f2 <SERIAL_SendJSON+0x42>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
#endif
        free(json_string);
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f00f fc43 	bl	8011c68 <free>

        if (callback) {
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d04e      	beq.n	8002486 <SERIAL_SendJSON+0xd6>
            callback(CMD_RESULT_ERROR, NULL);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2100      	movs	r1, #0
 80023ec:	2003      	movs	r0, #3
 80023ee:	4798      	blx	r3
        }
        return;
 80023f0:	e049      	b.n	8002486 <SERIAL_SendJSON+0xd6>
    }

    size_t json_len = strlen(json_string);
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f7fd ffc4 	bl	8000380 <strlen>
 80023f8:	61f8      	str	r0, [r7, #28]
    size_t total_len = json_len + 2;
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3302      	adds	r3, #2
 80023fe:	61bb      	str	r3, [r7, #24]

    if (total_len > MAX_CMD_LENGTH) {
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002406:	d90a      	bls.n	800241e <SERIAL_SendJSON+0x6e>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("ERROR: JSON too large!\r\n");
#endif
        free(json_string);
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f00f fc2d 	bl	8011c68 <free>

        if (callback) {
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d03a      	beq.n	800248a <SERIAL_SendJSON+0xda>
            callback(CMD_RESULT_ERROR, NULL);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	2100      	movs	r1, #0
 8002418:	2003      	movs	r0, #3
 800241a:	4798      	blx	r3
        }
        return;
 800241c:	e035      	b.n	800248a <SERIAL_SendJSON+0xda>
    }

    char *json_with_cr = (char*)malloc(total_len);
 800241e:	69b8      	ldr	r0, [r7, #24]
 8002420:	f00f fc1a 	bl	8011c58 <malloc>
 8002424:	4603      	mov	r3, r0
 8002426:	617b      	str	r3, [r7, #20]
    if (json_with_cr == NULL) {
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10a      	bne.n	8002444 <SERIAL_SendJSON+0x94>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Failed to allocate memory for JSON!\r\n");
#endif
        free(json_string);
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f00f fc1a 	bl	8011c68 <free>

        if (callback) {
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d029      	beq.n	800248e <SERIAL_SendJSON+0xde>
            callback(CMD_RESULT_ERROR, NULL);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	2100      	movs	r1, #0
 800243e:	2003      	movs	r0, #3
 8002440:	4798      	blx	r3
        }
        return;
 8002442:	e024      	b.n	800248e <SERIAL_SendJSON+0xde>
    }

    snprintf(json_with_cr, total_len, "%s\r", json_string);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4a15      	ldr	r2, [pc, #84]	@ (800249c <SERIAL_SendJSON+0xec>)
 8002448:	69b9      	ldr	r1, [r7, #24]
 800244a:	6978      	ldr	r0, [r7, #20]
 800244c:	f010 fa60 	bl	8012910 <sniprintf>
    free(json_string);
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f00f fc09 	bl	8011c68 <free>
    uint8_t result = SERIAL_QueueCommand(json_with_cr, answer, timeout, callback);
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	6978      	ldr	r0, [r7, #20]
 800245e:	f7ff fe1b 	bl	8002098 <SERIAL_QueueCommand>
 8002462:	4603      	mov	r3, r0
 8002464:	74fb      	strb	r3, [r7, #19]

    free(json_with_cr);
 8002466:	6978      	ldr	r0, [r7, #20]
 8002468:	f00f fbfe 	bl	8011c68 <free>

    if (!result) {
 800246c:	7cfb      	ldrb	r3, [r7, #19]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10e      	bne.n	8002490 <SERIAL_SendJSON+0xe0>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add JSON to the queue!\r\n");
#endif
        if (callback) {
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00b      	beq.n	8002490 <SERIAL_SendJSON+0xe0>
            callback(CMD_RESULT_ERROR, NULL);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	2100      	movs	r1, #0
 800247c:	2003      	movs	r0, #3
 800247e:	4798      	blx	r3
 8002480:	e006      	b.n	8002490 <SERIAL_SendJSON+0xe0>
        return;
 8002482:	bf00      	nop
 8002484:	e004      	b.n	8002490 <SERIAL_SendJSON+0xe0>
        return;
 8002486:	bf00      	nop
 8002488:	e002      	b.n	8002490 <SERIAL_SendJSON+0xe0>
        return;
 800248a:	bf00      	nop
 800248c:	e000      	b.n	8002490 <SERIAL_SendJSON+0xe0>
        return;
 800248e:	bf00      	nop
        }
    }
}
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	24000b50 	.word	0x24000b50
 800249c:	0801557c 	.word	0x0801557c

080024a0 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
    if (huart_instance == NULL || cmd == NULL) {
 80024a8:	4b0d      	ldr	r3, [pc, #52]	@ (80024e0 <SERIAL_DirectTransmit+0x40>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d013      	beq.n	80024d8 <SERIAL_DirectTransmit+0x38>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d010      	beq.n	80024d8 <SERIAL_DirectTransmit+0x38>
        return;
    }

    printf(">> TX direto: %s", cmd);
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	480a      	ldr	r0, [pc, #40]	@ (80024e4 <SERIAL_DirectTransmit+0x44>)
 80024ba:	f010 f9b9 	bl	8012830 <iprintf>

    HAL_UART_Transmit(huart_instance, (uint8_t*) cmd, strlen(cmd), 100);
 80024be:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <SERIAL_DirectTransmit+0x40>)
 80024c0:	681c      	ldr	r4, [r3, #0]
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7fd ff5c 	bl	8000380 <strlen>
 80024c8:	4603      	mov	r3, r0
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	2364      	movs	r3, #100	@ 0x64
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4620      	mov	r0, r4
 80024d2:	f00c fd9b 	bl	800f00c <HAL_UART_Transmit>
 80024d6:	e000      	b.n	80024da <SERIAL_DirectTransmit+0x3a>
        return;
 80024d8:	bf00      	nop
}
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd90      	pop	{r4, r7, pc}
 80024e0:	24000b50 	.word	0x24000b50
 80024e4:	08015580 	.word	0x08015580

080024e8 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
    static char *last_response_received = NULL;
    static Command_State_t command_state = CMD_STATUS_WAITING;
    static uint32_t last_attempt_tick = 0;

    if (command_state == CMD_STATUS_WAITING) {
 80024ec:	4b3b      	ldr	r3, [pc, #236]	@ (80025dc <SERIAL_CheckRXCommand+0xf4>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d110      	bne.n	8002516 <SERIAL_CheckRXCommand+0x2e>
        if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 80024f4:	210d      	movs	r1, #13
 80024f6:	483a      	ldr	r0, [pc, #232]	@ (80025e0 <SERIAL_CheckRXCommand+0xf8>)
 80024f8:	f010 fb70 	bl	8012bdc <strchr>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d069      	beq.n	80025d6 <SERIAL_CheckRXCommand+0xee>
            last_response_received = (char*) PROTOCOL_RX_Buffer;
 8002502:	4b38      	ldr	r3, [pc, #224]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 8002504:	4a36      	ldr	r2, [pc, #216]	@ (80025e0 <SERIAL_CheckRXCommand+0xf8>)
 8002506:	601a      	str	r2, [r3, #0]
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Received: %s \r\n", last_response_received);
#endif
            last_attempt_tick = 0;
 8002508:	4b37      	ldr	r3, [pc, #220]	@ (80025e8 <SERIAL_CheckRXCommand+0x100>)
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
            command_state = CMD_STATUS_PROCESSING;
 800250e:	4b33      	ldr	r3, [pc, #204]	@ (80025dc <SERIAL_CheckRXCommand+0xf4>)
 8002510:	2201      	movs	r2, #1
 8002512:	701a      	strb	r2, [r3, #0]
            SERIAL_ResetBuffers();
        }

        command_state = CMD_STATUS_WAITING;
    }
}
 8002514:	e05f      	b.n	80025d6 <SERIAL_CheckRXCommand+0xee>
    } else if (command_state == CMD_STATUS_PROCESSING) {
 8002516:	4b31      	ldr	r3, [pc, #196]	@ (80025dc <SERIAL_CheckRXCommand+0xf4>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d15b      	bne.n	80025d6 <SERIAL_CheckRXCommand+0xee>
        if (current_command.active && protocol_status == WAITING) {
 800251e:	4b33      	ldr	r3, [pc, #204]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 8002520:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 8002524:	2b00      	cmp	r3, #0
 8002526:	d026      	beq.n	8002576 <SERIAL_CheckRXCommand+0x8e>
 8002528:	4b31      	ldr	r3, [pc, #196]	@ (80025f0 <SERIAL_CheckRXCommand+0x108>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d122      	bne.n	8002576 <SERIAL_CheckRXCommand+0x8e>
            if (strstr(last_response_received, current_command.expected_answer)) {
 8002530:	4b2c      	ldr	r3, [pc, #176]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	492f      	ldr	r1, [pc, #188]	@ (80025f4 <SERIAL_CheckRXCommand+0x10c>)
 8002536:	4618      	mov	r0, r3
 8002538:	f010 fb70 	bl	8012c1c <strstr>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d019      	beq.n	8002576 <SERIAL_CheckRXCommand+0x8e>
                if (current_command.callback) {
 8002542:	4b2a      	ldr	r3, [pc, #168]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 8002544:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <SERIAL_CheckRXCommand+0x74>
                    current_command.callback(CMD_RESULT_SUCCESS, last_response_received);
 800254c:	4b27      	ldr	r3, [pc, #156]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 800254e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 8002552:	4a24      	ldr	r2, [pc, #144]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 8002554:	6812      	ldr	r2, [r2, #0]
 8002556:	4611      	mov	r1, r2
 8002558:	2001      	movs	r0, #1
 800255a:	4798      	blx	r3
                current_command.result = CMD_RESULT_SUCCESS;
 800255c:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
                current_command.active = 0;
 8002564:	4b21      	ldr	r3, [pc, #132]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
                SERIAL_ResetBuffers();
 800256c:	f000 f84e 	bl	800260c <SERIAL_ResetBuffers>
                protocol_status = FREE;
 8002570:	4b1f      	ldr	r3, [pc, #124]	@ (80025f0 <SERIAL_CheckRXCommand+0x108>)
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
        if (!current_command.active && protocol_status == FREE) {
 8002576:	4b1d      	ldr	r3, [pc, #116]	@ (80025ec <SERIAL_CheckRXCommand+0x104>)
 8002578:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 800257c:	2b00      	cmp	r3, #0
 800257e:	d127      	bne.n	80025d0 <SERIAL_CheckRXCommand+0xe8>
 8002580:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <SERIAL_CheckRXCommand+0x108>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d123      	bne.n	80025d0 <SERIAL_CheckRXCommand+0xe8>
            if (strstr(last_response_received, "AT") &&
 8002588:	4b16      	ldr	r3, [pc, #88]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	491a      	ldr	r1, [pc, #104]	@ (80025f8 <SERIAL_CheckRXCommand+0x110>)
 800258e:	4618      	mov	r0, r3
 8002590:	f010 fb44 	bl	8012c1c <strstr>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00c      	beq.n	80025b4 <SERIAL_CheckRXCommand+0xcc>
                !strstr(last_response_received, "AT+")) {
 800259a:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4917      	ldr	r1, [pc, #92]	@ (80025fc <SERIAL_CheckRXCommand+0x114>)
 80025a0:	4618      	mov	r0, r3
 80025a2:	f010 fb3b 	bl	8012c1c <strstr>
 80025a6:	4603      	mov	r3, r0
            if (strstr(last_response_received, "AT") &&
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d103      	bne.n	80025b4 <SERIAL_CheckRXCommand+0xcc>
                SERIAL_DirectTransmit("OK\r");
 80025ac:	4814      	ldr	r0, [pc, #80]	@ (8002600 <SERIAL_CheckRXCommand+0x118>)
 80025ae:	f7ff ff77 	bl	80024a0 <SERIAL_DirectTransmit>
 80025b2:	e00b      	b.n	80025cc <SERIAL_CheckRXCommand+0xe4>
            else if (strstr(last_response_received, "AT+WHO")) {
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <SERIAL_CheckRXCommand+0xfc>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4912      	ldr	r1, [pc, #72]	@ (8002604 <SERIAL_CheckRXCommand+0x11c>)
 80025ba:	4618      	mov	r0, r3
 80025bc:	f010 fb2e 	bl	8012c1c <strstr>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d002      	beq.n	80025cc <SERIAL_CheckRXCommand+0xe4>
                SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 80025c6:	4810      	ldr	r0, [pc, #64]	@ (8002608 <SERIAL_CheckRXCommand+0x120>)
 80025c8:	f7ff ff6a 	bl	80024a0 <SERIAL_DirectTransmit>
            SERIAL_ResetBuffers();
 80025cc:	f000 f81e 	bl	800260c <SERIAL_ResetBuffers>
        command_state = CMD_STATUS_WAITING;
 80025d0:	4b02      	ldr	r3, [pc, #8]	@ (80025dc <SERIAL_CheckRXCommand+0xf4>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	24003aa8 	.word	0x24003aa8
 80025e0:	24000344 	.word	0x24000344
 80025e4:	24003aac 	.word	0x24003aac
 80025e8:	24003ab0 	.word	0x24003ab0
 80025ec:	24003654 	.word	0x24003654
 80025f0:	24000b4e 	.word	0x24000b4e
 80025f4:	24003a54 	.word	0x24003a54
 80025f8:	08015594 	.word	0x08015594
 80025fc:	08015598 	.word	0x08015598
 8002600:	0801559c 	.word	0x0801559c
 8002604:	080155a0 	.word	0x080155a0
 8002608:	080155a8 	.word	0x080155a8

0800260c <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
    PROTOCOL_RX_Stream_Data = 0;
 8002610:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <SERIAL_ResetBuffers+0x38>)
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
    PROTOCOL_Stream_Index = 0;
 8002616:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <SERIAL_ResetBuffers+0x3c>)
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]

    memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 800261c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002620:	2100      	movs	r1, #0
 8002622:	480a      	ldr	r0, [pc, #40]	@ (800264c <SERIAL_ResetBuffers+0x40>)
 8002624:	f010 fad2 	bl	8012bcc <memset>

    if (huart_instance != NULL) {
 8002628:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <SERIAL_ResetBuffers+0x44>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <SERIAL_ResetBuffers+0x32>
        HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002630:	4b07      	ldr	r3, [pc, #28]	@ (8002650 <SERIAL_ResetBuffers+0x44>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2201      	movs	r2, #1
 8002636:	4903      	ldr	r1, [pc, #12]	@ (8002644 <SERIAL_ResetBuffers+0x38>)
 8002638:	4618      	mov	r0, r3
 800263a:	f00c fe09 	bl	800f250 <HAL_UART_Receive_IT>
    }
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	24000b44 	.word	0x24000b44
 8002648:	24000b48 	.word	0x24000b48
 800264c:	24000344 	.word	0x24000344
 8002650:	24000b50 	.word	0x24000b50

08002654 <PROTOCOL_RX_Callback>:

void PROTOCOL_RX_Callback(void) {
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
    if (PROTOCOL_Stream_Index < PROTOCOL_RX_BUFFER_SIZE - 1) {
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <PROTOCOL_RX_Callback+0x48>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8002660:	4293      	cmp	r3, r2
 8002662:	dc0f      	bgt.n	8002684 <PROTOCOL_RX_Callback+0x30>
        PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8002664:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <PROTOCOL_RX_Callback+0x48>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	490c      	ldr	r1, [pc, #48]	@ (800269c <PROTOCOL_RX_Callback+0x48>)
 800266c:	600a      	str	r2, [r1, #0]
 800266e:	4a0c      	ldr	r2, [pc, #48]	@ (80026a0 <PROTOCOL_RX_Callback+0x4c>)
 8002670:	7811      	ldrb	r1, [r2, #0]
 8002672:	4a0c      	ldr	r2, [pc, #48]	@ (80026a4 <PROTOCOL_RX_Callback+0x50>)
 8002674:	54d1      	strb	r1, [r2, r3]
        last_rx_tick = HAL_GetTick();
 8002676:	f003 fb05 	bl	8005c84 <HAL_GetTick>
 800267a:	4603      	mov	r3, r0
 800267c:	b29a      	uxth	r2, r3
 800267e:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <PROTOCOL_RX_Callback+0x54>)
 8002680:	801a      	strh	r2, [r3, #0]
 8002682:	e001      	b.n	8002688 <PROTOCOL_RX_Callback+0x34>
    } else {
        // Buffer cheio
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] WARNING: RX buffer overflow!\r\n");
#endif
        SERIAL_ResetBuffers();
 8002684:	f7ff ffc2 	bl	800260c <SERIAL_ResetBuffers>
    }

    HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <PROTOCOL_RX_Callback+0x58>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2201      	movs	r2, #1
 800268e:	4904      	ldr	r1, [pc, #16]	@ (80026a0 <PROTOCOL_RX_Callback+0x4c>)
 8002690:	4618      	mov	r0, r3
 8002692:	f00c fddd 	bl	800f250 <HAL_UART_Receive_IT>
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	24000b48 	.word	0x24000b48
 80026a0:	24000b44 	.word	0x24000b44
 80026a4:	24000344 	.word	0x24000344
 80026a8:	24000b4c 	.word	0x24000b4c
 80026ac:	24000b50 	.word	0x24000b50

080026b0 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
    // Transmissão completa
    if (current_command.active) {
 80026b4:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <PROTOCOL_TX_Callback+0x28>)
 80026b6:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <PROTOCOL_TX_Callback+0x16>
        protocol_status = WAITING;
 80026be:	4b07      	ldr	r3, [pc, #28]	@ (80026dc <PROTOCOL_TX_Callback+0x2c>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	701a      	strb	r2, [r3, #0]
    } else {
        protocol_status = FREE;
    }
}
 80026c4:	e002      	b.n	80026cc <PROTOCOL_TX_Callback+0x1c>
        protocol_status = FREE;
 80026c6:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <PROTOCOL_TX_Callback+0x2c>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
}
 80026cc:	bf00      	nop
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	24003654 	.word	0x24003654
 80026dc:	24000b4e 	.word	0x24000b4e

080026e0 <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result) {
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
    if (result == CMD_RESULT_SUCCESS) {
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d103      	bne.n	80026f8 <SERIAL_CheckConnection+0x18>
        is_connected = 1;
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <SERIAL_CheckConnection+0x2c>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
    } else {
        is_connected = 0;
    }
}
 80026f6:	e002      	b.n	80026fe <SERIAL_CheckConnection+0x1e>
        is_connected = 0;
 80026f8:	4b04      	ldr	r3, [pc, #16]	@ (800270c <SERIAL_CheckConnection+0x2c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	24000b54 	.word	0x24000b54

08002710 <ENGINE_CalculateDeltaT>:
TIM_CHANNEL_1,
TIM_CHANNEL_2,
TIM_CHANNEL_3,
TIM_CHANNEL_4 };

static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d303      	bcc.n	800272a <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	e002      	b.n	8002730 <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	1ad3      	subs	r3, r2, r3
	}
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <ENGINE_CalculateDeltaTBasedOnAngle>:

static uint32_t ENGINE_CalculateDeltaTBasedOnAngle(float current_angle,
		float target_angle, float angular_velocity_deg_s) {
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
 8002742:	ed87 0a03 	vstr	s0, [r7, #12]
 8002746:	edc7 0a02 	vstr	s1, [r7, #8]
 800274a:	ed87 1a01 	vstr	s2, [r7, #4]
	float delta_angle;

	if (angular_velocity_deg_s <= 0.1f)
 800274e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002752:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80027c8 <ENGINE_CalculateDeltaTBasedOnAngle+0x8c>
 8002756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275e:	d801      	bhi.n	8002764 <ENGINE_CalculateDeltaTBasedOnAngle+0x28>
		return 0;
 8002760:	2300      	movs	r3, #0
 8002762:	e02b      	b.n	80027bc <ENGINE_CalculateDeltaTBasedOnAngle+0x80>

	if (target_angle >= current_angle) {
 8002764:	ed97 7a02 	vldr	s14, [r7, #8]
 8002768:	edd7 7a03 	vldr	s15, [r7, #12]
 800276c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002774:	db08      	blt.n	8002788 <ENGINE_CalculateDeltaTBasedOnAngle+0x4c>
		delta_angle = target_angle - current_angle;
 8002776:	ed97 7a02 	vldr	s14, [r7, #8]
 800277a:	edd7 7a03 	vldr	s15, [r7, #12]
 800277e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002782:	edc7 7a05 	vstr	s15, [r7, #20]
 8002786:	e00b      	b.n	80027a0 <ENGINE_CalculateDeltaTBasedOnAngle+0x64>
	} else {
		delta_angle = (ANGLE_MAX - current_angle) + target_angle;
 8002788:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80027cc <ENGINE_CalculateDeltaTBasedOnAngle+0x90>
 800278c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002794:	ed97 7a02 	vldr	s14, [r7, #8]
 8002798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279c:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return (uint32_t) ((delta_angle / angular_velocity_deg_s) * 1000000.0f);
 80027a0:	edd7 6a05 	vldr	s13, [r7, #20]
 80027a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80027a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027ac:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80027d0 <ENGINE_CalculateDeltaTBasedOnAngle+0x94>
 80027b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027b8:	ee17 3a90 	vmov	r3, s15
}
 80027bc:	4618      	mov	r0, r3
 80027be:	371c      	adds	r7, #28
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	3dcccccd 	.word	0x3dcccccd
 80027cc:	44340000 	.word	0x44340000
 80027d0:	49742400 	.word	0x49742400

080027d4 <ENGINE_CalculateAngularVelocity>:

static float ENGINE_CalculateAngularVelocity(uint32_t current,
		VR_Sensor_t sensor) {
 80027d4:	b084      	sub	sp, #16
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	f107 0014 	add.w	r0, r7, #20
 80027e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 80027e6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80027ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f2:	d906      	bls.n	8002802 <ENGINE_CalculateAngularVelocity+0x2e>
 80027f4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80027f8:	f083 0301 	eor.w	r3, r3, #1
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <ENGINE_CalculateAngularVelocity+0x34>
		return 0.0f;
 8002802:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8002824 <ENGINE_CalculateAngularVelocity+0x50>
 8002806:	e005      	b.n	8002814 <ENGINE_CalculateAngularVelocity+0x40>
	return 360.0f * sensor.frequency_hz; //Graus/seg
 8002808:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800280c:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002828 <ENGINE_CalculateAngularVelocity+0x54>
 8002810:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002814:	eeb0 0a67 	vmov.f32	s0, s15
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	b004      	add	sp, #16
 8002822:	4770      	bx	lr
 8002824:	00000000 	.word	0x00000000
 8002828:	43b40000 	.word	0x43b40000

0800282c <ENGINE_CalculateAngle>:

float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 800282c:	b084      	sub	sp, #16
 800282e:	b5b0      	push	{r4, r5, r7, lr}
 8002830:	b094      	sub	sp, #80	@ 0x50
 8002832:	af0c      	add	r7, sp, #48	@ 0x30
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800283a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 800283e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002842:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	d906      	bls.n	800285a <ENGINE_CalculateAngle+0x2e>
 800284c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8002850:	f083 0301 	eor.w	r3, r3, #1
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d002      	beq.n	8002860 <ENGINE_CalculateAngle+0x34>
		return 0.0f;
 800285a:	f04f 0300 	mov.w	r3, #0
 800285e:	e067      	b.n	8002930 <ENGINE_CalculateAngle+0x104>

	float degrees_per_tooth = 360.0f / (float) sensor.tooths;
 8002860:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800286c:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002944 <ENGINE_CalculateAngle+0x118>
 8002870:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002874:	edc7 7a06 	vstr	s15, [r7, #24]
	float fixed_angle = degrees_per_tooth * (float) sensor.pulse_count;
 8002878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800287a:	ee07 3a90 	vmov	s15, r3
 800287e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002882:	ed97 7a06 	vldr	s14, [r7, #24]
 8002886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800288a:	edc7 7a05 	vstr	s15, [r7, #20]

	float angular_velocity = ENGINE_CalculateAngularVelocity(current, sensor);
 800288e:	466d      	mov	r5, sp
 8002890:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002894:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002896:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800289a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800289c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80028a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80028a4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80028a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ff92 	bl	80027d4 <ENGINE_CalculateAngularVelocity>
 80028b0:	ed87 0a04 	vstr	s0, [r7, #16]
	float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 80028b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff29 	bl	8002710 <ENGINE_CalculateDeltaT>
 80028be:	ee07 0a90 	vmov	s15, r0
 80028c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028c6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002948 <ENGINE_CalculateAngle+0x11c>
 80028ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ce:	edc7 7a03 	vstr	s15, [r7, #12]
			sensor.current_edge_time) * MICROS_TO_SECONDS;

	float final_angle = fixed_angle + (angular_velocity * dt_seconds);
 80028d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80028d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80028da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028de:	ed97 7a05 	vldr	s14, [r7, #20]
 80028e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e6:	edc7 7a07 	vstr	s15, [r7, #28]

	while (final_angle >= ANGLE_MAX)
 80028ea:	e007      	b.n	80028fc <ENGINE_CalculateAngle+0xd0>
		final_angle -= ANGLE_MAX;
 80028ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80028f0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800294c <ENGINE_CalculateAngle+0x120>
 80028f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028f8:	edc7 7a07 	vstr	s15, [r7, #28]
	while (final_angle >= ANGLE_MAX)
 80028fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002900:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800294c <ENGINE_CalculateAngle+0x120>
 8002904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	daee      	bge.n	80028ec <ENGINE_CalculateAngle+0xc0>
	while (final_angle < 0.0f)
 800290e:	e007      	b.n	8002920 <ENGINE_CalculateAngle+0xf4>
		final_angle += ANGLE_MAX;
 8002910:	edd7 7a07 	vldr	s15, [r7, #28]
 8002914:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800294c <ENGINE_CalculateAngle+0x120>
 8002918:	ee77 7a87 	vadd.f32	s15, s15, s14
 800291c:	edc7 7a07 	vstr	s15, [r7, #28]
	while (final_angle < 0.0f)
 8002920:	edd7 7a07 	vldr	s15, [r7, #28]
 8002924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292c:	d4f0      	bmi.n	8002910 <ENGINE_CalculateAngle+0xe4>

	return final_angle;
 800292e:	69fb      	ldr	r3, [r7, #28]
}
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eeb0 0a67 	vmov.f32	s0, s15
 8002938:	3720      	adds	r7, #32
 800293a:	46bd      	mov	sp, r7
 800293c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002940:	b004      	add	sp, #16
 8002942:	4770      	bx	lr
 8002944:	43b40000 	.word	0x43b40000
 8002948:	358637bd 	.word	0x358637bd
 800294c:	44340000 	.word	0x44340000

08002950 <ENGINE_GetPhaseName>:

const char* ENGINE_GetPhaseName(PistonPhase_e phase) {
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
    switch (phase) {
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	2b03      	cmp	r3, #3
 800295e:	d813      	bhi.n	8002988 <ENGINE_GetPhaseName+0x38>
 8002960:	a201      	add	r2, pc, #4	@ (adr r2, 8002968 <ENGINE_GetPhaseName+0x18>)
 8002962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002966:	bf00      	nop
 8002968:	08002979 	.word	0x08002979
 800296c:	0800297d 	.word	0x0800297d
 8002970:	08002981 	.word	0x08002981
 8002974:	08002985 	.word	0x08002985
        case STROKE_POWER:       return "POWER";       // Expansão
 8002978:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <ENGINE_GetPhaseName+0x48>)
 800297a:	e006      	b.n	800298a <ENGINE_GetPhaseName+0x3a>
        case STROKE_EXHAUST:     return "EXHAUST";     // Escape
 800297c:	4b07      	ldr	r3, [pc, #28]	@ (800299c <ENGINE_GetPhaseName+0x4c>)
 800297e:	e004      	b.n	800298a <ENGINE_GetPhaseName+0x3a>
        case STROKE_INTAKE:      return "INTAKE";      // Admissão
 8002980:	4b07      	ldr	r3, [pc, #28]	@ (80029a0 <ENGINE_GetPhaseName+0x50>)
 8002982:	e002      	b.n	800298a <ENGINE_GetPhaseName+0x3a>
        case STROKE_COMPRESSION: return "COMPRESSION"; // Compressão
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <ENGINE_GetPhaseName+0x54>)
 8002986:	e000      	b.n	800298a <ENGINE_GetPhaseName+0x3a>
        default:                 return "UNKNOWN";
 8002988:	4b07      	ldr	r3, [pc, #28]	@ (80029a8 <ENGINE_GetPhaseName+0x58>)
    }
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	080155bc 	.word	0x080155bc
 800299c:	080155c4 	.word	0x080155c4
 80029a0:	080155cc 	.word	0x080155cc
 80029a4:	080155d4 	.word	0x080155d4
 80029a8:	080155e0 	.word	0x080155e0

080029ac <ENGINE_UpdateCylinderPhases>:
		540.0f, // Cyl 2 (540 graus)
		180.0f, // Cyl 3 (180 graus)
		360.0f  // Cyl 4 (360 graus)
		};

void ENGINE_UpdateCylinderPhases(float global_angle) {
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	ed87 0a01 	vstr	s0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	e066      	b.n	8002a8a <ENGINE_UpdateCylinderPhases+0xde>
		float local_angle = global_angle - FIRING_OFFSET[i];
 80029bc:	4a38      	ldr	r2, [pc, #224]	@ (8002aa0 <ENGINE_UpdateCylinderPhases+0xf4>)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	edd3 7a00 	vldr	s15, [r3]
 80029c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80029cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d0:	edc7 7a02 	vstr	s15, [r7, #8]

		while (local_angle < 0.0f)
 80029d4:	e007      	b.n	80029e6 <ENGINE_UpdateCylinderPhases+0x3a>
			local_angle += 720.0f;
 80029d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029da:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002aa4 <ENGINE_UpdateCylinderPhases+0xf8>
 80029de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029e2:	edc7 7a02 	vstr	s15, [r7, #8]
		while (local_angle < 0.0f)
 80029e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f2:	d4f0      	bmi.n	80029d6 <ENGINE_UpdateCylinderPhases+0x2a>
		while (local_angle >= 720.0f)
 80029f4:	e007      	b.n	8002a06 <ENGINE_UpdateCylinderPhases+0x5a>
			local_angle -= 720.0f;
 80029f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029fa:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002aa4 <ENGINE_UpdateCylinderPhases+0xf8>
 80029fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a02:	edc7 7a02 	vstr	s15, [r7, #8]
		while (local_angle >= 720.0f)
 8002a06:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a0a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002aa4 <ENGINE_UpdateCylinderPhases+0xf8>
 8002a0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a16:	daee      	bge.n	80029f6 <ENGINE_UpdateCylinderPhases+0x4a>

		if (local_angle < 180.0f) {
 8002a18:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a1c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002aa8 <ENGINE_UpdateCylinderPhases+0xfc>
 8002a20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a28:	d506      	bpl.n	8002a38 <ENGINE_UpdateCylinderPhases+0x8c>
			engine.cyl_status[i].current_phase = STROKE_POWER; // Descendo (Explosão)
 8002a2a:	4a20      	ldr	r2, [pc, #128]	@ (8002aac <ENGINE_UpdateCylinderPhases+0x100>)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4413      	add	r3, r2
 8002a30:	3308      	adds	r3, #8
 8002a32:	2200      	movs	r2, #0
 8002a34:	701a      	strb	r2, [r3, #0]
 8002a36:	e025      	b.n	8002a84 <ENGINE_UpdateCylinderPhases+0xd8>
		} else if (local_angle < 360.0f) {
 8002a38:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a3c:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002ab0 <ENGINE_UpdateCylinderPhases+0x104>
 8002a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a48:	d506      	bpl.n	8002a58 <ENGINE_UpdateCylinderPhases+0xac>
			engine.cyl_status[i].current_phase = STROKE_EXHAUST; // Subindo (Escape)
 8002a4a:	4a18      	ldr	r2, [pc, #96]	@ (8002aac <ENGINE_UpdateCylinderPhases+0x100>)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4413      	add	r3, r2
 8002a50:	3308      	adds	r3, #8
 8002a52:	2201      	movs	r2, #1
 8002a54:	701a      	strb	r2, [r3, #0]
 8002a56:	e015      	b.n	8002a84 <ENGINE_UpdateCylinderPhases+0xd8>
		} else if (local_angle < 540.0f) {
 8002a58:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a5c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002ab4 <ENGINE_UpdateCylinderPhases+0x108>
 8002a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a68:	d506      	bpl.n	8002a78 <ENGINE_UpdateCylinderPhases+0xcc>
			engine.cyl_status[i].current_phase = STROKE_INTAKE; // Descendo (Admissão)
 8002a6a:	4a10      	ldr	r2, [pc, #64]	@ (8002aac <ENGINE_UpdateCylinderPhases+0x100>)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4413      	add	r3, r2
 8002a70:	3308      	adds	r3, #8
 8002a72:	2202      	movs	r2, #2
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	e005      	b.n	8002a84 <ENGINE_UpdateCylinderPhases+0xd8>
		} else {
			engine.cyl_status[i].current_phase = STROKE_COMPRESSION; // Subindo (Compressão)
 8002a78:	4a0c      	ldr	r2, [pc, #48]	@ (8002aac <ENGINE_UpdateCylinderPhases+0x100>)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3308      	adds	r3, #8
 8002a80:	2203      	movs	r2, #3
 8002a82:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3301      	adds	r3, #1
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	dd95      	ble.n	80029bc <ENGINE_UpdateCylinderPhases+0x10>
		}
	}
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	080158fc 	.word	0x080158fc
 8002aa4:	44340000 	.word	0x44340000
 8002aa8:	43340000 	.word	0x43340000
 8002aac:	24003b24 	.word	0x24003b24
 8002ab0:	43b40000 	.word	0x43b40000
 8002ab4:	44070000 	.word	0x44070000

08002ab8 <ENGINE_ScheduleNextPhase>:

void ENGINE_ScheduleNextPhase(uint32_t current_time_base) {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
	float current_angle = (float) engine.crakshaft_angle;
 8002ac0:	4b33      	ldr	r3, [pc, #204]	@ (8002b90 <ENGINE_ScheduleNextPhase+0xd8>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	ee07 3a90 	vmov	s15, r3
 8002ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002acc:	edc7 7a04 	vstr	s15, [r7, #16]
	float next_target = 0.0f;
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]

	if (current_angle < 180.0f)
 8002ad6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ada:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002b94 <ENGINE_ScheduleNextPhase+0xdc>
 8002ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae6:	d502      	bpl.n	8002aee <ENGINE_ScheduleNextPhase+0x36>
		next_target = 180.0f;
 8002ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8002b98 <ENGINE_ScheduleNextPhase+0xe0>)
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	e019      	b.n	8002b22 <ENGINE_ScheduleNextPhase+0x6a>
	else if (current_angle < 360.0f)
 8002aee:	edd7 7a04 	vldr	s15, [r7, #16]
 8002af2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002b9c <ENGINE_ScheduleNextPhase+0xe4>
 8002af6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afe:	d502      	bpl.n	8002b06 <ENGINE_ScheduleNextPhase+0x4e>
		next_target = 360.0f;
 8002b00:	4b27      	ldr	r3, [pc, #156]	@ (8002ba0 <ENGINE_ScheduleNextPhase+0xe8>)
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	e00d      	b.n	8002b22 <ENGINE_ScheduleNextPhase+0x6a>
	else if (current_angle < 540.0f)
 8002b06:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b0a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002ba4 <ENGINE_ScheduleNextPhase+0xec>
 8002b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b16:	d502      	bpl.n	8002b1e <ENGINE_ScheduleNextPhase+0x66>
		next_target = 540.0f;
 8002b18:	4b23      	ldr	r3, [pc, #140]	@ (8002ba8 <ENGINE_ScheduleNextPhase+0xf0>)
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	e001      	b.n	8002b22 <ENGINE_ScheduleNextPhase+0x6a>
	else
		next_target = 720.0f;
 8002b1e:	4b23      	ldr	r3, [pc, #140]	@ (8002bac <ENGINE_ScheduleNextPhase+0xf4>)
 8002b20:	617b      	str	r3, [r7, #20]

	uint32_t time_to_target_us = ENGINE_CalculateDeltaTBasedOnAngle(
 8002b22:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b26:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002bb0 <ENGINE_ScheduleNextPhase+0xf8>
 8002b2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b32:	db02      	blt.n	8002b3a <ENGINE_ScheduleNextPhase+0x82>
 8002b34:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8002bb4 <ENGINE_ScheduleNextPhase+0xfc>
 8002b38:	e001      	b.n	8002b3e <ENGINE_ScheduleNextPhase+0x86>
 8002b3a:	edd7 7a05 	vldr	s15, [r7, #20]
			current_angle, (next_target >= 720.0f) ? 0.0f : next_target,
			(float) engine.crakshaft_angular_velocity);
 8002b3e:	4b14      	ldr	r3, [pc, #80]	@ (8002b90 <ENGINE_ScheduleNextPhase+0xd8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
	uint32_t time_to_target_us = ENGINE_CalculateDeltaTBasedOnAngle(
 8002b42:	ee07 3a10 	vmov	s14, r3
 8002b46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002b4a:	eeb0 1a47 	vmov.f32	s2, s14
 8002b4e:	eef0 0a67 	vmov.f32	s1, s15
 8002b52:	ed97 0a04 	vldr	s0, [r7, #16]
 8002b56:	f7ff fdf1 	bl	800273c <ENGINE_CalculateDeltaTBasedOnAngle>
 8002b5a:	60f8      	str	r0, [r7, #12]

	uint32_t match_value = current_time_base + time_to_target_us;
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4413      	add	r3, r2
 8002b62:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, match_value);
 8002b64:	4b14      	ldr	r3, [pc, #80]	@ (8002bb8 <ENGINE_ScheduleNextPhase+0x100>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_CC4);
 8002b6c:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <ENGINE_ScheduleNextPhase+0x100>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0210 	mvn.w	r2, #16
 8002b74:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim5, TIM_IT_CC4);
 8002b76:	4b10      	ldr	r3, [pc, #64]	@ (8002bb8 <ENGINE_ScheduleNextPhase+0x100>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68da      	ldr	r2, [r3, #12]
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb8 <ENGINE_ScheduleNextPhase+0x100>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f042 0210 	orr.w	r2, r2, #16
 8002b84:	60da      	str	r2, [r3, #12]
}
 8002b86:	bf00      	nop
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	24003b24 	.word	0x24003b24
 8002b94:	43340000 	.word	0x43340000
 8002b98:	43340000 	.word	0x43340000
 8002b9c:	43b40000 	.word	0x43b40000
 8002ba0:	43b40000 	.word	0x43b40000
 8002ba4:	44070000 	.word	0x44070000
 8002ba8:	44070000 	.word	0x44070000
 8002bac:	44340000 	.word	0x44340000
 8002bb0:	44340000 	.word	0x44340000
 8002bb4:	00000000 	.word	0x00000000
 8002bb8:	24003cdc 	.word	0x24003cdc

08002bbc <ENGINE_CKP_Callback>:

void ENGINE_CKP_Callback(VR_Sensor_t ckp_sensor) {
 8002bbc:	b084      	sub	sp, #16
 8002bbe:	b5b0      	push	{r4, r5, r7, lr}
 8002bc0:	b090      	sub	sp, #64	@ 0x40
 8002bc2:	af0c      	add	r7, sp, #48	@ 0x30
 8002bc4:	f107 0420 	add.w	r4, r7, #32
 8002bc8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002bcc:	4b25      	ldr	r3, [pc, #148]	@ (8002c64 <ENGINE_CKP_Callback+0xa8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd2:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 8002bd4:	4b24      	ldr	r3, [pc, #144]	@ (8002c68 <ENGINE_CKP_Callback+0xac>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bda:	60bb      	str	r3, [r7, #8]

	uint32_t current_ckp_time = __HAL_TIM_GET_COUNTER(&htim5);
 8002bdc:	4b23      	ldr	r3, [pc, #140]	@ (8002c6c <ENGINE_CKP_Callback+0xb0>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be2:	607b      	str	r3, [r7, #4]

	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8002be4:	466d      	mov	r5, sp
 8002be6:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002bea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bf0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bf2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002bf6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002bfa:	f107 0320 	add.w	r3, r7, #32
 8002bfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff fde7 	bl	80027d4 <ENGINE_CalculateAngularVelocity>
 8002c06:	eef0 7a40 	vmov.f32	s15, s0
 8002c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c0e:	ee17 2a90 	vmov	r2, s15
 8002c12:	4b17      	ldr	r3, [pc, #92]	@ (8002c70 <ENGINE_CKP_Callback+0xb4>)
 8002c14:	601a      	str	r2, [r3, #0]
			current_ckp_time, ckp_sensor);
	engine.crakshaft_angle = ENGINE_CalculateAngle(current_ckp_time,
 8002c16:	466d      	mov	r5, sp
 8002c18:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002c1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c28:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002c2c:	f107 0320 	add.w	r3, r7, #32
 8002c30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7ff fdfa 	bl	800282c <ENGINE_CalculateAngle>
 8002c38:	eef0 7a40 	vmov.f32	s15, s0
 8002c3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c40:	ee17 2a90 	vmov	r2, s15
 8002c44:	4b0a      	ldr	r3, [pc, #40]	@ (8002c70 <ENGINE_CKP_Callback+0xb4>)
 8002c46:	60da      	str	r2, [r3, #12]
			ckp_sensor); //<- Zera o angulo ja que estamos no 0

	if (ckp_sensor.isSync) {
 8002c48:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d002      	beq.n	8002c56 <ENGINE_CKP_Callback+0x9a>
		ENGINE_ScheduleNextPhase(current_ckp_time);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ff31 	bl	8002ab8 <ENGINE_ScheduleNextPhase>
	}
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002c60:	b004      	add	sp, #16
 8002c62:	4770      	bx	lr
 8002c64:	24003c44 	.word	0x24003c44
 8002c68:	24003c90 	.word	0x24003c90
 8002c6c:	24003cdc 	.word	0x24003cdc
 8002c70:	24003b24 	.word	0x24003b24

08002c74 <ENGINE_CMP_Callback>:

void ENGINE_CMP_Callback(VR_Sensor_t cmp_sensor) {
 8002c74:	b084      	sub	sp, #16
 8002c76:	b5b0      	push	{r4, r5, r7, lr}
 8002c78:	b090      	sub	sp, #64	@ 0x40
 8002c7a:	af0c      	add	r7, sp, #48	@ 0x30
 8002c7c:	f107 0420 	add.w	r4, r7, #32
 8002c80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002c84:	4b22      	ldr	r3, [pc, #136]	@ (8002d10 <ENGINE_CMP_Callback+0x9c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8a:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 8002c8c:	4b21      	ldr	r3, [pc, #132]	@ (8002d14 <ENGINE_CMP_Callback+0xa0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c92:	60bb      	str	r3, [r7, #8]

	uint32_t current_cmp_time = __HAL_TIM_GET_COUNTER(&htim5);
 8002c94:	4b20      	ldr	r3, [pc, #128]	@ (8002d18 <ENGINE_CMP_Callback+0xa4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	607b      	str	r3, [r7, #4]

	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8002c9c:	466d      	mov	r5, sp
 8002c9e:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002ca2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002caa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002cae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002cb2:	f107 0320 	add.w	r3, r7, #32
 8002cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff fd8b 	bl	80027d4 <ENGINE_CalculateAngularVelocity>
 8002cbe:	eef0 7a40 	vmov.f32	s15, s0
 8002cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cc6:	ee17 2a90 	vmov	r2, s15
 8002cca:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <ENGINE_CMP_Callback+0xa8>)
 8002ccc:	605a      	str	r2, [r3, #4]
			current_cmp_time, cmp_sensor);
	engine.camshaft_angle = ENGINE_CalculateAngle(current_cmp_time, cmp_sensor); //<- Zera o angulo ja que estamos no 0
 8002cce:	466d      	mov	r5, sp
 8002cd0:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002cd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cdc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ce0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002ce4:	f107 0320 	add.w	r3, r7, #32
 8002ce8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff fd9e 	bl	800282c <ENGINE_CalculateAngle>
 8002cf0:	eef0 7a40 	vmov.f32	s15, s0
 8002cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cf8:	ee17 2a90 	vmov	r2, s15
 8002cfc:	4b07      	ldr	r3, [pc, #28]	@ (8002d1c <ENGINE_CMP_Callback+0xa8>)
 8002cfe:	611a      	str	r2, [r3, #16]
}
 8002d00:	bf00      	nop
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002d0a:	b004      	add	sp, #16
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	24003c44 	.word	0x24003c44
 8002d14:	24003c90 	.word	0x24003c90
 8002d18:	24003cdc 	.word	0x24003cdc
 8002d1c:	24003b24 	.word	0x24003b24

08002d20 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 8002d20:	b084      	sub	sp, #16
 8002d22:	b5b0      	push	{r4, r5, r7, lr}
 8002d24:	b08e      	sub	sp, #56	@ 0x38
 8002d26:	af0c      	add	r7, sp, #48	@ 0x30
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	f107 001c 	add.w	r0, r7, #28
 8002d2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8002d32:	466d      	mov	r5, sp
 8002d34:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002d38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d40:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d44:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002d48:	f107 031c 	add.w	r3, r7, #28
 8002d4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff fd40 	bl	80027d4 <ENGINE_CalculateAngularVelocity>
 8002d54:	eef0 7a40 	vmov.f32	s15, s0
 8002d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d5c:	ee17 2a90 	vmov	r2, s15
 8002d60:	4b29      	ldr	r3, [pc, #164]	@ (8002e08 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8002d62:	601a      	str	r2, [r3, #0]
			current_time, ckp_sensor);
	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8002d64:	466d      	mov	r5, sp
 8002d66:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8002d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d72:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d76:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002d7a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff fd27 	bl	80027d4 <ENGINE_CalculateAngularVelocity>
 8002d86:	eef0 7a40 	vmov.f32	s15, s0
 8002d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d8e:	ee17 2a90 	vmov	r2, s15
 8002d92:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8002d94:	605a      	str	r2, [r3, #4]
			current_time, cmp_sensor);

	engine.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 8002d96:	466d      	mov	r5, sp
 8002d98:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002d9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002da0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002da2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002da4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002da8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002dac:	f107 031c 	add.w	r3, r7, #28
 8002db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff fd3a 	bl	800282c <ENGINE_CalculateAngle>
 8002db8:	eef0 7a40 	vmov.f32	s15, s0
 8002dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dc0:	ee17 2a90 	vmov	r2, s15
 8002dc4:	4b10      	ldr	r3, [pc, #64]	@ (8002e08 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8002dc6:	60da      	str	r2, [r3, #12]
	engine.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 8002dc8:	466d      	mov	r5, sp
 8002dca:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8002dce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dd6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002dda:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002dde:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002de2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff fd21 	bl	800282c <ENGINE_CalculateAngle>
 8002dea:	eef0 7a40 	vmov.f32	s15, s0
 8002dee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002df2:	ee17 2a90 	vmov	r2, s15
 8002df6:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8002df8:	611a      	str	r2, [r3, #16]
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002e04:	b004      	add	sp, #16
 8002e06:	4770      	bx	lr
 8002e08:	24003b24 	.word	0x24003b24

08002e0c <ENGINE_Schedule_Injection>:
TIM_IT_CC4 };
static const uint32_t INJ_CLR_FLAGS[4] = { TIM_FLAG_CC1, TIM_FLAG_CC2,
TIM_FLAG_CC3, TIM_FLAG_CC4 };

void ENGINE_Schedule_Injection(uint8_t cyl_id, uint16_t start_tick,
		uint16_t pulse_us) {
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
 8002e16:	460b      	mov	r3, r1
 8002e18:	80bb      	strh	r3, [r7, #4]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	807b      	strh	r3, [r7, #2]

	uint32_t channel = injector[cyl_id];
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	4a54      	ldr	r2, [pc, #336]	@ (8002f74 <ENGINE_Schedule_Injection+0x168>)
 8002e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e26:	60fb      	str	r3, [r7, #12]

	injector_state[cyl_id].pulse_width_us = pulse_us;
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	4953      	ldr	r1, [pc, #332]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e2c:	887a      	ldrh	r2, [r7, #2]
 8002e2e:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
	injector_state[cyl_id].pulse_start_time = start_tick;
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	88ba      	ldrh	r2, [r7, #4]
 8002e36:	4950      	ldr	r1, [pc, #320]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	440b      	add	r3, r1
 8002e3c:	605a      	str	r2, [r3, #4]

	injector_state[cyl_id].state = INJ_STATE_SCHEDULED;
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	4a4d      	ldr	r2, [pc, #308]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4413      	add	r3, r2
 8002e46:	2201      	movs	r2, #1
 8002e48:	709a      	strb	r2, [r3, #2]

	__HAL_TIM_SET_COMPARE(&htim1, channel,
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d108      	bne.n	8002e62 <ENGINE_Schedule_Injection+0x56>
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	4a4a      	ldr	r2, [pc, #296]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	4948      	ldr	r1, [pc, #288]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	440b      	add	r3, r1
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e60:	e037      	b.n	8002ed2 <ENGINE_Schedule_Injection+0xc6>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d108      	bne.n	8002e7a <ENGINE_Schedule_Injection+0x6e>
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	4a44      	ldr	r2, [pc, #272]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	4942      	ldr	r1, [pc, #264]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	440b      	add	r3, r1
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	6393      	str	r3, [r2, #56]	@ 0x38
 8002e78:	e02b      	b.n	8002ed2 <ENGINE_Schedule_Injection+0xc6>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d108      	bne.n	8002e92 <ENGINE_Schedule_Injection+0x86>
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	4a3e      	ldr	r2, [pc, #248]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002e84:	6812      	ldr	r2, [r2, #0]
 8002e86:	493c      	ldr	r1, [pc, #240]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	440b      	add	r3, r1
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002e90:	e01f      	b.n	8002ed2 <ENGINE_Schedule_Injection+0xc6>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2b0c      	cmp	r3, #12
 8002e96:	d108      	bne.n	8002eaa <ENGINE_Schedule_Injection+0x9e>
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	4a38      	ldr	r2, [pc, #224]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002e9c:	6812      	ldr	r2, [r2, #0]
 8002e9e:	4936      	ldr	r1, [pc, #216]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ea8:	e013      	b.n	8002ed2 <ENGINE_Schedule_Injection+0xc6>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b10      	cmp	r3, #16
 8002eae:	d108      	bne.n	8002ec2 <ENGINE_Schedule_Injection+0xb6>
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	4a32      	ldr	r2, [pc, #200]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	4930      	ldr	r1, [pc, #192]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	440b      	add	r3, r1
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ec0:	e007      	b.n	8002ed2 <ENGINE_Schedule_Injection+0xc6>
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002ec6:	6812      	ldr	r2, [r2, #0]
 8002ec8:	492b      	ldr	r1, [pc, #172]	@ (8002f78 <ENGINE_Schedule_Injection+0x16c>)
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	440b      	add	r3, r1
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	65d3      	str	r3, [r2, #92]	@ 0x5c
			injector_state[cyl_id].pulse_start_time);

	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_ACTIVE);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10a      	bne.n	8002eee <ENGINE_Schedule_Injection+0xe2>
 8002ed8:	4b28      	ldr	r3, [pc, #160]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	4b28      	ldr	r3, [pc, #160]	@ (8002f80 <ENGINE_Schedule_Injection+0x174>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	4a26      	ldr	r2, [pc, #152]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f043 0310 	orr.w	r3, r3, #16
 8002eea:	6193      	str	r3, [r2, #24]
 8002eec:	e028      	b.n	8002f40 <ENGINE_Schedule_Injection+0x134>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d10a      	bne.n	8002f0a <ENGINE_Schedule_Injection+0xfe>
 8002ef4:	4b21      	ldr	r3, [pc, #132]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699a      	ldr	r2, [r3, #24]
 8002efa:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <ENGINE_Schedule_Injection+0x178>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	4a1f      	ldr	r2, [pc, #124]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f00:	6812      	ldr	r2, [r2, #0]
 8002f02:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f06:	6193      	str	r3, [r2, #24]
 8002f08:	e01a      	b.n	8002f40 <ENGINE_Schedule_Injection+0x134>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d10a      	bne.n	8002f26 <ENGINE_Schedule_Injection+0x11a>
 8002f10:	4b1a      	ldr	r3, [pc, #104]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	69da      	ldr	r2, [r3, #28]
 8002f16:	4b1a      	ldr	r3, [pc, #104]	@ (8002f80 <ENGINE_Schedule_Injection+0x174>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	f043 0310 	orr.w	r3, r3, #16
 8002f22:	61d3      	str	r3, [r2, #28]
 8002f24:	e00c      	b.n	8002f40 <ENGINE_Schedule_Injection+0x134>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2b0c      	cmp	r3, #12
 8002f2a:	d109      	bne.n	8002f40 <ENGINE_Schedule_Injection+0x134>
 8002f2c:	4b13      	ldr	r3, [pc, #76]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	69da      	ldr	r2, [r3, #28]
 8002f32:	4b14      	ldr	r3, [pc, #80]	@ (8002f84 <ENGINE_Schedule_Injection+0x178>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	4a11      	ldr	r2, [pc, #68]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f3e:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim1, INJ_CLR_FLAGS[cyl_id]);
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	4a11      	ldr	r2, [pc, #68]	@ (8002f88 <ENGINE_Schedule_Injection+0x17c>)
 8002f44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f48:	4b0c      	ldr	r3, [pc, #48]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	43d2      	mvns	r2, r2
 8002f4e:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim1, INJ_IT_FLAGS[cyl_id]);
 8002f50:	4b0a      	ldr	r3, [pc, #40]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68d9      	ldr	r1, [r3, #12]
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	4a0c      	ldr	r2, [pc, #48]	@ (8002f8c <ENGINE_Schedule_Injection+0x180>)
 8002f5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f5e:	4b07      	ldr	r3, [pc, #28]	@ (8002f7c <ENGINE_Schedule_Injection+0x170>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	60da      	str	r2, [r3, #12]
}
 8002f66:	bf00      	nop
 8002f68:	3714      	adds	r7, #20
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	080158dc 	.word	0x080158dc
 8002f78:	24003ad4 	.word	0x24003ad4
 8002f7c:	24003c44 	.word	0x24003c44
 8002f80:	fffeff8f 	.word	0xfffeff8f
 8002f84:	feff8fff 	.word	0xfeff8fff
 8002f88:	0801591c 	.word	0x0801591c
 8002f8c:	0801590c 	.word	0x0801590c

08002f90 <ENGINE_Injector_FireNow>:

void ENGINE_Injector_FireNow(uint8_t inj, uint16_t pulse_us) {
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	460a      	mov	r2, r1
 8002f9a:	71fb      	strb	r3, [r7, #7]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	80bb      	strh	r3, [r7, #4]
	if (pulse_us < 500)
 8002fa0:	88bb      	ldrh	r3, [r7, #4]
 8002fa2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002fa6:	d202      	bcs.n	8002fae <ENGINE_Injector_FireNow+0x1e>
		pulse_us = 500;
 8002fa8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002fac:	80bb      	strh	r3, [r7, #4]
	if (pulse_us > 20000)
 8002fae:	88bb      	ldrh	r3, [r7, #4]
 8002fb0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d902      	bls.n	8002fbe <ENGINE_Injector_FireNow+0x2e>
		pulse_us = 20000;
 8002fb8:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002fbc:	80bb      	strh	r3, [r7, #4]

	uint32_t channel = injector[inj];
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	4a6a      	ldr	r2, [pc, #424]	@ (800316c <ENGINE_Injector_FireNow+0x1dc>)
 8002fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc6:	60fb      	str	r3, [r7, #12]

	injector_state[inj].pulse_width_us = pulse_us;
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	4969      	ldr	r1, [pc, #420]	@ (8003170 <ENGINE_Injector_FireNow+0x1e0>)
 8002fcc:	88ba      	ldrh	r2, [r7, #4]
 8002fce:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
	injector_state[inj].pulse_start_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002fd2:	4b68      	ldr	r3, [pc, #416]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fda:	4965      	ldr	r1, [pc, #404]	@ (8003170 <ENGINE_Injector_FireNow+0x1e0>)
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	440b      	add	r3, r1
 8002fe0:	605a      	str	r2, [r3, #4]

	injector_state[inj].state = INJ_STATE_ACTIVE;
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	4a62      	ldr	r2, [pc, #392]	@ (8003170 <ENGINE_Injector_FireNow+0x1e0>)
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4413      	add	r3, r2
 8002fea:	2202      	movs	r2, #2
 8002fec:	709a      	strb	r2, [r3, #2]

	uint32_t turn_off_cnt = injector_state[inj].pulse_start_time
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	4a5f      	ldr	r2, [pc, #380]	@ (8003170 <ENGINE_Injector_FireNow+0x1e0>)
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	685b      	ldr	r3, [r3, #4]
			+ injector_state[inj].pulse_width_us;
 8002ff8:	79fa      	ldrb	r2, [r7, #7]
 8002ffa:	495d      	ldr	r1, [pc, #372]	@ (8003170 <ENGINE_Injector_FireNow+0x1e0>)
 8002ffc:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
	uint32_t turn_off_cnt = injector_state[inj].pulse_start_time
 8003000:	4413      	add	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim1, channel, turn_off_cnt);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d104      	bne.n	8003014 <ENGINE_Injector_FireNow+0x84>
 800300a:	4b5a      	ldr	r3, [pc, #360]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	635a      	str	r2, [r3, #52]	@ 0x34
 8003012:	e023      	b.n	800305c <ENGINE_Injector_FireNow+0xcc>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b04      	cmp	r3, #4
 8003018:	d104      	bne.n	8003024 <ENGINE_Injector_FireNow+0x94>
 800301a:	4b56      	ldr	r3, [pc, #344]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	6393      	str	r3, [r2, #56]	@ 0x38
 8003022:	e01b      	b.n	800305c <ENGINE_Injector_FireNow+0xcc>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b08      	cmp	r3, #8
 8003028:	d104      	bne.n	8003034 <ENGINE_Injector_FireNow+0xa4>
 800302a:	4b52      	ldr	r3, [pc, #328]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003032:	e013      	b.n	800305c <ENGINE_Injector_FireNow+0xcc>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b0c      	cmp	r3, #12
 8003038:	d104      	bne.n	8003044 <ENGINE_Injector_FireNow+0xb4>
 800303a:	4b4e      	ldr	r3, [pc, #312]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	6413      	str	r3, [r2, #64]	@ 0x40
 8003042:	e00b      	b.n	800305c <ENGINE_Injector_FireNow+0xcc>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b10      	cmp	r3, #16
 8003048:	d104      	bne.n	8003054 <ENGINE_Injector_FireNow+0xc4>
 800304a:	4b4a      	ldr	r3, [pc, #296]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	6593      	str	r3, [r2, #88]	@ 0x58
 8003052:	e003      	b.n	800305c <ENGINE_Injector_FireNow+0xcc>
 8003054:	4b47      	ldr	r3, [pc, #284]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_ACTIVE);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10a      	bne.n	8003078 <ENGINE_Injector_FireNow+0xe8>
 8003062:	4b44      	ldr	r3, [pc, #272]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699a      	ldr	r2, [r3, #24]
 8003068:	4b43      	ldr	r3, [pc, #268]	@ (8003178 <ENGINE_Injector_FireNow+0x1e8>)
 800306a:	4013      	ands	r3, r2
 800306c:	4a41      	ldr	r2, [pc, #260]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8003074:	6193      	str	r3, [r2, #24]
 8003076:	e028      	b.n	80030ca <ENGINE_Injector_FireNow+0x13a>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b04      	cmp	r3, #4
 800307c:	d10a      	bne.n	8003094 <ENGINE_Injector_FireNow+0x104>
 800307e:	4b3d      	ldr	r3, [pc, #244]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	699a      	ldr	r2, [r3, #24]
 8003084:	4b3d      	ldr	r3, [pc, #244]	@ (800317c <ENGINE_Injector_FireNow+0x1ec>)
 8003086:	4013      	ands	r3, r2
 8003088:	4a3a      	ldr	r2, [pc, #232]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8003090:	6193      	str	r3, [r2, #24]
 8003092:	e01a      	b.n	80030ca <ENGINE_Injector_FireNow+0x13a>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b08      	cmp	r3, #8
 8003098:	d10a      	bne.n	80030b0 <ENGINE_Injector_FireNow+0x120>
 800309a:	4b36      	ldr	r3, [pc, #216]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69da      	ldr	r2, [r3, #28]
 80030a0:	4b35      	ldr	r3, [pc, #212]	@ (8003178 <ENGINE_Injector_FireNow+0x1e8>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	4a33      	ldr	r2, [pc, #204]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80030ac:	61d3      	str	r3, [r2, #28]
 80030ae:	e00c      	b.n	80030ca <ENGINE_Injector_FireNow+0x13a>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2b0c      	cmp	r3, #12
 80030b4:	d109      	bne.n	80030ca <ENGINE_Injector_FireNow+0x13a>
 80030b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	4b2f      	ldr	r3, [pc, #188]	@ (800317c <ENGINE_Injector_FireNow+0x1ec>)
 80030be:	4013      	ands	r3, r2
 80030c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80030c8:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_INACTIVE);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10a      	bne.n	80030e6 <ENGINE_Injector_FireNow+0x156>
 80030d0:	4b28      	ldr	r3, [pc, #160]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699a      	ldr	r2, [r3, #24]
 80030d6:	4b28      	ldr	r3, [pc, #160]	@ (8003178 <ENGINE_Injector_FireNow+0x1e8>)
 80030d8:	4013      	ands	r3, r2
 80030da:	4a26      	ldr	r2, [pc, #152]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	f043 0320 	orr.w	r3, r3, #32
 80030e2:	6193      	str	r3, [r2, #24]
 80030e4:	e028      	b.n	8003138 <ENGINE_Injector_FireNow+0x1a8>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d10a      	bne.n	8003102 <ENGINE_Injector_FireNow+0x172>
 80030ec:	4b21      	ldr	r3, [pc, #132]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699a      	ldr	r2, [r3, #24]
 80030f2:	4b22      	ldr	r3, [pc, #136]	@ (800317c <ENGINE_Injector_FireNow+0x1ec>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80030fe:	6193      	str	r3, [r2, #24]
 8003100:	e01a      	b.n	8003138 <ENGINE_Injector_FireNow+0x1a8>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d10a      	bne.n	800311e <ENGINE_Injector_FireNow+0x18e>
 8003108:	4b1a      	ldr	r3, [pc, #104]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	69da      	ldr	r2, [r3, #28]
 800310e:	4b1a      	ldr	r3, [pc, #104]	@ (8003178 <ENGINE_Injector_FireNow+0x1e8>)
 8003110:	4013      	ands	r3, r2
 8003112:	4a18      	ldr	r2, [pc, #96]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	f043 0320 	orr.w	r3, r3, #32
 800311a:	61d3      	str	r3, [r2, #28]
 800311c:	e00c      	b.n	8003138 <ENGINE_Injector_FireNow+0x1a8>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2b0c      	cmp	r3, #12
 8003122:	d109      	bne.n	8003138 <ENGINE_Injector_FireNow+0x1a8>
 8003124:	4b13      	ldr	r3, [pc, #76]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	4b14      	ldr	r3, [pc, #80]	@ (800317c <ENGINE_Injector_FireNow+0x1ec>)
 800312c:	4013      	ands	r3, r2
 800312e:	4a11      	ldr	r2, [pc, #68]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003136:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim1, INJ_CLR_FLAGS[inj]);
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	4a11      	ldr	r2, [pc, #68]	@ (8003180 <ENGINE_Injector_FireNow+0x1f0>)
 800313c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	43d2      	mvns	r2, r2
 8003146:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim1, INJ_IT_FLAGS[inj]);
 8003148:	4b0a      	ldr	r3, [pc, #40]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68d9      	ldr	r1, [r3, #12]
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	4a0c      	ldr	r2, [pc, #48]	@ (8003184 <ENGINE_Injector_FireNow+0x1f4>)
 8003152:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003156:	4b07      	ldr	r3, [pc, #28]	@ (8003174 <ENGINE_Injector_FireNow+0x1e4>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	60da      	str	r2, [r3, #12]
}
 800315e:	bf00      	nop
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	080158dc 	.word	0x080158dc
 8003170:	24003ad4 	.word	0x24003ad4
 8003174:	24003c44 	.word	0x24003c44
 8003178:	fffeff8f 	.word	0xfffeff8f
 800317c:	feff8fff 	.word	0xfeff8fff
 8003180:	0801591c 	.word	0x0801591c
 8003184:	0801590c 	.word	0x0801590c

08003188 <ENGINE_Injector_TestLoop>:

void ENGINE_Injector_TestLoop(void) {
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
	if (!injector_loop_test) {
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <ENGINE_Injector_TestLoop+0x5c>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d020      	beq.n	80031d8 <ENGINE_Injector_TestLoop+0x50>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 8003196:	f002 fd75 	bl	8005c84 <HAL_GetTick>
 800319a:	6038      	str	r0, [r7, #0]
	if ((current_tick - last_injector_loop_tick) < 2000) {
 800319c:	4b12      	ldr	r3, [pc, #72]	@ (80031e8 <ENGINE_Injector_TestLoop+0x60>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80031a8:	d318      	bcc.n	80031dc <ENGINE_Injector_TestLoop+0x54>
		return;
	}

	last_injector_loop_tick = current_tick;
 80031aa:	4a0f      	ldr	r2, [pc, #60]	@ (80031e8 <ENGINE_Injector_TestLoop+0x60>)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	6013      	str	r3, [r2, #0]

	printf("[INJ TEST] Inject! \r\n");
 80031b0:	480e      	ldr	r0, [pc, #56]	@ (80031ec <ENGINE_Injector_TestLoop+0x64>)
 80031b2:	f00f fba5 	bl	8012900 <puts>

	for (int i = 0; i < 4; i++) {
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	e009      	b.n	80031d0 <ENGINE_Injector_TestLoop+0x48>
		ENGINE_Injector_FireNow(i, (uint16_t) 300000);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f249 31e0 	movw	r1, #37856	@ 0x93e0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fee3 	bl	8002f90 <ENGINE_Injector_FireNow>
	for (int i = 0; i < 4; i++) {
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3301      	adds	r3, #1
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b03      	cmp	r3, #3
 80031d4:	ddf2      	ble.n	80031bc <ENGINE_Injector_TestLoop+0x34>
 80031d6:	e002      	b.n	80031de <ENGINE_Injector_TestLoop+0x56>
		return;
 80031d8:	bf00      	nop
 80031da:	e000      	b.n	80031de <ENGINE_Injector_TestLoop+0x56>
		return;
 80031dc:	bf00      	nop
	}
}
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	24003abc 	.word	0x24003abc
 80031e8:	24003ac0 	.word	0x24003ac0
 80031ec:	080155e8 	.word	0x080155e8

080031f0 <ENGINE_Injector_ScheduleTestLoop>:

void ENGINE_Injector_ScheduleTestLoop(void) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
	if (!injector_schedule_test) {
 80031f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <ENGINE_Injector_ScheduleTestLoop+0x84>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d031      	beq.n	8003262 <ENGINE_Injector_ScheduleTestLoop+0x72>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 80031fe:	f002 fd41 	bl	8005c84 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

	if ((current_tick - last_inj_schedule_test_tick) < 500) {
 8003204:	4b1c      	ldr	r3, [pc, #112]	@ (8003278 <ENGINE_Injector_ScheduleTestLoop+0x88>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003210:	d329      	bcc.n	8003266 <ENGINE_Injector_ScheduleTestLoop+0x76>
		return;
	}

	if (injector_state[0].state != INJ_STATE_IDLE) {
 8003212:	4b1a      	ldr	r3, [pc, #104]	@ (800327c <ENGINE_Injector_ScheduleTestLoop+0x8c>)
 8003214:	789b      	ldrb	r3, [r3, #2]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d127      	bne.n	800326a <ENGINE_Injector_ScheduleTestLoop+0x7a>
		return;
	}

	last_inj_schedule_test_tick = current_tick;
 800321a:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <ENGINE_Injector_ScheduleTestLoop+0x88>)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	6013      	str	r3, [r2, #0]

	uint32_t current_timer_cnt = __HAL_TIM_GET_COUNTER(&htim1);
 8003220:	4b17      	ldr	r3, [pc, #92]	@ (8003280 <ENGINE_Injector_ScheduleTestLoop+0x90>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	60fb      	str	r3, [r7, #12]
	uint32_t delay_into_future_us = 200000; //20ms
 8003228:	4b16      	ldr	r3, [pc, #88]	@ (8003284 <ENGINE_Injector_ScheduleTestLoop+0x94>)
 800322a:	60bb      	str	r3, [r7, #8]
	uint16_t target_start_tick = (uint16_t) (current_timer_cnt
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	b29a      	uxth	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	b29b      	uxth	r3, r3
 8003234:	4413      	add	r3, r2
 8003236:	80fb      	strh	r3, [r7, #6]
			+ delay_into_future_us);

	printf("[INJ TEST] Scheduling sequence initiated...\r\n");
 8003238:	4813      	ldr	r0, [pc, #76]	@ (8003288 <ENGINE_Injector_ScheduleTestLoop+0x98>)
 800323a:	f00f fb61 	bl	8012900 <puts>

	for (int i = 0; i < 4; i++) {
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	e00a      	b.n	800325a <ENGINE_Injector_ScheduleTestLoop+0x6a>
		ENGINE_Schedule_Injection(i, target_start_tick, 50000);
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	b2db      	uxtb	r3, r3
 8003248:	88f9      	ldrh	r1, [r7, #6]
 800324a:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fddc 	bl	8002e0c <ENGINE_Schedule_Injection>
	for (int i = 0; i < 4; i++) {
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	3301      	adds	r3, #1
 8003258:	617b      	str	r3, [r7, #20]
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b03      	cmp	r3, #3
 800325e:	ddf1      	ble.n	8003244 <ENGINE_Injector_ScheduleTestLoop+0x54>
 8003260:	e004      	b.n	800326c <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 8003262:	bf00      	nop
 8003264:	e002      	b.n	800326c <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 8003266:	bf00      	nop
 8003268:	e000      	b.n	800326c <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 800326a:	bf00      	nop
	}
}
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	24003ab4 	.word	0x24003ab4
 8003278:	24003ab8 	.word	0x24003ab8
 800327c:	24003ad4 	.word	0x24003ad4
 8003280:	24003c44 	.word	0x24003c44
 8003284:	00030d40 	.word	0x00030d40
 8003288:	08015600 	.word	0x08015600

0800328c <ENGINE_Injector_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_INACTIVE);
		injector_state[i].state = INJ_STATE_IDLE;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]

}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <ENGINE_Schedule_Spark>:
TIM_IT_CC4 };
static const uint32_t IGN_CLR_FLAGS[4] = { TIM_FLAG_CC1, TIM_FLAG_CC2,
TIM_FLAG_CC3, TIM_FLAG_CC4 };

void ENGINE_Schedule_Spark(uint8_t cyl_id, uint32_t start_tick,
		uint16_t dwell_us, uint16_t spark_time_us) {
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60b9      	str	r1, [r7, #8]
 80032a8:	4611      	mov	r1, r2
 80032aa:	461a      	mov	r2, r3
 80032ac:	4603      	mov	r3, r0
 80032ae:	73fb      	strb	r3, [r7, #15]
 80032b0:	460b      	mov	r3, r1
 80032b2:	81bb      	strh	r3, [r7, #12]
 80032b4:	4613      	mov	r3, r2
 80032b6:	80fb      	strh	r3, [r7, #6]
	if (dwell_us < 2000)
 80032b8:	89bb      	ldrh	r3, [r7, #12]
 80032ba:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80032be:	d202      	bcs.n	80032c6 <ENGINE_Schedule_Spark+0x26>
		dwell_us = 2000;
 80032c0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80032c4:	81bb      	strh	r3, [r7, #12]
	if (dwell_us > 10000)
 80032c6:	89bb      	ldrh	r3, [r7, #12]
 80032c8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d902      	bls.n	80032d6 <ENGINE_Schedule_Spark+0x36>
		dwell_us = 10000;
 80032d0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80032d4:	81bb      	strh	r3, [r7, #12]

	uint32_t start_dwell_cnt = start_tick - dwell_us;
 80032d6:	89bb      	ldrh	r3, [r7, #12]
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	617b      	str	r3, [r7, #20]

	uint32_t channel = ignition[cyl_id];
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	4a53      	ldr	r2, [pc, #332]	@ (8003430 <ENGINE_Schedule_Spark+0x190>)
 80032e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e6:	613b      	str	r3, [r7, #16]

	ignition_state[cyl_id].dwell_us = dwell_us;
 80032e8:	7bfa      	ldrb	r2, [r7, #15]
 80032ea:	4952      	ldr	r1, [pc, #328]	@ (8003434 <ENGINE_Schedule_Spark+0x194>)
 80032ec:	4613      	mov	r3, r2
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	4413      	add	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	89ba      	ldrh	r2, [r7, #12]
 80032f8:	801a      	strh	r2, [r3, #0]
	ignition_state[cyl_id].spark_time_us = spark_time_us;
 80032fa:	7bfa      	ldrb	r2, [r7, #15]
 80032fc:	494d      	ldr	r1, [pc, #308]	@ (8003434 <ENGINE_Schedule_Spark+0x194>)
 80032fe:	4613      	mov	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	3302      	adds	r3, #2
 800330a:	88fa      	ldrh	r2, [r7, #6]
 800330c:	801a      	strh	r2, [r3, #0]
	ignition_state[cyl_id].spark_start_time = start_tick;
 800330e:	7bfa      	ldrb	r2, [r7, #15]
 8003310:	4948      	ldr	r1, [pc, #288]	@ (8003434 <ENGINE_Schedule_Spark+0x194>)
 8003312:	4613      	mov	r3, r2
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	4413      	add	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	3304      	adds	r3, #4
 800331e:	68ba      	ldr	r2, [r7, #8]
 8003320:	601a      	str	r2, [r3, #0]

	ignition_state[cyl_id].state = IGN_STATE_DWELL;
 8003322:	7bfa      	ldrb	r2, [r7, #15]
 8003324:	4943      	ldr	r1, [pc, #268]	@ (8003434 <ENGINE_Schedule_Spark+0x194>)
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	3308      	adds	r3, #8
 8003332:	2201      	movs	r2, #1
 8003334:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim4, channel, start_dwell_cnt);
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d104      	bne.n	8003346 <ENGINE_Schedule_Spark+0xa6>
 800333c:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	635a      	str	r2, [r3, #52]	@ 0x34
 8003344:	e023      	b.n	800338e <ENGINE_Schedule_Spark+0xee>
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	2b04      	cmp	r3, #4
 800334a:	d104      	bne.n	8003356 <ENGINE_Schedule_Spark+0xb6>
 800334c:	4b3a      	ldr	r3, [pc, #232]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	6393      	str	r3, [r2, #56]	@ 0x38
 8003354:	e01b      	b.n	800338e <ENGINE_Schedule_Spark+0xee>
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	2b08      	cmp	r3, #8
 800335a:	d104      	bne.n	8003366 <ENGINE_Schedule_Spark+0xc6>
 800335c:	4b36      	ldr	r3, [pc, #216]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003364:	e013      	b.n	800338e <ENGINE_Schedule_Spark+0xee>
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	2b0c      	cmp	r3, #12
 800336a:	d104      	bne.n	8003376 <ENGINE_Schedule_Spark+0xd6>
 800336c:	4b32      	ldr	r3, [pc, #200]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	6413      	str	r3, [r2, #64]	@ 0x40
 8003374:	e00b      	b.n	800338e <ENGINE_Schedule_Spark+0xee>
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b10      	cmp	r3, #16
 800337a:	d104      	bne.n	8003386 <ENGINE_Schedule_Spark+0xe6>
 800337c:	4b2e      	ldr	r3, [pc, #184]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	6593      	str	r3, [r2, #88]	@ 0x58
 8003384:	e003      	b.n	800338e <ENGINE_Schedule_Spark+0xee>
 8003386:	4b2c      	ldr	r3, [pc, #176]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	65d3      	str	r3, [r2, #92]	@ 0x5c

	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_ACTIVE);
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10a      	bne.n	80033aa <ENGINE_Schedule_Spark+0x10a>
 8003394:	4b28      	ldr	r3, [pc, #160]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699a      	ldr	r2, [r3, #24]
 800339a:	4b28      	ldr	r3, [pc, #160]	@ (800343c <ENGINE_Schedule_Spark+0x19c>)
 800339c:	4013      	ands	r3, r2
 800339e:	4a26      	ldr	r2, [pc, #152]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	f043 0310 	orr.w	r3, r3, #16
 80033a6:	6193      	str	r3, [r2, #24]
 80033a8:	e028      	b.n	80033fc <ENGINE_Schedule_Spark+0x15c>
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d10a      	bne.n	80033c6 <ENGINE_Schedule_Spark+0x126>
 80033b0:	4b21      	ldr	r3, [pc, #132]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	4b22      	ldr	r3, [pc, #136]	@ (8003440 <ENGINE_Schedule_Spark+0x1a0>)
 80033b8:	4013      	ands	r3, r2
 80033ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033c2:	6193      	str	r3, [r2, #24]
 80033c4:	e01a      	b.n	80033fc <ENGINE_Schedule_Spark+0x15c>
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d10a      	bne.n	80033e2 <ENGINE_Schedule_Spark+0x142>
 80033cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	69da      	ldr	r2, [r3, #28]
 80033d2:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <ENGINE_Schedule_Spark+0x19c>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	4a18      	ldr	r2, [pc, #96]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033d8:	6812      	ldr	r2, [r2, #0]
 80033da:	f043 0310 	orr.w	r3, r3, #16
 80033de:	61d3      	str	r3, [r2, #28]
 80033e0:	e00c      	b.n	80033fc <ENGINE_Schedule_Spark+0x15c>
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b0c      	cmp	r3, #12
 80033e6:	d109      	bne.n	80033fc <ENGINE_Schedule_Spark+0x15c>
 80033e8:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	69da      	ldr	r2, [r3, #28]
 80033ee:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <ENGINE_Schedule_Spark+0x1a0>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	4a11      	ldr	r2, [pc, #68]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 80033f4:	6812      	ldr	r2, [r2, #0]
 80033f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033fa:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim4, IGN_CLR_FLAGS[cyl_id]);
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
 80033fe:	4a11      	ldr	r2, [pc, #68]	@ (8003444 <ENGINE_Schedule_Spark+0x1a4>)
 8003400:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003404:	4b0c      	ldr	r3, [pc, #48]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	43d2      	mvns	r2, r2
 800340a:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim4, IGN_IT_FLAGS[cyl_id]);
 800340c:	4b0a      	ldr	r3, [pc, #40]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68d9      	ldr	r1, [r3, #12]
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	4a0c      	ldr	r2, [pc, #48]	@ (8003448 <ENGINE_Schedule_Spark+0x1a8>)
 8003416:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800341a:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <ENGINE_Schedule_Spark+0x198>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	60da      	str	r2, [r3, #12]
}
 8003422:	bf00      	nop
 8003424:	371c      	adds	r7, #28
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	080158ec 	.word	0x080158ec
 8003434:	24003af4 	.word	0x24003af4
 8003438:	24003c90 	.word	0x24003c90
 800343c:	fffeff8f 	.word	0xfffeff8f
 8003440:	feff8fff 	.word	0xfeff8fff
 8003444:	0801593c 	.word	0x0801593c
 8003448:	0801592c 	.word	0x0801592c

0800344c <ENGINE_Ignition_FireNow>:

void ENGINE_Ignition_FireNow(uint8_t ign, uint16_t dwell_us,
		uint16_t spark_time_us) {
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	71fb      	strb	r3, [r7, #7]
 8003456:	460b      	mov	r3, r1
 8003458:	80bb      	strh	r3, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	807b      	strh	r3, [r7, #2]
	if (dwell_us < 2000)
 800345e:	88bb      	ldrh	r3, [r7, #4]
 8003460:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003464:	d202      	bcs.n	800346c <ENGINE_Ignition_FireNow+0x20>
		dwell_us = 2000;
 8003466:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800346a:	80bb      	strh	r3, [r7, #4]
	if (dwell_us > 10000)
 800346c:	88bb      	ldrh	r3, [r7, #4]
 800346e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003472:	4293      	cmp	r3, r2
 8003474:	d902      	bls.n	800347c <ENGINE_Ignition_FireNow+0x30>
		dwell_us = 10000;
 8003476:	f242 7310 	movw	r3, #10000	@ 0x2710
 800347a:	80bb      	strh	r3, [r7, #4]

	uint32_t channel = ignition[ign];
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	4a74      	ldr	r2, [pc, #464]	@ (8003650 <ENGINE_Ignition_FireNow+0x204>)
 8003480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003484:	60fb      	str	r3, [r7, #12]

	ignition_state[ign].dwell_us = dwell_us;
 8003486:	79fa      	ldrb	r2, [r7, #7]
 8003488:	4972      	ldr	r1, [pc, #456]	@ (8003654 <ENGINE_Ignition_FireNow+0x208>)
 800348a:	4613      	mov	r3, r2
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4413      	add	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	440b      	add	r3, r1
 8003494:	88ba      	ldrh	r2, [r7, #4]
 8003496:	801a      	strh	r2, [r3, #0]
	ignition_state[ign].spark_time_us = spark_time_us;
 8003498:	79fa      	ldrb	r2, [r7, #7]
 800349a:	496e      	ldr	r1, [pc, #440]	@ (8003654 <ENGINE_Ignition_FireNow+0x208>)
 800349c:	4613      	mov	r3, r2
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	3302      	adds	r3, #2
 80034a8:	887a      	ldrh	r2, [r7, #2]
 80034aa:	801a      	strh	r2, [r3, #0]
	ignition_state[ign].spark_start_time = __HAL_TIM_GET_COUNTER(&htim4);
 80034ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	79fa      	ldrb	r2, [r7, #7]
 80034b2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80034b4:	4867      	ldr	r0, [pc, #412]	@ (8003654 <ENGINE_Ignition_FireNow+0x208>)
 80034b6:	4613      	mov	r3, r2
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4403      	add	r3, r0
 80034c0:	3304      	adds	r3, #4
 80034c2:	6019      	str	r1, [r3, #0]

	uint32_t turn_off_dwell = ignition_state[ign].spark_start_time
 80034c4:	79fa      	ldrb	r2, [r7, #7]
 80034c6:	4963      	ldr	r1, [pc, #396]	@ (8003654 <ENGINE_Ignition_FireNow+0x208>)
 80034c8:	4613      	mov	r3, r2
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	4413      	add	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	3304      	adds	r3, #4
 80034d4:	6819      	ldr	r1, [r3, #0]
			+ ignition_state[ign].dwell_us;
 80034d6:	79fa      	ldrb	r2, [r7, #7]
 80034d8:	485e      	ldr	r0, [pc, #376]	@ (8003654 <ENGINE_Ignition_FireNow+0x208>)
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4403      	add	r3, r0
 80034e4:	881b      	ldrh	r3, [r3, #0]
	uint32_t turn_off_dwell = ignition_state[ign].spark_start_time
 80034e6:	440b      	add	r3, r1
 80034e8:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim4, channel, turn_off_dwell);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d104      	bne.n	80034fa <ENGINE_Ignition_FireNow+0xae>
 80034f0:	4b59      	ldr	r3, [pc, #356]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80034f8:	e023      	b.n	8003542 <ENGINE_Ignition_FireNow+0xf6>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d104      	bne.n	800350a <ENGINE_Ignition_FireNow+0xbe>
 8003500:	4b55      	ldr	r3, [pc, #340]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	6393      	str	r3, [r2, #56]	@ 0x38
 8003508:	e01b      	b.n	8003542 <ENGINE_Ignition_FireNow+0xf6>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2b08      	cmp	r3, #8
 800350e:	d104      	bne.n	800351a <ENGINE_Ignition_FireNow+0xce>
 8003510:	4b51      	ldr	r3, [pc, #324]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003518:	e013      	b.n	8003542 <ENGINE_Ignition_FireNow+0xf6>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2b0c      	cmp	r3, #12
 800351e:	d104      	bne.n	800352a <ENGINE_Ignition_FireNow+0xde>
 8003520:	4b4d      	ldr	r3, [pc, #308]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	6413      	str	r3, [r2, #64]	@ 0x40
 8003528:	e00b      	b.n	8003542 <ENGINE_Ignition_FireNow+0xf6>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2b10      	cmp	r3, #16
 800352e:	d104      	bne.n	800353a <ENGINE_Ignition_FireNow+0xee>
 8003530:	4b49      	ldr	r3, [pc, #292]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	6593      	str	r3, [r2, #88]	@ 0x58
 8003538:	e003      	b.n	8003542 <ENGINE_Ignition_FireNow+0xf6>
 800353a:	4b47      	ldr	r3, [pc, #284]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_ACTIVE);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10a      	bne.n	800355e <ENGINE_Ignition_FireNow+0x112>
 8003548:	4b43      	ldr	r3, [pc, #268]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699a      	ldr	r2, [r3, #24]
 800354e:	4b43      	ldr	r3, [pc, #268]	@ (800365c <ENGINE_Ignition_FireNow+0x210>)
 8003550:	4013      	ands	r3, r2
 8003552:	4a41      	ldr	r2, [pc, #260]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003554:	6812      	ldr	r2, [r2, #0]
 8003556:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800355a:	6193      	str	r3, [r2, #24]
 800355c:	e028      	b.n	80035b0 <ENGINE_Ignition_FireNow+0x164>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b04      	cmp	r3, #4
 8003562:	d10a      	bne.n	800357a <ENGINE_Ignition_FireNow+0x12e>
 8003564:	4b3c      	ldr	r3, [pc, #240]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699a      	ldr	r2, [r3, #24]
 800356a:	4b3d      	ldr	r3, [pc, #244]	@ (8003660 <ENGINE_Ignition_FireNow+0x214>)
 800356c:	4013      	ands	r3, r2
 800356e:	4a3a      	ldr	r2, [pc, #232]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8003576:	6193      	str	r3, [r2, #24]
 8003578:	e01a      	b.n	80035b0 <ENGINE_Ignition_FireNow+0x164>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2b08      	cmp	r3, #8
 800357e:	d10a      	bne.n	8003596 <ENGINE_Ignition_FireNow+0x14a>
 8003580:	4b35      	ldr	r3, [pc, #212]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	4b35      	ldr	r3, [pc, #212]	@ (800365c <ENGINE_Ignition_FireNow+0x210>)
 8003588:	4013      	ands	r3, r2
 800358a:	4a33      	ldr	r2, [pc, #204]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800358c:	6812      	ldr	r2, [r2, #0]
 800358e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8003592:	61d3      	str	r3, [r2, #28]
 8003594:	e00c      	b.n	80035b0 <ENGINE_Ignition_FireNow+0x164>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b0c      	cmp	r3, #12
 800359a:	d109      	bne.n	80035b0 <ENGINE_Ignition_FireNow+0x164>
 800359c:	4b2e      	ldr	r3, [pc, #184]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	69da      	ldr	r2, [r3, #28]
 80035a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003660 <ENGINE_Ignition_FireNow+0x214>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80035ae:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_INACTIVE);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10a      	bne.n	80035cc <ENGINE_Ignition_FireNow+0x180>
 80035b6:	4b28      	ldr	r3, [pc, #160]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699a      	ldr	r2, [r3, #24]
 80035bc:	4b27      	ldr	r3, [pc, #156]	@ (800365c <ENGINE_Ignition_FireNow+0x210>)
 80035be:	4013      	ands	r3, r2
 80035c0:	4a25      	ldr	r2, [pc, #148]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	f043 0320 	orr.w	r3, r3, #32
 80035c8:	6193      	str	r3, [r2, #24]
 80035ca:	e028      	b.n	800361e <ENGINE_Ignition_FireNow+0x1d2>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d10a      	bne.n	80035e8 <ENGINE_Ignition_FireNow+0x19c>
 80035d2:	4b21      	ldr	r3, [pc, #132]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699a      	ldr	r2, [r3, #24]
 80035d8:	4b21      	ldr	r3, [pc, #132]	@ (8003660 <ENGINE_Ignition_FireNow+0x214>)
 80035da:	4013      	ands	r3, r2
 80035dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80035e4:	6193      	str	r3, [r2, #24]
 80035e6:	e01a      	b.n	800361e <ENGINE_Ignition_FireNow+0x1d2>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d10a      	bne.n	8003604 <ENGINE_Ignition_FireNow+0x1b8>
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69da      	ldr	r2, [r3, #28]
 80035f4:	4b19      	ldr	r3, [pc, #100]	@ (800365c <ENGINE_Ignition_FireNow+0x210>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	4a17      	ldr	r2, [pc, #92]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	f043 0320 	orr.w	r3, r3, #32
 8003600:	61d3      	str	r3, [r2, #28]
 8003602:	e00c      	b.n	800361e <ENGINE_Ignition_FireNow+0x1d2>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b0c      	cmp	r3, #12
 8003608:	d109      	bne.n	800361e <ENGINE_Ignition_FireNow+0x1d2>
 800360a:	4b13      	ldr	r3, [pc, #76]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69da      	ldr	r2, [r3, #28]
 8003610:	4b13      	ldr	r3, [pc, #76]	@ (8003660 <ENGINE_Ignition_FireNow+0x214>)
 8003612:	4013      	ands	r3, r2
 8003614:	4a10      	ldr	r2, [pc, #64]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800361c:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim4, IGN_IT_FLAGS[ign]);
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	4a10      	ldr	r2, [pc, #64]	@ (8003664 <ENGINE_Ignition_FireNow+0x218>)
 8003622:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003626:	4b0c      	ldr	r3, [pc, #48]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	43d2      	mvns	r2, r2
 800362c:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim4, IGN_CLR_FLAGS[ign]);
 800362e:	4b0a      	ldr	r3, [pc, #40]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68d9      	ldr	r1, [r3, #12]
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	4a0c      	ldr	r2, [pc, #48]	@ (8003668 <ENGINE_Ignition_FireNow+0x21c>)
 8003638:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800363c:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <ENGINE_Ignition_FireNow+0x20c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	60da      	str	r2, [r3, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	080158ec 	.word	0x080158ec
 8003654:	24003af4 	.word	0x24003af4
 8003658:	24003c90 	.word	0x24003c90
 800365c:	fffeff8f 	.word	0xfffeff8f
 8003660:	feff8fff 	.word	0xfeff8fff
 8003664:	0801592c 	.word	0x0801592c
 8003668:	0801593c 	.word	0x0801593c

0800366c <ENGINE_Ignition_TestLoop>:

void ENGINE_Ignition_TestLoop(void) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
	if (!ignition_loop_test) {
 8003672:	4b16      	ldr	r3, [pc, #88]	@ (80036cc <ENGINE_Ignition_TestLoop+0x60>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d021      	beq.n	80036be <ENGINE_Ignition_TestLoop+0x52>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 800367a:	f002 fb03 	bl	8005c84 <HAL_GetTick>
 800367e:	6038      	str	r0, [r7, #0]
	if ((current_tick - last_ignition_loop_tick) < 1000) { //ms
 8003680:	4b13      	ldr	r3, [pc, #76]	@ (80036d0 <ENGINE_Ignition_TestLoop+0x64>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800368c:	d319      	bcc.n	80036c2 <ENGINE_Ignition_TestLoop+0x56>
		return;
	}

	last_ignition_loop_tick = current_tick;
 800368e:	4a10      	ldr	r2, [pc, #64]	@ (80036d0 <ENGINE_Ignition_TestLoop+0x64>)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	6013      	str	r3, [r2, #0]

	printf("[IGN TEST] Ignition! \r\n");
 8003694:	480f      	ldr	r0, [pc, #60]	@ (80036d4 <ENGINE_Ignition_TestLoop+0x68>)
 8003696:	f00f f933 	bl	8012900 <puts>

	for (int i = 0; i < 4; i++) {
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	e00a      	b.n	80036b6 <ENGINE_Ignition_TestLoop+0x4a>
		ENGINE_Ignition_FireNow(i, 4000, 0); //us
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2200      	movs	r2, #0
 80036a6:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fece 	bl	800344c <ENGINE_Ignition_FireNow>
	for (int i = 0; i < 4; i++) {
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3301      	adds	r3, #1
 80036b4:	607b      	str	r3, [r7, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	ddf1      	ble.n	80036a0 <ENGINE_Ignition_TestLoop+0x34>
 80036bc:	e002      	b.n	80036c4 <ENGINE_Ignition_TestLoop+0x58>
		return;
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <ENGINE_Ignition_TestLoop+0x58>
		return;
 80036c2:	bf00      	nop
	}
}
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	24003acc 	.word	0x24003acc
 80036d0:	24003ad0 	.word	0x24003ad0
 80036d4:	08015630 	.word	0x08015630

080036d8 <ENGINE_Ignition_ScheduleTestLoop>:

void ENGINE_Ignition_ScheduleTestLoop(void) {
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
	if (!ignition_schedule_test) {
 80036de:	4b1e      	ldr	r3, [pc, #120]	@ (8003758 <ENGINE_Ignition_ScheduleTestLoop+0x80>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d030      	beq.n	8003748 <ENGINE_Ignition_ScheduleTestLoop+0x70>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 80036e6:	f002 facd 	bl	8005c84 <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

	if ((current_tick - last_schedule_test_tick) < 500) {
 80036ec:	4b1b      	ldr	r3, [pc, #108]	@ (800375c <ENGINE_Ignition_ScheduleTestLoop+0x84>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80036f8:	d328      	bcc.n	800374c <ENGINE_Ignition_ScheduleTestLoop+0x74>
		return;
	}

	if (ignition_state[0].state != IGN_STATE_IDLE) {
 80036fa:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <ENGINE_Ignition_ScheduleTestLoop+0x88>)
 80036fc:	7a1b      	ldrb	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d126      	bne.n	8003750 <ENGINE_Ignition_ScheduleTestLoop+0x78>
		return;
	}

	last_schedule_test_tick = current_tick;
 8003702:	4a16      	ldr	r2, [pc, #88]	@ (800375c <ENGINE_Ignition_ScheduleTestLoop+0x84>)
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	6013      	str	r3, [r2, #0]

	printf("[IGN TEST] Scheduling sequence initiated...\r\n");
 8003708:	4816      	ldr	r0, [pc, #88]	@ (8003764 <ENGINE_Ignition_ScheduleTestLoop+0x8c>)
 800370a:	f00f f8f9 	bl	8012900 <puts>

	uint32_t current_timer_cnt = __HAL_TIM_GET_COUNTER(&htim4);
 800370e:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <ENGINE_Ignition_ScheduleTestLoop+0x90>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	60fb      	str	r3, [r7, #12]
	uint32_t delay_into_future_us = 20000;
 8003716:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800371a:	60bb      	str	r3, [r7, #8]

	uint32_t target_spark_tick = current_timer_cnt + delay_into_future_us;
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	4413      	add	r3, r2
 8003722:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < 4; i++) {
 8003724:	2300      	movs	r3, #0
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	e00a      	b.n	8003740 <ENGINE_Ignition_ScheduleTestLoop+0x68>
		ENGINE_Schedule_Spark(i, target_spark_tick, 4000, 0);
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	b2d8      	uxtb	r0, r3
 800372e:	2300      	movs	r3, #0
 8003730:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	f7ff fdb3 	bl	80032a0 <ENGINE_Schedule_Spark>
	for (int i = 0; i < 4; i++) {
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	3301      	adds	r3, #1
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	2b03      	cmp	r3, #3
 8003744:	ddf1      	ble.n	800372a <ENGINE_Ignition_ScheduleTestLoop+0x52>
 8003746:	e004      	b.n	8003752 <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 8003748:	bf00      	nop
 800374a:	e002      	b.n	8003752 <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 800374c:	bf00      	nop
 800374e:	e000      	b.n	8003752 <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 8003750:	bf00      	nop
	}
}
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	24003ac4 	.word	0x24003ac4
 800375c:	24003ac8 	.word	0x24003ac8
 8003760:	24003af4 	.word	0x24003af4
 8003764:	08015648 	.word	0x08015648
 8003768:	24003c90 	.word	0x24003c90

0800376c <ENGINE_Ignition_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_INACTIVE);
		ignition_state[i].state = IGN_STATE_IDLE;
	}
}

void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]

}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == CKP_ACTIVE_CHANNEL) {
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a0c      	ldr	r2, [pc, #48]	@ (80037c0 <HAL_TIM_IC_CaptureCallback+0x40>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d106      	bne.n	80037a0 <HAL_TIM_IC_CaptureCallback+0x20>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7f1b      	ldrb	r3, [r3, #28]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d102      	bne.n	80037a0 <HAL_TIM_IC_CaptureCallback+0x20>
		VR_InputCaptureCallback(SENSOR_CKP);
 800379a:	2000      	movs	r0, #0
 800379c:	f7fd fa38 	bl	8000c10 <VR_InputCaptureCallback>
	}
	if (htim->Instance == TIM5 && htim->Channel == CMP_ACTIVE_CHANNEL) {
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a06      	ldr	r2, [pc, #24]	@ (80037c0 <HAL_TIM_IC_CaptureCallback+0x40>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d106      	bne.n	80037b8 <HAL_TIM_IC_CaptureCallback+0x38>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7f1b      	ldrb	r3, [r3, #28]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d102      	bne.n	80037b8 <HAL_TIM_IC_CaptureCallback+0x38>
		VR_InputCaptureCallback(SENSOR_CMP);
 80037b2:	2001      	movs	r0, #1
 80037b4:	f7fd fa2c 	bl	8000c10 <VR_InputCaptureCallback>
	}
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40000c00 	.word	0x40000c00

080037c4 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 80037c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037c6:	b0af      	sub	sp, #188	@ 0xbc
 80037c8:	af1c      	add	r7, sp, #112	@ 0x70
 80037ca:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a8a      	ldr	r2, [pc, #552]	@ (80039fc <HAL_TIM_OC_DelayElapsedCallback+0x238>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d12c      	bne.n	8003830 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	7f1b      	ldrb	r3, [r3, #28]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d128      	bne.n	8003830 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	60fb      	str	r3, [r7, #12]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 80037e6:	4e86      	ldr	r6, [pc, #536]	@ (8003a00 <HAL_TIM_OC_DelayElapsedCallback+0x23c>)
 80037e8:	4b86      	ldr	r3, [pc, #536]	@ (8003a04 <HAL_TIM_OC_DelayElapsedCallback+0x240>)
 80037ea:	ac0c      	add	r4, sp, #48	@ 0x30
 80037ec:	461d      	mov	r5, r3
 80037ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003802:	466d      	mov	r5, sp
 8003804:	f106 040c 	add.w	r4, r6, #12
 8003808:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800380a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800380c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800380e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003810:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003814:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003818:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f7ff fa7f 	bl	8002d20 <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 100; //100us
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3364      	adds	r3, #100	@ 0x64
 8003826:	617b      	str	r3, [r7, #20]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a71      	ldr	r2, [pc, #452]	@ (80039fc <HAL_TIM_OC_DelayElapsedCallback+0x238>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d12d      	bne.n	8003896 <HAL_TIM_OC_DelayElapsedCallback+0xd2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	7f1b      	ldrb	r3, [r3, #28]
 800383e:	2b08      	cmp	r3, #8
 8003840:	d129      	bne.n	8003896 <HAL_TIM_OC_DelayElapsedCallback+0xd2>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003848:	613b      	str	r3, [r7, #16]

		engine.crakshaft_angle = (uint32_t) ENGINE_CalculateAngle(current_time,
 800384a:	4e6d      	ldr	r6, [pc, #436]	@ (8003a00 <HAL_TIM_OC_DelayElapsedCallback+0x23c>)
 800384c:	466d      	mov	r5, sp
 800384e:	f106 040c 	add.w	r4, r6, #12
 8003852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800385a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800385e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003862:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003866:	6938      	ldr	r0, [r7, #16]
 8003868:	f7fe ffe0 	bl	800282c <ENGINE_CalculateAngle>
 800386c:	eef0 7a40 	vmov.f32	s15, s0
 8003870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003874:	ee17 2a90 	vmov	r2, s15
 8003878:	4b63      	ldr	r3, [pc, #396]	@ (8003a08 <HAL_TIM_OC_DelayElapsedCallback+0x244>)
 800387a:	60da      	str	r2, [r3, #12]
				ckp_sensor);
		ENGINE_UpdateCylinderPhases((float) engine.crakshaft_angle);
 800387c:	4b62      	ldr	r3, [pc, #392]	@ (8003a08 <HAL_TIM_OC_DelayElapsedCallback+0x244>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	ee07 3a90 	vmov	s15, r3
 8003884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003888:	eeb0 0a67 	vmov.f32	s0, s15
 800388c:	f7ff f88e 	bl	80029ac <ENGINE_UpdateCylinderPhases>
		ENGINE_ScheduleNextPhase(current_time);
 8003890:	6938      	ldr	r0, [r7, #16]
 8003892:	f7ff f911 	bl	8002ab8 <ENGINE_ScheduleNextPhase>
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a5c      	ldr	r2, [pc, #368]	@ (8003a0c <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d111      	bne.n	80038c4 <HAL_TIM_OC_DelayElapsedCallback+0x100>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	7f1b      	ldrb	r3, [r3, #28]
 80038a4:	2b10      	cmp	r3, #16
 80038a6:	d10d      	bne.n	80038c4 <HAL_TIM_OC_DelayElapsedCallback+0x100>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	61bb      	str	r3, [r7, #24]

		ENGINE_Injector_OutputCompareCallback(current_time);
 80038b0:	69b8      	ldr	r0, [r7, #24]
 80038b2:	f7ff fceb 	bl	800328c <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	3364      	adds	r3, #100	@ 0x64
 80038ba:	627b      	str	r3, [r7, #36]	@ 0x24
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c2:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a50      	ldr	r2, [pc, #320]	@ (8003a0c <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d111      	bne.n	80038f2 <HAL_TIM_OC_DelayElapsedCallback+0x12e>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	7f1b      	ldrb	r3, [r3, #28]
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d10d      	bne.n	80038f2 <HAL_TIM_OC_DelayElapsedCallback+0x12e>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	623b      	str	r3, [r7, #32]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 80038de:	6a38      	ldr	r0, [r7, #32]
 80038e0:	f7ff ff44 	bl	800376c <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	3364      	adds	r3, #100	@ 0x64
 80038e8:	61fb      	str	r3, [r7, #28]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	69fa      	ldr	r2, [r7, #28]
 80038f0:	65da      	str	r2, [r3, #92]	@ 0x5c
	}

	if (htim->Instance == TIM1) {
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a45      	ldr	r2, [pc, #276]	@ (8003a0c <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	f040 80cd 	bne.w	8003a98 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	7f1b      	ldrb	r3, [r3, #28]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d12a      	bne.n	800395c <HAL_TIM_OC_DelayElapsedCallback+0x198>
			if (injector_state[0].state == INJ_STATE_SCHEDULED) {
 8003906:	4b42      	ldr	r3, [pc, #264]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003908:	789b      	ldrb	r3, [r3, #2]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d117      	bne.n	800393e <HAL_TIM_OC_DelayElapsedCallback+0x17a>
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 800390e:	4b40      	ldr	r3, [pc, #256]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003910:	685b      	ldr	r3, [r3, #4]
						+ injector_state[0].pulse_width_us;
 8003912:	4a3f      	ldr	r2, [pc, #252]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003914:	8812      	ldrh	r2, [r2, #0]
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 8003916:	4413      	add	r3, r2
 8003918:	62bb      	str	r3, [r7, #40]	@ 0x28

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, scheduled_end);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003920:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	699a      	ldr	r2, [r3, #24]
 8003928:	4b3a      	ldr	r3, [pc, #232]	@ (8003a14 <HAL_TIM_OC_DelayElapsedCallback+0x250>)
 800392a:	4013      	ands	r3, r2
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	f043 0320 	orr.w	r3, r3, #32
 8003934:	6193      	str	r3, [r2, #24]

				injector_state[0].state = INJ_STATE_ACTIVE;
 8003936:	4b36      	ldr	r3, [pc, #216]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003938:	2202      	movs	r2, #2
 800393a:	709a      	strb	r2, [r3, #2]
 800393c:	e00e      	b.n	800395c <HAL_TIM_OC_DelayElapsedCallback+0x198>
			} else if (injector_state[0].state == INJ_STATE_ACTIVE) {
 800393e:	4b34      	ldr	r3, [pc, #208]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003940:	789b      	ldrb	r3, [r3, #2]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d10a      	bne.n	800395c <HAL_TIM_OC_DelayElapsedCallback+0x198>
				injector_state[0].state = INJ_STATE_IDLE;
 8003946:	4b32      	ldr	r3, [pc, #200]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003948:	2200      	movs	r2, #0
 800394a:	709a      	strb	r2, [r3, #2]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0202 	bic.w	r2, r2, #2
 800395a:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	7f1b      	ldrb	r3, [r3, #28]
 8003960:	2b02      	cmp	r3, #2
 8003962:	d12a      	bne.n	80039ba <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
			if (injector_state[1].state == INJ_STATE_SCHEDULED) {
 8003964:	4b2a      	ldr	r3, [pc, #168]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003966:	7a9b      	ldrb	r3, [r3, #10]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d117      	bne.n	800399c <HAL_TIM_OC_DelayElapsedCallback+0x1d8>
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 800396c:	4b28      	ldr	r3, [pc, #160]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 800396e:	68db      	ldr	r3, [r3, #12]
						+ injector_state[1].pulse_width_us;
 8003970:	4a27      	ldr	r2, [pc, #156]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003972:	8912      	ldrh	r2, [r2, #8]
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 8003974:	4413      	add	r3, r2
 8003976:	62fb      	str	r3, [r7, #44]	@ 0x2c

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, scheduled_end);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800397e:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	4b24      	ldr	r3, [pc, #144]	@ (8003a18 <HAL_TIM_OC_DelayElapsedCallback+0x254>)
 8003988:	4013      	ands	r3, r2
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003992:	6193      	str	r3, [r2, #24]

				injector_state[1].state = INJ_STATE_ACTIVE;
 8003994:	4b1e      	ldr	r3, [pc, #120]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003996:	2202      	movs	r2, #2
 8003998:	729a      	strb	r2, [r3, #10]
 800399a:	e00e      	b.n	80039ba <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
			} else if (injector_state[1].state == INJ_STATE_ACTIVE) {
 800399c:	4b1c      	ldr	r3, [pc, #112]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 800399e:	7a9b      	ldrb	r3, [r3, #10]
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d10a      	bne.n	80039ba <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
				injector_state[1].state = INJ_STATE_IDLE;
 80039a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	729a      	strb	r2, [r3, #10]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0204 	bic.w	r2, r2, #4
 80039b8:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	7f1b      	ldrb	r3, [r3, #28]
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d13b      	bne.n	8003a3a <HAL_TIM_OC_DelayElapsedCallback+0x276>
			if (injector_state[2].state == INJ_STATE_SCHEDULED) {
 80039c2:	4b13      	ldr	r3, [pc, #76]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 80039c4:	7c9b      	ldrb	r3, [r3, #18]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d128      	bne.n	8003a1c <HAL_TIM_OC_DelayElapsedCallback+0x258>
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 80039ca:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 80039cc:	695b      	ldr	r3, [r3, #20]
						+ injector_state[2].pulse_width_us;
 80039ce:	4a10      	ldr	r2, [pc, #64]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 80039d0:	8a12      	ldrh	r2, [r2, #16]
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 80039d2:	4413      	add	r3, r2
 80039d4:	633b      	str	r3, [r7, #48]	@ 0x30

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, scheduled_end);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039dc:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	69da      	ldr	r2, [r3, #28]
 80039e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a14 <HAL_TIM_OC_DelayElapsedCallback+0x250>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6812      	ldr	r2, [r2, #0]
 80039ec:	f043 0320 	orr.w	r3, r3, #32
 80039f0:	61d3      	str	r3, [r2, #28]

				injector_state[2].state = INJ_STATE_ACTIVE;
 80039f2:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 80039f4:	2202      	movs	r2, #2
 80039f6:	749a      	strb	r2, [r3, #18]
 80039f8:	e01f      	b.n	8003a3a <HAL_TIM_OC_DelayElapsedCallback+0x276>
 80039fa:	bf00      	nop
 80039fc:	40000c00 	.word	0x40000c00
 8003a00:	240002cc 	.word	0x240002cc
 8003a04:	24000308 	.word	0x24000308
 8003a08:	24003b24 	.word	0x24003b24
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	24003ad4 	.word	0x24003ad4
 8003a14:	fffeff8f 	.word	0xfffeff8f
 8003a18:	feff8fff 	.word	0xfeff8fff
			} else if (injector_state[2].state == INJ_STATE_ACTIVE) {
 8003a1c:	4b7f      	ldr	r3, [pc, #508]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a1e:	7c9b      	ldrb	r3, [r3, #18]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d10a      	bne.n	8003a3a <HAL_TIM_OC_DelayElapsedCallback+0x276>
				injector_state[2].state = INJ_STATE_IDLE;
 8003a24:	4b7d      	ldr	r3, [pc, #500]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	749a      	strb	r2, [r3, #18]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0208 	bic.w	r2, r2, #8
 8003a38:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	7f1b      	ldrb	r3, [r3, #28]
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d12a      	bne.n	8003a98 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
			if (injector_state[3].state == INJ_STATE_SCHEDULED) {
 8003a42:	4b76      	ldr	r3, [pc, #472]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a44:	7e9b      	ldrb	r3, [r3, #26]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d117      	bne.n	8003a7a <HAL_TIM_OC_DelayElapsedCallback+0x2b6>
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8003a4a:	4b74      	ldr	r3, [pc, #464]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a4c:	69db      	ldr	r3, [r3, #28]
						+ injector_state[3].pulse_width_us;
 8003a4e:	4a73      	ldr	r2, [pc, #460]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a50:	8b12      	ldrh	r2, [r2, #24]
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8003a52:	4413      	add	r3, r2
 8003a54:	637b      	str	r3, [r7, #52]	@ 0x34

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, scheduled_end);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a5c:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69da      	ldr	r2, [r3, #28]
 8003a64:	4b6e      	ldr	r3, [pc, #440]	@ (8003c20 <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003a66:	4013      	ands	r3, r2
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a70:	61d3      	str	r3, [r2, #28]

				injector_state[3].state = INJ_STATE_ACTIVE;
 8003a72:	4b6a      	ldr	r3, [pc, #424]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a74:	2202      	movs	r2, #2
 8003a76:	769a      	strb	r2, [r3, #26]
 8003a78:	e00e      	b.n	8003a98 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
			} else if (injector_state[3].state == INJ_STATE_ACTIVE) {
 8003a7a:	4b68      	ldr	r3, [pc, #416]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a7c:	7e9b      	ldrb	r3, [r3, #26]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d10a      	bne.n	8003a98 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
				injector_state[3].state = INJ_STATE_IDLE;
 8003a82:	4b66      	ldr	r3, [pc, #408]	@ (8003c1c <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	769a      	strb	r2, [r3, #26]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0210 	bic.w	r2, r2, #16
 8003a96:	60da      	str	r2, [r3, #12]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a61      	ldr	r2, [pc, #388]	@ (8003c24 <HAL_TIM_OC_DelayElapsedCallback+0x460>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	f040 80b8 	bne.w	8003c14 <HAL_TIM_OC_DelayElapsedCallback+0x450>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	7f1b      	ldrb	r3, [r3, #28]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d127      	bne.n	8003afc <HAL_TIM_OC_DelayElapsedCallback+0x338>
			if (ignition_state[0].state == IGN_STATE_DWELL) {
 8003aac:	4b5e      	ldr	r3, [pc, #376]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003aae:	7a1b      	ldrb	r3, [r3, #8]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d114      	bne.n	8003ade <HAL_TIM_OC_DelayElapsedCallback+0x31a>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003ab4:	4b5c      	ldr	r3, [pc, #368]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	63bb      	str	r3, [r7, #56]	@ 0x38

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, spark_time);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ac0:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	699a      	ldr	r2, [r3, #24]
 8003ac8:	4b58      	ldr	r3, [pc, #352]	@ (8003c2c <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	f043 0320 	orr.w	r3, r3, #32
 8003ad4:	6193      	str	r3, [r2, #24]

				ignition_state[0].state = IGN_STATE_SPARK;
 8003ad6:	4b54      	ldr	r3, [pc, #336]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ad8:	2202      	movs	r2, #2
 8003ada:	721a      	strb	r2, [r3, #8]
 8003adc:	e00e      	b.n	8003afc <HAL_TIM_OC_DelayElapsedCallback+0x338>
			} else if (ignition_state[0].state == IGN_STATE_SPARK) {
 8003ade:	4b52      	ldr	r3, [pc, #328]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ae0:	7a1b      	ldrb	r3, [r3, #8]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d10a      	bne.n	8003afc <HAL_TIM_OC_DelayElapsedCallback+0x338>
				ignition_state[0].state = IGN_STATE_IDLE;
 8003ae6:	4b50      	ldr	r3, [pc, #320]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	721a      	strb	r2, [r3, #8]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0202 	bic.w	r2, r2, #2
 8003afa:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	7f1b      	ldrb	r3, [r3, #28]
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d127      	bne.n	8003b54 <HAL_TIM_OC_DelayElapsedCallback+0x390>
			if (ignition_state[1].state == IGN_STATE_DWELL) {
 8003b04:	4b48      	ldr	r3, [pc, #288]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b06:	7d1b      	ldrb	r3, [r3, #20]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d114      	bne.n	8003b36 <HAL_TIM_OC_DelayElapsedCallback+0x372>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003b0c:	4b46      	ldr	r3, [pc, #280]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	63fb      	str	r3, [r7, #60]	@ 0x3c

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, spark_time);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b18:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	699a      	ldr	r2, [r3, #24]
 8003b20:	4b3f      	ldr	r3, [pc, #252]	@ (8003c20 <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003b22:	4013      	ands	r3, r2
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6812      	ldr	r2, [r2, #0]
 8003b28:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b2c:	6193      	str	r3, [r2, #24]

				ignition_state[1].state = IGN_STATE_SPARK;
 8003b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b30:	2202      	movs	r2, #2
 8003b32:	751a      	strb	r2, [r3, #20]
 8003b34:	e00e      	b.n	8003b54 <HAL_TIM_OC_DelayElapsedCallback+0x390>
			} else if (ignition_state[1].state == IGN_STATE_SPARK) {
 8003b36:	4b3c      	ldr	r3, [pc, #240]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b38:	7d1b      	ldrb	r3, [r3, #20]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d10a      	bne.n	8003b54 <HAL_TIM_OC_DelayElapsedCallback+0x390>
				ignition_state[1].state = IGN_STATE_IDLE;
 8003b3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	751a      	strb	r2, [r3, #20]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0204 	bic.w	r2, r2, #4
 8003b52:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	7f1b      	ldrb	r3, [r3, #28]
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d12b      	bne.n	8003bb4 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
			if (ignition_state[2].state == IGN_STATE_DWELL) {
 8003b5c:	4b32      	ldr	r3, [pc, #200]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d115      	bne.n	8003b92 <HAL_TIM_OC_DelayElapsedCallback+0x3ce>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003b66:	4b30      	ldr	r3, [pc, #192]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	643b      	str	r3, [r7, #64]	@ 0x40

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, spark_time);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b72:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	69da      	ldr	r2, [r3, #28]
 8003b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8003c2c <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6812      	ldr	r2, [r2, #0]
 8003b82:	f043 0320 	orr.w	r3, r3, #32
 8003b86:	61d3      	str	r3, [r2, #28]

				ignition_state[2].state = IGN_STATE_SPARK;
 8003b88:	4b27      	ldr	r3, [pc, #156]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 2020 	strb.w	r2, [r3, #32]
 8003b90:	e010      	b.n	8003bb4 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
			} else if (ignition_state[2].state == IGN_STATE_SPARK) {
 8003b92:	4b25      	ldr	r3, [pc, #148]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d10b      	bne.n	8003bb4 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
				ignition_state[2].state = IGN_STATE_IDLE;
 8003b9c:	4b22      	ldr	r3, [pc, #136]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2020 	strb.w	r2, [r3, #32]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68da      	ldr	r2, [r3, #12]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0208 	bic.w	r2, r2, #8
 8003bb2:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	7f1b      	ldrb	r3, [r3, #28]
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d12b      	bne.n	8003c14 <HAL_TIM_OC_DelayElapsedCallback+0x450>
			if (ignition_state[3].state == IGN_STATE_DWELL) {
 8003bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003bbe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d115      	bne.n	8003bf2 <HAL_TIM_OC_DelayElapsedCallback+0x42e>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003bc6:	4b18      	ldr	r3, [pc, #96]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	647b      	str	r3, [r7, #68]	@ 0x44

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, spark_time);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bd2:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69da      	ldr	r2, [r3, #28]
 8003bda:	4b11      	ldr	r3, [pc, #68]	@ (8003c20 <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003be6:	61d3      	str	r3, [r2, #28]

				ignition_state[3].state = IGN_STATE_SPARK;
 8003be8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
	}
}
 8003bf0:	e010      	b.n	8003c14 <HAL_TIM_OC_DelayElapsedCallback+0x450>
			} else if (ignition_state[3].state == IGN_STATE_SPARK) {
 8003bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003bf4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d10b      	bne.n	8003c14 <HAL_TIM_OC_DelayElapsedCallback+0x450>
				ignition_state[3].state = IGN_STATE_IDLE;
 8003bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003c28 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68da      	ldr	r2, [r3, #12]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0210 	bic.w	r2, r2, #16
 8003c12:	60da      	str	r2, [r3, #12]
}
 8003c14:	bf00      	nop
 8003c16:	374c      	adds	r7, #76	@ 0x4c
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c1c:	24003ad4 	.word	0x24003ad4
 8003c20:	feff8fff 	.word	0xfeff8fff
 8003c24:	40000800 	.word	0x40000800
 8003c28:	24003af4 	.word	0x24003af4
 8003c2c:	fffeff8f 	.word	0xfffeff8f

08003c30 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
	char smallBuf[16];
	uint8_t devices_found = 0;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8003c3c:	481e      	ldr	r0, [pc, #120]	@ (8003cb8 <I2C_Scanner+0x88>)
 8003c3e:	f00e fe5f 	bl	8012900 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8003c42:	2301      	movs	r3, #1
 8003c44:	77bb      	strb	r3, [r7, #30]
 8003c46:	e020      	b.n	8003c8a <I2C_Scanner+0x5a>
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8003c48:	7fbb      	ldrb	r3, [r7, #30]
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	b299      	uxth	r1, r3
 8003c50:	230a      	movs	r3, #10
 8003c52:	2202      	movs	r2, #2
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f005 f8dd 	bl	8008e14 <HAL_I2C_IsDeviceReady>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d111      	bne.n	8003c84 <I2C_Scanner+0x54>
				== HAL_OK) {

			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8003c60:	7fbb      	ldrb	r3, [r7, #30]
 8003c62:	f107 000c 	add.w	r0, r7, #12
 8003c66:	4a15      	ldr	r2, [pc, #84]	@ (8003cbc <I2C_Scanner+0x8c>)
 8003c68:	2110      	movs	r1, #16
 8003c6a:	f00e fe51 	bl	8012910 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 8003c6e:	7fbb      	ldrb	r3, [r7, #30]
 8003c70:	005a      	lsls	r2, r3, #1
 8003c72:	f107 030c 	add.w	r3, r7, #12
 8003c76:	4619      	mov	r1, r3
 8003c78:	4811      	ldr	r0, [pc, #68]	@ (8003cc0 <I2C_Scanner+0x90>)
 8003c7a:	f00e fdd9 	bl	8012830 <iprintf>
					addr << 1);

			devices_found++;
 8003c7e:	7ffb      	ldrb	r3, [r7, #31]
 8003c80:	3301      	adds	r3, #1
 8003c82:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 8003c84:	7fbb      	ldrb	r3, [r7, #30]
 8003c86:	3301      	adds	r3, #1
 8003c88:	77bb      	strb	r3, [r7, #30]
 8003c8a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	dada      	bge.n	8003c48 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 8003c92:	7ffb      	ldrb	r3, [r7, #31]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d103      	bne.n	8003ca0 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8003c98:	480a      	ldr	r0, [pc, #40]	@ (8003cc4 <I2C_Scanner+0x94>)
 8003c9a:	f00e fe31 	bl	8012900 <puts>
 8003c9e:	e004      	b.n	8003caa <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8003ca0:	7ffb      	ldrb	r3, [r7, #31]
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4808      	ldr	r0, [pc, #32]	@ (8003cc8 <I2C_Scanner+0x98>)
 8003ca6:	f00e fdc3 	bl	8012830 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8003caa:	4808      	ldr	r0, [pc, #32]	@ (8003ccc <I2C_Scanner+0x9c>)
 8003cac:	f00e fe28 	bl	8012900 <puts>
}
 8003cb0:	bf00      	nop
 8003cb2:	3720      	adds	r7, #32
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	08015678 	.word	0x08015678
 8003cbc:	08015694 	.word	0x08015694
 8003cc0:	0801569c 	.word	0x0801569c
 8003cc4:	080156c4 	.word	0x080156c4
 8003cc8:	080156dc 	.word	0x080156dc
 8003ccc:	080156f8 	.word	0x080156f8

08003cd0 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b094      	sub	sp, #80	@ 0x50
 8003cd4:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8003cd6:	f7fe f969 	bl	8001fac <cJSON_CreateObject>
 8003cda:	63f8      	str	r0, [r7, #60]	@ 0x3c
	char str_buffer[32];

	if (root == NULL) {
 8003cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <ADC_GenerateJSON+0x16>
		return NULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e0b8      	b.n	8003e58 <ADC_GenerateJSON+0x188>
	}

	// --- ADC U16 ---
	cJSON *adc_u16_array = cJSON_CreateArray();
 8003ce6:	f7fe f94d 	bl	8001f84 <cJSON_CreateArray>
 8003cea:	63b8      	str	r0, [r7, #56]	@ 0x38
	for (int i = 0; i < 8; i++) {
 8003cec:	2300      	movs	r3, #0
 8003cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cf0:	e03a      	b.n	8003d68 <ADC_GenerateJSON+0x98>
		cJSON *sensor = cJSON_CreateObject();
 8003cf2:	f7fe f95b 	bl	8001fac <cJSON_CreateObject>
 8003cf6:	6238      	str	r0, [r7, #32]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 8003cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fc fe91 	bl	8000a24 <AD7998_U16_GetSensorName>
 8003d02:	4603      	mov	r3, r0
 8003d04:	461a      	mov	r2, r3
 8003d06:	4956      	ldr	r1, [pc, #344]	@ (8003e60 <ADC_GenerateJSON+0x190>)
 8003d08:	6a38      	ldr	r0, [r7, #32]
 8003d0a:	f7fe f861 	bl	8001dd0 <cJSON_AddStringToObject>

		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 8003d0e:	4a55      	ldr	r2, [pc, #340]	@ (8003e64 <ADC_GenerateJSON+0x194>)
 8003d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d12:	3304      	adds	r3, #4
 8003d14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d18:	ee07 3a90 	vmov	s15, r3
 8003d1c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003d20:	eeb0 0b47 	vmov.f64	d0, d7
 8003d24:	4950      	ldr	r1, [pc, #320]	@ (8003e68 <ADC_GenerateJSON+0x198>)
 8003d26:	6a38      	ldr	r0, [r7, #32]
 8003d28:	f7fe f82e 	bl	8001d88 <cJSON_AddNumberToObject>

		snprintf(str_buffer, sizeof(str_buffer), "%.4f", adc_u16.voltages[i]);
 8003d2c:	4a4d      	ldr	r2, [pc, #308]	@ (8003e64 <ADC_GenerateJSON+0x194>)
 8003d2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d30:	3306      	adds	r3, #6
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	edd3 7a00 	vldr	s15, [r3]
 8003d3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d3e:	463b      	mov	r3, r7
 8003d40:	ed8d 7b00 	vstr	d7, [sp]
 8003d44:	4a49      	ldr	r2, [pc, #292]	@ (8003e6c <ADC_GenerateJSON+0x19c>)
 8003d46:	2120      	movs	r1, #32
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f00e fde1 	bl	8012910 <sniprintf>
		cJSON_AddRawToObject(sensor, "voltage", str_buffer);
 8003d4e:	463b      	mov	r3, r7
 8003d50:	461a      	mov	r2, r3
 8003d52:	4947      	ldr	r1, [pc, #284]	@ (8003e70 <ADC_GenerateJSON+0x1a0>)
 8003d54:	6a38      	ldr	r0, [r7, #32]
 8003d56:	f7fe f85d 	bl	8001e14 <cJSON_AddRawToObject>

		cJSON_AddItemToArray(adc_u16_array, sensor);
 8003d5a:	6a39      	ldr	r1, [r7, #32]
 8003d5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003d5e:	f7fd ff8e 	bl	8001c7e <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8003d62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d64:	3301      	adds	r3, #1
 8003d66:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d6a:	2b07      	cmp	r3, #7
 8003d6c:	ddc1      	ble.n	8003cf2 <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 8003d6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003d70:	4940      	ldr	r1, [pc, #256]	@ (8003e74 <ADC_GenerateJSON+0x1a4>)
 8003d72:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003d74:	f7fd fff2 	bl	8001d5c <cJSON_AddItemToObject>

	// --- ADC U17 ---
	cJSON *adc_u17_array = cJSON_CreateArray();
 8003d78:	f7fe f904 	bl	8001f84 <cJSON_CreateArray>
 8003d7c:	6378      	str	r0, [r7, #52]	@ 0x34
	for (int i = 0; i < 8; i++) {
 8003d7e:	2300      	movs	r3, #0
 8003d80:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d82:	e03a      	b.n	8003dfa <ADC_GenerateJSON+0x12a>
		cJSON *sensor = cJSON_CreateObject();
 8003d84:	f7fe f912 	bl	8001fac <cJSON_CreateObject>
 8003d88:	6278      	str	r0, [r7, #36]	@ 0x24
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 8003d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7fc fe60 	bl	8000a54 <AD7998_U17_GetSensorName>
 8003d94:	4603      	mov	r3, r0
 8003d96:	461a      	mov	r2, r3
 8003d98:	4931      	ldr	r1, [pc, #196]	@ (8003e60 <ADC_GenerateJSON+0x190>)
 8003d9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d9c:	f7fe f818 	bl	8001dd0 <cJSON_AddStringToObject>

		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 8003da0:	4a35      	ldr	r2, [pc, #212]	@ (8003e78 <ADC_GenerateJSON+0x1a8>)
 8003da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003da4:	3304      	adds	r3, #4
 8003da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003daa:	ee07 3a90 	vmov	s15, r3
 8003dae:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003db2:	eeb0 0b47 	vmov.f64	d0, d7
 8003db6:	492c      	ldr	r1, [pc, #176]	@ (8003e68 <ADC_GenerateJSON+0x198>)
 8003db8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003dba:	f7fd ffe5 	bl	8001d88 <cJSON_AddNumberToObject>

		snprintf(str_buffer, sizeof(str_buffer), "%.4f", adc_u17.voltages[i]);
 8003dbe:	4a2e      	ldr	r2, [pc, #184]	@ (8003e78 <ADC_GenerateJSON+0x1a8>)
 8003dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dc2:	3306      	adds	r3, #6
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	edd3 7a00 	vldr	s15, [r3]
 8003dcc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003dd0:	463b      	mov	r3, r7
 8003dd2:	ed8d 7b00 	vstr	d7, [sp]
 8003dd6:	4a25      	ldr	r2, [pc, #148]	@ (8003e6c <ADC_GenerateJSON+0x19c>)
 8003dd8:	2120      	movs	r1, #32
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f00e fd98 	bl	8012910 <sniprintf>
		cJSON_AddRawToObject(sensor, "voltage", str_buffer);
 8003de0:	463b      	mov	r3, r7
 8003de2:	461a      	mov	r2, r3
 8003de4:	4922      	ldr	r1, [pc, #136]	@ (8003e70 <ADC_GenerateJSON+0x1a0>)
 8003de6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003de8:	f7fe f814 	bl	8001e14 <cJSON_AddRawToObject>

		cJSON_AddItemToArray(adc_u17_array, sensor);
 8003dec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003dee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003df0:	f7fd ff45 	bl	8001c7e <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8003df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003df6:	3301      	adds	r3, #1
 8003df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dfc:	2b07      	cmp	r3, #7
 8003dfe:	ddc1      	ble.n	8003d84 <ADC_GenerateJSON+0xb4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8003e00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e02:	491e      	ldr	r1, [pc, #120]	@ (8003e7c <ADC_GenerateJSON+0x1ac>)
 8003e04:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003e06:	f7fd ffa9 	bl	8001d5c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8003e0a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003e0c:	f7fd fc58 	bl	80016c0 <cJSON_PrintUnformatted>
 8003e10:	6338      	str	r0, [r7, #48]	@ 0x30

	if (json_string != NULL) {
 8003e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d01b      	beq.n	8003e50 <ADC_GenerateJSON+0x180>
		size_t total_len = strlen(json_string) + 1;
 8003e18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e1a:	f7fc fab1 	bl	8000380 <strlen>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	3301      	adds	r3, #1
 8003e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
		char *final_string = (char*) malloc(total_len);
 8003e24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e26:	f00d ff17 	bl	8011c58 <malloc>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (final_string != NULL) {
 8003e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <ADC_GenerateJSON+0x170>
			snprintf(final_string, total_len, "%s", json_string);
 8003e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e36:	4a12      	ldr	r2, [pc, #72]	@ (8003e80 <ADC_GenerateJSON+0x1b0>)
 8003e38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e3c:	f00e fd68 	bl	8012910 <sniprintf>
		}
		cJSON_free(json_string);
 8003e40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e42:	f7fe f8c7 	bl	8001fd4 <cJSON_free>
		cJSON_Delete(root);
 8003e46:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003e48:	f7fd f83a 	bl	8000ec0 <cJSON_Delete>
		return final_string;
 8003e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4e:	e003      	b.n	8003e58 <ADC_GenerateJSON+0x188>
	}

	cJSON_Delete(root);
 8003e50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003e52:	f7fd f835 	bl	8000ec0 <cJSON_Delete>
	return NULL;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3748      	adds	r7, #72	@ 0x48
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	08015710 	.word	0x08015710
 8003e64:	24000240 	.word	0x24000240
 8003e68:	08015718 	.word	0x08015718
 8003e6c:	0801571c 	.word	0x0801571c
 8003e70:	08015724 	.word	0x08015724
 8003e74:	0801572c 	.word	0x0801572c
 8003e78:	24000284 	.word	0x24000284
 8003e7c:	08015734 	.word	0x08015734
 8003e80:	0801573c 	.word	0x0801573c

08003e84 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b090      	sub	sp, #64	@ 0x40
 8003e88:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8003e8a:	f7fe f88f 	bl	8001fac <cJSON_CreateObject>
 8003e8e:	6378      	str	r0, [r7, #52]	@ 0x34
	char str_buffer[32];

	if (root == NULL) {
 8003e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <VR_GenerateJSON+0x16>
		return NULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	e0e9      	b.n	800406e <VR_GenerateJSON+0x1ea>
	}

	cJSON *ckp = cJSON_CreateObject();
 8003e9a:	f7fe f887 	bl	8001fac <cJSON_CreateObject>
 8003e9e:	6338      	str	r0, [r7, #48]	@ 0x30
	cJSON *cmp = cJSON_CreateObject();
 8003ea0:	f7fe f884 	bl	8001fac <cJSON_CreateObject>
 8003ea4:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (ckp == NULL || cmp == NULL) {
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <VR_GenerateJSON+0x2e>
 8003eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d104      	bne.n	8003ebc <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 8003eb2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003eb4:	f7fd f804 	bl	8000ec0 <cJSON_Delete>
		return NULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e0d8      	b.n	800406e <VR_GenerateJSON+0x1ea>
	}

	// --- CKP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.rpm);
 8003ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8004078 <VR_GenerateJSON+0x1f4>)
 8003ebe:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003ec2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	ed8d 7b00 	vstr	d7, [sp]
 8003ecc:	4a6b      	ldr	r2, [pc, #428]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003ece:	2120      	movs	r1, #32
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f00e fd1d 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(ckp, "rpm", str_buffer);
 8003ed6:	463b      	mov	r3, r7
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4969      	ldr	r1, [pc, #420]	@ (8004080 <VR_GenerateJSON+0x1fc>)
 8003edc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ede:	f7fd ff99 	bl	8001e14 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.frequency_hz);
 8003ee2:	4b65      	ldr	r3, [pc, #404]	@ (8004078 <VR_GenerateJSON+0x1f4>)
 8003ee4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003ee8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003eec:	463b      	mov	r3, r7
 8003eee:	ed8d 7b00 	vstr	d7, [sp]
 8003ef2:	4a62      	ldr	r2, [pc, #392]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003ef4:	2120      	movs	r1, #32
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f00e fd0a 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(ckp, "frequence", str_buffer);
 8003efc:	463b      	mov	r3, r7
 8003efe:	461a      	mov	r2, r3
 8003f00:	4960      	ldr	r1, [pc, #384]	@ (8004084 <VR_GenerateJSON+0x200>)
 8003f02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f04:	f7fd ff86 	bl	8001e14 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8003f08:	4b5b      	ldr	r3, [pc, #364]	@ (8004078 <VR_GenerateJSON+0x1f4>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	ee07 3a90 	vmov	s15, r3
 8003f10:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003f14:	eeb0 0b47 	vmov.f64	d0, d7
 8003f18:	495b      	ldr	r1, [pc, #364]	@ (8004088 <VR_GenerateJSON+0x204>)
 8003f1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f1c:	f7fd ff34 	bl	8001d88 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 8003f20:	4b55      	ldr	r3, [pc, #340]	@ (8004078 <VR_GenerateJSON+0x1f4>)
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	ee07 3a90 	vmov	s15, r3
 8003f28:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003f2c:	eeb0 0b47 	vmov.f64	d0, d7
 8003f30:	4956      	ldr	r1, [pc, #344]	@ (800408c <VR_GenerateJSON+0x208>)
 8003f32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f34:	f7fd ff28 	bl	8001d88 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) ckp_sensor.period);
 8003f38:	4b4f      	ldr	r3, [pc, #316]	@ (8004078 <VR_GenerateJSON+0x1f4>)
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	ee07 3a90 	vmov	s15, r3
 8003f40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f48:	463b      	mov	r3, r7
 8003f4a:	ed8d 7b00 	vstr	d7, [sp]
 8003f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003f50:	2120      	movs	r1, #32
 8003f52:	4618      	mov	r0, r3
 8003f54:	f00e fcdc 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(ckp, "period", str_buffer);
 8003f58:	463b      	mov	r3, r7
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	494c      	ldr	r1, [pc, #304]	@ (8004090 <VR_GenerateJSON+0x20c>)
 8003f5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f60:	f7fd ff58 	bl	8001e14 <cJSON_AddRawToObject>

	// --- CMP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.rpm);
 8003f64:	4b4b      	ldr	r3, [pc, #300]	@ (8004094 <VR_GenerateJSON+0x210>)
 8003f66:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003f6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f6e:	463b      	mov	r3, r7
 8003f70:	ed8d 7b00 	vstr	d7, [sp]
 8003f74:	4a41      	ldr	r2, [pc, #260]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003f76:	2120      	movs	r1, #32
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f00e fcc9 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(cmp, "rpm", str_buffer);
 8003f7e:	463b      	mov	r3, r7
 8003f80:	461a      	mov	r2, r3
 8003f82:	493f      	ldr	r1, [pc, #252]	@ (8004080 <VR_GenerateJSON+0x1fc>)
 8003f84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003f86:	f7fd ff45 	bl	8001e14 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.frequency_hz);
 8003f8a:	4b42      	ldr	r3, [pc, #264]	@ (8004094 <VR_GenerateJSON+0x210>)
 8003f8c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003f90:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f94:	463b      	mov	r3, r7
 8003f96:	ed8d 7b00 	vstr	d7, [sp]
 8003f9a:	4a38      	ldr	r2, [pc, #224]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003f9c:	2120      	movs	r1, #32
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f00e fcb6 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(cmp, "frequence", str_buffer);
 8003fa4:	463b      	mov	r3, r7
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	4936      	ldr	r1, [pc, #216]	@ (8004084 <VR_GenerateJSON+0x200>)
 8003faa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003fac:	f7fd ff32 	bl	8001e14 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 8003fb0:	4b38      	ldr	r3, [pc, #224]	@ (8004094 <VR_GenerateJSON+0x210>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	ee07 3a90 	vmov	s15, r3
 8003fb8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003fbc:	eeb0 0b47 	vmov.f64	d0, d7
 8003fc0:	4931      	ldr	r1, [pc, #196]	@ (8004088 <VR_GenerateJSON+0x204>)
 8003fc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003fc4:	f7fd fee0 	bl	8001d88 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8003fc8:	4b32      	ldr	r3, [pc, #200]	@ (8004094 <VR_GenerateJSON+0x210>)
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	ee07 3a90 	vmov	s15, r3
 8003fd0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003fd4:	eeb0 0b47 	vmov.f64	d0, d7
 8003fd8:	492c      	ldr	r1, [pc, #176]	@ (800408c <VR_GenerateJSON+0x208>)
 8003fda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003fdc:	f7fd fed4 	bl	8001d88 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) cmp_sensor.period);
 8003fe0:	4b2c      	ldr	r3, [pc, #176]	@ (8004094 <VR_GenerateJSON+0x210>)
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	ee07 3a90 	vmov	s15, r3
 8003fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ff0:	463b      	mov	r3, r7
 8003ff2:	ed8d 7b00 	vstr	d7, [sp]
 8003ff6:	4a21      	ldr	r2, [pc, #132]	@ (800407c <VR_GenerateJSON+0x1f8>)
 8003ff8:	2120      	movs	r1, #32
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f00e fc88 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(cmp, "period", str_buffer);
 8004000:	463b      	mov	r3, r7
 8004002:	461a      	mov	r2, r3
 8004004:	4922      	ldr	r1, [pc, #136]	@ (8004090 <VR_GenerateJSON+0x20c>)
 8004006:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004008:	f7fd ff04 	bl	8001e14 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 800400c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800400e:	4922      	ldr	r1, [pc, #136]	@ (8004098 <VR_GenerateJSON+0x214>)
 8004010:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004012:	f7fd fea3 	bl	8001d5c <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 8004016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004018:	4920      	ldr	r1, [pc, #128]	@ (800409c <VR_GenerateJSON+0x218>)
 800401a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800401c:	f7fd fe9e 	bl	8001d5c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8004020:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004022:	f7fd fb4d 	bl	80016c0 <cJSON_PrintUnformatted>
 8004026:	62b8      	str	r0, [r7, #40]	@ 0x28

	if (json_string != NULL) {
 8004028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01b      	beq.n	8004066 <VR_GenerateJSON+0x1e2>
		size_t total_len = strlen(json_string) + 1;
 800402e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004030:	f7fc f9a6 	bl	8000380 <strlen>
 8004034:	4603      	mov	r3, r0
 8004036:	3301      	adds	r3, #1
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24
		char *final_string = (char*) malloc(total_len);
 800403a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800403c:	f00d fe0c 	bl	8011c58 <malloc>
 8004040:	4603      	mov	r3, r0
 8004042:	623b      	str	r3, [r7, #32]
		if (final_string != NULL) {
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <VR_GenerateJSON+0x1d2>
			snprintf(final_string, total_len, "%s", json_string);
 800404a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404c:	4a14      	ldr	r2, [pc, #80]	@ (80040a0 <VR_GenerateJSON+0x21c>)
 800404e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004050:	6a38      	ldr	r0, [r7, #32]
 8004052:	f00e fc5d 	bl	8012910 <sniprintf>
		}
		cJSON_free(json_string);
 8004056:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004058:	f7fd ffbc 	bl	8001fd4 <cJSON_free>
		cJSON_Delete(root);
 800405c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800405e:	f7fc ff2f 	bl	8000ec0 <cJSON_Delete>
		return final_string;
 8004062:	6a3b      	ldr	r3, [r7, #32]
 8004064:	e003      	b.n	800406e <VR_GenerateJSON+0x1ea>
	}

	cJSON_Delete(root);
 8004066:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004068:	f7fc ff2a 	bl	8000ec0 <cJSON_Delete>
	return NULL;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3738      	adds	r7, #56	@ 0x38
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	240002cc 	.word	0x240002cc
 800407c:	0801571c 	.word	0x0801571c
 8004080:	08015740 	.word	0x08015740
 8004084:	08015744 	.word	0x08015744
 8004088:	08015750 	.word	0x08015750
 800408c:	08015758 	.word	0x08015758
 8004090:	08015764 	.word	0x08015764
 8004094:	24000308 	.word	0x24000308
 8004098:	0801576c 	.word	0x0801576c
 800409c:	08015770 	.word	0x08015770
 80040a0:	0801573c 	.word	0x0801573c

080040a4 <BATTERY_GenerateJSON>:

char* BATTERY_GenerateJSON(void) {
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b090      	sub	sp, #64	@ 0x40
 80040a8:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 80040aa:	f7fd ff7f 	bl	8001fac <cJSON_CreateObject>
 80040ae:	6378      	str	r0, [r7, #52]	@ 0x34
	if (root == NULL) {
 80040b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <BATTERY_GenerateJSON+0x16>
		return NULL;
 80040b6:	2300      	movs	r3, #0
 80040b8:	e049      	b.n	800414e <BATTERY_GenerateJSON+0xaa>
	}

	cJSON *battery_object = cJSON_CreateObject();
 80040ba:	f7fd ff77 	bl	8001fac <cJSON_CreateObject>
 80040be:	6338      	str	r0, [r7, #48]	@ 0x30
	if (battery_object == NULL) {
 80040c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d104      	bne.n	80040d0 <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 80040c6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80040c8:	f7fc fefa 	bl	8000ec0 <cJSON_Delete>
		return NULL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	e03e      	b.n	800414e <BATTERY_GenerateJSON+0xaa>
	}

	char str_buffer[32];
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", battery.voltage);
 80040d0:	4b21      	ldr	r3, [pc, #132]	@ (8004158 <BATTERY_GenerateJSON+0xb4>)
 80040d2:	edd3 7a00 	vldr	s15, [r3]
 80040d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80040da:	1d3b      	adds	r3, r7, #4
 80040dc:	ed8d 7b00 	vstr	d7, [sp]
 80040e0:	4a1e      	ldr	r2, [pc, #120]	@ (800415c <BATTERY_GenerateJSON+0xb8>)
 80040e2:	2120      	movs	r1, #32
 80040e4:	4618      	mov	r0, r3
 80040e6:	f00e fc13 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 80040ea:	1d3b      	adds	r3, r7, #4
 80040ec:	461a      	mov	r2, r3
 80040ee:	491c      	ldr	r1, [pc, #112]	@ (8004160 <BATTERY_GenerateJSON+0xbc>)
 80040f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040f2:	f7fd fe8f 	bl	8001e14 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 80040f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040f8:	491a      	ldr	r1, [pc, #104]	@ (8004164 <BATTERY_GenerateJSON+0xc0>)
 80040fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80040fc:	f7fd fe2e 	bl	8001d5c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8004100:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004102:	f7fd fadd 	bl	80016c0 <cJSON_PrintUnformatted>
 8004106:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (json_string != NULL) {
 8004108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d01b      	beq.n	8004146 <BATTERY_GenerateJSON+0xa2>
		size_t total_len = strlen(json_string) + 1;
 800410e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004110:	f7fc f936 	bl	8000380 <strlen>
 8004114:	4603      	mov	r3, r0
 8004116:	3301      	adds	r3, #1
 8004118:	62bb      	str	r3, [r7, #40]	@ 0x28
		char *final_string = (char*) malloc(total_len);
 800411a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800411c:	f00d fd9c 	bl	8011c58 <malloc>
 8004120:	4603      	mov	r3, r0
 8004122:	627b      	str	r3, [r7, #36]	@ 0x24
		if (final_string != NULL) {
 8004124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004126:	2b00      	cmp	r3, #0
 8004128:	d005      	beq.n	8004136 <BATTERY_GenerateJSON+0x92>
			snprintf(final_string, total_len, "%s", json_string);
 800412a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800412c:	4a0e      	ldr	r2, [pc, #56]	@ (8004168 <BATTERY_GenerateJSON+0xc4>)
 800412e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004130:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004132:	f00e fbed 	bl	8012910 <sniprintf>
		}
		cJSON_free(json_string);
 8004136:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004138:	f7fd ff4c 	bl	8001fd4 <cJSON_free>
		cJSON_Delete(root);
 800413c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800413e:	f7fc febf 	bl	8000ec0 <cJSON_Delete>
		return final_string;
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	e003      	b.n	800414e <BATTERY_GenerateJSON+0xaa>
	}

	cJSON_Delete(root);
 8004146:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004148:	f7fc feba 	bl	8000ec0 <cJSON_Delete>
	return NULL;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3738      	adds	r7, #56	@ 0x38
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	240002c8 	.word	0x240002c8
 800415c:	0801571c 	.word	0x0801571c
 8004160:	08015724 	.word	0x08015724
 8004164:	08015774 	.word	0x08015774
 8004168:	0801573c 	.word	0x0801573c

0800416c <ENGINE_GenerateJSON>:

char* ENGINE_GenerateJSON(void) {
 800416c:	b580      	push	{r7, lr}
 800416e:	b092      	sub	sp, #72	@ 0x48
 8004170:	af02      	add	r7, sp, #8
	char str_buffer[32];

	cJSON *root = cJSON_CreateObject();
 8004172:	f7fd ff1b 	bl	8001fac <cJSON_CreateObject>
 8004176:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (root == NULL) {
 8004178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <ENGINE_GenerateJSON+0x16>
		return NULL;
 800417e:	2300      	movs	r3, #0
 8004180:	e0d5      	b.n	800432e <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON *engine_object = cJSON_CreateObject();
 8004182:	f7fd ff13 	bl	8001fac <cJSON_CreateObject>
 8004186:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (engine_object == NULL) {
 8004188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418a:	2b00      	cmp	r3, #0
 800418c:	d104      	bne.n	8004198 <ENGINE_GenerateJSON+0x2c>
		cJSON_Delete(root);
 800418e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004190:	f7fc fe96 	bl	8000ec0 <cJSON_Delete>
		return NULL;
 8004194:	2300      	movs	r3, #0
 8004196:	e0ca      	b.n	800432e <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON *crankshaft = cJSON_CreateObject();
 8004198:	f7fd ff08 	bl	8001fac <cJSON_CreateObject>
 800419c:	6378      	str	r0, [r7, #52]	@ 0x34
	cJSON *camshaft = cJSON_CreateObject();
 800419e:	f7fd ff05 	bl	8001fac <cJSON_CreateObject>
 80041a2:	6338      	str	r0, [r7, #48]	@ 0x30
	if (crankshaft == NULL || camshaft == NULL) {
 80041a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <ENGINE_GenerateJSON+0x44>
 80041aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d104      	bne.n	80041ba <ENGINE_GenerateJSON+0x4e>
		cJSON_Delete(root);
 80041b0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80041b2:	f7fc fe85 	bl	8000ec0 <cJSON_Delete>
		return NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	e0b9      	b.n	800432e <ENGINE_GenerateJSON+0x1c2>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crakshaft_angular_velocity);
 80041ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	ee07 3a90 	vmov	s15, r3
 80041c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 80041c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	ed8d 7b00 	vstr	d7, [sp]
 80041d0:	4a5a      	ldr	r2, [pc, #360]	@ (800433c <ENGINE_GenerateJSON+0x1d0>)
 80041d2:	2120      	movs	r1, #32
 80041d4:	4618      	mov	r0, r3
 80041d6:	f00e fb9b 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angularvelocity", str_buffer);
 80041da:	1d3b      	adds	r3, r7, #4
 80041dc:	461a      	mov	r2, r3
 80041de:	4958      	ldr	r1, [pc, #352]	@ (8004340 <ENGINE_GenerateJSON+0x1d4>)
 80041e0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80041e2:	f7fd fe17 	bl	8001e14 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crakshaft_angle);
 80041e6:	4b54      	ldr	r3, [pc, #336]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	ee07 3a90 	vmov	s15, r3
 80041ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 80041f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041f6:	1d3b      	adds	r3, r7, #4
 80041f8:	ed8d 7b00 	vstr	d7, [sp]
 80041fc:	4a4f      	ldr	r2, [pc, #316]	@ (800433c <ENGINE_GenerateJSON+0x1d0>)
 80041fe:	2120      	movs	r1, #32
 8004200:	4618      	mov	r0, r3
 8004202:	f00e fb85 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angle", str_buffer);
 8004206:	1d3b      	adds	r3, r7, #4
 8004208:	461a      	mov	r2, r3
 800420a:	494e      	ldr	r1, [pc, #312]	@ (8004344 <ENGINE_GenerateJSON+0x1d8>)
 800420c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800420e:	f7fd fe01 	bl	8001e14 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angular_velocity);
 8004212:	4b49      	ldr	r3, [pc, #292]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	ee07 3a90 	vmov	s15, r3
 800421a:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 800421e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004222:	1d3b      	adds	r3, r7, #4
 8004224:	ed8d 7b00 	vstr	d7, [sp]
 8004228:	4a44      	ldr	r2, [pc, #272]	@ (800433c <ENGINE_GenerateJSON+0x1d0>)
 800422a:	2120      	movs	r1, #32
 800422c:	4618      	mov	r0, r3
 800422e:	f00e fb6f 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angularvelocity", str_buffer);
 8004232:	1d3b      	adds	r3, r7, #4
 8004234:	461a      	mov	r2, r3
 8004236:	4942      	ldr	r1, [pc, #264]	@ (8004340 <ENGINE_GenerateJSON+0x1d4>)
 8004238:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800423a:	f7fd fdeb 	bl	8001e14 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angle);
 800423e:	4b3e      	ldr	r3, [pc, #248]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	ee07 3a90 	vmov	s15, r3
 8004246:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 800424a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800424e:	1d3b      	adds	r3, r7, #4
 8004250:	ed8d 7b00 	vstr	d7, [sp]
 8004254:	4a39      	ldr	r2, [pc, #228]	@ (800433c <ENGINE_GenerateJSON+0x1d0>)
 8004256:	2120      	movs	r1, #32
 8004258:	4618      	mov	r0, r3
 800425a:	f00e fb59 	bl	8012910 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angle", str_buffer);
 800425e:	1d3b      	adds	r3, r7, #4
 8004260:	461a      	mov	r2, r3
 8004262:	4938      	ldr	r1, [pc, #224]	@ (8004344 <ENGINE_GenerateJSON+0x1d8>)
 8004264:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004266:	f7fd fdd5 	bl	8001e14 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(engine_object, "crankshaft", crankshaft);
 800426a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800426c:	4936      	ldr	r1, [pc, #216]	@ (8004348 <ENGINE_GenerateJSON+0x1dc>)
 800426e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004270:	f7fd fd74 	bl	8001d5c <cJSON_AddItemToObject>
	cJSON_AddItemToObject(engine_object, "camshaft", camshaft);
 8004274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004276:	4935      	ldr	r1, [pc, #212]	@ (800434c <ENGINE_GenerateJSON+0x1e0>)
 8004278:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800427a:	f7fd fd6f 	bl	8001d5c <cJSON_AddItemToObject>

	cJSON_AddRawToObject(engine_object, "piston_one",
 800427e:	4b2e      	ldr	r3, [pc, #184]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 8004280:	7a1b      	ldrb	r3, [r3, #8]
 8004282:	4618      	mov	r0, r3
 8004284:	f7fe fb64 	bl	8002950 <ENGINE_GetPhaseName>
 8004288:	4603      	mov	r3, r0
 800428a:	461a      	mov	r2, r3
 800428c:	4930      	ldr	r1, [pc, #192]	@ (8004350 <ENGINE_GenerateJSON+0x1e4>)
 800428e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004290:	f7fd fdc0 	bl	8001e14 <cJSON_AddRawToObject>
			ENGINE_GetPhaseName(engine.cyl_status[0].current_phase));
	cJSON_AddRawToObject(engine_object, "piston_two",
 8004294:	4b28      	ldr	r3, [pc, #160]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 8004296:	7a5b      	ldrb	r3, [r3, #9]
 8004298:	4618      	mov	r0, r3
 800429a:	f7fe fb59 	bl	8002950 <ENGINE_GetPhaseName>
 800429e:	4603      	mov	r3, r0
 80042a0:	461a      	mov	r2, r3
 80042a2:	492c      	ldr	r1, [pc, #176]	@ (8004354 <ENGINE_GenerateJSON+0x1e8>)
 80042a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042a6:	f7fd fdb5 	bl	8001e14 <cJSON_AddRawToObject>
			ENGINE_GetPhaseName(engine.cyl_status[1].current_phase));
	cJSON_AddRawToObject(engine_object, "piston_three",
 80042aa:	4b23      	ldr	r3, [pc, #140]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 80042ac:	7a9b      	ldrb	r3, [r3, #10]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fe fb4e 	bl	8002950 <ENGINE_GetPhaseName>
 80042b4:	4603      	mov	r3, r0
 80042b6:	461a      	mov	r2, r3
 80042b8:	4927      	ldr	r1, [pc, #156]	@ (8004358 <ENGINE_GenerateJSON+0x1ec>)
 80042ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042bc:	f7fd fdaa 	bl	8001e14 <cJSON_AddRawToObject>
			ENGINE_GetPhaseName(engine.cyl_status[2].current_phase));
	cJSON_AddRawToObject(engine_object, "piston_four",
 80042c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004338 <ENGINE_GenerateJSON+0x1cc>)
 80042c2:	7adb      	ldrb	r3, [r3, #11]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7fe fb43 	bl	8002950 <ENGINE_GetPhaseName>
 80042ca:	4603      	mov	r3, r0
 80042cc:	461a      	mov	r2, r3
 80042ce:	4923      	ldr	r1, [pc, #140]	@ (800435c <ENGINE_GenerateJSON+0x1f0>)
 80042d0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042d2:	f7fd fd9f 	bl	8001e14 <cJSON_AddRawToObject>
			ENGINE_GetPhaseName(engine.cyl_status[3].current_phase));

	cJSON_AddItemToObject(root, "engine", engine_object);
 80042d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80042d8:	4921      	ldr	r1, [pc, #132]	@ (8004360 <ENGINE_GenerateJSON+0x1f4>)
 80042da:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80042dc:	f7fd fd3e 	bl	8001d5c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80042e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80042e2:	f7fd f9ed 	bl	80016c0 <cJSON_PrintUnformatted>
 80042e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (json_string != NULL) {
 80042e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d01b      	beq.n	8004326 <ENGINE_GenerateJSON+0x1ba>
		size_t total_len = strlen(json_string) + 1;
 80042ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80042f0:	f7fc f846 	bl	8000380 <strlen>
 80042f4:	4603      	mov	r3, r0
 80042f6:	3301      	adds	r3, #1
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
		char *final_string = (char*) malloc(total_len);
 80042fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042fc:	f00d fcac 	bl	8011c58 <malloc>
 8004300:	4603      	mov	r3, r0
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
		if (final_string != NULL) {
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	2b00      	cmp	r3, #0
 8004308:	d005      	beq.n	8004316 <ENGINE_GenerateJSON+0x1aa>
			snprintf(final_string, total_len, "%s", json_string);
 800430a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430c:	4a15      	ldr	r2, [pc, #84]	@ (8004364 <ENGINE_GenerateJSON+0x1f8>)
 800430e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004312:	f00e fafd 	bl	8012910 <sniprintf>
		}
		cJSON_free(json_string);
 8004316:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004318:	f7fd fe5c 	bl	8001fd4 <cJSON_free>
		cJSON_Delete(root);
 800431c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800431e:	f7fc fdcf 	bl	8000ec0 <cJSON_Delete>
		return final_string;
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	e003      	b.n	800432e <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON_Delete(root);
 8004326:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004328:	f7fc fdca 	bl	8000ec0 <cJSON_Delete>
	return NULL;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3740      	adds	r7, #64	@ 0x40
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	24003b24 	.word	0x24003b24
 800433c:	0801571c 	.word	0x0801571c
 8004340:	0801577c 	.word	0x0801577c
 8004344:	0801578c 	.word	0x0801578c
 8004348:	08015794 	.word	0x08015794
 800434c:	080157a0 	.word	0x080157a0
 8004350:	080157ac 	.word	0x080157ac
 8004354:	080157b8 	.word	0x080157b8
 8004358:	080157c4 	.word	0x080157c4
 800435c:	080157d4 	.word	0x080157d4
 8004360:	080157e0 	.word	0x080157e0
 8004364:	0801573c 	.word	0x0801573c

08004368 <SEND_VR_CallBack>:

void SEND_VR_CallBack(Command_Result_t result) {
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d106      	bne.n	8004386 <SEND_VR_CallBack+0x1e>
		SERIAL_SendJSON(VR_GenerateJSON(), "OK", 150,
 8004378:	f7ff fd84 	bl	8003e84 <VR_GenerateJSON>
 800437c:	2300      	movs	r3, #0
 800437e:	2296      	movs	r2, #150	@ 0x96
 8004380:	4903      	ldr	r1, [pc, #12]	@ (8004390 <SEND_VR_CallBack+0x28>)
 8004382:	f7fe f815 	bl	80023b0 <SERIAL_SendJSON>
		NULL);
	}
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	080157e8 	.word	0x080157e8

08004394 <SEND_ADC_CallBack>:

void SEND_ADC_CallBack(Command_Result_t result) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d106      	bne.n	80043b2 <SEND_ADC_CallBack+0x1e>
		SERIAL_SendJSON(ADC_GenerateJSON(), "OK", 150,
 80043a4:	f7ff fc94 	bl	8003cd0 <ADC_GenerateJSON>
 80043a8:	2300      	movs	r3, #0
 80043aa:	2296      	movs	r2, #150	@ 0x96
 80043ac:	4903      	ldr	r1, [pc, #12]	@ (80043bc <SEND_ADC_CallBack+0x28>)
 80043ae:	f7fd ffff 	bl	80023b0 <SERIAL_SendJSON>
		NULL);
	}
}
 80043b2:	bf00      	nop
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	080157e8 	.word	0x080157e8

080043c0 <SEND_Battery_CallBack>:

void SEND_Battery_CallBack(Command_Result_t result) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	4603      	mov	r3, r0
 80043c8:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d106      	bne.n	80043de <SEND_Battery_CallBack+0x1e>
		SERIAL_SendJSON(BATTERY_GenerateJSON(), "OK", 150,
 80043d0:	f7ff fe68 	bl	80040a4 <BATTERY_GenerateJSON>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2296      	movs	r2, #150	@ 0x96
 80043d8:	4903      	ldr	r1, [pc, #12]	@ (80043e8 <SEND_Battery_CallBack+0x28>)
 80043da:	f7fd ffe9 	bl	80023b0 <SERIAL_SendJSON>
		NULL);
	}
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	080157e8 	.word	0x080157e8

080043ec <SEND_Engine_CallBack>:

void SEND_Engine_CallBack(Command_Result_t result) {
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 80043f6:	79fb      	ldrb	r3, [r7, #7]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d106      	bne.n	800440a <SEND_Engine_CallBack+0x1e>
		SERIAL_SendJSON(ENGINE_GenerateJSON(), "OK", 150,
 80043fc:	f7ff feb6 	bl	800416c <ENGINE_GenerateJSON>
 8004400:	2300      	movs	r3, #0
 8004402:	2296      	movs	r2, #150	@ 0x96
 8004404:	4903      	ldr	r1, [pc, #12]	@ (8004414 <SEND_Engine_CallBack+0x28>)
 8004406:	f7fd ffd3 	bl	80023b0 <SERIAL_SendJSON>
		NULL);
	}
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	080157e8 	.word	0x080157e8

08004418 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 800441c:	f7fc faa6 	bl	800096c <AD7998_U16_ReadAllChannels>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d003      	beq.n	800442e <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8004426:	4807      	ldr	r0, [pc, #28]	@ (8004444 <ADC_Read_Cycle+0x2c>)
 8004428:	f00e fa6a 	bl	8012900 <puts>
		return;
 800442c:	e008      	b.n	8004440 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 800442e:	f7fc facb 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8004438:	4803      	ldr	r0, [pc, #12]	@ (8004448 <ADC_Read_Cycle+0x30>)
 800443a:	f00e fa61 	bl	8012900 <puts>
		return;
 800443e:	bf00      	nop
	}
}
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	080157ec 	.word	0x080157ec
 8004448:	08015804 	.word	0x08015804

0800444c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 8004450:	f000 fe6c 	bl	800512c <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004454:	f001 fb90 	bl	8005b78 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004458:	f000 f912 	bl	8004680 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800445c:	f000 fd4e 	bl	8004efc <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8004460:	f000 fd00 	bl	8004e64 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8004464:	f000 fa04 	bl	8004870 <MX_I2C1_Init>
	MX_I2C2_Init();
 8004468:	f000 fa42 	bl	80048f0 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 800446c:	f000 fcae 	bl	8004dcc <MX_USART1_UART_Init>
	MX_TIM5_Init();
 8004470:	f000 fbfe 	bl	8004c70 <MX_TIM5_Init>
	MX_TIM4_Init();
 8004474:	f000 fb64 	bl	8004b40 <MX_TIM4_Init>
	MX_TIM1_Init();
 8004478:	f000 fa7a 	bl	8004970 <MX_TIM1_Init>
	MX_ADC1_Init();
 800447c:	f000 f97c 	bl	8004778 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8004480:	4864      	ldr	r0, [pc, #400]	@ (8004614 <main+0x1c8>)
 8004482:	f7ff fbd5 	bl	8003c30 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 8004486:	4864      	ldr	r0, [pc, #400]	@ (8004618 <main+0x1cc>)
 8004488:	f7ff fbd2 	bl	8003c30 <I2C_Scanner>

	TIM1_Init_Config();
 800448c:	f000 fd8c 	bl	8004fa8 <TIM1_Init_Config>
	TIM4_Init_Config();
 8004490:	f000 fdca 	bl	8005028 <TIM4_Init_Config>
	TIM5_Init_Config();
 8004494:	f000 fdf2 	bl	800507c <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8004498:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800449c:	2100      	movs	r1, #0
 800449e:	485f      	ldr	r0, [pc, #380]	@ (800461c <main+0x1d0>)
 80044a0:	f003 f830 	bl	8007504 <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	SERIAL_Init(&huart1);
 80044a4:	485e      	ldr	r0, [pc, #376]	@ (8004620 <main+0x1d4>)
 80044a6:	f7fd fda5 	bl	8001ff4 <SERIAL_Init>

	ENGINE_UpdateCylinderPhases(0);
 80044aa:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 8004624 <main+0x1d8>
 80044ae:	f7fe fa7d 	bl	80029ac <ENGINE_UpdateCylinderPhases>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 80044b2:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8004628 <main+0x1dc>
 80044b6:	4858      	ldr	r0, [pc, #352]	@ (8004618 <main+0x1cc>)
 80044b8:	f7fc f9c6 	bl	8000848 <AD7998_Init>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <main+0x7c>
		printf("Failed to initialize ADCs!\r\n");
 80044c2:	485a      	ldr	r0, [pc, #360]	@ (800462c <main+0x1e0>)
 80044c4:	f00e fa1c 	bl	8012900 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 80044c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80044cc:	2101      	movs	r1, #1
 80044ce:	203a      	movs	r0, #58	@ 0x3a
 80044d0:	f7fc fb4e 	bl	8000b70 <VR_Init>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d103      	bne.n	80044e2 <main+0x96>
		printf("VR sensors successfully initialized!\r\n");
 80044da:	4855      	ldr	r0, [pc, #340]	@ (8004630 <main+0x1e4>)
 80044dc:	f00e fa10 	bl	8012900 <puts>
 80044e0:	e002      	b.n	80044e8 <main+0x9c>
	} else
		printf("Error starting VR sensors!\r\n");
 80044e2:	4854      	ldr	r0, [pc, #336]	@ (8004634 <main+0x1e8>)
 80044e4:	f00e fa0c 	bl	8012900 <puts>

	printf("\r\n");
 80044e8:	4853      	ldr	r0, [pc, #332]	@ (8004638 <main+0x1ec>)
 80044ea:	f00e fa09 	bl	8012900 <puts>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 80044ee:	f001 fbc9 	bl	8005c84 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	4b51      	ldr	r3, [pc, #324]	@ (800463c <main+0x1f0>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	d906      	bls.n	800450c <main+0xc0>
			last_ADC_read = HAL_GetTick();
 80044fe:	f001 fbc1 	bl	8005c84 <HAL_GetTick>
 8004502:	4603      	mov	r3, r0
 8004504:	4a4d      	ldr	r2, [pc, #308]	@ (800463c <main+0x1f0>)
 8004506:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8004508:	f7ff ff86 	bl	8004418 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 800450c:	f001 fbba 	bl	8005c84 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	4b4b      	ldr	r3, [pc, #300]	@ (8004640 <main+0x1f4>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	2b0e      	cmp	r3, #14
 800451a:	d906      	bls.n	800452a <main+0xde>
			last_BATTERY_read = HAL_GetTick();
 800451c:	f001 fbb2 	bl	8005c84 <HAL_GetTick>
 8004520:	4603      	mov	r3, r0
 8004522:	4a47      	ldr	r2, [pc, #284]	@ (8004640 <main+0x1f4>)
 8004524:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltageFiltered();
 8004526:	f7fc fae1 	bl	8000aec <BATTERY_ReadVoltageFiltered>
		}

		SERIAL_ProcessQueue();
 800452a:	f7fd fed7 	bl	80022dc <SERIAL_ProcessQueue>
		SERIAL_CheckRXCommand();
 800452e:	f7fd ffdb 	bl	80024e8 <SERIAL_CheckRXCommand>

		static uint32_t last_telemetry_tick = 0;
		if ((HAL_GetTick() - last_telemetry_tick) >= 5000) {
 8004532:	f001 fba7 	bl	8005c84 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	4b42      	ldr	r3, [pc, #264]	@ (8004644 <main+0x1f8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004542:	4293      	cmp	r3, r2
 8004544:	d95c      	bls.n	8004600 <main+0x1b4>
			last_telemetry_tick = HAL_GetTick();
 8004546:	f001 fb9d 	bl	8005c84 <HAL_GetTick>
 800454a:	4603      	mov	r3, r0
 800454c:	4a3d      	ldr	r2, [pc, #244]	@ (8004644 <main+0x1f8>)
 800454e:	6013      	str	r3, [r2, #0]

			if (is_connected) {
 8004550:	4b3d      	ldr	r3, [pc, #244]	@ (8004648 <main+0x1fc>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d049      	beq.n	80045ee <main+0x1a2>

				static uint8_t telemetry_step = 0;

				if (!SERIAL_IsQueueFull()) {
 800455a:	f7fd fe23 	bl	80021a4 <SERIAL_IsQueueFull>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d14d      	bne.n	8004600 <main+0x1b4>

					last_telemetry_tick = HAL_GetTick();
 8004564:	f001 fb8e 	bl	8005c84 <HAL_GetTick>
 8004568:	4603      	mov	r3, r0
 800456a:	4a36      	ldr	r2, [pc, #216]	@ (8004644 <main+0x1f8>)
 800456c:	6013      	str	r3, [r2, #0]

					switch (telemetry_step) {
 800456e:	4b37      	ldr	r3, [pc, #220]	@ (800464c <main+0x200>)
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	2b03      	cmp	r3, #3
 8004574:	d844      	bhi.n	8004600 <main+0x1b4>
 8004576:	a201      	add	r2, pc, #4	@ (adr r2, 800457c <main+0x130>)
 8004578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457c:	0800458d 	.word	0x0800458d
 8004580:	080045a7 	.word	0x080045a7
 8004584:	080045c1 	.word	0x080045c1
 8004588:	080045db 	.word	0x080045db
					case 0:
						SERIAL_SendCommand("AT+VR", "OK", 50, SEND_VR_CallBack);
 800458c:	4b30      	ldr	r3, [pc, #192]	@ (8004650 <main+0x204>)
 800458e:	2232      	movs	r2, #50	@ 0x32
 8004590:	4930      	ldr	r1, [pc, #192]	@ (8004654 <main+0x208>)
 8004592:	4831      	ldr	r0, [pc, #196]	@ (8004658 <main+0x20c>)
 8004594:	f7fd feea 	bl	800236c <SERIAL_SendCommand>
						telemetry_step++;
 8004598:	4b2c      	ldr	r3, [pc, #176]	@ (800464c <main+0x200>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	3301      	adds	r3, #1
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	4b2a      	ldr	r3, [pc, #168]	@ (800464c <main+0x200>)
 80045a2:	701a      	strb	r2, [r3, #0]
						break;
 80045a4:	e02c      	b.n	8004600 <main+0x1b4>

					case 1:
						SERIAL_SendCommand("AT+ADC", "OK", 50,
 80045a6:	4b2d      	ldr	r3, [pc, #180]	@ (800465c <main+0x210>)
 80045a8:	2232      	movs	r2, #50	@ 0x32
 80045aa:	492a      	ldr	r1, [pc, #168]	@ (8004654 <main+0x208>)
 80045ac:	482c      	ldr	r0, [pc, #176]	@ (8004660 <main+0x214>)
 80045ae:	f7fd fedd 	bl	800236c <SERIAL_SendCommand>
								SEND_ADC_CallBack);
						telemetry_step++;
 80045b2:	4b26      	ldr	r3, [pc, #152]	@ (800464c <main+0x200>)
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	3301      	adds	r3, #1
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	4b24      	ldr	r3, [pc, #144]	@ (800464c <main+0x200>)
 80045bc:	701a      	strb	r2, [r3, #0]
						break;
 80045be:	e01f      	b.n	8004600 <main+0x1b4>

					case 2:
						SERIAL_SendCommand("AT+BATTERY", "OK", 50,
 80045c0:	4b28      	ldr	r3, [pc, #160]	@ (8004664 <main+0x218>)
 80045c2:	2232      	movs	r2, #50	@ 0x32
 80045c4:	4923      	ldr	r1, [pc, #140]	@ (8004654 <main+0x208>)
 80045c6:	4828      	ldr	r0, [pc, #160]	@ (8004668 <main+0x21c>)
 80045c8:	f7fd fed0 	bl	800236c <SERIAL_SendCommand>
								SEND_Battery_CallBack);
						telemetry_step++;
 80045cc:	4b1f      	ldr	r3, [pc, #124]	@ (800464c <main+0x200>)
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	4b1d      	ldr	r3, [pc, #116]	@ (800464c <main+0x200>)
 80045d6:	701a      	strb	r2, [r3, #0]
						break;
 80045d8:	e012      	b.n	8004600 <main+0x1b4>

					case 3:
						SERIAL_SendCommand("AT+ENGINE", "OK", 50,
 80045da:	4b24      	ldr	r3, [pc, #144]	@ (800466c <main+0x220>)
 80045dc:	2232      	movs	r2, #50	@ 0x32
 80045de:	491d      	ldr	r1, [pc, #116]	@ (8004654 <main+0x208>)
 80045e0:	4823      	ldr	r0, [pc, #140]	@ (8004670 <main+0x224>)
 80045e2:	f7fd fec3 	bl	800236c <SERIAL_SendCommand>
								SEND_Engine_CallBack);
						telemetry_step = 0;
 80045e6:	4b19      	ldr	r3, [pc, #100]	@ (800464c <main+0x200>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	701a      	strb	r2, [r3, #0]
						break;
 80045ec:	e008      	b.n	8004600 <main+0x1b4>
					}
				}
			} else {
				printf("Try Connect to Workbench... \r\n");
 80045ee:	4821      	ldr	r0, [pc, #132]	@ (8004674 <main+0x228>)
 80045f0:	f00e f986 	bl	8012900 <puts>
				SERIAL_SendCommand("AT", "OK", 50,
 80045f4:	4b20      	ldr	r3, [pc, #128]	@ (8004678 <main+0x22c>)
 80045f6:	2232      	movs	r2, #50	@ 0x32
 80045f8:	4916      	ldr	r1, [pc, #88]	@ (8004654 <main+0x208>)
 80045fa:	4820      	ldr	r0, [pc, #128]	@ (800467c <main+0x230>)
 80045fc:	f7fd feb6 	bl	800236c <SERIAL_SendCommand>
						SERIAL_CheckConnection);
			}
		}

		ENGINE_Injector_TestLoop();
 8004600:	f7fe fdc2 	bl	8003188 <ENGINE_Injector_TestLoop>
		ENGINE_Ignition_TestLoop();
 8004604:	f7ff f832 	bl	800366c <ENGINE_Ignition_TestLoop>

		ENGINE_Injector_ScheduleTestLoop();
 8004608:	f7fe fdf2 	bl	80031f0 <ENGINE_Injector_ScheduleTestLoop>
		ENGINE_Ignition_ScheduleTestLoop();
 800460c:	f7ff f864 	bl	80036d8 <ENGINE_Ignition_ScheduleTestLoop>
	while (1) {
 8004610:	e76d      	b.n	80044ee <main+0xa2>
 8004612:	bf00      	nop
 8004614:	24003b9c 	.word	0x24003b9c
 8004618:	24003bf0 	.word	0x24003bf0
 800461c:	24003b38 	.word	0x24003b38
 8004620:	24003d28 	.word	0x24003d28
 8004624:	00000000 	.word	0x00000000
 8004628:	40533333 	.word	0x40533333
 800462c:	0801581c 	.word	0x0801581c
 8004630:	08015838 	.word	0x08015838
 8004634:	08015860 	.word	0x08015860
 8004638:	0801587c 	.word	0x0801587c
 800463c:	24003e50 	.word	0x24003e50
 8004640:	24003e54 	.word	0x24003e54
 8004644:	24003e58 	.word	0x24003e58
 8004648:	24000b54 	.word	0x24000b54
 800464c:	24003e5c 	.word	0x24003e5c
 8004650:	08004369 	.word	0x08004369
 8004654:	080157e8 	.word	0x080157e8
 8004658:	08015880 	.word	0x08015880
 800465c:	08004395 	.word	0x08004395
 8004660:	08015888 	.word	0x08015888
 8004664:	080043c1 	.word	0x080043c1
 8004668:	08015890 	.word	0x08015890
 800466c:	080043ed 	.word	0x080043ed
 8004670:	0801589c 	.word	0x0801589c
 8004674:	080158a8 	.word	0x080158a8
 8004678:	080026e1 	.word	0x080026e1
 800467c:	080158c8 	.word	0x080158c8

08004680 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b09c      	sub	sp, #112	@ 0x70
 8004684:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004686:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800468a:	224c      	movs	r2, #76	@ 0x4c
 800468c:	2100      	movs	r1, #0
 800468e:	4618      	mov	r0, r3
 8004690:	f00e fa9c 	bl	8012bcc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004694:	1d3b      	adds	r3, r7, #4
 8004696:	2220      	movs	r2, #32
 8004698:	2100      	movs	r1, #0
 800469a:	4618      	mov	r0, r3
 800469c:	f00e fa96 	bl	8012bcc <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80046a0:	2002      	movs	r0, #2
 80046a2:	f004 fffb 	bl	800969c <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80046a6:	2300      	movs	r3, #0
 80046a8:	603b      	str	r3, [r7, #0]
 80046aa:	4b31      	ldr	r3, [pc, #196]	@ (8004770 <SystemClock_Config+0xf0>)
 80046ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ae:	4a30      	ldr	r2, [pc, #192]	@ (8004770 <SystemClock_Config+0xf0>)
 80046b0:	f023 0301 	bic.w	r3, r3, #1
 80046b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004770 <SystemClock_Config+0xf0>)
 80046b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004774 <SystemClock_Config+0xf4>)
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80046c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004774 <SystemClock_Config+0xf4>)
 80046ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ce:	6193      	str	r3, [r2, #24]
 80046d0:	4b28      	ldr	r3, [pc, #160]	@ (8004774 <SystemClock_Config+0xf4>)
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80046dc:	bf00      	nop
 80046de:	4b25      	ldr	r3, [pc, #148]	@ (8004774 <SystemClock_Config+0xf4>)
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046ea:	d1f8      	bne.n	80046de <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80046ec:	2302      	movs	r3, #2
 80046ee:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80046f0:	2309      	movs	r3, #9
 80046f2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80046f4:	2340      	movs	r3, #64	@ 0x40
 80046f6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046f8:	2302      	movs	r3, #2
 80046fa:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046fc:	2300      	movs	r3, #0
 80046fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 2;
 8004700:	2302      	movs	r3, #2
 8004702:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 10;
 8004704:	230a      	movs	r3, #10
 8004706:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8004708:	2302      	movs	r3, #2
 800470a:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800470c:	2302      	movs	r3, #2
 800470e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004710:	2302      	movs	r3, #2
 8004712:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004714:	230c      	movs	r3, #12
 8004716:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8004718:	2302      	movs	r3, #2
 800471a:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800471c:	2300      	movs	r3, #0
 800471e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004724:	4618      	mov	r0, r3
 8004726:	f004 fff3 	bl	8009710 <HAL_RCC_OscConfig>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <SystemClock_Config+0xb4>
		Error_Handler();
 8004730:	f000 fd28 	bl	8005184 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004734:	233f      	movs	r3, #63	@ 0x3f
 8004736:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004738:	2303      	movs	r3, #3
 800473a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800473c:	2300      	movs	r3, #0
 800473e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8004740:	2300      	movs	r3, #0
 8004742:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004748:	2340      	movs	r3, #64	@ 0x40
 800474a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800474c:	2300      	movs	r3, #0
 800474e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8004750:	2300      	movs	r3, #0
 8004752:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8004754:	1d3b      	adds	r3, r7, #4
 8004756:	2101      	movs	r1, #1
 8004758:	4618      	mov	r0, r3
 800475a:	f005 fc33 	bl	8009fc4 <HAL_RCC_ClockConfig>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d001      	beq.n	8004768 <SystemClock_Config+0xe8>
		Error_Handler();
 8004764:	f000 fd0e 	bl	8005184 <Error_Handler>
	}
}
 8004768:	bf00      	nop
 800476a:	3770      	adds	r7, #112	@ 0x70
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	58000400 	.word	0x58000400
 8004774:	58024800 	.word	0x58024800

08004778 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 800477e:	f107 031c 	add.w	r3, r7, #28
 8004782:	2200      	movs	r2, #0
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	605a      	str	r2, [r3, #4]
 8004788:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800478a:	463b      	mov	r3, r7
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	605a      	str	r2, [r3, #4]
 8004792:	609a      	str	r2, [r3, #8]
 8004794:	60da      	str	r2, [r3, #12]
 8004796:	611a      	str	r2, [r3, #16]
 8004798:	615a      	str	r2, [r3, #20]
 800479a:	619a      	str	r2, [r3, #24]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800479c:	4b31      	ldr	r3, [pc, #196]	@ (8004864 <MX_ADC1_Init+0xec>)
 800479e:	4a32      	ldr	r2, [pc, #200]	@ (8004868 <MX_ADC1_Init+0xf0>)
 80047a0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80047a2:	4b30      	ldr	r3, [pc, #192]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80047a8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80047aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80047b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	60da      	str	r2, [r3, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80047b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047b8:	2204      	movs	r2, #4
 80047ba:	611a      	str	r2, [r3, #16]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80047bc:	4b29      	ldr	r3, [pc, #164]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047be:	2200      	movs	r2, #0
 80047c0:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80047c2:	4b28      	ldr	r3, [pc, #160]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	755a      	strb	r2, [r3, #21]
	hadc1.Init.NbrOfConversion = 1;
 80047c8:	4b26      	ldr	r3, [pc, #152]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047ca:	2201      	movs	r2, #1
 80047cc:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80047ce:	4b25      	ldr	r3, [pc, #148]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80047d4:	4b23      	ldr	r3, [pc, #140]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80047da:	4b22      	ldr	r3, [pc, #136]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047dc:	2200      	movs	r2, #0
 80047de:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80047e0:	4b20      	ldr	r3, [pc, #128]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80047e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80047ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80047f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Oversampling.Ratio = 1;
 80047fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004864 <MX_ADC1_Init+0xec>)
 80047fc:	2201      	movs	r2, #1
 80047fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8004800:	4818      	ldr	r0, [pc, #96]	@ (8004864 <MX_ADC1_Init+0xec>)
 8004802:	f001 fce1 	bl	80061c8 <HAL_ADC_Init>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <MX_ADC1_Init+0x98>
		Error_Handler();
 800480c:	f000 fcba 	bl	8005184 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8004810:	2300      	movs	r3, #0
 8004812:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8004814:	f107 031c 	add.w	r3, r7, #28
 8004818:	4619      	mov	r1, r3
 800481a:	4812      	ldr	r0, [pc, #72]	@ (8004864 <MX_ADC1_Init+0xec>)
 800481c:	f002 fed6 	bl	80075cc <HAL_ADCEx_MultiModeConfigChannel>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <MX_ADC1_Init+0xb2>
		Error_Handler();
 8004826:	f000 fcad 	bl	8005184 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 800482a:	4b10      	ldr	r3, [pc, #64]	@ (800486c <MX_ADC1_Init+0xf4>)
 800482c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800482e:	2306      	movs	r3, #6
 8004830:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004836:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800483a:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800483c:	2304      	movs	r3, #4
 800483e:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8004840:	2300      	movs	r3, #0
 8004842:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 8004844:	2300      	movs	r3, #0
 8004846:	767b      	strb	r3, [r7, #25]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004848:	463b      	mov	r3, r7
 800484a:	4619      	mov	r1, r3
 800484c:	4805      	ldr	r0, [pc, #20]	@ (8004864 <MX_ADC1_Init+0xec>)
 800484e:	f002 f85d 	bl	800690c <HAL_ADC_ConfigChannel>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <MX_ADC1_Init+0xe4>
		Error_Handler();
 8004858:	f000 fc94 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800485c:	bf00      	nop
 800485e:	3728      	adds	r7, #40	@ 0x28
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	24003b38 	.word	0x24003b38
 8004868:	40022000 	.word	0x40022000
 800486c:	2a000400 	.word	0x2a000400

08004870 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004874:	4b1b      	ldr	r3, [pc, #108]	@ (80048e4 <MX_I2C1_Init+0x74>)
 8004876:	4a1c      	ldr	r2, [pc, #112]	@ (80048e8 <MX_I2C1_Init+0x78>)
 8004878:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00909BEB;
 800487a:	4b1a      	ldr	r3, [pc, #104]	@ (80048e4 <MX_I2C1_Init+0x74>)
 800487c:	4a1b      	ldr	r2, [pc, #108]	@ (80048ec <MX_I2C1_Init+0x7c>)
 800487e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8004880:	4b18      	ldr	r3, [pc, #96]	@ (80048e4 <MX_I2C1_Init+0x74>)
 8004882:	2200      	movs	r2, #0
 8004884:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004886:	4b17      	ldr	r3, [pc, #92]	@ (80048e4 <MX_I2C1_Init+0x74>)
 8004888:	2201      	movs	r2, #1
 800488a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800488c:	4b15      	ldr	r3, [pc, #84]	@ (80048e4 <MX_I2C1_Init+0x74>)
 800488e:	2200      	movs	r2, #0
 8004890:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8004892:	4b14      	ldr	r3, [pc, #80]	@ (80048e4 <MX_I2C1_Init+0x74>)
 8004894:	2200      	movs	r2, #0
 8004896:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004898:	4b12      	ldr	r3, [pc, #72]	@ (80048e4 <MX_I2C1_Init+0x74>)
 800489a:	2200      	movs	r2, #0
 800489c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800489e:	4b11      	ldr	r3, [pc, #68]	@ (80048e4 <MX_I2C1_Init+0x74>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048a4:	4b0f      	ldr	r3, [pc, #60]	@ (80048e4 <MX_I2C1_Init+0x74>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80048aa:	480e      	ldr	r0, [pc, #56]	@ (80048e4 <MX_I2C1_Init+0x74>)
 80048ac:	f004 f808 	bl	80088c0 <HAL_I2C_Init>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <MX_I2C1_Init+0x4a>
		Error_Handler();
 80048b6:	f000 fc65 	bl	8005184 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80048ba:	2100      	movs	r1, #0
 80048bc:	4809      	ldr	r0, [pc, #36]	@ (80048e4 <MX_I2C1_Init+0x74>)
 80048be:	f004 fe55 	bl	800956c <HAL_I2CEx_ConfigAnalogFilter>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80048c8:	f000 fc5c 	bl	8005184 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80048cc:	2100      	movs	r1, #0
 80048ce:	4805      	ldr	r0, [pc, #20]	@ (80048e4 <MX_I2C1_Init+0x74>)
 80048d0:	f004 fe97 	bl	8009602 <HAL_I2CEx_ConfigDigitalFilter>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <MX_I2C1_Init+0x6e>
		Error_Handler();
 80048da:	f000 fc53 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80048de:	bf00      	nop
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	24003b9c 	.word	0x24003b9c
 80048e8:	40005400 	.word	0x40005400
 80048ec:	00909beb 	.word	0x00909beb

080048f0 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <MX_I2C2_Init+0x74>)
 80048f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <MX_I2C2_Init+0x78>)
 80048f8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00909BEB;
 80048fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004964 <MX_I2C2_Init+0x74>)
 80048fc:	4a1b      	ldr	r2, [pc, #108]	@ (800496c <MX_I2C2_Init+0x7c>)
 80048fe:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8004900:	4b18      	ldr	r3, [pc, #96]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004902:	2200      	movs	r2, #0
 8004904:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004906:	4b17      	ldr	r3, [pc, #92]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004908:	2201      	movs	r2, #1
 800490a:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800490c:	4b15      	ldr	r3, [pc, #84]	@ (8004964 <MX_I2C2_Init+0x74>)
 800490e:	2200      	movs	r2, #0
 8004910:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8004912:	4b14      	ldr	r3, [pc, #80]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004914:	2200      	movs	r2, #0
 8004916:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004918:	4b12      	ldr	r3, [pc, #72]	@ (8004964 <MX_I2C2_Init+0x74>)
 800491a:	2200      	movs	r2, #0
 800491c:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800491e:	4b11      	ldr	r3, [pc, #68]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004920:	2200      	movs	r2, #0
 8004922:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004924:	4b0f      	ldr	r3, [pc, #60]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004926:	2200      	movs	r2, #0
 8004928:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800492a:	480e      	ldr	r0, [pc, #56]	@ (8004964 <MX_I2C2_Init+0x74>)
 800492c:	f003 ffc8 	bl	80088c0 <HAL_I2C_Init>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <MX_I2C2_Init+0x4a>
		Error_Handler();
 8004936:	f000 fc25 	bl	8005184 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 800493a:	2100      	movs	r1, #0
 800493c:	4809      	ldr	r0, [pc, #36]	@ (8004964 <MX_I2C2_Init+0x74>)
 800493e:	f004 fe15 	bl	800956c <HAL_I2CEx_ConfigAnalogFilter>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8004948:	f000 fc1c 	bl	8005184 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 800494c:	2100      	movs	r1, #0
 800494e:	4805      	ldr	r0, [pc, #20]	@ (8004964 <MX_I2C2_Init+0x74>)
 8004950:	f004 fe57 	bl	8009602 <HAL_I2CEx_ConfigDigitalFilter>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <MX_I2C2_Init+0x6e>
		Error_Handler();
 800495a:	f000 fc13 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	24003bf0 	.word	0x24003bf0
 8004968:	40005800 	.word	0x40005800
 800496c:	00909beb 	.word	0x00909beb

08004970 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8004970:	b580      	push	{r7, lr}
 8004972:	b09a      	sub	sp, #104	@ 0x68
 8004974:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004976:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	605a      	str	r2, [r3, #4]
 8004980:	609a      	str	r2, [r3, #8]
 8004982:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004984:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004988:	2200      	movs	r2, #0
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	605a      	str	r2, [r3, #4]
 800498e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004990:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	605a      	str	r2, [r3, #4]
 800499a:	609a      	str	r2, [r3, #8]
 800499c:	60da      	str	r2, [r3, #12]
 800499e:	611a      	str	r2, [r3, #16]
 80049a0:	615a      	str	r2, [r3, #20]
 80049a2:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80049a4:	1d3b      	adds	r3, r7, #4
 80049a6:	222c      	movs	r2, #44	@ 0x2c
 80049a8:	2100      	movs	r1, #0
 80049aa:	4618      	mov	r0, r3
 80049ac:	f00e f90e 	bl	8012bcc <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80049b0:	4b61      	ldr	r3, [pc, #388]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049b2:	4a62      	ldr	r2, [pc, #392]	@ (8004b3c <MX_TIM1_Init+0x1cc>)
 80049b4:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 79;
 80049b6:	4b60      	ldr	r3, [pc, #384]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049b8:	224f      	movs	r2, #79	@ 0x4f
 80049ba:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049bc:	4b5e      	ldr	r3, [pc, #376]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049be:	2200      	movs	r2, #0
 80049c0:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 80049c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80049c8:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80049d0:	4b59      	ldr	r3, [pc, #356]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049d6:	4b58      	ldr	r3, [pc, #352]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049d8:	2200      	movs	r2, #0
 80049da:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80049dc:	4856      	ldr	r0, [pc, #344]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049de:	f008 fb7b 	bl	800d0d8 <HAL_TIM_Base_Init>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <MX_TIM1_Init+0x7c>
		Error_Handler();
 80049e8:	f000 fbcc 	bl	8005184 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049f0:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80049f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80049f6:	4619      	mov	r1, r3
 80049f8:	484f      	ldr	r0, [pc, #316]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 80049fa:	f009 facf 	bl	800df9c <HAL_TIM_ConfigClockSource>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <MX_TIM1_Init+0x98>
		Error_Handler();
 8004a04:	f000 fbbe 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK) {
 8004a08:	484b      	ldr	r0, [pc, #300]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004a0a:	f008 fc2d 	bl	800d268 <HAL_TIM_OC_Init>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <MX_TIM1_Init+0xa8>
		Error_Handler();
 8004a14:	f000 fbb6 	bl	8005184 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	653b      	str	r3, [r7, #80]	@ 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a20:	2300      	movs	r3, #0
 8004a22:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8004a24:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4843      	ldr	r0, [pc, #268]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004a2c:	f00a f974 	bl	800ed18 <HAL_TIMEx_MasterConfigSynchronization>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d001      	beq.n	8004a3a <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8004a36:	f000 fba5 	bl	8005184 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.Pulse = 0;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a42:	2300      	movs	r3, #0
 8004a44:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004a46:	2300      	movs	r3, #0
 8004a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004a52:	2300      	movs	r3, #0
 8004a54:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8004a56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4836      	ldr	r0, [pc, #216]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004a60:	f009 f986 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <MX_TIM1_Init+0xfe>
		Error_Handler();
 8004a6a:	f000 fb8b 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004a6e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004a72:	2204      	movs	r2, #4
 8004a74:	4619      	mov	r1, r3
 8004a76:	4830      	ldr	r0, [pc, #192]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004a78:	f009 f97a 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <MX_TIM1_Init+0x116>
		Error_Handler();
 8004a82:	f000 fb7f 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8004a86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004a8a:	2208      	movs	r2, #8
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	482a      	ldr	r0, [pc, #168]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004a90:	f009 f96e 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <MX_TIM1_Init+0x12e>
		Error_Handler();
 8004a9a:	f000 fb73 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8004a9e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004aa2:	220c      	movs	r2, #12
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4824      	ldr	r0, [pc, #144]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004aa8:	f009 f962 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <MX_TIM1_Init+0x146>
		Error_Handler();
 8004ab2:	f000 fb67 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK) {
 8004ab6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004aba:	2210      	movs	r2, #16
 8004abc:	4619      	mov	r1, r3
 8004abe:	481e      	ldr	r0, [pc, #120]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004ac0:	f009 f956 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <MX_TIM1_Init+0x15e>
		Error_Handler();
 8004aca:	f000 fb5b 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK) {
 8004ace:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ad2:	2214      	movs	r2, #20
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4818      	ldr	r0, [pc, #96]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004ad8:	f009 f94a 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <MX_TIM1_Init+0x176>
		Error_Handler();
 8004ae2:	f000 fb4f 	bl	8005184 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8004af2:	2300      	movs	r3, #0
 8004af4:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004af6:	2300      	movs	r3, #0
 8004af8:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004afa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004afe:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8004b00:	2300      	movs	r3, #0
 8004b02:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004b08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004b12:	2300      	movs	r3, #0
 8004b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8004b16:	1d3b      	adds	r3, r7, #4
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4807      	ldr	r0, [pc, #28]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004b1c:	f00a f98a 	bl	800ee34 <HAL_TIMEx_ConfigBreakDeadTime>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <MX_TIM1_Init+0x1ba>
			!= HAL_OK) {
		Error_Handler();
 8004b26:	f000 fb2d 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8004b2a:	4803      	ldr	r0, [pc, #12]	@ (8004b38 <MX_TIM1_Init+0x1c8>)
 8004b2c:	f000 fd0c 	bl	8005548 <HAL_TIM_MspPostInit>

}
 8004b30:	bf00      	nop
 8004b32:	3768      	adds	r7, #104	@ 0x68
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	24003c44 	.word	0x24003c44
 8004b3c:	40010000 	.word	0x40010000

08004b40 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08e      	sub	sp, #56	@ 0x38
 8004b44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004b46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	605a      	str	r2, [r3, #4]
 8004b50:	609a      	str	r2, [r3, #8]
 8004b52:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004b54:	f107 031c 	add.w	r3, r7, #28
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004b60:	463b      	mov	r3, r7
 8004b62:	2200      	movs	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	605a      	str	r2, [r3, #4]
 8004b68:	609a      	str	r2, [r3, #8]
 8004b6a:	60da      	str	r2, [r3, #12]
 8004b6c:	611a      	str	r2, [r3, #16]
 8004b6e:	615a      	str	r2, [r3, #20]
 8004b70:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8004b72:	4b3d      	ldr	r3, [pc, #244]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b74:	4a3d      	ldr	r2, [pc, #244]	@ (8004c6c <MX_TIM4_Init+0x12c>)
 8004b76:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 79;
 8004b78:	4b3b      	ldr	r3, [pc, #236]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b7a:	224f      	movs	r2, #79	@ 0x4f
 8004b7c:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 8004b84:	4b38      	ldr	r3, [pc, #224]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b8a:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b8c:	4b36      	ldr	r3, [pc, #216]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b92:	4b35      	ldr	r3, [pc, #212]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8004b98:	4833      	ldr	r0, [pc, #204]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004b9a:	f008 fa9d 	bl	800d0d8 <HAL_TIM_Base_Init>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <MX_TIM4_Init+0x68>
		Error_Handler();
 8004ba4:	f000 faee 	bl	8005184 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ba8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bac:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8004bae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	482c      	ldr	r0, [pc, #176]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004bb6:	f009 f9f1 	bl	800df9c <HAL_TIM_ConfigClockSource>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d001      	beq.n	8004bc4 <MX_TIM4_Init+0x84>
		Error_Handler();
 8004bc0:	f000 fae0 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 8004bc4:	4828      	ldr	r0, [pc, #160]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004bc6:	f008 fb4f 	bl	800d268 <HAL_TIM_OC_Init>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <MX_TIM4_Init+0x94>
		Error_Handler();
 8004bd0:	f000 fad8 	bl	8005184 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8004bdc:	f107 031c 	add.w	r3, r7, #28
 8004be0:	4619      	mov	r1, r3
 8004be2:	4821      	ldr	r0, [pc, #132]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004be4:	f00a f898 	bl	800ed18 <HAL_TIMEx_MasterConfigSynchronization>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <MX_TIM4_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8004bee:	f000 fac9 	bl	8005184 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8004c02:	463b      	mov	r3, r7
 8004c04:	2200      	movs	r2, #0
 8004c06:	4619      	mov	r1, r3
 8004c08:	4817      	ldr	r0, [pc, #92]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004c0a:	f009 f8b1 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <MX_TIM4_Init+0xd8>
		Error_Handler();
 8004c14:	f000 fab6 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004c18:	463b      	mov	r3, r7
 8004c1a:	2204      	movs	r2, #4
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4812      	ldr	r0, [pc, #72]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004c20:	f009 f8a6 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <MX_TIM4_Init+0xee>
		Error_Handler();
 8004c2a:	f000 faab 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8004c2e:	463b      	mov	r3, r7
 8004c30:	2208      	movs	r2, #8
 8004c32:	4619      	mov	r1, r3
 8004c34:	480c      	ldr	r0, [pc, #48]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004c36:	f009 f89b 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <MX_TIM4_Init+0x104>
		Error_Handler();
 8004c40:	f000 faa0 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8004c44:	463b      	mov	r3, r7
 8004c46:	220c      	movs	r2, #12
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4807      	ldr	r0, [pc, #28]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004c4c:	f009 f890 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <MX_TIM4_Init+0x11a>
		Error_Handler();
 8004c56:	f000 fa95 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8004c5a:	4803      	ldr	r0, [pc, #12]	@ (8004c68 <MX_TIM4_Init+0x128>)
 8004c5c:	f000 fc74 	bl	8005548 <HAL_TIM_MspPostInit>

}
 8004c60:	bf00      	nop
 8004c62:	3738      	adds	r7, #56	@ 0x38
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	24003c90 	.word	0x24003c90
 8004c6c:	40000800 	.word	0x40000800

08004c70 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b092      	sub	sp, #72	@ 0x48
 8004c74:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004c76:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	605a      	str	r2, [r3, #4]
 8004c80:	609a      	str	r2, [r3, #8]
 8004c82:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004c84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	605a      	str	r2, [r3, #4]
 8004c8e:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004c90:	f107 031c 	add.w	r3, r7, #28
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	605a      	str	r2, [r3, #4]
 8004c9a:	609a      	str	r2, [r3, #8]
 8004c9c:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004c9e:	463b      	mov	r3, r7
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	605a      	str	r2, [r3, #4]
 8004ca6:	609a      	str	r2, [r3, #8]
 8004ca8:	60da      	str	r2, [r3, #12]
 8004caa:	611a      	str	r2, [r3, #16]
 8004cac:	615a      	str	r2, [r3, #20]
 8004cae:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8004cb0:	4b44      	ldr	r3, [pc, #272]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cb2:	4a45      	ldr	r2, [pc, #276]	@ (8004dc8 <MX_TIM5_Init+0x158>)
 8004cb4:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 79;
 8004cb6:	4b43      	ldr	r3, [pc, #268]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cb8:	224f      	movs	r2, #79	@ 0x4f
 8004cba:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cbc:	4b41      	ldr	r3, [pc, #260]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 0xFFFFFFFF;
 8004cc2:	4b40      	ldr	r3, [pc, #256]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8004cc8:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cca:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8004cd6:	483b      	ldr	r0, [pc, #236]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cd8:	f008 f9fe 	bl	800d0d8 <HAL_TIM_Base_Init>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <MX_TIM5_Init+0x76>
		Error_Handler();
 8004ce2:	f000 fa4f 	bl	8005184 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ce6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cea:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8004cec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4834      	ldr	r0, [pc, #208]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004cf4:	f009 f952 	bl	800df9c <HAL_TIM_ConfigClockSource>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <MX_TIM5_Init+0x92>
		Error_Handler();
 8004cfe:	f000 fa41 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim5) != HAL_OK) {
 8004d02:	4830      	ldr	r0, [pc, #192]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d04:	f008 fd7a 	bl	800d7fc <HAL_TIM_IC_Init>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <MX_TIM5_Init+0xa2>
		Error_Handler();
 8004d0e:	f000 fa39 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim5) != HAL_OK) {
 8004d12:	482c      	ldr	r0, [pc, #176]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d14:	f008 faa8 	bl	800d268 <HAL_TIM_OC_Init>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <MX_TIM5_Init+0xb2>
		Error_Handler();
 8004d1e:	f000 fa31 	bl	8005184 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d22:	2300      	movs	r3, #0
 8004d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d26:	2300      	movs	r3, #0
 8004d28:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8004d2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d2e:	4619      	mov	r1, r3
 8004d30:	4824      	ldr	r0, [pc, #144]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d32:	f009 fff1 	bl	800ed18 <HAL_TIMEx_MasterConfigSynchronization>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <MX_TIM5_Init+0xd0>
			!= HAL_OK) {
		Error_Handler();
 8004d3c:	f000 fa22 	bl	8005184 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004d44:	2301      	movs	r3, #1
 8004d46:	623b      	str	r3, [r7, #32]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigIC.ICFilter = 0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004d50:	f107 031c 	add.w	r3, r7, #28
 8004d54:	2200      	movs	r2, #0
 8004d56:	4619      	mov	r1, r3
 8004d58:	481a      	ldr	r0, [pc, #104]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d5a:	f009 f883 	bl	800de64 <HAL_TIM_IC_ConfigChannel>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <MX_TIM5_Init+0xf8>
		Error_Handler();
 8004d64:	f000 fa0e 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8004d68:	f107 031c 	add.w	r3, r7, #28
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4814      	ldr	r0, [pc, #80]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d72:	f009 f877 	bl	800de64 <HAL_TIM_IC_ConfigChannel>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <MX_TIM5_Init+0x110>
		Error_Handler();
 8004d7c:	f000 fa02 	bl	8005184 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004d80:	2300      	movs	r3, #0
 8004d82:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8004d84:	2300      	movs	r3, #0
 8004d86:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8004d90:	463b      	mov	r3, r7
 8004d92:	2208      	movs	r2, #8
 8004d94:	4619      	mov	r1, r3
 8004d96:	480b      	ldr	r0, [pc, #44]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004d98:	f008 ffea 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <MX_TIM5_Init+0x136>
		Error_Handler();
 8004da2:	f000 f9ef 	bl	8005184 <Error_Handler>
	}
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8004da6:	463b      	mov	r3, r7
 8004da8:	220c      	movs	r2, #12
 8004daa:	4619      	mov	r1, r3
 8004dac:	4805      	ldr	r0, [pc, #20]	@ (8004dc4 <MX_TIM5_Init+0x154>)
 8004dae:	f008 ffdf 	bl	800dd70 <HAL_TIM_OC_ConfigChannel>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <MX_TIM5_Init+0x14c>
		Error_Handler();
 8004db8:	f000 f9e4 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8004dbc:	bf00      	nop
 8004dbe:	3748      	adds	r7, #72	@ 0x48
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	24003cdc 	.word	0x24003cdc
 8004dc8:	40000c00 	.word	0x40000c00

08004dcc <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8004dd0:	4b22      	ldr	r3, [pc, #136]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004dd2:	4a23      	ldr	r2, [pc, #140]	@ (8004e60 <MX_USART1_UART_Init+0x94>)
 8004dd4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8004dd6:	4b21      	ldr	r3, [pc, #132]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004dd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004ddc:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004dde:	4b1f      	ldr	r3, [pc, #124]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004de4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8004dea:	4b1c      	ldr	r3, [pc, #112]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8004df0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004df2:	220c      	movs	r2, #12
 8004df4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004df6:	4b19      	ldr	r3, [pc, #100]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004dfc:	4b17      	ldr	r3, [pc, #92]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e02:	4b16      	ldr	r3, [pc, #88]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004e08:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e0e:	4b13      	ldr	r3, [pc, #76]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8004e14:	4811      	ldr	r0, [pc, #68]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e16:	f00a f8a9 	bl	800ef6c <HAL_UART_Init>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8004e20:	f000 f9b0 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8004e24:	2100      	movs	r1, #0
 8004e26:	480d      	ldr	r0, [pc, #52]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e28:	f00c fe4b 	bl	8011ac2 <HAL_UARTEx_SetTxFifoThreshold>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8004e32:	f000 f9a7 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8004e36:	2100      	movs	r1, #0
 8004e38:	4808      	ldr	r0, [pc, #32]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e3a:	f00c fe80 	bl	8011b3e <HAL_UARTEx_SetRxFifoThreshold>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8004e44:	f000 f99e 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8004e48:	4804      	ldr	r0, [pc, #16]	@ (8004e5c <MX_USART1_UART_Init+0x90>)
 8004e4a:	f00c fe01 	bl	8011a50 <HAL_UARTEx_DisableFifoMode>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8004e54:	f000 f996 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8004e58:	bf00      	nop
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	24003d28 	.word	0x24003d28
 8004e60:	40011000 	.word	0x40011000

08004e64 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8004e68:	4b22      	ldr	r3, [pc, #136]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e6a:	4a23      	ldr	r2, [pc, #140]	@ (8004ef8 <MX_USART3_UART_Init+0x94>)
 8004e6c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8004e6e:	4b21      	ldr	r3, [pc, #132]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004e74:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004e76:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8004e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8004e82:	4b1c      	ldr	r3, [pc, #112]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8004e88:	4b1a      	ldr	r3, [pc, #104]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e8a:	220c      	movs	r2, #12
 8004e8c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e8e:	4b19      	ldr	r3, [pc, #100]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e94:	4b17      	ldr	r3, [pc, #92]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e9a:	4b16      	ldr	r3, [pc, #88]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ea0:	4b14      	ldr	r3, [pc, #80]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ea6:	4b13      	ldr	r3, [pc, #76]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8004eac:	4811      	ldr	r0, [pc, #68]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004eae:	f00a f85d 	bl	800ef6c <HAL_UART_Init>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8004eb8:	f000 f964 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	480d      	ldr	r0, [pc, #52]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004ec0:	f00c fdff 	bl	8011ac2 <HAL_UARTEx_SetTxFifoThreshold>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <MX_USART3_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8004eca:	f000 f95b 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 8004ece:	2100      	movs	r1, #0
 8004ed0:	4808      	ldr	r0, [pc, #32]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004ed2:	f00c fe34 	bl	8011b3e <HAL_UARTEx_SetRxFifoThreshold>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d001      	beq.n	8004ee0 <MX_USART3_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8004edc:	f000 f952 	bl	8005184 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 8004ee0:	4804      	ldr	r0, [pc, #16]	@ (8004ef4 <MX_USART3_UART_Init+0x90>)
 8004ee2:	f00c fdb5 	bl	8011a50 <HAL_UARTEx_DisableFifoMode>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <MX_USART3_UART_Init+0x8c>
		Error_Handler();
 8004eec:	f000 f94a 	bl	8005184 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8004ef0:	bf00      	nop
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	24003dbc 	.word	0x24003dbc
 8004ef8:	40004800 	.word	0x40004800

08004efc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004f02:	4b28      	ldr	r3, [pc, #160]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f08:	4a26      	ldr	r2, [pc, #152]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f0a:	f043 0304 	orr.w	r3, r3, #4
 8004f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f12:	4b24      	ldr	r3, [pc, #144]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f18:	f003 0304 	and.w	r3, r3, #4
 8004f1c:	617b      	str	r3, [r7, #20]
 8004f1e:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004f20:	4b20      	ldr	r3, [pc, #128]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f26:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f28:	f043 0301 	orr.w	r3, r3, #1
 8004f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f30:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004f3e:	4b19      	ldr	r3, [pc, #100]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f44:	4a17      	ldr	r2, [pc, #92]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f46:	f043 0310 	orr.w	r3, r3, #16
 8004f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f4e:	4b15      	ldr	r3, [pc, #84]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f54:	f003 0310 	and.w	r3, r3, #16
 8004f58:	60fb      	str	r3, [r7, #12]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004f5c:	4b11      	ldr	r3, [pc, #68]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f62:	4a10      	ldr	r2, [pc, #64]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f64:	f043 0302 	orr.w	r3, r3, #2
 8004f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f80:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f82:	f043 0308 	orr.w	r3, r3, #8
 8004f86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <MX_GPIO_Init+0xa8>)
 8004f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f90:	f003 0308 	and.w	r3, r3, #8
 8004f94:	607b      	str	r3, [r7, #4]
 8004f96:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8004f98:	bf00      	nop
 8004f9a:	371c      	adds	r7, #28
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr
 8004fa4:	58024400 	.word	0x58024400

08004fa8 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */

void TIM1_Init_Config(void) {
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8004fac:	4b1d      	ldr	r3, [pc, #116]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8004fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8004fbc:	4b19      	ldr	r3, [pc, #100]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8004fc4:	4b17      	ldr	r3, [pc, #92]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 8004fcc:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fd2:	4b14      	ldr	r3, [pc, #80]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	320a      	adds	r2, #10
 8004fd8:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8004fda:	2110      	movs	r1, #16
 8004fdc:	4811      	ldr	r0, [pc, #68]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fde:	f008 fab3 	bl	800d548 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 8004fe2:	4b10      	ldr	r3, [pc, #64]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	320a      	adds	r2, #10
 8004fee:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 8004ff0:	2114      	movs	r1, #20
 8004ff2:	480c      	ldr	r0, [pc, #48]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004ff4:	f008 faa8 	bl	800d548 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	480a      	ldr	r0, [pc, #40]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8004ffc:	f008 f996 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 8005000:	2104      	movs	r1, #4
 8005002:	4808      	ldr	r0, [pc, #32]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8005004:	f008 f992 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3);
 8005008:	2108      	movs	r1, #8
 800500a:	4806      	ldr	r0, [pc, #24]	@ (8005024 <TIM1_Init_Config+0x7c>)
 800500c:	f008 f98e 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8005010:	210c      	movs	r1, #12
 8005012:	4804      	ldr	r0, [pc, #16]	@ (8005024 <TIM1_Init_Config+0x7c>)
 8005014:	f008 f98a 	bl	800d32c <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim1);
 8005018:	4802      	ldr	r0, [pc, #8]	@ (8005024 <TIM1_Init_Config+0x7c>)
 800501a:	f008 f8b5 	bl	800d188 <HAL_TIM_Base_Start>
}
 800501e:	bf00      	nop
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	24003c44 	.word	0x24003c44

08005028 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800502c:	4b12      	ldr	r3, [pc, #72]	@ (8005078 <TIM4_Init_Config+0x50>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2200      	movs	r2, #0
 8005032:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8005034:	4b10      	ldr	r3, [pc, #64]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2200      	movs	r2, #0
 800503a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800503c:	4b0e      	ldr	r3, [pc, #56]	@ (8005078 <TIM4_Init_Config+0x50>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2200      	movs	r2, #0
 8005042:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8005044:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2200      	movs	r2, #0
 800504a:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_1);
 800504c:	2100      	movs	r1, #0
 800504e:	480a      	ldr	r0, [pc, #40]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005050:	f008 f96c 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_2);
 8005054:	2104      	movs	r1, #4
 8005056:	4808      	ldr	r0, [pc, #32]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005058:	f008 f968 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_3);
 800505c:	2108      	movs	r1, #8
 800505e:	4806      	ldr	r0, [pc, #24]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005060:	f008 f964 	bl	800d32c <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8005064:	210c      	movs	r1, #12
 8005066:	4804      	ldr	r0, [pc, #16]	@ (8005078 <TIM4_Init_Config+0x50>)
 8005068:	f008 f960 	bl	800d32c <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim4);
 800506c:	4802      	ldr	r0, [pc, #8]	@ (8005078 <TIM4_Init_Config+0x50>)
 800506e:	f008 f88b 	bl	800d188 <HAL_TIM_Base_Start>
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	24003c90 	.word	0x24003c90

0800507c <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8005080:	2100      	movs	r1, #0
 8005082:	480c      	ldr	r0, [pc, #48]	@ (80050b4 <TIM5_Init_Config+0x38>)
 8005084:	f008 fc1c 	bl	800d8c0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 8005088:	2104      	movs	r1, #4
 800508a:	480a      	ldr	r0, [pc, #40]	@ (80050b4 <TIM5_Init_Config+0x38>)
 800508c:	f008 fc18 	bl	800d8c0 <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 8005090:	4b08      	ldr	r3, [pc, #32]	@ (80050b4 <TIM5_Init_Config+0x38>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005096:	4b07      	ldr	r3, [pc, #28]	@ (80050b4 <TIM5_Init_Config+0x38>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	320a      	adds	r2, #10
 800509c:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 800509e:	2108      	movs	r1, #8
 80050a0:	4804      	ldr	r0, [pc, #16]	@ (80050b4 <TIM5_Init_Config+0x38>)
 80050a2:	f008 fa51 	bl	800d548 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_4);
 80050a6:	210c      	movs	r1, #12
 80050a8:	4802      	ldr	r0, [pc, #8]	@ (80050b4 <TIM5_Init_Config+0x38>)
 80050aa:	f008 fa4d 	bl	800d548 <HAL_TIM_OC_Start_IT>
}
 80050ae:	bf00      	nop
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	24003cdc 	.word	0x24003cdc

080050b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a04      	ldr	r2, [pc, #16]	@ (80050d8 <HAL_UART_RxCpltCallback+0x20>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d101      	bne.n	80050ce <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 80050ca:	f7fd fac3 	bl	8002654 <PROTOCOL_RX_Callback>
	}
}
 80050ce:	bf00      	nop
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	40011000 	.word	0x40011000

080050dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a04      	ldr	r2, [pc, #16]	@ (80050fc <HAL_UART_TxCpltCallback+0x20>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d101      	bne.n	80050f2 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 80050ee:	f7fd fadf 	bl	80026b0 <PROTOCOL_TX_Callback>
	}
}
 80050f2:	bf00      	nop
 80050f4:	3708      	adds	r7, #8
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	40011000 	.word	0x40011000

08005100 <_write>:

int _write(int file, char *ptr, int len) {
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	b29a      	uxth	r2, r3
 8005110:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	4804      	ldr	r0, [pc, #16]	@ (8005128 <_write+0x28>)
 8005118:	f009 ff78 	bl	800f00c <HAL_UART_Transmit>
	return len;
 800511c:	687b      	ldr	r3, [r7, #4]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	24003dbc 	.word	0x24003dbc

0800512c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8005132:	463b      	mov	r3, r7
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 800513e:	f002 fc33 	bl	80079a8 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005142:	2301      	movs	r3, #1
 8005144:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8005146:	2300      	movs	r3, #0
 8005148:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 800514a:	2300      	movs	r3, #0
 800514c:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800514e:	231f      	movs	r3, #31
 8005150:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8005152:	2387      	movs	r3, #135	@ 0x87
 8005154:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005156:	2300      	movs	r3, #0
 8005158:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800515a:	2300      	movs	r3, #0
 800515c:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800515e:	2301      	movs	r3, #1
 8005160:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8005162:	2301      	movs	r3, #1
 8005164:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005166:	2300      	movs	r3, #0
 8005168:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800516a:	2300      	movs	r3, #0
 800516c:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800516e:	463b      	mov	r3, r7
 8005170:	4618      	mov	r0, r3
 8005172:	f002 fc51 	bl	8007a18 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8005176:	2004      	movs	r0, #4
 8005178:	f002 fc2e 	bl	80079d8 <HAL_MPU_Enable>

}
 800517c:	bf00      	nop
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005188:	b672      	cpsid	i
}
 800518a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800518c:	bf00      	nop
 800518e:	e7fd      	b.n	800518c <Error_Handler+0x8>

08005190 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005196:	4b0a      	ldr	r3, [pc, #40]	@ (80051c0 <HAL_MspInit+0x30>)
 8005198:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800519c:	4a08      	ldr	r2, [pc, #32]	@ (80051c0 <HAL_MspInit+0x30>)
 800519e:	f043 0302 	orr.w	r3, r3, #2
 80051a2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80051a6:	4b06      	ldr	r3, [pc, #24]	@ (80051c0 <HAL_MspInit+0x30>)
 80051a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051ac:	f003 0302 	and.w	r3, r3, #2
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	58024400 	.word	0x58024400

080051c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b0ba      	sub	sp, #232	@ 0xe8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	605a      	str	r2, [r3, #4]
 80051d6:	609a      	str	r2, [r3, #8]
 80051d8:	60da      	str	r2, [r3, #12]
 80051da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80051dc:	f107 0310 	add.w	r3, r7, #16
 80051e0:	22c0      	movs	r2, #192	@ 0xc0
 80051e2:	2100      	movs	r1, #0
 80051e4:	4618      	mov	r0, r3
 80051e6:	f00d fcf1 	bl	8012bcc <memset>
  if(hadc->Instance==ADC1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a2b      	ldr	r2, [pc, #172]	@ (800529c <HAL_ADC_MspInit+0xd8>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d14f      	bne.n	8005294 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80051f4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80051f8:	f04f 0300 	mov.w	r3, #0
 80051fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8005200:	2320      	movs	r3, #32
 8005202:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8005204:	2396      	movs	r3, #150	@ 0x96
 8005206:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8005208:	2302      	movs	r3, #2
 800520a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800520c:	2302      	movs	r3, #2
 800520e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8005210:	2302      	movs	r3, #2
 8005212:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8005214:	2300      	movs	r3, #0
 8005216:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8005218:	2320      	movs	r3, #32
 800521a:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8005220:	2300      	movs	r3, #0
 8005222:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005226:	f107 0310 	add.w	r3, r7, #16
 800522a:	4618      	mov	r0, r3
 800522c:	f005 fa56 	bl	800a6dc <HAL_RCCEx_PeriphCLKConfig>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8005236:	f7ff ffa5 	bl	8005184 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800523a:	4b19      	ldr	r3, [pc, #100]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 800523c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005240:	4a17      	ldr	r2, [pc, #92]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 8005242:	f043 0320 	orr.w	r3, r3, #32
 8005246:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800524a:	4b15      	ldr	r3, [pc, #84]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 800524c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005258:	4b11      	ldr	r3, [pc, #68]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 800525a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800525e:	4a10      	ldr	r2, [pc, #64]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 8005260:	f043 0304 	orr.w	r3, r3, #4
 8005264:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005268:	4b0d      	ldr	r3, [pc, #52]	@ (80052a0 <HAL_ADC_MspInit+0xdc>)
 800526a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 8005276:	2301      	movs	r3, #1
 8005278:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800527c:	2303      	movs	r3, #3
 800527e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005282:	2300      	movs	r3, #0
 8005284:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 8005288:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800528c:	4619      	mov	r1, r3
 800528e:	4805      	ldr	r0, [pc, #20]	@ (80052a4 <HAL_ADC_MspInit+0xe0>)
 8005290:	f003 f966 	bl	8008560 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005294:	bf00      	nop
 8005296:	37e8      	adds	r7, #232	@ 0xe8
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40022000 	.word	0x40022000
 80052a0:	58024400 	.word	0x58024400
 80052a4:	58020800 	.word	0x58020800

080052a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b0bc      	sub	sp, #240	@ 0xf0
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80052b4:	2200      	movs	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]
 80052b8:	605a      	str	r2, [r3, #4]
 80052ba:	609a      	str	r2, [r3, #8]
 80052bc:	60da      	str	r2, [r3, #12]
 80052be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80052c0:	f107 0318 	add.w	r3, r7, #24
 80052c4:	22c0      	movs	r2, #192	@ 0xc0
 80052c6:	2100      	movs	r1, #0
 80052c8:	4618      	mov	r0, r3
 80052ca:	f00d fc7f 	bl	8012bcc <memset>
  if(hi2c->Instance==I2C1)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a4d      	ldr	r2, [pc, #308]	@ (8005408 <HAL_I2C_MspInit+0x160>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d146      	bne.n	8005366 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80052d8:	f04f 0208 	mov.w	r2, #8
 80052dc:	f04f 0300 	mov.w	r3, #0
 80052e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80052ea:	f107 0318 	add.w	r3, r7, #24
 80052ee:	4618      	mov	r0, r3
 80052f0:	f005 f9f4 	bl	800a6dc <HAL_RCCEx_PeriphCLKConfig>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80052fa:	f7ff ff43 	bl	8005184 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052fe:	4b43      	ldr	r3, [pc, #268]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005304:	4a41      	ldr	r2, [pc, #260]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005306:	f043 0302 	orr.w	r3, r3, #2
 800530a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800530e:	4b3f      	ldr	r3, [pc, #252]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	617b      	str	r3, [r7, #20]
 800531a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800531c:	23c0      	movs	r3, #192	@ 0xc0
 800531e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005322:	2312      	movs	r3, #18
 8005324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005328:	2300      	movs	r3, #0
 800532a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800532e:	2300      	movs	r3, #0
 8005330:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005334:	2304      	movs	r3, #4
 8005336:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800533a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800533e:	4619      	mov	r1, r3
 8005340:	4833      	ldr	r0, [pc, #204]	@ (8005410 <HAL_I2C_MspInit+0x168>)
 8005342:	f003 f90d 	bl	8008560 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005346:	4b31      	ldr	r3, [pc, #196]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005348:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800534c:	4a2f      	ldr	r2, [pc, #188]	@ (800540c <HAL_I2C_MspInit+0x164>)
 800534e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005352:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005356:	4b2d      	ldr	r3, [pc, #180]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800535c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005360:	613b      	str	r3, [r7, #16]
 8005362:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005364:	e04b      	b.n	80053fe <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a2a      	ldr	r2, [pc, #168]	@ (8005414 <HAL_I2C_MspInit+0x16c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d146      	bne.n	80053fe <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8005370:	f04f 0208 	mov.w	r2, #8
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005382:	f107 0318 	add.w	r3, r7, #24
 8005386:	4618      	mov	r0, r3
 8005388:	f005 f9a8 	bl	800a6dc <HAL_RCCEx_PeriphCLKConfig>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8005392:	f7ff fef7 	bl	8005184 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005396:	4b1d      	ldr	r3, [pc, #116]	@ (800540c <HAL_I2C_MspInit+0x164>)
 8005398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800539c:	4a1b      	ldr	r2, [pc, #108]	@ (800540c <HAL_I2C_MspInit+0x164>)
 800539e:	f043 0302 	orr.w	r3, r3, #2
 80053a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80053a6:	4b19      	ldr	r3, [pc, #100]	@ (800540c <HAL_I2C_MspInit+0x164>)
 80053a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80053b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80053b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053bc:	2312      	movs	r3, #18
 80053be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053c8:	2300      	movs	r3, #0
 80053ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80053ce:	2304      	movs	r3, #4
 80053d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80053d8:	4619      	mov	r1, r3
 80053da:	480d      	ldr	r0, [pc, #52]	@ (8005410 <HAL_I2C_MspInit+0x168>)
 80053dc:	f003 f8c0 	bl	8008560 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80053e0:	4b0a      	ldr	r3, [pc, #40]	@ (800540c <HAL_I2C_MspInit+0x164>)
 80053e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053e6:	4a09      	ldr	r2, [pc, #36]	@ (800540c <HAL_I2C_MspInit+0x164>)
 80053e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053f0:	4b06      	ldr	r3, [pc, #24]	@ (800540c <HAL_I2C_MspInit+0x164>)
 80053f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053fa:	60bb      	str	r3, [r7, #8]
 80053fc:	68bb      	ldr	r3, [r7, #8]
}
 80053fe:	bf00      	nop
 8005400:	37f0      	adds	r7, #240	@ 0xf0
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40005400 	.word	0x40005400
 800540c:	58024400 	.word	0x58024400
 8005410:	58020400 	.word	0x58020400
 8005414:	40005800 	.word	0x40005800

08005418 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b08c      	sub	sp, #48	@ 0x30
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005420:	f107 031c 	add.w	r3, r7, #28
 8005424:	2200      	movs	r2, #0
 8005426:	601a      	str	r2, [r3, #0]
 8005428:	605a      	str	r2, [r3, #4]
 800542a:	609a      	str	r2, [r3, #8]
 800542c:	60da      	str	r2, [r3, #12]
 800542e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a3f      	ldr	r2, [pc, #252]	@ (8005534 <HAL_TIM_Base_MspInit+0x11c>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d11f      	bne.n	800547a <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800543a:	4b3f      	ldr	r3, [pc, #252]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 800543c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005440:	4a3d      	ldr	r2, [pc, #244]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 8005442:	f043 0301 	orr.w	r3, r3, #1
 8005446:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800544a:	4b3b      	ldr	r3, [pc, #236]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 800544c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8005458:	2200      	movs	r2, #0
 800545a:	2100      	movs	r1, #0
 800545c:	2019      	movs	r0, #25
 800545e:	f002 fa6e 	bl	800793e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8005462:	2019      	movs	r0, #25
 8005464:	f002 fa85 	bl	8007972 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2100      	movs	r1, #0
 800546c:	201b      	movs	r0, #27
 800546e:	f002 fa66 	bl	800793e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005472:	201b      	movs	r0, #27
 8005474:	f002 fa7d 	bl	8007972 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005478:	e057      	b.n	800552a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a2f      	ldr	r2, [pc, #188]	@ (800553c <HAL_TIM_Base_MspInit+0x124>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d117      	bne.n	80054b4 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005484:	4b2c      	ldr	r3, [pc, #176]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 8005486:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800548a:	4a2b      	ldr	r2, [pc, #172]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 800548c:	f043 0304 	orr.w	r3, r3, #4
 8005490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005494:	4b28      	ldr	r3, [pc, #160]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 8005496:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800549a:	f003 0304 	and.w	r3, r3, #4
 800549e:	617b      	str	r3, [r7, #20]
 80054a0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80054a2:	2200      	movs	r2, #0
 80054a4:	2100      	movs	r1, #0
 80054a6:	201e      	movs	r0, #30
 80054a8:	f002 fa49 	bl	800793e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80054ac:	201e      	movs	r0, #30
 80054ae:	f002 fa60 	bl	8007972 <HAL_NVIC_EnableIRQ>
}
 80054b2:	e03a      	b.n	800552a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a21      	ldr	r2, [pc, #132]	@ (8005540 <HAL_TIM_Base_MspInit+0x128>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d135      	bne.n	800552a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80054be:	4b1e      	ldr	r3, [pc, #120]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054c6:	f043 0308 	orr.w	r3, r3, #8
 80054ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054d4:	f003 0308 	and.w	r3, r3, #8
 80054d8:	613b      	str	r3, [r7, #16]
 80054da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054dc:	4b16      	ldr	r3, [pc, #88]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054e2:	4a15      	ldr	r2, [pc, #84]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054e4:	f043 0301 	orr.w	r3, r3, #1
 80054e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80054ec:	4b12      	ldr	r3, [pc, #72]	@ (8005538 <HAL_TIM_Base_MspInit+0x120>)
 80054ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 80054fa:	2303      	movs	r3, #3
 80054fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054fe:	2302      	movs	r3, #2
 8005500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005502:	2300      	movs	r3, #0
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005506:	2300      	movs	r3, #0
 8005508:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800550a:	2302      	movs	r3, #2
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800550e:	f107 031c 	add.w	r3, r7, #28
 8005512:	4619      	mov	r1, r3
 8005514:	480b      	ldr	r0, [pc, #44]	@ (8005544 <HAL_TIM_Base_MspInit+0x12c>)
 8005516:	f003 f823 	bl	8008560 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800551a:	2200      	movs	r2, #0
 800551c:	2100      	movs	r1, #0
 800551e:	2032      	movs	r0, #50	@ 0x32
 8005520:	f002 fa0d 	bl	800793e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005524:	2032      	movs	r0, #50	@ 0x32
 8005526:	f002 fa24 	bl	8007972 <HAL_NVIC_EnableIRQ>
}
 800552a:	bf00      	nop
 800552c:	3730      	adds	r7, #48	@ 0x30
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	40010000 	.word	0x40010000
 8005538:	58024400 	.word	0x58024400
 800553c:	40000800 	.word	0x40000800
 8005540:	40000c00 	.word	0x40000c00
 8005544:	58020000 	.word	0x58020000

08005548 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b08a      	sub	sp, #40	@ 0x28
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005550:	f107 0314 	add.w	r3, r7, #20
 8005554:	2200      	movs	r2, #0
 8005556:	601a      	str	r2, [r3, #0]
 8005558:	605a      	str	r2, [r3, #4]
 800555a:	609a      	str	r2, [r3, #8]
 800555c:	60da      	str	r2, [r3, #12]
 800555e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a26      	ldr	r2, [pc, #152]	@ (8005600 <HAL_TIM_MspPostInit+0xb8>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d120      	bne.n	80055ac <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800556a:	4b26      	ldr	r3, [pc, #152]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 800556c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005570:	4a24      	ldr	r2, [pc, #144]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 8005572:	f043 0310 	orr.w	r3, r3, #16
 8005576:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800557a:	4b22      	ldr	r3, [pc, #136]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 800557c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	613b      	str	r3, [r7, #16]
 8005586:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8005588:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800558c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800558e:	2302      	movs	r3, #2
 8005590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005592:	2300      	movs	r3, #0
 8005594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005596:	2300      	movs	r3, #0
 8005598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800559a:	2301      	movs	r3, #1
 800559c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800559e:	f107 0314 	add.w	r3, r7, #20
 80055a2:	4619      	mov	r1, r3
 80055a4:	4818      	ldr	r0, [pc, #96]	@ (8005608 <HAL_TIM_MspPostInit+0xc0>)
 80055a6:	f002 ffdb 	bl	8008560 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80055aa:	e024      	b.n	80055f6 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a16      	ldr	r2, [pc, #88]	@ (800560c <HAL_TIM_MspPostInit+0xc4>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d11f      	bne.n	80055f6 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80055b6:	4b13      	ldr	r3, [pc, #76]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 80055b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055bc:	4a11      	ldr	r2, [pc, #68]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 80055be:	f043 0308 	orr.w	r3, r3, #8
 80055c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80055c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005604 <HAL_TIM_MspPostInit+0xbc>)
 80055c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 80055d4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80055d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055da:	2302      	movs	r3, #2
 80055dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055e2:	2300      	movs	r3, #0
 80055e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80055e6:	2302      	movs	r3, #2
 80055e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80055ea:	f107 0314 	add.w	r3, r7, #20
 80055ee:	4619      	mov	r1, r3
 80055f0:	4807      	ldr	r0, [pc, #28]	@ (8005610 <HAL_TIM_MspPostInit+0xc8>)
 80055f2:	f002 ffb5 	bl	8008560 <HAL_GPIO_Init>
}
 80055f6:	bf00      	nop
 80055f8:	3728      	adds	r7, #40	@ 0x28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40010000 	.word	0x40010000
 8005604:	58024400 	.word	0x58024400
 8005608:	58021000 	.word	0x58021000
 800560c:	40000800 	.word	0x40000800
 8005610:	58020c00 	.word	0x58020c00

08005614 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b0bc      	sub	sp, #240	@ 0xf0
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800561c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	605a      	str	r2, [r3, #4]
 8005626:	609a      	str	r2, [r3, #8]
 8005628:	60da      	str	r2, [r3, #12]
 800562a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800562c:	f107 0318 	add.w	r3, r7, #24
 8005630:	22c0      	movs	r2, #192	@ 0xc0
 8005632:	2100      	movs	r1, #0
 8005634:	4618      	mov	r0, r3
 8005636:	f00d fac9 	bl	8012bcc <memset>
  if(huart->Instance==USART1)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a51      	ldr	r2, [pc, #324]	@ (8005784 <HAL_UART_MspInit+0x170>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d14f      	bne.n	80056e4 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005644:	f04f 0201 	mov.w	r2, #1
 8005648:	f04f 0300 	mov.w	r3, #0
 800564c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8005650:	2318      	movs	r3, #24
 8005652:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005656:	f107 0318 	add.w	r3, r7, #24
 800565a:	4618      	mov	r0, r3
 800565c:	f005 f83e 	bl	800a6dc <HAL_RCCEx_PeriphCLKConfig>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005666:	f7ff fd8d 	bl	8005184 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800566a:	4b47      	ldr	r3, [pc, #284]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800566c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005670:	4a45      	ldr	r2, [pc, #276]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005672:	f043 0310 	orr.w	r3, r3, #16
 8005676:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800567a:	4b43      	ldr	r3, [pc, #268]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800567c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005680:	f003 0310 	and.w	r3, r3, #16
 8005684:	617b      	str	r3, [r7, #20]
 8005686:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005688:	4b3f      	ldr	r3, [pc, #252]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800568a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800568e:	4a3e      	ldr	r2, [pc, #248]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005698:	4b3b      	ldr	r3, [pc, #236]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800569a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	613b      	str	r3, [r7, #16]
 80056a4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80056a6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80056aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056ae:	2302      	movs	r3, #2
 80056b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b4:	2300      	movs	r3, #0
 80056b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056ba:	2300      	movs	r3, #0
 80056bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80056c0:	2304      	movs	r3, #4
 80056c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80056ca:	4619      	mov	r1, r3
 80056cc:	482f      	ldr	r0, [pc, #188]	@ (800578c <HAL_UART_MspInit+0x178>)
 80056ce:	f002 ff47 	bl	8008560 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80056d2:	2200      	movs	r2, #0
 80056d4:	2100      	movs	r1, #0
 80056d6:	2025      	movs	r0, #37	@ 0x25
 80056d8:	f002 f931 	bl	800793e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80056dc:	2025      	movs	r0, #37	@ 0x25
 80056de:	f002 f948 	bl	8007972 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80056e2:	e04b      	b.n	800577c <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a29      	ldr	r2, [pc, #164]	@ (8005790 <HAL_UART_MspInit+0x17c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d146      	bne.n	800577c <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80056ee:	f04f 0202 	mov.w	r2, #2
 80056f2:	f04f 0300 	mov.w	r3, #0
 80056f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005700:	f107 0318 	add.w	r3, r7, #24
 8005704:	4618      	mov	r0, r3
 8005706:	f004 ffe9 	bl	800a6dc <HAL_RCCEx_PeriphCLKConfig>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8005710:	f7ff fd38 	bl	8005184 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005714:	4b1c      	ldr	r3, [pc, #112]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800571a:	4a1b      	ldr	r2, [pc, #108]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800571c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005720:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005724:	4b18      	ldr	r3, [pc, #96]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005726:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800572a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005732:	4b15      	ldr	r3, [pc, #84]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005738:	4a13      	ldr	r2, [pc, #76]	@ (8005788 <HAL_UART_MspInit+0x174>)
 800573a:	f043 0308 	orr.w	r3, r3, #8
 800573e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005742:	4b11      	ldr	r3, [pc, #68]	@ (8005788 <HAL_UART_MspInit+0x174>)
 8005744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005750:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005754:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005758:	2302      	movs	r3, #2
 800575a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800575e:	2300      	movs	r3, #0
 8005760:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005764:	2300      	movs	r3, #0
 8005766:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800576a:	2307      	movs	r3, #7
 800576c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005770:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005774:	4619      	mov	r1, r3
 8005776:	4807      	ldr	r0, [pc, #28]	@ (8005794 <HAL_UART_MspInit+0x180>)
 8005778:	f002 fef2 	bl	8008560 <HAL_GPIO_Init>
}
 800577c:	bf00      	nop
 800577e:	37f0      	adds	r7, #240	@ 0xf0
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	40011000 	.word	0x40011000
 8005788:	58024400 	.word	0x58024400
 800578c:	58020400 	.word	0x58020400
 8005790:	40004800 	.word	0x40004800
 8005794:	58020c00 	.word	0x58020c00

08005798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <NMI_Handler+0x4>

080057a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057a0:	b480      	push	{r7}
 80057a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <HardFault_Handler+0x4>

080057a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057ac:	bf00      	nop
 80057ae:	e7fd      	b.n	80057ac <MemManage_Handler+0x4>

080057b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057b4:	bf00      	nop
 80057b6:	e7fd      	b.n	80057b4 <BusFault_Handler+0x4>

080057b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <UsageFault_Handler+0x4>

080057c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057c4:	bf00      	nop
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr

080057ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057ce:	b480      	push	{r7}
 80057d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057d2:	bf00      	nop
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057e0:	bf00      	nop
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057ee:	f000 fa35 	bl	8005c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80057f2:	bf00      	nop
 80057f4:	bd80      	pop	{r7, pc}
	...

080057f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80057fc:	4802      	ldr	r0, [pc, #8]	@ (8005808 <TIM1_UP_IRQHandler+0x10>)
 80057fe:	f008 f9af 	bl	800db60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8005802:	bf00      	nop
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	24003c44 	.word	0x24003c44

0800580c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005810:	4802      	ldr	r0, [pc, #8]	@ (800581c <TIM1_CC_IRQHandler+0x10>)
 8005812:	f008 f9a5 	bl	800db60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005816:	bf00      	nop
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	24003c44 	.word	0x24003c44

08005820 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005824:	4802      	ldr	r0, [pc, #8]	@ (8005830 <TIM4_IRQHandler+0x10>)
 8005826:	f008 f99b 	bl	800db60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800582a:	bf00      	nop
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	24003c90 	.word	0x24003c90

08005834 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005838:	4802      	ldr	r0, [pc, #8]	@ (8005844 <USART1_IRQHandler+0x10>)
 800583a:	f009 fd55 	bl	800f2e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800583e:	bf00      	nop
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	24003d28 	.word	0x24003d28

08005848 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800584c:	4802      	ldr	r0, [pc, #8]	@ (8005858 <TIM5_IRQHandler+0x10>)
 800584e:	f008 f987 	bl	800db60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005852:	bf00      	nop
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	24003cdc 	.word	0x24003cdc

0800585c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800585c:	b480      	push	{r7}
 800585e:	af00      	add	r7, sp, #0
  return 1;
 8005860:	2301      	movs	r3, #1
}
 8005862:	4618      	mov	r0, r3
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <_kill>:

int _kill(int pid, int sig)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005876:	f00d fa41 	bl	8012cfc <__errno>
 800587a:	4603      	mov	r3, r0
 800587c:	2216      	movs	r2, #22
 800587e:	601a      	str	r2, [r3, #0]
  return -1;
 8005880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005884:	4618      	mov	r0, r3
 8005886:	3708      	adds	r7, #8
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <_exit>:

void _exit (int status)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005894:	f04f 31ff 	mov.w	r1, #4294967295
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff ffe7 	bl	800586c <_kill>
  while (1) {}    /* Make sure we hang here */
 800589e:	bf00      	nop
 80058a0:	e7fd      	b.n	800589e <_exit+0x12>

080058a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b086      	sub	sp, #24
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058ae:	2300      	movs	r3, #0
 80058b0:	617b      	str	r3, [r7, #20]
 80058b2:	e00a      	b.n	80058ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80058b4:	f3af 8000 	nop.w
 80058b8:	4601      	mov	r1, r0
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	60ba      	str	r2, [r7, #8]
 80058c0:	b2ca      	uxtb	r2, r1
 80058c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	3301      	adds	r3, #1
 80058c8:	617b      	str	r3, [r7, #20]
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	dbf0      	blt.n	80058b4 <_read+0x12>
  }

  return len;
 80058d2:	687b      	ldr	r3, [r7, #4]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <_close>:
  }
  return len;
}

int _close(int file)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80058e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005904:	605a      	str	r2, [r3, #4]
  return 0;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <_isatty>:

int _isatty(int file)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800591c:	2301      	movs	r3, #1
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800592a:	b480      	push	{r7}
 800592c:	b085      	sub	sp, #20
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800594c:	4a14      	ldr	r2, [pc, #80]	@ (80059a0 <_sbrk+0x5c>)
 800594e:	4b15      	ldr	r3, [pc, #84]	@ (80059a4 <_sbrk+0x60>)
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005958:	4b13      	ldr	r3, [pc, #76]	@ (80059a8 <_sbrk+0x64>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d102      	bne.n	8005966 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005960:	4b11      	ldr	r3, [pc, #68]	@ (80059a8 <_sbrk+0x64>)
 8005962:	4a12      	ldr	r2, [pc, #72]	@ (80059ac <_sbrk+0x68>)
 8005964:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005966:	4b10      	ldr	r3, [pc, #64]	@ (80059a8 <_sbrk+0x64>)
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4413      	add	r3, r2
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	429a      	cmp	r2, r3
 8005972:	d207      	bcs.n	8005984 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005974:	f00d f9c2 	bl	8012cfc <__errno>
 8005978:	4603      	mov	r3, r0
 800597a:	220c      	movs	r2, #12
 800597c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800597e:	f04f 33ff 	mov.w	r3, #4294967295
 8005982:	e009      	b.n	8005998 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005984:	4b08      	ldr	r3, [pc, #32]	@ (80059a8 <_sbrk+0x64>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800598a:	4b07      	ldr	r3, [pc, #28]	@ (80059a8 <_sbrk+0x64>)
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4413      	add	r3, r2
 8005992:	4a05      	ldr	r2, [pc, #20]	@ (80059a8 <_sbrk+0x64>)
 8005994:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005996:	68fb      	ldr	r3, [r7, #12]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3718      	adds	r7, #24
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	24080000 	.word	0x24080000
 80059a4:	00000400 	.word	0x00000400
 80059a8:	24003e60 	.word	0x24003e60
 80059ac:	24003fb8 	.word	0x24003fb8

080059b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80059b4:	4b43      	ldr	r3, [pc, #268]	@ (8005ac4 <SystemInit+0x114>)
 80059b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ba:	4a42      	ldr	r2, [pc, #264]	@ (8005ac4 <SystemInit+0x114>)
 80059bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80059c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80059c4:	4b40      	ldr	r3, [pc, #256]	@ (8005ac8 <SystemInit+0x118>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	2b06      	cmp	r3, #6
 80059ce:	d807      	bhi.n	80059e0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80059d0:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac8 <SystemInit+0x118>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f023 030f 	bic.w	r3, r3, #15
 80059d8:	4a3b      	ldr	r2, [pc, #236]	@ (8005ac8 <SystemInit+0x118>)
 80059da:	f043 0307 	orr.w	r3, r3, #7
 80059de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80059e0:	4b3a      	ldr	r3, [pc, #232]	@ (8005acc <SystemInit+0x11c>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a39      	ldr	r2, [pc, #228]	@ (8005acc <SystemInit+0x11c>)
 80059e6:	f043 0301 	orr.w	r3, r3, #1
 80059ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80059ec:	4b37      	ldr	r3, [pc, #220]	@ (8005acc <SystemInit+0x11c>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80059f2:	4b36      	ldr	r3, [pc, #216]	@ (8005acc <SystemInit+0x11c>)
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	4935      	ldr	r1, [pc, #212]	@ (8005acc <SystemInit+0x11c>)
 80059f8:	4b35      	ldr	r3, [pc, #212]	@ (8005ad0 <SystemInit+0x120>)
 80059fa:	4013      	ands	r3, r2
 80059fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80059fe:	4b32      	ldr	r3, [pc, #200]	@ (8005ac8 <SystemInit+0x118>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0308 	and.w	r3, r3, #8
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d007      	beq.n	8005a1a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ac8 <SystemInit+0x118>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f023 030f 	bic.w	r3, r3, #15
 8005a12:	4a2d      	ldr	r2, [pc, #180]	@ (8005ac8 <SystemInit+0x118>)
 8005a14:	f043 0307 	orr.w	r3, r3, #7
 8005a18:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8005acc <SystemInit+0x11c>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005a20:	4b2a      	ldr	r3, [pc, #168]	@ (8005acc <SystemInit+0x11c>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005a26:	4b29      	ldr	r3, [pc, #164]	@ (8005acc <SystemInit+0x11c>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005a2c:	4b27      	ldr	r3, [pc, #156]	@ (8005acc <SystemInit+0x11c>)
 8005a2e:	4a29      	ldr	r2, [pc, #164]	@ (8005ad4 <SystemInit+0x124>)
 8005a30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005a32:	4b26      	ldr	r3, [pc, #152]	@ (8005acc <SystemInit+0x11c>)
 8005a34:	4a28      	ldr	r2, [pc, #160]	@ (8005ad8 <SystemInit+0x128>)
 8005a36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005a38:	4b24      	ldr	r3, [pc, #144]	@ (8005acc <SystemInit+0x11c>)
 8005a3a:	4a28      	ldr	r2, [pc, #160]	@ (8005adc <SystemInit+0x12c>)
 8005a3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005a3e:	4b23      	ldr	r3, [pc, #140]	@ (8005acc <SystemInit+0x11c>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005a44:	4b21      	ldr	r3, [pc, #132]	@ (8005acc <SystemInit+0x11c>)
 8005a46:	4a25      	ldr	r2, [pc, #148]	@ (8005adc <SystemInit+0x12c>)
 8005a48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005a4a:	4b20      	ldr	r3, [pc, #128]	@ (8005acc <SystemInit+0x11c>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005a50:	4b1e      	ldr	r3, [pc, #120]	@ (8005acc <SystemInit+0x11c>)
 8005a52:	4a22      	ldr	r2, [pc, #136]	@ (8005adc <SystemInit+0x12c>)
 8005a54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005a56:	4b1d      	ldr	r3, [pc, #116]	@ (8005acc <SystemInit+0x11c>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005acc <SystemInit+0x11c>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a1a      	ldr	r2, [pc, #104]	@ (8005acc <SystemInit+0x11c>)
 8005a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005a68:	4b18      	ldr	r3, [pc, #96]	@ (8005acc <SystemInit+0x11c>)
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ae0 <SystemInit+0x130>)
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	4b1c      	ldr	r3, [pc, #112]	@ (8005ae4 <SystemInit+0x134>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a7a:	d202      	bcs.n	8005a82 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae8 <SystemInit+0x138>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005a82:	4b12      	ldr	r3, [pc, #72]	@ (8005acc <SystemInit+0x11c>)
 8005a84:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d113      	bne.n	8005ab8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005a90:	4b0e      	ldr	r3, [pc, #56]	@ (8005acc <SystemInit+0x11c>)
 8005a92:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a96:	4a0d      	ldr	r2, [pc, #52]	@ (8005acc <SystemInit+0x11c>)
 8005a98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a9c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005aa0:	4b12      	ldr	r3, [pc, #72]	@ (8005aec <SystemInit+0x13c>)
 8005aa2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005aa6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005aa8:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <SystemInit+0x11c>)
 8005aaa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005aae:	4a07      	ldr	r2, [pc, #28]	@ (8005acc <SystemInit+0x11c>)
 8005ab0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ab4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005ab8:	bf00      	nop
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	e000ed00 	.word	0xe000ed00
 8005ac8:	52002000 	.word	0x52002000
 8005acc:	58024400 	.word	0x58024400
 8005ad0:	eaf6ed7f 	.word	0xeaf6ed7f
 8005ad4:	02020200 	.word	0x02020200
 8005ad8:	01ff0000 	.word	0x01ff0000
 8005adc:	01010280 	.word	0x01010280
 8005ae0:	5c001000 	.word	0x5c001000
 8005ae4:	ffff0000 	.word	0xffff0000
 8005ae8:	51008108 	.word	0x51008108
 8005aec:	52004000 	.word	0x52004000

08005af0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8005af4:	4b09      	ldr	r3, [pc, #36]	@ (8005b1c <ExitRun0Mode+0x2c>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	4a08      	ldr	r2, [pc, #32]	@ (8005b1c <ExitRun0Mode+0x2c>)
 8005afa:	f043 0302 	orr.w	r3, r3, #2
 8005afe:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005b00:	bf00      	nop
 8005b02:	4b06      	ldr	r3, [pc, #24]	@ (8005b1c <ExitRun0Mode+0x2c>)
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d0f9      	beq.n	8005b02 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005b0e:	bf00      	nop
 8005b10:	bf00      	nop
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	58024800 	.word	0x58024800

08005b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005b20:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005b5c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005b24:	f7ff ffe4 	bl	8005af0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005b28:	f7ff ff42 	bl	80059b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005b2c:	480c      	ldr	r0, [pc, #48]	@ (8005b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005b2e:	490d      	ldr	r1, [pc, #52]	@ (8005b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005b30:	4a0d      	ldr	r2, [pc, #52]	@ (8005b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005b34:	e002      	b.n	8005b3c <LoopCopyDataInit>

08005b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b3a:	3304      	adds	r3, #4

08005b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b40:	d3f9      	bcc.n	8005b36 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b42:	4a0a      	ldr	r2, [pc, #40]	@ (8005b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005b44:	4c0a      	ldr	r4, [pc, #40]	@ (8005b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b48:	e001      	b.n	8005b4e <LoopFillZerobss>

08005b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b4c:	3204      	adds	r2, #4

08005b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b50:	d3fb      	bcc.n	8005b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005b52:	f00d f8d9 	bl	8012d08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b56:	f7fe fc79 	bl	800444c <main>
  bx  lr
 8005b5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005b5c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005b60:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005b64:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 8005b68:	08015d20 	.word	0x08015d20
  ldr r2, =_sbss
 8005b6c:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 8005b70:	24003fb4 	.word	0x24003fb4

08005b74 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005b74:	e7fe      	b.n	8005b74 <ADC3_IRQHandler>
	...

08005b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b7e:	2003      	movs	r0, #3
 8005b80:	f001 fed2 	bl	8007928 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005b84:	f004 fbd4 	bl	800a330 <HAL_RCC_GetSysClockFreq>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	4b15      	ldr	r3, [pc, #84]	@ (8005be0 <HAL_Init+0x68>)
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	0a1b      	lsrs	r3, r3, #8
 8005b90:	f003 030f 	and.w	r3, r3, #15
 8005b94:	4913      	ldr	r1, [pc, #76]	@ (8005be4 <HAL_Init+0x6c>)
 8005b96:	5ccb      	ldrb	r3, [r1, r3]
 8005b98:	f003 031f 	and.w	r3, r3, #31
 8005b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8005be0 <HAL_Init+0x68>)
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	f003 030f 	and.w	r3, r3, #15
 8005baa:	4a0e      	ldr	r2, [pc, #56]	@ (8005be4 <HAL_Init+0x6c>)
 8005bac:	5cd3      	ldrb	r3, [r2, r3]
 8005bae:	f003 031f 	and.w	r3, r3, #31
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8005bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8005be8 <HAL_Init+0x70>)
 8005bba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8005bec <HAL_Init+0x74>)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005bc2:	200f      	movs	r0, #15
 8005bc4:	f000 f814 	bl	8005bf0 <HAL_InitTick>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e002      	b.n	8005bd8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005bd2:	f7ff fadd 	bl	8005190 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3708      	adds	r7, #8
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	58024400 	.word	0x58024400
 8005be4:	0801594c 	.word	0x0801594c
 8005be8:	24000050 	.word	0x24000050
 8005bec:	2400004c 	.word	0x2400004c

08005bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005bf8:	4b15      	ldr	r3, [pc, #84]	@ (8005c50 <HAL_InitTick+0x60>)
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e021      	b.n	8005c48 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005c04:	4b13      	ldr	r3, [pc, #76]	@ (8005c54 <HAL_InitTick+0x64>)
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	4b11      	ldr	r3, [pc, #68]	@ (8005c50 <HAL_InitTick+0x60>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f001 feb7 	bl	800798e <HAL_SYSTICK_Config>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e00e      	b.n	8005c48 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b0f      	cmp	r3, #15
 8005c2e:	d80a      	bhi.n	8005c46 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c30:	2200      	movs	r2, #0
 8005c32:	6879      	ldr	r1, [r7, #4]
 8005c34:	f04f 30ff 	mov.w	r0, #4294967295
 8005c38:	f001 fe81 	bl	800793e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c3c:	4a06      	ldr	r2, [pc, #24]	@ (8005c58 <HAL_InitTick+0x68>)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	e000      	b.n	8005c48 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	24000058 	.word	0x24000058
 8005c54:	2400004c 	.word	0x2400004c
 8005c58:	24000054 	.word	0x24000054

08005c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005c60:	4b06      	ldr	r3, [pc, #24]	@ (8005c7c <HAL_IncTick+0x20>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	461a      	mov	r2, r3
 8005c66:	4b06      	ldr	r3, [pc, #24]	@ (8005c80 <HAL_IncTick+0x24>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4413      	add	r3, r2
 8005c6c:	4a04      	ldr	r2, [pc, #16]	@ (8005c80 <HAL_IncTick+0x24>)
 8005c6e:	6013      	str	r3, [r2, #0]
}
 8005c70:	bf00      	nop
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	24000058 	.word	0x24000058
 8005c80:	24003e64 	.word	0x24003e64

08005c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  return uwTick;
 8005c88:	4b03      	ldr	r3, [pc, #12]	@ (8005c98 <HAL_GetTick+0x14>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	24003e64 	.word	0x24003e64

08005c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ca4:	f7ff ffee 	bl	8005c84 <HAL_GetTick>
 8005ca8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb4:	d005      	beq.n	8005cc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce0 <HAL_Delay+0x44>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005cc2:	bf00      	nop
 8005cc4:	f7ff ffde 	bl	8005c84 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d8f7      	bhi.n	8005cc4 <HAL_Delay+0x28>
  {
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	24000058 	.word	0x24000058

08005ce4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005ce8:	4b03      	ldr	r3, [pc, #12]	@ (8005cf8 <HAL_GetREVID+0x14>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	0c1b      	lsrs	r3, r3, #16
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr
 8005cf8:	5c001000 	.word	0x5c001000

08005cfc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	431a      	orrs	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	609a      	str	r2, [r3, #8]
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
 8005d2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	431a      	orrs	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	609a      	str	r2, [r3, #8]
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d107      	bne.n	8005d88 <LL_ADC_SetChannelPreselection+0x24>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	0e9b      	lsrs	r3, r3, #26
 8005d7c:	f003 031f 	and.w	r3, r3, #31
 8005d80:	2201      	movs	r2, #1
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	e015      	b.n	8005db4 <LL_ADC_SetChannelPreselection+0x50>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	fa93 f3a3 	rbit	r3, r3
 8005d92:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005d9e:	2320      	movs	r3, #32
 8005da0:	e003      	b.n	8005daa <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	fab3 f383 	clz	r3, r3
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	f003 031f 	and.w	r3, r3, #31
 8005dae:	2201      	movs	r2, #1
 8005db0:	fa02 f303 	lsl.w	r3, r2, r3
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	69d2      	ldr	r2, [r2, #28]
 8005db8:	431a      	orrs	r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b087      	sub	sp, #28
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	60f8      	str	r0, [r7, #12]
 8005dd2:	60b9      	str	r1, [r7, #8]
 8005dd4:	607a      	str	r2, [r7, #4]
 8005dd6:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	3360      	adds	r3, #96	@ 0x60
 8005ddc:	461a      	mov	r2, r3
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4413      	add	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	430b      	orrs	r3, r1
 8005df8:	431a      	orrs	r2, r3
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005dfe:	bf00      	nop
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr

08005e0a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b085      	sub	sp, #20
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	60f8      	str	r0, [r7, #12]
 8005e12:	60b9      	str	r1, [r7, #8]
 8005e14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	f003 031f 	and.w	r3, r3, #31
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	fa01 f303 	lsl.w	r3, r1, r3
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	611a      	str	r2, [r3, #16]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3360      	adds	r3, #96	@ 0x60
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	431a      	orrs	r2, r3
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	601a      	str	r2, [r3, #0]
  }
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e86:	2301      	movs	r3, #1
 8005e88:	e000      	b.n	8005e8c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3330      	adds	r3, #48	@ 0x30
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	0a1b      	lsrs	r3, r3, #8
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	f003 030c 	and.w	r3, r3, #12
 8005eb4:	4413      	add	r3, r2
 8005eb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f003 031f 	and.w	r3, r3, #31
 8005ec2:	211f      	movs	r1, #31
 8005ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec8:	43db      	mvns	r3, r3
 8005eca:	401a      	ands	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	0e9b      	lsrs	r3, r3, #26
 8005ed0:	f003 011f 	and.w	r1, r3, #31
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f003 031f 	and.w	r3, r3, #31
 8005eda:	fa01 f303 	lsl.w	r3, r1, r3
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005ee4:	bf00      	nop
 8005ee6:	371c      	adds	r7, #28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	3314      	adds	r3, #20
 8005f00:	461a      	mov	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	0e5b      	lsrs	r3, r3, #25
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	4413      	add	r3, r2
 8005f0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	0d1b      	lsrs	r3, r3, #20
 8005f18:	f003 031f 	and.w	r3, r3, #31
 8005f1c:	2107      	movs	r1, #7
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	43db      	mvns	r3, r3
 8005f24:	401a      	ands	r2, r3
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	0d1b      	lsrs	r3, r3, #20
 8005f2a:	f003 031f 	and.w	r3, r3, #31
 8005f2e:	6879      	ldr	r1, [r7, #4]
 8005f30:	fa01 f303 	lsl.w	r3, r1, r3
 8005f34:	431a      	orrs	r2, r3
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
	...

08005f48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f60:	43db      	mvns	r3, r3
 8005f62:	401a      	ands	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f003 0318 	and.w	r3, r3, #24
 8005f6a:	4908      	ldr	r1, [pc, #32]	@ (8005f8c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005f6c:	40d9      	lsrs	r1, r3
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	400b      	ands	r3, r1
 8005f72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f76:	431a      	orrs	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005f7e:	bf00      	nop
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	000fffff 	.word	0x000fffff

08005f90 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 031f 	and.w	r3, r3, #31
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	4b04      	ldr	r3, [pc, #16]	@ (8005fe8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	6093      	str	r3, [r2, #8]
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	5fffffc0 	.word	0x5fffffc0

08005fec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006000:	d101      	bne.n	8006006 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689a      	ldr	r2, [r3, #8]
 8006020:	4b05      	ldr	r3, [pc, #20]	@ (8006038 <LL_ADC_EnableInternalRegulator+0x24>)
 8006022:	4013      	ands	r3, r2
 8006024:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr
 8006038:	6fffffc0 	.word	0x6fffffc0

0800603c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006050:	d101      	bne.n	8006056 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	4b05      	ldr	r3, [pc, #20]	@ (8006088 <LL_ADC_Enable+0x24>)
 8006072:	4013      	ands	r3, r2
 8006074:	f043 0201 	orr.w	r2, r3, #1
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	7fffffc0 	.word	0x7fffffc0

0800608c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689a      	ldr	r2, [r3, #8]
 8006098:	4b05      	ldr	r3, [pc, #20]	@ (80060b0 <LL_ADC_Disable+0x24>)
 800609a:	4013      	ands	r3, r2
 800609c:	f043 0202 	orr.w	r2, r3, #2
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr
 80060b0:	7fffffc0 	.word	0x7fffffc0

080060b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 0301 	and.w	r3, r3, #1
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d101      	bne.n	80060cc <LL_ADC_IsEnabled+0x18>
 80060c8:	2301      	movs	r3, #1
 80060ca:	e000      	b.n	80060ce <LL_ADC_IsEnabled+0x1a>
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d101      	bne.n	80060f2 <LL_ADC_IsDisableOngoing+0x18>
 80060ee:	2301      	movs	r3, #1
 80060f0:	e000      	b.n	80060f4 <LL_ADC_IsDisableOngoing+0x1a>
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	4b05      	ldr	r3, [pc, #20]	@ (8006124 <LL_ADC_REG_StartConversion+0x24>)
 800610e:	4013      	ands	r3, r2
 8006110:	f043 0204 	orr.w	r2, r3, #4
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	7fffffc0 	.word	0x7fffffc0

08006128 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	4b05      	ldr	r3, [pc, #20]	@ (800614c <LL_ADC_REG_StopConversion+0x24>)
 8006136:	4013      	ands	r3, r2
 8006138:	f043 0210 	orr.w	r2, r3, #16
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	7fffffc0 	.word	0x7fffffc0

08006150 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 0304 	and.w	r3, r3, #4
 8006160:	2b04      	cmp	r3, #4
 8006162:	d101      	bne.n	8006168 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006164:	2301      	movs	r3, #1
 8006166:	e000      	b.n	800616a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	370c      	adds	r7, #12
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
	...

08006178 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	4b05      	ldr	r3, [pc, #20]	@ (800619c <LL_ADC_INJ_StopConversion+0x24>)
 8006186:	4013      	ands	r3, r2
 8006188:	f043 0220 	orr.w	r2, r3, #32
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	7fffffc0 	.word	0x7fffffc0

080061a0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f003 0308 	and.w	r3, r3, #8
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d101      	bne.n	80061b8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
	...

080061c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80061c8:	b590      	push	{r4, r7, lr}
 80061ca:	b089      	sub	sp, #36	@ 0x24
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80061d4:	2300      	movs	r3, #0
 80061d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e18f      	b.n	8006502 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d109      	bne.n	8006204 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7fe ffe7 	bl	80051c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f7ff feef 	bl	8005fec <LL_ADC_IsDeepPowerDownEnabled>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d004      	beq.n	800621e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fed5 	bl	8005fc8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4618      	mov	r0, r3
 8006224:	f7ff ff0a 	bl	800603c <LL_ADC_IsInternalRegulatorEnabled>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d114      	bne.n	8006258 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4618      	mov	r0, r3
 8006234:	f7ff feee 	bl	8006014 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006238:	4b87      	ldr	r3, [pc, #540]	@ (8006458 <HAL_ADC_Init+0x290>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	099b      	lsrs	r3, r3, #6
 800623e:	4a87      	ldr	r2, [pc, #540]	@ (800645c <HAL_ADC_Init+0x294>)
 8006240:	fba2 2303 	umull	r2, r3, r2, r3
 8006244:	099b      	lsrs	r3, r3, #6
 8006246:	3301      	adds	r3, #1
 8006248:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800624a:	e002      	b.n	8006252 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	3b01      	subs	r3, #1
 8006250:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1f9      	bne.n	800624c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4618      	mov	r0, r3
 800625e:	f7ff feed 	bl	800603c <LL_ADC_IsInternalRegulatorEnabled>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10d      	bne.n	8006284 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626c:	f043 0210 	orr.w	r2, r3, #16
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006278:	f043 0201 	orr.w	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4618      	mov	r0, r3
 800628a:	f7ff ff61 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 800628e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006294:	f003 0310 	and.w	r3, r3, #16
 8006298:	2b00      	cmp	r3, #0
 800629a:	f040 8129 	bne.w	80064f0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f040 8125 	bne.w	80064f0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062aa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80062ae:	f043 0202 	orr.w	r2, r3, #2
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7ff fefa 	bl	80060b4 <LL_ADC_IsEnabled>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d136      	bne.n	8006334 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a65      	ldr	r2, [pc, #404]	@ (8006460 <HAL_ADC_Init+0x298>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d004      	beq.n	80062da <HAL_ADC_Init+0x112>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a63      	ldr	r2, [pc, #396]	@ (8006464 <HAL_ADC_Init+0x29c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d10e      	bne.n	80062f8 <HAL_ADC_Init+0x130>
 80062da:	4861      	ldr	r0, [pc, #388]	@ (8006460 <HAL_ADC_Init+0x298>)
 80062dc:	f7ff feea 	bl	80060b4 <LL_ADC_IsEnabled>
 80062e0:	4604      	mov	r4, r0
 80062e2:	4860      	ldr	r0, [pc, #384]	@ (8006464 <HAL_ADC_Init+0x29c>)
 80062e4:	f7ff fee6 	bl	80060b4 <LL_ADC_IsEnabled>
 80062e8:	4603      	mov	r3, r0
 80062ea:	4323      	orrs	r3, r4
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	bf0c      	ite	eq
 80062f0:	2301      	moveq	r3, #1
 80062f2:	2300      	movne	r3, #0
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	e008      	b.n	800630a <HAL_ADC_Init+0x142>
 80062f8:	485b      	ldr	r0, [pc, #364]	@ (8006468 <HAL_ADC_Init+0x2a0>)
 80062fa:	f7ff fedb 	bl	80060b4 <LL_ADC_IsEnabled>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	bf0c      	ite	eq
 8006304:	2301      	moveq	r3, #1
 8006306:	2300      	movne	r3, #0
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d012      	beq.n	8006334 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a53      	ldr	r2, [pc, #332]	@ (8006460 <HAL_ADC_Init+0x298>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_ADC_Init+0x15a>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a51      	ldr	r2, [pc, #324]	@ (8006464 <HAL_ADC_Init+0x29c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d101      	bne.n	8006326 <HAL_ADC_Init+0x15e>
 8006322:	4a52      	ldr	r2, [pc, #328]	@ (800646c <HAL_ADC_Init+0x2a4>)
 8006324:	e000      	b.n	8006328 <HAL_ADC_Init+0x160>
 8006326:	4a52      	ldr	r2, [pc, #328]	@ (8006470 <HAL_ADC_Init+0x2a8>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	4619      	mov	r1, r3
 800632e:	4610      	mov	r0, r2
 8006330:	f7ff fce4 	bl	8005cfc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006334:	f7ff fcd6 	bl	8005ce4 <HAL_GetREVID>
 8006338:	4603      	mov	r3, r0
 800633a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800633e:	4293      	cmp	r3, r2
 8006340:	d914      	bls.n	800636c <HAL_ADC_Init+0x1a4>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	2b10      	cmp	r3, #16
 8006348:	d110      	bne.n	800636c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	7d5b      	ldrb	r3, [r3, #21]
 800634e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006354:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800635a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	7f1b      	ldrb	r3, [r3, #28]
 8006360:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006362:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006364:	f043 030c 	orr.w	r3, r3, #12
 8006368:	61bb      	str	r3, [r7, #24]
 800636a:	e00d      	b.n	8006388 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	7d5b      	ldrb	r3, [r3, #21]
 8006370:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006376:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800637c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	7f1b      	ldrb	r3, [r3, #28]
 8006382:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006384:	4313      	orrs	r3, r2
 8006386:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	7f1b      	ldrb	r3, [r3, #28]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d106      	bne.n	800639e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	3b01      	subs	r3, #1
 8006396:	045b      	lsls	r3, r3, #17
 8006398:	69ba      	ldr	r2, [r7, #24]
 800639a:	4313      	orrs	r3, r2
 800639c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d009      	beq.n	80063ba <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063aa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68da      	ldr	r2, [r3, #12]
 80063c0:	4b2c      	ldr	r3, [pc, #176]	@ (8006474 <HAL_ADC_Init+0x2ac>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	6812      	ldr	r2, [r2, #0]
 80063c8:	69b9      	ldr	r1, [r7, #24]
 80063ca:	430b      	orrs	r3, r1
 80063cc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7ff febc 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 80063d8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff fede 	bl	80061a0 <LL_ADC_INJ_IsConversionOngoing>
 80063e4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d15f      	bne.n	80064ac <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d15c      	bne.n	80064ac <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	7d1b      	ldrb	r3, [r3, #20]
 80063f6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80063fc:	4313      	orrs	r3, r2
 80063fe:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68da      	ldr	r2, [r3, #12]
 8006406:	4b1c      	ldr	r3, [pc, #112]	@ (8006478 <HAL_ADC_Init+0x2b0>)
 8006408:	4013      	ands	r3, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6812      	ldr	r2, [r2, #0]
 800640e:	69b9      	ldr	r1, [r7, #24]
 8006410:	430b      	orrs	r3, r1
 8006412:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800641a:	2b01      	cmp	r3, #1
 800641c:	d130      	bne.n	8006480 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	4b14      	ldr	r3, [pc, #80]	@ (800647c <HAL_ADC_Init+0x2b4>)
 800642c:	4013      	ands	r3, r2
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006432:	3a01      	subs	r2, #1
 8006434:	0411      	lsls	r1, r2, #16
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800643a:	4311      	orrs	r1, r2
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006440:	4311      	orrs	r1, r2
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006446:	430a      	orrs	r2, r1
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	611a      	str	r2, [r3, #16]
 8006454:	e01c      	b.n	8006490 <HAL_ADC_Init+0x2c8>
 8006456:	bf00      	nop
 8006458:	2400004c 	.word	0x2400004c
 800645c:	053e2d63 	.word	0x053e2d63
 8006460:	40022000 	.word	0x40022000
 8006464:	40022100 	.word	0x40022100
 8006468:	58026000 	.word	0x58026000
 800646c:	40022300 	.word	0x40022300
 8006470:	58026300 	.word	0x58026300
 8006474:	fff0c003 	.word	0xfff0c003
 8006478:	ffffbffc 	.word	0xffffbffc
 800647c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691a      	ldr	r2, [r3, #16]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f022 0201 	bic.w	r2, r2, #1
 800648e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 fec6 	bl	8007238 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d10c      	bne.n	80064ce <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ba:	f023 010f 	bic.w	r1, r3, #15
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	1e5a      	subs	r2, r3, #1
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	430a      	orrs	r2, r1
 80064ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80064cc:	e007      	b.n	80064de <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 020f 	bic.w	r2, r2, #15
 80064dc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e2:	f023 0303 	bic.w	r3, r3, #3
 80064e6:	f043 0201 	orr.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	655a      	str	r2, [r3, #84]	@ 0x54
 80064ee:	e007      	b.n	8006500 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f4:	f043 0210 	orr.w	r2, r3, #16
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006500:	7ffb      	ldrb	r3, [r7, #31]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3724      	adds	r7, #36	@ 0x24
 8006506:	46bd      	mov	sp, r7
 8006508:	bd90      	pop	{r4, r7, pc}
 800650a:	bf00      	nop

0800650c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a5c      	ldr	r2, [pc, #368]	@ (800668c <HAL_ADC_Start+0x180>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d004      	beq.n	8006528 <HAL_ADC_Start+0x1c>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a5b      	ldr	r2, [pc, #364]	@ (8006690 <HAL_ADC_Start+0x184>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d101      	bne.n	800652c <HAL_ADC_Start+0x20>
 8006528:	4b5a      	ldr	r3, [pc, #360]	@ (8006694 <HAL_ADC_Start+0x188>)
 800652a:	e000      	b.n	800652e <HAL_ADC_Start+0x22>
 800652c:	4b5a      	ldr	r3, [pc, #360]	@ (8006698 <HAL_ADC_Start+0x18c>)
 800652e:	4618      	mov	r0, r3
 8006530:	f7ff fd2e 	bl	8005f90 <LL_ADC_GetMultimode>
 8006534:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff fe08 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	f040 809a 	bne.w	800667c <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800654e:	2b01      	cmp	r3, #1
 8006550:	d101      	bne.n	8006556 <HAL_ADC_Start+0x4a>
 8006552:	2302      	movs	r3, #2
 8006554:	e095      	b.n	8006682 <HAL_ADC_Start+0x176>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 fd80 	bl	8007064 <ADC_Enable>
 8006564:	4603      	mov	r3, r0
 8006566:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006568:	7dfb      	ldrb	r3, [r7, #23]
 800656a:	2b00      	cmp	r3, #0
 800656c:	f040 8081 	bne.w	8006672 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006574:	4b49      	ldr	r3, [pc, #292]	@ (800669c <HAL_ADC_Start+0x190>)
 8006576:	4013      	ands	r3, r2
 8006578:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a42      	ldr	r2, [pc, #264]	@ (8006690 <HAL_ADC_Start+0x184>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d002      	beq.n	8006590 <HAL_ADC_Start+0x84>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	e000      	b.n	8006592 <HAL_ADC_Start+0x86>
 8006590:	4b3e      	ldr	r3, [pc, #248]	@ (800668c <HAL_ADC_Start+0x180>)
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	6812      	ldr	r2, [r2, #0]
 8006596:	4293      	cmp	r3, r2
 8006598:	d002      	beq.n	80065a0 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d105      	bne.n	80065ac <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065b8:	d106      	bne.n	80065c8 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065be:	f023 0206 	bic.w	r2, r3, #6
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80065c6:	e002      	b.n	80065ce <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	221c      	movs	r2, #28
 80065d4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a2b      	ldr	r2, [pc, #172]	@ (8006690 <HAL_ADC_Start+0x184>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d002      	beq.n	80065ee <HAL_ADC_Start+0xe2>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	e000      	b.n	80065f0 <HAL_ADC_Start+0xe4>
 80065ee:	4b27      	ldr	r3, [pc, #156]	@ (800668c <HAL_ADC_Start+0x180>)
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6812      	ldr	r2, [r2, #0]
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d008      	beq.n	800660a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d005      	beq.n	800660a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	2b05      	cmp	r3, #5
 8006602:	d002      	beq.n	800660a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	2b09      	cmp	r3, #9
 8006608:	d114      	bne.n	8006634 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006620:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4618      	mov	r0, r3
 800662e:	f7ff fd67 	bl	8006100 <LL_ADC_REG_StartConversion>
 8006632:	e025      	b.n	8006680 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006638:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a12      	ldr	r2, [pc, #72]	@ (8006690 <HAL_ADC_Start+0x184>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d002      	beq.n	8006650 <HAL_ADC_Start+0x144>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	e000      	b.n	8006652 <HAL_ADC_Start+0x146>
 8006650:	4b0e      	ldr	r3, [pc, #56]	@ (800668c <HAL_ADC_Start+0x180>)
 8006652:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00f      	beq.n	8006680 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006664:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006668:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	655a      	str	r2, [r3, #84]	@ 0x54
 8006670:	e006      	b.n	8006680 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800667a:	e001      	b.n	8006680 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800667c:	2302      	movs	r3, #2
 800667e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006680:	7dfb      	ldrb	r3, [r7, #23]
}
 8006682:	4618      	mov	r0, r3
 8006684:	3718      	adds	r7, #24
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	40022000 	.word	0x40022000
 8006690:	40022100 	.word	0x40022100
 8006694:	40022300 	.word	0x40022300
 8006698:	58026300 	.word	0x58026300
 800669c:	fffff0fe 	.word	0xfffff0fe

080066a0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_ADC_Stop+0x16>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e021      	b.n	80066fa <HAL_ADC_Stop+0x5a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80066be:	2103      	movs	r1, #3
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fc13 	bl	8006eec <ADC_ConversionStop>
 80066c6:	4603      	mov	r3, r0
 80066c8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10f      	bne.n	80066f0 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 fd51 	bl	8007178 <ADC_Disable>
 80066d6:	4603      	mov	r3, r0
 80066d8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80066da:	7bfb      	ldrb	r3, [r7, #15]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d107      	bne.n	80066f0 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066e4:	4b07      	ldr	r3, [pc, #28]	@ (8006704 <HAL_ADC_Stop+0x64>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	f043 0201 	orr.w	r2, r3, #1
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80066f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	ffffeefe 	.word	0xffffeefe

08006708 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b088      	sub	sp, #32
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a72      	ldr	r2, [pc, #456]	@ (80068e0 <HAL_ADC_PollForConversion+0x1d8>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d004      	beq.n	8006726 <HAL_ADC_PollForConversion+0x1e>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a70      	ldr	r2, [pc, #448]	@ (80068e4 <HAL_ADC_PollForConversion+0x1dc>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d101      	bne.n	800672a <HAL_ADC_PollForConversion+0x22>
 8006726:	4b70      	ldr	r3, [pc, #448]	@ (80068e8 <HAL_ADC_PollForConversion+0x1e0>)
 8006728:	e000      	b.n	800672c <HAL_ADC_PollForConversion+0x24>
 800672a:	4b70      	ldr	r3, [pc, #448]	@ (80068ec <HAL_ADC_PollForConversion+0x1e4>)
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff fc2f 	bl	8005f90 <LL_ADC_GetMultimode>
 8006732:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	2b08      	cmp	r3, #8
 800673a:	d102      	bne.n	8006742 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800673c:	2308      	movs	r3, #8
 800673e:	61fb      	str	r3, [r7, #28]
 8006740:	e037      	b.n	80067b2 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d005      	beq.n	8006754 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	2b05      	cmp	r3, #5
 800674c:	d002      	beq.n	8006754 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	2b09      	cmp	r3, #9
 8006752:	d111      	bne.n	8006778 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	d007      	beq.n	8006772 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006766:	f043 0220 	orr.w	r2, r3, #32
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e0b1      	b.n	80068d6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006772:	2304      	movs	r3, #4
 8006774:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006776:	e01c      	b.n	80067b2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a58      	ldr	r2, [pc, #352]	@ (80068e0 <HAL_ADC_PollForConversion+0x1d8>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d004      	beq.n	800678c <HAL_ADC_PollForConversion+0x84>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a57      	ldr	r2, [pc, #348]	@ (80068e4 <HAL_ADC_PollForConversion+0x1dc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d101      	bne.n	8006790 <HAL_ADC_PollForConversion+0x88>
 800678c:	4b56      	ldr	r3, [pc, #344]	@ (80068e8 <HAL_ADC_PollForConversion+0x1e0>)
 800678e:	e000      	b.n	8006792 <HAL_ADC_PollForConversion+0x8a>
 8006790:	4b56      	ldr	r3, [pc, #344]	@ (80068ec <HAL_ADC_PollForConversion+0x1e4>)
 8006792:	4618      	mov	r0, r3
 8006794:	f7ff fc0a 	bl	8005fac <LL_ADC_GetMultiDMATransfer>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d007      	beq.n	80067ae <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a2:	f043 0220 	orr.w	r2, r3, #32
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e093      	b.n	80068d6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80067ae:	2304      	movs	r3, #4
 80067b0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80067b2:	f7ff fa67 	bl	8005c84 <HAL_GetTick>
 80067b6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067b8:	e021      	b.n	80067fe <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c0:	d01d      	beq.n	80067fe <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80067c2:	f7ff fa5f 	bl	8005c84 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d302      	bcc.n	80067d8 <HAL_ADC_PollForConversion+0xd0>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d112      	bne.n	80067fe <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	4013      	ands	r3, r2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10b      	bne.n	80067fe <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ea:	f043 0204 	orr.w	r2, r3, #4
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e06b      	b.n	80068d6 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	4013      	ands	r3, r2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0d6      	beq.n	80067ba <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006810:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff fb28 	bl	8005e72 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d01c      	beq.n	8006862 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	7d5b      	ldrb	r3, [r3, #21]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d118      	bne.n	8006862 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	2b08      	cmp	r3, #8
 800683c:	d111      	bne.n	8006862 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006842:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800684e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685a:	f043 0201 	orr.w	r2, r3, #1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a1f      	ldr	r2, [pc, #124]	@ (80068e4 <HAL_ADC_PollForConversion+0x1dc>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d002      	beq.n	8006872 <HAL_ADC_PollForConversion+0x16a>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	e000      	b.n	8006874 <HAL_ADC_PollForConversion+0x16c>
 8006872:	4b1b      	ldr	r3, [pc, #108]	@ (80068e0 <HAL_ADC_PollForConversion+0x1d8>)
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	6812      	ldr	r2, [r2, #0]
 8006878:	4293      	cmp	r3, r2
 800687a:	d008      	beq.n	800688e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	2b05      	cmp	r3, #5
 8006886:	d002      	beq.n	800688e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	2b09      	cmp	r3, #9
 800688c:	d104      	bne.n	8006898 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	61bb      	str	r3, [r7, #24]
 8006896:	e00c      	b.n	80068b2 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a11      	ldr	r2, [pc, #68]	@ (80068e4 <HAL_ADC_PollForConversion+0x1dc>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d002      	beq.n	80068a8 <HAL_ADC_PollForConversion+0x1a0>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	e000      	b.n	80068aa <HAL_ADC_PollForConversion+0x1a2>
 80068a8:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <HAL_ADC_PollForConversion+0x1d8>)
 80068aa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	2b08      	cmp	r3, #8
 80068b6:	d104      	bne.n	80068c2 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2208      	movs	r2, #8
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	e008      	b.n	80068d4 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d103      	bne.n	80068d4 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	220c      	movs	r2, #12
 80068d2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3720      	adds	r7, #32
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	40022000 	.word	0x40022000
 80068e4:	40022100 	.word	0x40022100
 80068e8:	40022300 	.word	0x40022300
 80068ec:	58026300 	.word	0x58026300

080068f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80068fe:	4618      	mov	r0, r3
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
	...

0800690c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800690c:	b590      	push	{r4, r7, lr}
 800690e:	b08d      	sub	sp, #52	@ 0x34
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006916:	2300      	movs	r3, #0
 8006918:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800691c:	2300      	movs	r3, #0
 800691e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	4a65      	ldr	r2, [pc, #404]	@ (8006abc <HAL_ADC_ConfigChannel+0x1b0>)
 8006926:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800692e:	2b01      	cmp	r3, #1
 8006930:	d101      	bne.n	8006936 <HAL_ADC_ConfigChannel+0x2a>
 8006932:	2302      	movs	r3, #2
 8006934:	e2c7      	b.n	8006ec6 <HAL_ADC_ConfigChannel+0x5ba>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4618      	mov	r0, r3
 8006944:	f7ff fc04 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	f040 82ac 	bne.w	8006ea8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	db2c      	blt.n	80069b2 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006960:	2b00      	cmp	r3, #0
 8006962:	d108      	bne.n	8006976 <HAL_ADC_ConfigChannel+0x6a>
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	0e9b      	lsrs	r3, r3, #26
 800696a:	f003 031f 	and.w	r3, r3, #31
 800696e:	2201      	movs	r2, #1
 8006970:	fa02 f303 	lsl.w	r3, r2, r3
 8006974:	e016      	b.n	80069a4 <HAL_ADC_ConfigChannel+0x98>
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	fa93 f3a3 	rbit	r3, r3
 8006982:	613b      	str	r3, [r7, #16]
  return result;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800698e:	2320      	movs	r3, #32
 8006990:	e003      	b.n	800699a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	fab3 f383 	clz	r3, r3
 8006998:	b2db      	uxtb	r3, r3
 800699a:	f003 031f 	and.w	r3, r3, #31
 800699e:	2201      	movs	r2, #1
 80069a0:	fa02 f303 	lsl.w	r3, r2, r3
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6812      	ldr	r2, [r2, #0]
 80069a8:	69d1      	ldr	r1, [r2, #28]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	6812      	ldr	r2, [r2, #0]
 80069ae:	430b      	orrs	r3, r1
 80069b0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6818      	ldr	r0, [r3, #0]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	6859      	ldr	r1, [r3, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	461a      	mov	r2, r3
 80069c0:	f7ff fa6a 	bl	8005e98 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7ff fbc1 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 80069ce:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff fbe3 	bl	80061a0 <LL_ADC_INJ_IsConversionOngoing>
 80069da:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80069dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f040 80b8 	bne.w	8006b54 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	f040 80b4 	bne.w	8006b54 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6818      	ldr	r0, [r3, #0]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	6819      	ldr	r1, [r3, #0]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	461a      	mov	r2, r3
 80069fa:	f7ff fa79 	bl	8005ef0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80069fe:	4b30      	ldr	r3, [pc, #192]	@ (8006ac0 <HAL_ADC_ConfigChannel+0x1b4>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a0a:	d10b      	bne.n	8006a24 <HAL_ADC_ConfigChannel+0x118>
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	695a      	ldr	r2, [r3, #20]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	089b      	lsrs	r3, r3, #2
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	005b      	lsls	r3, r3, #1
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	e01d      	b.n	8006a60 <HAL_ADC_ConfigChannel+0x154>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10b      	bne.n	8006a4a <HAL_ADC_ConfigChannel+0x13e>
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	695a      	ldr	r2, [r3, #20]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	089b      	lsrs	r3, r3, #2
 8006a3e:	f003 0307 	and.w	r3, r3, #7
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	fa02 f303 	lsl.w	r3, r2, r3
 8006a48:	e00a      	b.n	8006a60 <HAL_ADC_ConfigChannel+0x154>
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	695a      	ldr	r2, [r3, #20]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	089b      	lsrs	r3, r3, #2
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	005b      	lsls	r3, r3, #1
 8006a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a60:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	d02c      	beq.n	8006ac4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	6919      	ldr	r1, [r3, #16]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	6a3b      	ldr	r3, [r7, #32]
 8006a78:	f7ff f9a7 	bl	8005dca <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6818      	ldr	r0, [r3, #0]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	6919      	ldr	r1, [r3, #16]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	7e5b      	ldrb	r3, [r3, #25]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d102      	bne.n	8006a92 <HAL_ADC_ConfigChannel+0x186>
 8006a8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006a90:	e000      	b.n	8006a94 <HAL_ADC_ConfigChannel+0x188>
 8006a92:	2300      	movs	r3, #0
 8006a94:	461a      	mov	r2, r3
 8006a96:	f7ff f9d1 	bl	8005e3c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6818      	ldr	r0, [r3, #0]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	6919      	ldr	r1, [r3, #16]
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	7e1b      	ldrb	r3, [r3, #24]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d102      	bne.n	8006ab0 <HAL_ADC_ConfigChannel+0x1a4>
 8006aaa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006aae:	e000      	b.n	8006ab2 <HAL_ADC_ConfigChannel+0x1a6>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f7ff f9a9 	bl	8005e0a <LL_ADC_SetDataRightShift>
 8006ab8:	e04c      	b.n	8006b54 <HAL_ADC_ConfigChannel+0x248>
 8006aba:	bf00      	nop
 8006abc:	47ff0000 	.word	0x47ff0000
 8006ac0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	069b      	lsls	r3, r3, #26
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d107      	bne.n	8006ae8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ae6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006aee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	069b      	lsls	r3, r3, #26
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d107      	bne.n	8006b0c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006b0a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	069b      	lsls	r3, r3, #26
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d107      	bne.n	8006b30 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006b2e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	069b      	lsls	r3, r3, #26
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d107      	bne.n	8006b54 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006b52:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff faab 	bl	80060b4 <LL_ADC_IsEnabled>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f040 81aa 	bne.w	8006eba <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6818      	ldr	r0, [r3, #0]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	6819      	ldr	r1, [r3, #0]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7ff f9e8 	bl	8005f48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	4a87      	ldr	r2, [pc, #540]	@ (8006d9c <HAL_ADC_ConfigChannel+0x490>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	f040 809a 	bne.w	8006cb8 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4984      	ldr	r1, [pc, #528]	@ (8006da0 <HAL_ADC_ConfigChannel+0x494>)
 8006b8e:	428b      	cmp	r3, r1
 8006b90:	d147      	bne.n	8006c22 <HAL_ADC_ConfigChannel+0x316>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4983      	ldr	r1, [pc, #524]	@ (8006da4 <HAL_ADC_ConfigChannel+0x498>)
 8006b98:	428b      	cmp	r3, r1
 8006b9a:	d040      	beq.n	8006c1e <HAL_ADC_ConfigChannel+0x312>
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4981      	ldr	r1, [pc, #516]	@ (8006da8 <HAL_ADC_ConfigChannel+0x49c>)
 8006ba2:	428b      	cmp	r3, r1
 8006ba4:	d039      	beq.n	8006c1a <HAL_ADC_ConfigChannel+0x30e>
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4980      	ldr	r1, [pc, #512]	@ (8006dac <HAL_ADC_ConfigChannel+0x4a0>)
 8006bac:	428b      	cmp	r3, r1
 8006bae:	d032      	beq.n	8006c16 <HAL_ADC_ConfigChannel+0x30a>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	497e      	ldr	r1, [pc, #504]	@ (8006db0 <HAL_ADC_ConfigChannel+0x4a4>)
 8006bb6:	428b      	cmp	r3, r1
 8006bb8:	d02b      	beq.n	8006c12 <HAL_ADC_ConfigChannel+0x306>
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	497d      	ldr	r1, [pc, #500]	@ (8006db4 <HAL_ADC_ConfigChannel+0x4a8>)
 8006bc0:	428b      	cmp	r3, r1
 8006bc2:	d024      	beq.n	8006c0e <HAL_ADC_ConfigChannel+0x302>
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	497b      	ldr	r1, [pc, #492]	@ (8006db8 <HAL_ADC_ConfigChannel+0x4ac>)
 8006bca:	428b      	cmp	r3, r1
 8006bcc:	d01d      	beq.n	8006c0a <HAL_ADC_ConfigChannel+0x2fe>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	497a      	ldr	r1, [pc, #488]	@ (8006dbc <HAL_ADC_ConfigChannel+0x4b0>)
 8006bd4:	428b      	cmp	r3, r1
 8006bd6:	d016      	beq.n	8006c06 <HAL_ADC_ConfigChannel+0x2fa>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4978      	ldr	r1, [pc, #480]	@ (8006dc0 <HAL_ADC_ConfigChannel+0x4b4>)
 8006bde:	428b      	cmp	r3, r1
 8006be0:	d00f      	beq.n	8006c02 <HAL_ADC_ConfigChannel+0x2f6>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4977      	ldr	r1, [pc, #476]	@ (8006dc4 <HAL_ADC_ConfigChannel+0x4b8>)
 8006be8:	428b      	cmp	r3, r1
 8006bea:	d008      	beq.n	8006bfe <HAL_ADC_ConfigChannel+0x2f2>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4975      	ldr	r1, [pc, #468]	@ (8006dc8 <HAL_ADC_ConfigChannel+0x4bc>)
 8006bf2:	428b      	cmp	r3, r1
 8006bf4:	d101      	bne.n	8006bfa <HAL_ADC_ConfigChannel+0x2ee>
 8006bf6:	4b75      	ldr	r3, [pc, #468]	@ (8006dcc <HAL_ADC_ConfigChannel+0x4c0>)
 8006bf8:	e05a      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	e058      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006bfe:	4b74      	ldr	r3, [pc, #464]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x4c4>)
 8006c00:	e056      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c02:	4b74      	ldr	r3, [pc, #464]	@ (8006dd4 <HAL_ADC_ConfigChannel+0x4c8>)
 8006c04:	e054      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c06:	4b6e      	ldr	r3, [pc, #440]	@ (8006dc0 <HAL_ADC_ConfigChannel+0x4b4>)
 8006c08:	e052      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c0a:	4b6c      	ldr	r3, [pc, #432]	@ (8006dbc <HAL_ADC_ConfigChannel+0x4b0>)
 8006c0c:	e050      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c0e:	4b72      	ldr	r3, [pc, #456]	@ (8006dd8 <HAL_ADC_ConfigChannel+0x4cc>)
 8006c10:	e04e      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c12:	4b72      	ldr	r3, [pc, #456]	@ (8006ddc <HAL_ADC_ConfigChannel+0x4d0>)
 8006c14:	e04c      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c16:	4b72      	ldr	r3, [pc, #456]	@ (8006de0 <HAL_ADC_ConfigChannel+0x4d4>)
 8006c18:	e04a      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c1a:	4b72      	ldr	r3, [pc, #456]	@ (8006de4 <HAL_ADC_ConfigChannel+0x4d8>)
 8006c1c:	e048      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e046      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4970      	ldr	r1, [pc, #448]	@ (8006de8 <HAL_ADC_ConfigChannel+0x4dc>)
 8006c28:	428b      	cmp	r3, r1
 8006c2a:	d140      	bne.n	8006cae <HAL_ADC_ConfigChannel+0x3a2>
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	495c      	ldr	r1, [pc, #368]	@ (8006da4 <HAL_ADC_ConfigChannel+0x498>)
 8006c32:	428b      	cmp	r3, r1
 8006c34:	d039      	beq.n	8006caa <HAL_ADC_ConfigChannel+0x39e>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	495b      	ldr	r1, [pc, #364]	@ (8006da8 <HAL_ADC_ConfigChannel+0x49c>)
 8006c3c:	428b      	cmp	r3, r1
 8006c3e:	d032      	beq.n	8006ca6 <HAL_ADC_ConfigChannel+0x39a>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4959      	ldr	r1, [pc, #356]	@ (8006dac <HAL_ADC_ConfigChannel+0x4a0>)
 8006c46:	428b      	cmp	r3, r1
 8006c48:	d02b      	beq.n	8006ca2 <HAL_ADC_ConfigChannel+0x396>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4958      	ldr	r1, [pc, #352]	@ (8006db0 <HAL_ADC_ConfigChannel+0x4a4>)
 8006c50:	428b      	cmp	r3, r1
 8006c52:	d024      	beq.n	8006c9e <HAL_ADC_ConfigChannel+0x392>
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4956      	ldr	r1, [pc, #344]	@ (8006db4 <HAL_ADC_ConfigChannel+0x4a8>)
 8006c5a:	428b      	cmp	r3, r1
 8006c5c:	d01d      	beq.n	8006c9a <HAL_ADC_ConfigChannel+0x38e>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4955      	ldr	r1, [pc, #340]	@ (8006db8 <HAL_ADC_ConfigChannel+0x4ac>)
 8006c64:	428b      	cmp	r3, r1
 8006c66:	d016      	beq.n	8006c96 <HAL_ADC_ConfigChannel+0x38a>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4953      	ldr	r1, [pc, #332]	@ (8006dbc <HAL_ADC_ConfigChannel+0x4b0>)
 8006c6e:	428b      	cmp	r3, r1
 8006c70:	d00f      	beq.n	8006c92 <HAL_ADC_ConfigChannel+0x386>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4952      	ldr	r1, [pc, #328]	@ (8006dc0 <HAL_ADC_ConfigChannel+0x4b4>)
 8006c78:	428b      	cmp	r3, r1
 8006c7a:	d008      	beq.n	8006c8e <HAL_ADC_ConfigChannel+0x382>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4951      	ldr	r1, [pc, #324]	@ (8006dc8 <HAL_ADC_ConfigChannel+0x4bc>)
 8006c82:	428b      	cmp	r3, r1
 8006c84:	d101      	bne.n	8006c8a <HAL_ADC_ConfigChannel+0x37e>
 8006c86:	4b51      	ldr	r3, [pc, #324]	@ (8006dcc <HAL_ADC_ConfigChannel+0x4c0>)
 8006c88:	e012      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e010      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c8e:	4b51      	ldr	r3, [pc, #324]	@ (8006dd4 <HAL_ADC_ConfigChannel+0x4c8>)
 8006c90:	e00e      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c92:	4b4b      	ldr	r3, [pc, #300]	@ (8006dc0 <HAL_ADC_ConfigChannel+0x4b4>)
 8006c94:	e00c      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c96:	4b49      	ldr	r3, [pc, #292]	@ (8006dbc <HAL_ADC_ConfigChannel+0x4b0>)
 8006c98:	e00a      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c9a:	4b4f      	ldr	r3, [pc, #316]	@ (8006dd8 <HAL_ADC_ConfigChannel+0x4cc>)
 8006c9c:	e008      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006c9e:	4b4f      	ldr	r3, [pc, #316]	@ (8006ddc <HAL_ADC_ConfigChannel+0x4d0>)
 8006ca0:	e006      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006ca2:	4b4f      	ldr	r3, [pc, #316]	@ (8006de0 <HAL_ADC_ConfigChannel+0x4d4>)
 8006ca4:	e004      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8006de4 <HAL_ADC_ConfigChannel+0x4d8>)
 8006ca8:	e002      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e000      	b.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a4>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	4610      	mov	r0, r2
 8006cb4:	f7ff f856 	bl	8005d64 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f280 80fc 	bge.w	8006eba <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a36      	ldr	r2, [pc, #216]	@ (8006da0 <HAL_ADC_ConfigChannel+0x494>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d004      	beq.n	8006cd6 <HAL_ADC_ConfigChannel+0x3ca>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a45      	ldr	r2, [pc, #276]	@ (8006de8 <HAL_ADC_ConfigChannel+0x4dc>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d101      	bne.n	8006cda <HAL_ADC_ConfigChannel+0x3ce>
 8006cd6:	4b45      	ldr	r3, [pc, #276]	@ (8006dec <HAL_ADC_ConfigChannel+0x4e0>)
 8006cd8:	e000      	b.n	8006cdc <HAL_ADC_ConfigChannel+0x3d0>
 8006cda:	4b45      	ldr	r3, [pc, #276]	@ (8006df0 <HAL_ADC_ConfigChannel+0x4e4>)
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff f833 	bl	8005d48 <LL_ADC_GetCommonPathInternalCh>
 8006ce2:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a2d      	ldr	r2, [pc, #180]	@ (8006da0 <HAL_ADC_ConfigChannel+0x494>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d004      	beq.n	8006cf8 <HAL_ADC_ConfigChannel+0x3ec>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a3d      	ldr	r2, [pc, #244]	@ (8006de8 <HAL_ADC_ConfigChannel+0x4dc>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d10e      	bne.n	8006d16 <HAL_ADC_ConfigChannel+0x40a>
 8006cf8:	4829      	ldr	r0, [pc, #164]	@ (8006da0 <HAL_ADC_ConfigChannel+0x494>)
 8006cfa:	f7ff f9db 	bl	80060b4 <LL_ADC_IsEnabled>
 8006cfe:	4604      	mov	r4, r0
 8006d00:	4839      	ldr	r0, [pc, #228]	@ (8006de8 <HAL_ADC_ConfigChannel+0x4dc>)
 8006d02:	f7ff f9d7 	bl	80060b4 <LL_ADC_IsEnabled>
 8006d06:	4603      	mov	r3, r0
 8006d08:	4323      	orrs	r3, r4
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	bf0c      	ite	eq
 8006d0e:	2301      	moveq	r3, #1
 8006d10:	2300      	movne	r3, #0
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	e008      	b.n	8006d28 <HAL_ADC_ConfigChannel+0x41c>
 8006d16:	4837      	ldr	r0, [pc, #220]	@ (8006df4 <HAL_ADC_ConfigChannel+0x4e8>)
 8006d18:	f7ff f9cc 	bl	80060b4 <LL_ADC_IsEnabled>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	bf0c      	ite	eq
 8006d22:	2301      	moveq	r3, #1
 8006d24:	2300      	movne	r3, #0
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 80b3 	beq.w	8006e94 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a31      	ldr	r2, [pc, #196]	@ (8006df8 <HAL_ADC_ConfigChannel+0x4ec>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d165      	bne.n	8006e04 <HAL_ADC_ConfigChannel+0x4f8>
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d160      	bne.n	8006e04 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a2b      	ldr	r2, [pc, #172]	@ (8006df4 <HAL_ADC_ConfigChannel+0x4e8>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	f040 80b6 	bne.w	8006eba <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a13      	ldr	r2, [pc, #76]	@ (8006da0 <HAL_ADC_ConfigChannel+0x494>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d004      	beq.n	8006d62 <HAL_ADC_ConfigChannel+0x456>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a22      	ldr	r2, [pc, #136]	@ (8006de8 <HAL_ADC_ConfigChannel+0x4dc>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d101      	bne.n	8006d66 <HAL_ADC_ConfigChannel+0x45a>
 8006d62:	4a22      	ldr	r2, [pc, #136]	@ (8006dec <HAL_ADC_ConfigChannel+0x4e0>)
 8006d64:	e000      	b.n	8006d68 <HAL_ADC_ConfigChannel+0x45c>
 8006d66:	4a22      	ldr	r2, [pc, #136]	@ (8006df0 <HAL_ADC_ConfigChannel+0x4e4>)
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d6e:	4619      	mov	r1, r3
 8006d70:	4610      	mov	r0, r2
 8006d72:	f7fe ffd6 	bl	8005d22 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d76:	4b21      	ldr	r3, [pc, #132]	@ (8006dfc <HAL_ADC_ConfigChannel+0x4f0>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	099b      	lsrs	r3, r3, #6
 8006d7c:	4a20      	ldr	r2, [pc, #128]	@ (8006e00 <HAL_ADC_ConfigChannel+0x4f4>)
 8006d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d82:	099b      	lsrs	r3, r3, #6
 8006d84:	3301      	adds	r3, #1
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006d8a:	e002      	b.n	8006d92 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1f9      	bne.n	8006d8c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d98:	e08f      	b.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
 8006d9a:	bf00      	nop
 8006d9c:	47ff0000 	.word	0x47ff0000
 8006da0:	40022000 	.word	0x40022000
 8006da4:	04300002 	.word	0x04300002
 8006da8:	08600004 	.word	0x08600004
 8006dac:	0c900008 	.word	0x0c900008
 8006db0:	10c00010 	.word	0x10c00010
 8006db4:	14f00020 	.word	0x14f00020
 8006db8:	2a000400 	.word	0x2a000400
 8006dbc:	2e300800 	.word	0x2e300800
 8006dc0:	32601000 	.word	0x32601000
 8006dc4:	43210000 	.word	0x43210000
 8006dc8:	4b840000 	.word	0x4b840000
 8006dcc:	4fb80000 	.word	0x4fb80000
 8006dd0:	47520000 	.word	0x47520000
 8006dd4:	36902000 	.word	0x36902000
 8006dd8:	25b00200 	.word	0x25b00200
 8006ddc:	21800100 	.word	0x21800100
 8006de0:	1d500080 	.word	0x1d500080
 8006de4:	19200040 	.word	0x19200040
 8006de8:	40022100 	.word	0x40022100
 8006dec:	40022300 	.word	0x40022300
 8006df0:	58026300 	.word	0x58026300
 8006df4:	58026000 	.word	0x58026000
 8006df8:	cb840000 	.word	0xcb840000
 8006dfc:	2400004c 	.word	0x2400004c
 8006e00:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a31      	ldr	r2, [pc, #196]	@ (8006ed0 <HAL_ADC_ConfigChannel+0x5c4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d11e      	bne.n	8006e4c <HAL_ADC_ConfigChannel+0x540>
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d119      	bne.n	8006e4c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x5c8>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d14b      	bne.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a2c      	ldr	r2, [pc, #176]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x5cc>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d004      	beq.n	8006e36 <HAL_ADC_ConfigChannel+0x52a>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a2a      	ldr	r2, [pc, #168]	@ (8006edc <HAL_ADC_ConfigChannel+0x5d0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d101      	bne.n	8006e3a <HAL_ADC_ConfigChannel+0x52e>
 8006e36:	4a2a      	ldr	r2, [pc, #168]	@ (8006ee0 <HAL_ADC_ConfigChannel+0x5d4>)
 8006e38:	e000      	b.n	8006e3c <HAL_ADC_ConfigChannel+0x530>
 8006e3a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ee4 <HAL_ADC_ConfigChannel+0x5d8>)
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e42:	4619      	mov	r1, r3
 8006e44:	4610      	mov	r0, r2
 8006e46:	f7fe ff6c 	bl	8005d22 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e4a:	e036      	b.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a25      	ldr	r2, [pc, #148]	@ (8006ee8 <HAL_ADC_ConfigChannel+0x5dc>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d131      	bne.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d12c      	bne.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a1b      	ldr	r2, [pc, #108]	@ (8006ed4 <HAL_ADC_ConfigChannel+0x5c8>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d127      	bne.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ed8 <HAL_ADC_ConfigChannel+0x5cc>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d004      	beq.n	8006e7e <HAL_ADC_ConfigChannel+0x572>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a18      	ldr	r2, [pc, #96]	@ (8006edc <HAL_ADC_ConfigChannel+0x5d0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d101      	bne.n	8006e82 <HAL_ADC_ConfigChannel+0x576>
 8006e7e:	4a18      	ldr	r2, [pc, #96]	@ (8006ee0 <HAL_ADC_ConfigChannel+0x5d4>)
 8006e80:	e000      	b.n	8006e84 <HAL_ADC_ConfigChannel+0x578>
 8006e82:	4a18      	ldr	r2, [pc, #96]	@ (8006ee4 <HAL_ADC_ConfigChannel+0x5d8>)
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	f7fe ff48 	bl	8005d22 <LL_ADC_SetCommonPathInternalCh>
 8006e92:	e012      	b.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e98:	f043 0220 	orr.w	r2, r3, #32
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006ea6:	e008      	b.n	8006eba <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eac:	f043 0220 	orr.w	r2, r3, #32
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3734      	adds	r7, #52	@ 0x34
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd90      	pop	{r4, r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	c7520000 	.word	0xc7520000
 8006ed4:	58026000 	.word	0x58026000
 8006ed8:	40022000 	.word	0x40022000
 8006edc:	40022100 	.word	0x40022100
 8006ee0:	40022300 	.word	0x40022300
 8006ee4:	58026300 	.word	0x58026300
 8006ee8:	cfb80000 	.word	0xcfb80000

08006eec <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff f924 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 8006f08:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7ff f946 	bl	80061a0 <LL_ADC_INJ_IsConversionOngoing>
 8006f14:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d103      	bne.n	8006f24 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 8098 	beq.w	8007054 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d02a      	beq.n	8006f88 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	7d5b      	ldrb	r3, [r3, #21]
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d126      	bne.n	8006f88 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	7d1b      	ldrb	r3, [r3, #20]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d122      	bne.n	8006f88 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006f42:	2301      	movs	r3, #1
 8006f44:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006f46:	e014      	b.n	8006f72 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	4a45      	ldr	r2, [pc, #276]	@ (8007060 <ADC_ConversionStop+0x174>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d90d      	bls.n	8006f6c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f54:	f043 0210 	orr.w	r2, r3, #16
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f60:	f043 0201 	orr.w	r2, r3, #1
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e074      	b.n	8007056 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f7c:	2b40      	cmp	r3, #64	@ 0x40
 8006f7e:	d1e3      	bne.n	8006f48 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2240      	movs	r2, #64	@ 0x40
 8006f86:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d014      	beq.n	8006fb8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7ff f8dc 	bl	8006150 <LL_ADC_REG_IsConversionOngoing>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00c      	beq.n	8006fb8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7ff f899 	bl	80060da <LL_ADC_IsDisableOngoing>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d104      	bne.n	8006fb8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7ff f8b8 	bl	8006128 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d014      	beq.n	8006fe8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff f8ec 	bl	80061a0 <LL_ADC_INJ_IsConversionOngoing>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00c      	beq.n	8006fe8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7ff f881 	bl	80060da <LL_ADC_IsDisableOngoing>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d104      	bne.n	8006fe8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7ff f8c8 	bl	8006178 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d005      	beq.n	8006ffa <ADC_ConversionStop+0x10e>
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d105      	bne.n	8007000 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006ff4:	230c      	movs	r3, #12
 8006ff6:	617b      	str	r3, [r7, #20]
        break;
 8006ff8:	e005      	b.n	8007006 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006ffa:	2308      	movs	r3, #8
 8006ffc:	617b      	str	r3, [r7, #20]
        break;
 8006ffe:	e002      	b.n	8007006 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007000:	2304      	movs	r3, #4
 8007002:	617b      	str	r3, [r7, #20]
        break;
 8007004:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007006:	f7fe fe3d 	bl	8005c84 <HAL_GetTick>
 800700a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800700c:	e01b      	b.n	8007046 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800700e:	f7fe fe39 	bl	8005c84 <HAL_GetTick>
 8007012:	4602      	mov	r2, r0
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	2b05      	cmp	r3, #5
 800701a:	d914      	bls.n	8007046 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	689a      	ldr	r2, [r3, #8]
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	4013      	ands	r3, r2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800702e:	f043 0210 	orr.w	r2, r3, #16
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703a:	f043 0201 	orr.w	r2, r3, #1
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e007      	b.n	8007056 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	4013      	ands	r3, r2
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1dc      	bne.n	800700e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3720      	adds	r7, #32
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	000cdbff 	.word	0x000cdbff

08007064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4618      	mov	r0, r3
 8007072:	f7ff f81f 	bl	80060b4 <LL_ADC_IsEnabled>
 8007076:	4603      	mov	r3, r0
 8007078:	2b00      	cmp	r3, #0
 800707a:	d16e      	bne.n	800715a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	689a      	ldr	r2, [r3, #8]
 8007082:	4b38      	ldr	r3, [pc, #224]	@ (8007164 <ADC_Enable+0x100>)
 8007084:	4013      	ands	r3, r2
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00d      	beq.n	80070a6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800708e:	f043 0210 	orr.w	r2, r3, #16
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800709a:	f043 0201 	orr.w	r2, r3, #1
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e05a      	b.n	800715c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fe ffda 	bl	8006064 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80070b0:	f7fe fde8 	bl	8005c84 <HAL_GetTick>
 80070b4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a2b      	ldr	r2, [pc, #172]	@ (8007168 <ADC_Enable+0x104>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d004      	beq.n	80070ca <ADC_Enable+0x66>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a29      	ldr	r2, [pc, #164]	@ (800716c <ADC_Enable+0x108>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d101      	bne.n	80070ce <ADC_Enable+0x6a>
 80070ca:	4b29      	ldr	r3, [pc, #164]	@ (8007170 <ADC_Enable+0x10c>)
 80070cc:	e000      	b.n	80070d0 <ADC_Enable+0x6c>
 80070ce:	4b29      	ldr	r3, [pc, #164]	@ (8007174 <ADC_Enable+0x110>)
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fe ff5d 	bl	8005f90 <LL_ADC_GetMultimode>
 80070d6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a23      	ldr	r2, [pc, #140]	@ (800716c <ADC_Enable+0x108>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d002      	beq.n	80070e8 <ADC_Enable+0x84>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	e000      	b.n	80070ea <ADC_Enable+0x86>
 80070e8:	4b1f      	ldr	r3, [pc, #124]	@ (8007168 <ADC_Enable+0x104>)
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6812      	ldr	r2, [r2, #0]
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d02c      	beq.n	800714c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d130      	bne.n	800715a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80070f8:	e028      	b.n	800714c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4618      	mov	r0, r3
 8007100:	f7fe ffd8 	bl	80060b4 <LL_ADC_IsEnabled>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4618      	mov	r0, r3
 8007110:	f7fe ffa8 	bl	8006064 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007114:	f7fe fdb6 	bl	8005c84 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	2b02      	cmp	r3, #2
 8007120:	d914      	bls.n	800714c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0301 	and.w	r3, r3, #1
 800712c:	2b01      	cmp	r3, #1
 800712e:	d00d      	beq.n	800714c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007134:	f043 0210 	orr.w	r2, r3, #16
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007140:	f043 0201 	orr.w	r2, r3, #1
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e007      	b.n	800715c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0301 	and.w	r3, r3, #1
 8007156:	2b01      	cmp	r3, #1
 8007158:	d1cf      	bne.n	80070fa <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	8000003f 	.word	0x8000003f
 8007168:	40022000 	.word	0x40022000
 800716c:	40022100 	.word	0x40022100
 8007170:	40022300 	.word	0x40022300
 8007174:	58026300 	.word	0x58026300

08007178 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4618      	mov	r0, r3
 8007186:	f7fe ffa8 	bl	80060da <LL_ADC_IsDisableOngoing>
 800718a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4618      	mov	r0, r3
 8007192:	f7fe ff8f 	bl	80060b4 <LL_ADC_IsEnabled>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d047      	beq.n	800722c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d144      	bne.n	800722c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 030d 	and.w	r3, r3, #13
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d10c      	bne.n	80071ca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fe ff69 	bl	800608c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2203      	movs	r2, #3
 80071c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80071c2:	f7fe fd5f 	bl	8005c84 <HAL_GetTick>
 80071c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80071c8:	e029      	b.n	800721e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ce:	f043 0210 	orr.w	r2, r3, #16
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071da:	f043 0201 	orr.w	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e023      	b.n	800722e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80071e6:	f7fe fd4d 	bl	8005c84 <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d914      	bls.n	800721e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00d      	beq.n	800721e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007206:	f043 0210 	orr.w	r2, r3, #16
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007212:	f043 0201 	orr.w	r2, r3, #1
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e007      	b.n	800722e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1dc      	bne.n	80071e6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a7a      	ldr	r2, [pc, #488]	@ (8007430 <ADC_ConfigureBoostMode+0x1f8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d004      	beq.n	8007254 <ADC_ConfigureBoostMode+0x1c>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a79      	ldr	r2, [pc, #484]	@ (8007434 <ADC_ConfigureBoostMode+0x1fc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d109      	bne.n	8007268 <ADC_ConfigureBoostMode+0x30>
 8007254:	4b78      	ldr	r3, [pc, #480]	@ (8007438 <ADC_ConfigureBoostMode+0x200>)
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800725c:	2b00      	cmp	r3, #0
 800725e:	bf14      	ite	ne
 8007260:	2301      	movne	r3, #1
 8007262:	2300      	moveq	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	e008      	b.n	800727a <ADC_ConfigureBoostMode+0x42>
 8007268:	4b74      	ldr	r3, [pc, #464]	@ (800743c <ADC_ConfigureBoostMode+0x204>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007270:	2b00      	cmp	r3, #0
 8007272:	bf14      	ite	ne
 8007274:	2301      	movne	r3, #1
 8007276:	2300      	moveq	r3, #0
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d01c      	beq.n	80072b8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800727e:	f003 f9d1 	bl	800a624 <HAL_RCC_GetHCLKFreq>
 8007282:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800728c:	d010      	beq.n	80072b0 <ADC_ConfigureBoostMode+0x78>
 800728e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007292:	d873      	bhi.n	800737c <ADC_ConfigureBoostMode+0x144>
 8007294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007298:	d002      	beq.n	80072a0 <ADC_ConfigureBoostMode+0x68>
 800729a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800729e:	d16d      	bne.n	800737c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	0c1b      	lsrs	r3, r3, #16
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ac:	60fb      	str	r3, [r7, #12]
        break;
 80072ae:	e068      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	089b      	lsrs	r3, r3, #2
 80072b4:	60fb      	str	r3, [r7, #12]
        break;
 80072b6:	e064      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80072b8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80072bc:	f04f 0100 	mov.w	r1, #0
 80072c0:	f004 fc16 	bl	800baf0 <HAL_RCCEx_GetPeriphCLKFreq>
 80072c4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80072ce:	d051      	beq.n	8007374 <ADC_ConfigureBoostMode+0x13c>
 80072d0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80072d4:	d854      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 80072d6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80072da:	d047      	beq.n	800736c <ADC_ConfigureBoostMode+0x134>
 80072dc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80072e0:	d84e      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 80072e2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80072e6:	d03d      	beq.n	8007364 <ADC_ConfigureBoostMode+0x12c>
 80072e8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80072ec:	d848      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 80072ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072f2:	d033      	beq.n	800735c <ADC_ConfigureBoostMode+0x124>
 80072f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072f8:	d842      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 80072fa:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80072fe:	d029      	beq.n	8007354 <ADC_ConfigureBoostMode+0x11c>
 8007300:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007304:	d83c      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 8007306:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800730a:	d01a      	beq.n	8007342 <ADC_ConfigureBoostMode+0x10a>
 800730c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007310:	d836      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 8007312:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007316:	d014      	beq.n	8007342 <ADC_ConfigureBoostMode+0x10a>
 8007318:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800731c:	d830      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 800731e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007322:	d00e      	beq.n	8007342 <ADC_ConfigureBoostMode+0x10a>
 8007324:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007328:	d82a      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 800732a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800732e:	d008      	beq.n	8007342 <ADC_ConfigureBoostMode+0x10a>
 8007330:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007334:	d824      	bhi.n	8007380 <ADC_ConfigureBoostMode+0x148>
 8007336:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800733a:	d002      	beq.n	8007342 <ADC_ConfigureBoostMode+0x10a>
 800733c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007340:	d11e      	bne.n	8007380 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	0c9b      	lsrs	r3, r3, #18
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007350:	60fb      	str	r3, [r7, #12]
        break;
 8007352:	e016      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	091b      	lsrs	r3, r3, #4
 8007358:	60fb      	str	r3, [r7, #12]
        break;
 800735a:	e012      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	095b      	lsrs	r3, r3, #5
 8007360:	60fb      	str	r3, [r7, #12]
        break;
 8007362:	e00e      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	099b      	lsrs	r3, r3, #6
 8007368:	60fb      	str	r3, [r7, #12]
        break;
 800736a:	e00a      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	09db      	lsrs	r3, r3, #7
 8007370:	60fb      	str	r3, [r7, #12]
        break;
 8007372:	e006      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	0a1b      	lsrs	r3, r3, #8
 8007378:	60fb      	str	r3, [r7, #12]
        break;
 800737a:	e002      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
        break;
 800737c:	bf00      	nop
 800737e:	e000      	b.n	8007382 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007380:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007382:	f7fe fcaf 	bl	8005ce4 <HAL_GetREVID>
 8007386:	4603      	mov	r3, r0
 8007388:	f241 0203 	movw	r2, #4099	@ 0x1003
 800738c:	4293      	cmp	r3, r2
 800738e:	d815      	bhi.n	80073bc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4a2b      	ldr	r2, [pc, #172]	@ (8007440 <ADC_ConfigureBoostMode+0x208>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d908      	bls.n	80073aa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689a      	ldr	r2, [r3, #8]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80073a8:	e03e      	b.n	8007428 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	689a      	ldr	r2, [r3, #8]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073b8:	609a      	str	r2, [r3, #8]
}
 80073ba:	e035      	b.n	8007428 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	085b      	lsrs	r3, r3, #1
 80073c0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007444 <ADC_ConfigureBoostMode+0x20c>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d808      	bhi.n	80073dc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80073d8:	609a      	str	r2, [r3, #8]
}
 80073da:	e025      	b.n	8007428 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	4a1a      	ldr	r2, [pc, #104]	@ (8007448 <ADC_ConfigureBoostMode+0x210>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d80a      	bhi.n	80073fa <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073f6:	609a      	str	r2, [r3, #8]
}
 80073f8:	e016      	b.n	8007428 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	4a13      	ldr	r2, [pc, #76]	@ (800744c <ADC_ConfigureBoostMode+0x214>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d80a      	bhi.n	8007418 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007414:	609a      	str	r2, [r3, #8]
}
 8007416:	e007      	b.n	8007428 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689a      	ldr	r2, [r3, #8]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007426:	609a      	str	r2, [r3, #8]
}
 8007428:	bf00      	nop
 800742a:	3710      	adds	r7, #16
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	40022000 	.word	0x40022000
 8007434:	40022100 	.word	0x40022100
 8007438:	40022300 	.word	0x40022300
 800743c:	58026300 	.word	0x58026300
 8007440:	01312d00 	.word	0x01312d00
 8007444:	005f5e10 	.word	0x005f5e10
 8007448:	00bebc20 	.word	0x00bebc20
 800744c:	017d7840 	.word	0x017d7840

08007450 <LL_ADC_IsEnabled>:
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b01      	cmp	r3, #1
 8007462:	d101      	bne.n	8007468 <LL_ADC_IsEnabled+0x18>
 8007464:	2301      	movs	r3, #1
 8007466:	e000      	b.n	800746a <LL_ADC_IsEnabled+0x1a>
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	370c      	adds	r7, #12
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
	...

08007478 <LL_ADC_StartCalibration>:
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	689a      	ldr	r2, [r3, #8]
 8007488:	4b09      	ldr	r3, [pc, #36]	@ (80074b0 <LL_ADC_StartCalibration+0x38>)
 800748a:	4013      	ands	r3, r2
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007498:	430a      	orrs	r2, r1
 800749a:	4313      	orrs	r3, r2
 800749c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	609a      	str	r2, [r3, #8]
}
 80074a4:	bf00      	nop
 80074a6:	3714      	adds	r7, #20
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	3ffeffc0 	.word	0x3ffeffc0

080074b4 <LL_ADC_IsCalibrationOnGoing>:
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074c8:	d101      	bne.n	80074ce <LL_ADC_IsCalibrationOnGoing+0x1a>
 80074ca:	2301      	movs	r3, #1
 80074cc:	e000      	b.n	80074d0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <LL_ADC_REG_IsConversionOngoing>:
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	f003 0304 	and.w	r3, r3, #4
 80074ec:	2b04      	cmp	r3, #4
 80074ee:	d101      	bne.n	80074f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80074f0:	2301      	movs	r3, #1
 80074f2:	e000      	b.n	80074f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	370c      	adds	r7, #12
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
	...

08007504 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b086      	sub	sp, #24
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007510:	2300      	movs	r3, #0
 8007512:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800751a:	2b01      	cmp	r3, #1
 800751c:	d101      	bne.n	8007522 <HAL_ADCEx_Calibration_Start+0x1e>
 800751e:	2302      	movs	r3, #2
 8007520:	e04c      	b.n	80075bc <HAL_ADCEx_Calibration_Start+0xb8>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fe24 	bl	8007178 <ADC_Disable>
 8007530:	4603      	mov	r3, r0
 8007532:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007534:	7dfb      	ldrb	r3, [r7, #23]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d135      	bne.n	80075a6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800753e:	4b21      	ldr	r3, [pc, #132]	@ (80075c4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007540:	4013      	ands	r3, r2
 8007542:	f043 0202 	orr.w	r2, r3, #2
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	68b9      	ldr	r1, [r7, #8]
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff ff90 	bl	8007478 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007558:	e014      	b.n	8007584 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	3301      	adds	r3, #1
 800755e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	4a19      	ldr	r2, [pc, #100]	@ (80075c8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d30d      	bcc.n	8007584 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800756c:	f023 0312 	bic.w	r3, r3, #18
 8007570:	f043 0210 	orr.w	r2, r3, #16
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e01b      	b.n	80075bc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4618      	mov	r0, r3
 800758a:	f7ff ff93 	bl	80074b4 <LL_ADC_IsCalibrationOnGoing>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1e2      	bne.n	800755a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007598:	f023 0303 	bic.w	r3, r3, #3
 800759c:	f043 0201 	orr.w	r2, r3, #1
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80075a4:	e005      	b.n	80075b2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075aa:	f043 0210 	orr.w	r2, r3, #16
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80075ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	ffffeefd 	.word	0xffffeefd
 80075c8:	25c3f800 	.word	0x25c3f800

080075cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80075cc:	b590      	push	{r4, r7, lr}
 80075ce:	b09f      	sub	sp, #124	@ 0x7c
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d101      	bne.n	80075ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80075e6:	2302      	movs	r3, #2
 80075e8:	e0be      	b.n	8007768 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80075f2:	2300      	movs	r3, #0
 80075f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80075f6:	2300      	movs	r3, #0
 80075f8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a5c      	ldr	r2, [pc, #368]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d102      	bne.n	800760a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007604:	4b5b      	ldr	r3, [pc, #364]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007606:	60bb      	str	r3, [r7, #8]
 8007608:	e001      	b.n	800760e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800760a:	2300      	movs	r3, #0
 800760c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10b      	bne.n	800762c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007618:	f043 0220 	orr.w	r2, r3, #32
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e09d      	b.n	8007768 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff ff54 	bl	80074dc <LL_ADC_REG_IsConversionOngoing>
 8007634:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4618      	mov	r0, r3
 800763c:	f7ff ff4e 	bl	80074dc <LL_ADC_REG_IsConversionOngoing>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d17f      	bne.n	8007746 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007646:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007648:	2b00      	cmp	r3, #0
 800764a:	d17c      	bne.n	8007746 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a47      	ldr	r2, [pc, #284]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d004      	beq.n	8007660 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a46      	ldr	r2, [pc, #280]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d101      	bne.n	8007664 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8007660:	4b45      	ldr	r3, [pc, #276]	@ (8007778 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007662:	e000      	b.n	8007666 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007664:	4b45      	ldr	r3, [pc, #276]	@ (800777c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007666:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d039      	beq.n	80076e4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007670:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	431a      	orrs	r2, r3
 800767e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007680:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a3a      	ldr	r2, [pc, #232]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d004      	beq.n	8007696 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a38      	ldr	r2, [pc, #224]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d10e      	bne.n	80076b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8007696:	4836      	ldr	r0, [pc, #216]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007698:	f7ff feda 	bl	8007450 <LL_ADC_IsEnabled>
 800769c:	4604      	mov	r4, r0
 800769e:	4835      	ldr	r0, [pc, #212]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80076a0:	f7ff fed6 	bl	8007450 <LL_ADC_IsEnabled>
 80076a4:	4603      	mov	r3, r0
 80076a6:	4323      	orrs	r3, r4
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	bf0c      	ite	eq
 80076ac:	2301      	moveq	r3, #1
 80076ae:	2300      	movne	r3, #0
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	e008      	b.n	80076c6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80076b4:	4832      	ldr	r0, [pc, #200]	@ (8007780 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80076b6:	f7ff fecb 	bl	8007450 <LL_ADC_IsEnabled>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bf0c      	ite	eq
 80076c0:	2301      	moveq	r3, #1
 80076c2:	2300      	movne	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d047      	beq.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80076ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076cc:	689a      	ldr	r2, [r3, #8]
 80076ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007784 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	6811      	ldr	r1, [r2, #0]
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	6892      	ldr	r2, [r2, #8]
 80076da:	430a      	orrs	r2, r1
 80076dc:	431a      	orrs	r2, r3
 80076de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076e2:	e03a      	b.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80076e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80076ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a1e      	ldr	r2, [pc, #120]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d004      	beq.n	8007704 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d10e      	bne.n	8007722 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8007704:	481a      	ldr	r0, [pc, #104]	@ (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007706:	f7ff fea3 	bl	8007450 <LL_ADC_IsEnabled>
 800770a:	4604      	mov	r4, r0
 800770c:	4819      	ldr	r0, [pc, #100]	@ (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800770e:	f7ff fe9f 	bl	8007450 <LL_ADC_IsEnabled>
 8007712:	4603      	mov	r3, r0
 8007714:	4323      	orrs	r3, r4
 8007716:	2b00      	cmp	r3, #0
 8007718:	bf0c      	ite	eq
 800771a:	2301      	moveq	r3, #1
 800771c:	2300      	movne	r3, #0
 800771e:	b2db      	uxtb	r3, r3
 8007720:	e008      	b.n	8007734 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007722:	4817      	ldr	r0, [pc, #92]	@ (8007780 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007724:	f7ff fe94 	bl	8007450 <LL_ADC_IsEnabled>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	bf0c      	ite	eq
 800772e:	2301      	moveq	r3, #1
 8007730:	2300      	movne	r3, #0
 8007732:	b2db      	uxtb	r3, r3
 8007734:	2b00      	cmp	r3, #0
 8007736:	d010      	beq.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	4b11      	ldr	r3, [pc, #68]	@ (8007784 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800773e:	4013      	ands	r3, r2
 8007740:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007742:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007744:	e009      	b.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800774a:	f043 0220 	orr.w	r2, r3, #32
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007758:	e000      	b.n	800775c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800775a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007764:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8007768:	4618      	mov	r0, r3
 800776a:	377c      	adds	r7, #124	@ 0x7c
 800776c:	46bd      	mov	sp, r7
 800776e:	bd90      	pop	{r4, r7, pc}
 8007770:	40022000 	.word	0x40022000
 8007774:	40022100 	.word	0x40022100
 8007778:	40022300 	.word	0x40022300
 800777c:	58026300 	.word	0x58026300
 8007780:	58026000 	.word	0x58026000
 8007784:	fffff0e0 	.word	0xfffff0e0

08007788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007788:	b480      	push	{r7}
 800778a:	b085      	sub	sp, #20
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f003 0307 	and.w	r3, r3, #7
 8007796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007798:	4b0b      	ldr	r3, [pc, #44]	@ (80077c8 <__NVIC_SetPriorityGrouping+0x40>)
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80077a4:	4013      	ands	r3, r2
 80077a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80077b0:	4b06      	ldr	r3, [pc, #24]	@ (80077cc <__NVIC_SetPriorityGrouping+0x44>)
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077b6:	4a04      	ldr	r2, [pc, #16]	@ (80077c8 <__NVIC_SetPriorityGrouping+0x40>)
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	60d3      	str	r3, [r2, #12]
}
 80077bc:	bf00      	nop
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr
 80077c8:	e000ed00 	.word	0xe000ed00
 80077cc:	05fa0000 	.word	0x05fa0000

080077d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80077d0:	b480      	push	{r7}
 80077d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077d4:	4b04      	ldr	r3, [pc, #16]	@ (80077e8 <__NVIC_GetPriorityGrouping+0x18>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	0a1b      	lsrs	r3, r3, #8
 80077da:	f003 0307 	and.w	r3, r3, #7
}
 80077de:	4618      	mov	r0, r3
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr
 80077e8:	e000ed00 	.word	0xe000ed00

080077ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	4603      	mov	r3, r0
 80077f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80077f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	db0b      	blt.n	8007816 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80077fe:	88fb      	ldrh	r3, [r7, #6]
 8007800:	f003 021f 	and.w	r2, r3, #31
 8007804:	4907      	ldr	r1, [pc, #28]	@ (8007824 <__NVIC_EnableIRQ+0x38>)
 8007806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800780a:	095b      	lsrs	r3, r3, #5
 800780c:	2001      	movs	r0, #1
 800780e:	fa00 f202 	lsl.w	r2, r0, r2
 8007812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007816:	bf00      	nop
 8007818:	370c      	adds	r7, #12
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	e000e100 	.word	0xe000e100

08007828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	4603      	mov	r3, r0
 8007830:	6039      	str	r1, [r7, #0]
 8007832:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007838:	2b00      	cmp	r3, #0
 800783a:	db0a      	blt.n	8007852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	b2da      	uxtb	r2, r3
 8007840:	490c      	ldr	r1, [pc, #48]	@ (8007874 <__NVIC_SetPriority+0x4c>)
 8007842:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007846:	0112      	lsls	r2, r2, #4
 8007848:	b2d2      	uxtb	r2, r2
 800784a:	440b      	add	r3, r1
 800784c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007850:	e00a      	b.n	8007868 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	b2da      	uxtb	r2, r3
 8007856:	4908      	ldr	r1, [pc, #32]	@ (8007878 <__NVIC_SetPriority+0x50>)
 8007858:	88fb      	ldrh	r3, [r7, #6]
 800785a:	f003 030f 	and.w	r3, r3, #15
 800785e:	3b04      	subs	r3, #4
 8007860:	0112      	lsls	r2, r2, #4
 8007862:	b2d2      	uxtb	r2, r2
 8007864:	440b      	add	r3, r1
 8007866:	761a      	strb	r2, [r3, #24]
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr
 8007874:	e000e100 	.word	0xe000e100
 8007878:	e000ed00 	.word	0xe000ed00

0800787c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800787c:	b480      	push	{r7}
 800787e:	b089      	sub	sp, #36	@ 0x24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f003 0307 	and.w	r3, r3, #7
 800788e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f1c3 0307 	rsb	r3, r3, #7
 8007896:	2b04      	cmp	r3, #4
 8007898:	bf28      	it	cs
 800789a:	2304      	movcs	r3, #4
 800789c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	3304      	adds	r3, #4
 80078a2:	2b06      	cmp	r3, #6
 80078a4:	d902      	bls.n	80078ac <NVIC_EncodePriority+0x30>
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	3b03      	subs	r3, #3
 80078aa:	e000      	b.n	80078ae <NVIC_EncodePriority+0x32>
 80078ac:	2300      	movs	r3, #0
 80078ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078b0:	f04f 32ff 	mov.w	r2, #4294967295
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ba:	43da      	mvns	r2, r3
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	401a      	ands	r2, r3
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80078c4:	f04f 31ff 	mov.w	r1, #4294967295
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	fa01 f303 	lsl.w	r3, r1, r3
 80078ce:	43d9      	mvns	r1, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078d4:	4313      	orrs	r3, r2
         );
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3724      	adds	r7, #36	@ 0x24
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
	...

080078e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	3b01      	subs	r3, #1
 80078f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078f4:	d301      	bcc.n	80078fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80078f6:	2301      	movs	r3, #1
 80078f8:	e00f      	b.n	800791a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80078fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007924 <SysTick_Config+0x40>)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	3b01      	subs	r3, #1
 8007900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007902:	210f      	movs	r1, #15
 8007904:	f04f 30ff 	mov.w	r0, #4294967295
 8007908:	f7ff ff8e 	bl	8007828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800790c:	4b05      	ldr	r3, [pc, #20]	@ (8007924 <SysTick_Config+0x40>)
 800790e:	2200      	movs	r2, #0
 8007910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007912:	4b04      	ldr	r3, [pc, #16]	@ (8007924 <SysTick_Config+0x40>)
 8007914:	2207      	movs	r2, #7
 8007916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3708      	adds	r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	e000e010 	.word	0xe000e010

08007928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7ff ff29 	bl	8007788 <__NVIC_SetPriorityGrouping>
}
 8007936:	bf00      	nop
 8007938:	3708      	adds	r7, #8
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b086      	sub	sp, #24
 8007942:	af00      	add	r7, sp, #0
 8007944:	4603      	mov	r3, r0
 8007946:	60b9      	str	r1, [r7, #8]
 8007948:	607a      	str	r2, [r7, #4]
 800794a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800794c:	f7ff ff40 	bl	80077d0 <__NVIC_GetPriorityGrouping>
 8007950:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	68b9      	ldr	r1, [r7, #8]
 8007956:	6978      	ldr	r0, [r7, #20]
 8007958:	f7ff ff90 	bl	800787c <NVIC_EncodePriority>
 800795c:	4602      	mov	r2, r0
 800795e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007962:	4611      	mov	r1, r2
 8007964:	4618      	mov	r0, r3
 8007966:	f7ff ff5f 	bl	8007828 <__NVIC_SetPriority>
}
 800796a:	bf00      	nop
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b082      	sub	sp, #8
 8007976:	af00      	add	r7, sp, #0
 8007978:	4603      	mov	r3, r0
 800797a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800797c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff ff33 	bl	80077ec <__NVIC_EnableIRQ>
}
 8007986:	bf00      	nop
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b082      	sub	sp, #8
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7ff ffa4 	bl	80078e4 <SysTick_Config>
 800799c:	4603      	mov	r3, r0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80079a8:	b480      	push	{r7}
 80079aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80079ac:	f3bf 8f5f 	dmb	sy
}
 80079b0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80079b2:	4b07      	ldr	r3, [pc, #28]	@ (80079d0 <HAL_MPU_Disable+0x28>)
 80079b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b6:	4a06      	ldr	r2, [pc, #24]	@ (80079d0 <HAL_MPU_Disable+0x28>)
 80079b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079bc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80079be:	4b05      	ldr	r3, [pc, #20]	@ (80079d4 <HAL_MPU_Disable+0x2c>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	605a      	str	r2, [r3, #4]
}
 80079c4:	bf00      	nop
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	e000ed00 	.word	0xe000ed00
 80079d4:	e000ed90 	.word	0xe000ed90

080079d8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80079e0:	4a0b      	ldr	r2, [pc, #44]	@ (8007a10 <HAL_MPU_Enable+0x38>)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f043 0301 	orr.w	r3, r3, #1
 80079e8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80079ea:	4b0a      	ldr	r3, [pc, #40]	@ (8007a14 <HAL_MPU_Enable+0x3c>)
 80079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ee:	4a09      	ldr	r2, [pc, #36]	@ (8007a14 <HAL_MPU_Enable+0x3c>)
 80079f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079f4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80079f6:	f3bf 8f4f 	dsb	sy
}
 80079fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80079fc:	f3bf 8f6f 	isb	sy
}
 8007a00:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007a02:	bf00      	nop
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	e000ed90 	.word	0xe000ed90
 8007a14:	e000ed00 	.word	0xe000ed00

08007a18 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	785a      	ldrb	r2, [r3, #1]
 8007a24:	4b1b      	ldr	r3, [pc, #108]	@ (8007a94 <HAL_MPU_ConfigRegion+0x7c>)
 8007a26:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007a28:	4b1a      	ldr	r3, [pc, #104]	@ (8007a94 <HAL_MPU_ConfigRegion+0x7c>)
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	4a19      	ldr	r2, [pc, #100]	@ (8007a94 <HAL_MPU_ConfigRegion+0x7c>)
 8007a2e:	f023 0301 	bic.w	r3, r3, #1
 8007a32:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007a34:	4a17      	ldr	r2, [pc, #92]	@ (8007a94 <HAL_MPU_ConfigRegion+0x7c>)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	7b1b      	ldrb	r3, [r3, #12]
 8007a40:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	7adb      	ldrb	r3, [r3, #11]
 8007a46:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	7a9b      	ldrb	r3, [r3, #10]
 8007a4e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007a50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	7b5b      	ldrb	r3, [r3, #13]
 8007a56:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007a58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	7b9b      	ldrb	r3, [r3, #14]
 8007a5e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007a60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	7bdb      	ldrb	r3, [r3, #15]
 8007a66:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007a68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	7a5b      	ldrb	r3, [r3, #9]
 8007a6e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007a70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	7a1b      	ldrb	r3, [r3, #8]
 8007a76:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007a78:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	7812      	ldrb	r2, [r2, #0]
 8007a7e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a80:	4a04      	ldr	r2, [pc, #16]	@ (8007a94 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007a82:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007a84:	6113      	str	r3, [r2, #16]
}
 8007a86:	bf00      	nop
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	e000ed90 	.word	0xe000ed90

08007a98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b086      	sub	sp, #24
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007aa0:	f7fe f8f0 	bl	8005c84 <HAL_GetTick>
 8007aa4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e2dc      	b.n	800806a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d008      	beq.n	8007ace <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2280      	movs	r2, #128	@ 0x80
 8007ac0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e2cd      	b.n	800806a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a76      	ldr	r2, [pc, #472]	@ (8007cac <HAL_DMA_Abort+0x214>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d04a      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a74      	ldr	r2, [pc, #464]	@ (8007cb0 <HAL_DMA_Abort+0x218>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d045      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a73      	ldr	r2, [pc, #460]	@ (8007cb4 <HAL_DMA_Abort+0x21c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d040      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a71      	ldr	r2, [pc, #452]	@ (8007cb8 <HAL_DMA_Abort+0x220>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d03b      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a70      	ldr	r2, [pc, #448]	@ (8007cbc <HAL_DMA_Abort+0x224>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d036      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a6e      	ldr	r2, [pc, #440]	@ (8007cc0 <HAL_DMA_Abort+0x228>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d031      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a6d      	ldr	r2, [pc, #436]	@ (8007cc4 <HAL_DMA_Abort+0x22c>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d02c      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a6b      	ldr	r2, [pc, #428]	@ (8007cc8 <HAL_DMA_Abort+0x230>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d027      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a6a      	ldr	r2, [pc, #424]	@ (8007ccc <HAL_DMA_Abort+0x234>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d022      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a68      	ldr	r2, [pc, #416]	@ (8007cd0 <HAL_DMA_Abort+0x238>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d01d      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a67      	ldr	r2, [pc, #412]	@ (8007cd4 <HAL_DMA_Abort+0x23c>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d018      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a65      	ldr	r2, [pc, #404]	@ (8007cd8 <HAL_DMA_Abort+0x240>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d013      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a64      	ldr	r2, [pc, #400]	@ (8007cdc <HAL_DMA_Abort+0x244>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00e      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a62      	ldr	r2, [pc, #392]	@ (8007ce0 <HAL_DMA_Abort+0x248>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d009      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a61      	ldr	r2, [pc, #388]	@ (8007ce4 <HAL_DMA_Abort+0x24c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d004      	beq.n	8007b6e <HAL_DMA_Abort+0xd6>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a5f      	ldr	r2, [pc, #380]	@ (8007ce8 <HAL_DMA_Abort+0x250>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d101      	bne.n	8007b72 <HAL_DMA_Abort+0xda>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e000      	b.n	8007b74 <HAL_DMA_Abort+0xdc>
 8007b72:	2300      	movs	r3, #0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d013      	beq.n	8007ba0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f022 021e 	bic.w	r2, r2, #30
 8007b86:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	695a      	ldr	r2, [r3, #20]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007b96:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	e00a      	b.n	8007bb6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 020e 	bic.w	r2, r2, #14
 8007bae:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a3c      	ldr	r2, [pc, #240]	@ (8007cac <HAL_DMA_Abort+0x214>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d072      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a3a      	ldr	r2, [pc, #232]	@ (8007cb0 <HAL_DMA_Abort+0x218>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d06d      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a39      	ldr	r2, [pc, #228]	@ (8007cb4 <HAL_DMA_Abort+0x21c>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d068      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a37      	ldr	r2, [pc, #220]	@ (8007cb8 <HAL_DMA_Abort+0x220>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d063      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a36      	ldr	r2, [pc, #216]	@ (8007cbc <HAL_DMA_Abort+0x224>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d05e      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a34      	ldr	r2, [pc, #208]	@ (8007cc0 <HAL_DMA_Abort+0x228>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d059      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a33      	ldr	r2, [pc, #204]	@ (8007cc4 <HAL_DMA_Abort+0x22c>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d054      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a31      	ldr	r2, [pc, #196]	@ (8007cc8 <HAL_DMA_Abort+0x230>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d04f      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a30      	ldr	r2, [pc, #192]	@ (8007ccc <HAL_DMA_Abort+0x234>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d04a      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a2e      	ldr	r2, [pc, #184]	@ (8007cd0 <HAL_DMA_Abort+0x238>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d045      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8007cd4 <HAL_DMA_Abort+0x23c>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d040      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a2b      	ldr	r2, [pc, #172]	@ (8007cd8 <HAL_DMA_Abort+0x240>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d03b      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a2a      	ldr	r2, [pc, #168]	@ (8007cdc <HAL_DMA_Abort+0x244>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d036      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a28      	ldr	r2, [pc, #160]	@ (8007ce0 <HAL_DMA_Abort+0x248>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d031      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a27      	ldr	r2, [pc, #156]	@ (8007ce4 <HAL_DMA_Abort+0x24c>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d02c      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a25      	ldr	r2, [pc, #148]	@ (8007ce8 <HAL_DMA_Abort+0x250>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d027      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a24      	ldr	r2, [pc, #144]	@ (8007cec <HAL_DMA_Abort+0x254>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d022      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a22      	ldr	r2, [pc, #136]	@ (8007cf0 <HAL_DMA_Abort+0x258>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d01d      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a21      	ldr	r2, [pc, #132]	@ (8007cf4 <HAL_DMA_Abort+0x25c>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d018      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf8 <HAL_DMA_Abort+0x260>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d013      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a1e      	ldr	r2, [pc, #120]	@ (8007cfc <HAL_DMA_Abort+0x264>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d00e      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8007d00 <HAL_DMA_Abort+0x268>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d009      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a1b      	ldr	r2, [pc, #108]	@ (8007d04 <HAL_DMA_Abort+0x26c>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d004      	beq.n	8007ca6 <HAL_DMA_Abort+0x20e>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a19      	ldr	r2, [pc, #100]	@ (8007d08 <HAL_DMA_Abort+0x270>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d132      	bne.n	8007d0c <HAL_DMA_Abort+0x274>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e031      	b.n	8007d0e <HAL_DMA_Abort+0x276>
 8007caa:	bf00      	nop
 8007cac:	40020010 	.word	0x40020010
 8007cb0:	40020028 	.word	0x40020028
 8007cb4:	40020040 	.word	0x40020040
 8007cb8:	40020058 	.word	0x40020058
 8007cbc:	40020070 	.word	0x40020070
 8007cc0:	40020088 	.word	0x40020088
 8007cc4:	400200a0 	.word	0x400200a0
 8007cc8:	400200b8 	.word	0x400200b8
 8007ccc:	40020410 	.word	0x40020410
 8007cd0:	40020428 	.word	0x40020428
 8007cd4:	40020440 	.word	0x40020440
 8007cd8:	40020458 	.word	0x40020458
 8007cdc:	40020470 	.word	0x40020470
 8007ce0:	40020488 	.word	0x40020488
 8007ce4:	400204a0 	.word	0x400204a0
 8007ce8:	400204b8 	.word	0x400204b8
 8007cec:	58025408 	.word	0x58025408
 8007cf0:	5802541c 	.word	0x5802541c
 8007cf4:	58025430 	.word	0x58025430
 8007cf8:	58025444 	.word	0x58025444
 8007cfc:	58025458 	.word	0x58025458
 8007d00:	5802546c 	.word	0x5802546c
 8007d04:	58025480 	.word	0x58025480
 8007d08:	58025494 	.word	0x58025494
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d007      	beq.n	8007d22 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d20:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a6d      	ldr	r2, [pc, #436]	@ (8007edc <HAL_DMA_Abort+0x444>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d04a      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a6b      	ldr	r2, [pc, #428]	@ (8007ee0 <HAL_DMA_Abort+0x448>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d045      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a6a      	ldr	r2, [pc, #424]	@ (8007ee4 <HAL_DMA_Abort+0x44c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d040      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a68      	ldr	r2, [pc, #416]	@ (8007ee8 <HAL_DMA_Abort+0x450>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d03b      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a67      	ldr	r2, [pc, #412]	@ (8007eec <HAL_DMA_Abort+0x454>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d036      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a65      	ldr	r2, [pc, #404]	@ (8007ef0 <HAL_DMA_Abort+0x458>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d031      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a64      	ldr	r2, [pc, #400]	@ (8007ef4 <HAL_DMA_Abort+0x45c>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d02c      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a62      	ldr	r2, [pc, #392]	@ (8007ef8 <HAL_DMA_Abort+0x460>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d027      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a61      	ldr	r2, [pc, #388]	@ (8007efc <HAL_DMA_Abort+0x464>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d022      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a5f      	ldr	r2, [pc, #380]	@ (8007f00 <HAL_DMA_Abort+0x468>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d01d      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a5e      	ldr	r2, [pc, #376]	@ (8007f04 <HAL_DMA_Abort+0x46c>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d018      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a5c      	ldr	r2, [pc, #368]	@ (8007f08 <HAL_DMA_Abort+0x470>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d013      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a5b      	ldr	r2, [pc, #364]	@ (8007f0c <HAL_DMA_Abort+0x474>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d00e      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a59      	ldr	r2, [pc, #356]	@ (8007f10 <HAL_DMA_Abort+0x478>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d009      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a58      	ldr	r2, [pc, #352]	@ (8007f14 <HAL_DMA_Abort+0x47c>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d004      	beq.n	8007dc2 <HAL_DMA_Abort+0x32a>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a56      	ldr	r2, [pc, #344]	@ (8007f18 <HAL_DMA_Abort+0x480>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d108      	bne.n	8007dd4 <HAL_DMA_Abort+0x33c>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f022 0201 	bic.w	r2, r2, #1
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	e007      	b.n	8007de4 <HAL_DMA_Abort+0x34c>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0201 	bic.w	r2, r2, #1
 8007de2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007de4:	e013      	b.n	8007e0e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007de6:	f7fd ff4d 	bl	8005c84 <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	2b05      	cmp	r3, #5
 8007df2:	d90c      	bls.n	8007e0e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2203      	movs	r2, #3
 8007dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e12d      	b.n	800806a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e5      	bne.n	8007de6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a2f      	ldr	r2, [pc, #188]	@ (8007edc <HAL_DMA_Abort+0x444>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d04a      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a2d      	ldr	r2, [pc, #180]	@ (8007ee0 <HAL_DMA_Abort+0x448>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d045      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee4 <HAL_DMA_Abort+0x44c>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d040      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8007ee8 <HAL_DMA_Abort+0x450>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d03b      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a29      	ldr	r2, [pc, #164]	@ (8007eec <HAL_DMA_Abort+0x454>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d036      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a27      	ldr	r2, [pc, #156]	@ (8007ef0 <HAL_DMA_Abort+0x458>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d031      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a26      	ldr	r2, [pc, #152]	@ (8007ef4 <HAL_DMA_Abort+0x45c>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d02c      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a24      	ldr	r2, [pc, #144]	@ (8007ef8 <HAL_DMA_Abort+0x460>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d027      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a23      	ldr	r2, [pc, #140]	@ (8007efc <HAL_DMA_Abort+0x464>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d022      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a21      	ldr	r2, [pc, #132]	@ (8007f00 <HAL_DMA_Abort+0x468>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d01d      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a20      	ldr	r2, [pc, #128]	@ (8007f04 <HAL_DMA_Abort+0x46c>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d018      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8007f08 <HAL_DMA_Abort+0x470>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d013      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a1d      	ldr	r2, [pc, #116]	@ (8007f0c <HAL_DMA_Abort+0x474>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d00e      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a1b      	ldr	r2, [pc, #108]	@ (8007f10 <HAL_DMA_Abort+0x478>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d009      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8007f14 <HAL_DMA_Abort+0x47c>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d004      	beq.n	8007eba <HAL_DMA_Abort+0x422>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a18      	ldr	r2, [pc, #96]	@ (8007f18 <HAL_DMA_Abort+0x480>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d101      	bne.n	8007ebe <HAL_DMA_Abort+0x426>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e000      	b.n	8007ec0 <HAL_DMA_Abort+0x428>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d02b      	beq.n	8007f1c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ece:	f003 031f 	and.w	r3, r3, #31
 8007ed2:	223f      	movs	r2, #63	@ 0x3f
 8007ed4:	409a      	lsls	r2, r3
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	609a      	str	r2, [r3, #8]
 8007eda:	e02a      	b.n	8007f32 <HAL_DMA_Abort+0x49a>
 8007edc:	40020010 	.word	0x40020010
 8007ee0:	40020028 	.word	0x40020028
 8007ee4:	40020040 	.word	0x40020040
 8007ee8:	40020058 	.word	0x40020058
 8007eec:	40020070 	.word	0x40020070
 8007ef0:	40020088 	.word	0x40020088
 8007ef4:	400200a0 	.word	0x400200a0
 8007ef8:	400200b8 	.word	0x400200b8
 8007efc:	40020410 	.word	0x40020410
 8007f00:	40020428 	.word	0x40020428
 8007f04:	40020440 	.word	0x40020440
 8007f08:	40020458 	.word	0x40020458
 8007f0c:	40020470 	.word	0x40020470
 8007f10:	40020488 	.word	0x40020488
 8007f14:	400204a0 	.word	0x400204a0
 8007f18:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f20:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f26:	f003 031f 	and.w	r3, r3, #31
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	409a      	lsls	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a4f      	ldr	r2, [pc, #316]	@ (8008074 <HAL_DMA_Abort+0x5dc>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d072      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a4d      	ldr	r2, [pc, #308]	@ (8008078 <HAL_DMA_Abort+0x5e0>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d06d      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a4c      	ldr	r2, [pc, #304]	@ (800807c <HAL_DMA_Abort+0x5e4>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d068      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a4a      	ldr	r2, [pc, #296]	@ (8008080 <HAL_DMA_Abort+0x5e8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d063      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a49      	ldr	r2, [pc, #292]	@ (8008084 <HAL_DMA_Abort+0x5ec>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d05e      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a47      	ldr	r2, [pc, #284]	@ (8008088 <HAL_DMA_Abort+0x5f0>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d059      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a46      	ldr	r2, [pc, #280]	@ (800808c <HAL_DMA_Abort+0x5f4>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d054      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a44      	ldr	r2, [pc, #272]	@ (8008090 <HAL_DMA_Abort+0x5f8>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d04f      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a43      	ldr	r2, [pc, #268]	@ (8008094 <HAL_DMA_Abort+0x5fc>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d04a      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a41      	ldr	r2, [pc, #260]	@ (8008098 <HAL_DMA_Abort+0x600>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d045      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a40      	ldr	r2, [pc, #256]	@ (800809c <HAL_DMA_Abort+0x604>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d040      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a3e      	ldr	r2, [pc, #248]	@ (80080a0 <HAL_DMA_Abort+0x608>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d03b      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a3d      	ldr	r2, [pc, #244]	@ (80080a4 <HAL_DMA_Abort+0x60c>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d036      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a3b      	ldr	r2, [pc, #236]	@ (80080a8 <HAL_DMA_Abort+0x610>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d031      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a3a      	ldr	r2, [pc, #232]	@ (80080ac <HAL_DMA_Abort+0x614>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d02c      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a38      	ldr	r2, [pc, #224]	@ (80080b0 <HAL_DMA_Abort+0x618>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d027      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a37      	ldr	r2, [pc, #220]	@ (80080b4 <HAL_DMA_Abort+0x61c>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d022      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a35      	ldr	r2, [pc, #212]	@ (80080b8 <HAL_DMA_Abort+0x620>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d01d      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a34      	ldr	r2, [pc, #208]	@ (80080bc <HAL_DMA_Abort+0x624>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d018      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a32      	ldr	r2, [pc, #200]	@ (80080c0 <HAL_DMA_Abort+0x628>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d013      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a31      	ldr	r2, [pc, #196]	@ (80080c4 <HAL_DMA_Abort+0x62c>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d00e      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a2f      	ldr	r2, [pc, #188]	@ (80080c8 <HAL_DMA_Abort+0x630>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d009      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a2e      	ldr	r2, [pc, #184]	@ (80080cc <HAL_DMA_Abort+0x634>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d004      	beq.n	8008022 <HAL_DMA_Abort+0x58a>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a2c      	ldr	r2, [pc, #176]	@ (80080d0 <HAL_DMA_Abort+0x638>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d101      	bne.n	8008026 <HAL_DMA_Abort+0x58e>
 8008022:	2301      	movs	r3, #1
 8008024:	e000      	b.n	8008028 <HAL_DMA_Abort+0x590>
 8008026:	2300      	movs	r3, #0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d015      	beq.n	8008058 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008030:	687a      	ldr	r2, [r7, #4]
 8008032:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008034:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00c      	beq.n	8008058 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008048:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800804c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008056:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	40020010 	.word	0x40020010
 8008078:	40020028 	.word	0x40020028
 800807c:	40020040 	.word	0x40020040
 8008080:	40020058 	.word	0x40020058
 8008084:	40020070 	.word	0x40020070
 8008088:	40020088 	.word	0x40020088
 800808c:	400200a0 	.word	0x400200a0
 8008090:	400200b8 	.word	0x400200b8
 8008094:	40020410 	.word	0x40020410
 8008098:	40020428 	.word	0x40020428
 800809c:	40020440 	.word	0x40020440
 80080a0:	40020458 	.word	0x40020458
 80080a4:	40020470 	.word	0x40020470
 80080a8:	40020488 	.word	0x40020488
 80080ac:	400204a0 	.word	0x400204a0
 80080b0:	400204b8 	.word	0x400204b8
 80080b4:	58025408 	.word	0x58025408
 80080b8:	5802541c 	.word	0x5802541c
 80080bc:	58025430 	.word	0x58025430
 80080c0:	58025444 	.word	0x58025444
 80080c4:	58025458 	.word	0x58025458
 80080c8:	5802546c 	.word	0x5802546c
 80080cc:	58025480 	.word	0x58025480
 80080d0:	58025494 	.word	0x58025494

080080d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e237      	b.n	8008556 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d004      	beq.n	80080fc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2280      	movs	r2, #128	@ 0x80
 80080f6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e22c      	b.n	8008556 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a5c      	ldr	r2, [pc, #368]	@ (8008274 <HAL_DMA_Abort_IT+0x1a0>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d04a      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a5b      	ldr	r2, [pc, #364]	@ (8008278 <HAL_DMA_Abort_IT+0x1a4>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d045      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a59      	ldr	r2, [pc, #356]	@ (800827c <HAL_DMA_Abort_IT+0x1a8>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d040      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a58      	ldr	r2, [pc, #352]	@ (8008280 <HAL_DMA_Abort_IT+0x1ac>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d03b      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a56      	ldr	r2, [pc, #344]	@ (8008284 <HAL_DMA_Abort_IT+0x1b0>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d036      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a55      	ldr	r2, [pc, #340]	@ (8008288 <HAL_DMA_Abort_IT+0x1b4>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d031      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a53      	ldr	r2, [pc, #332]	@ (800828c <HAL_DMA_Abort_IT+0x1b8>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d02c      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a52      	ldr	r2, [pc, #328]	@ (8008290 <HAL_DMA_Abort_IT+0x1bc>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d027      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a50      	ldr	r2, [pc, #320]	@ (8008294 <HAL_DMA_Abort_IT+0x1c0>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d022      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a4f      	ldr	r2, [pc, #316]	@ (8008298 <HAL_DMA_Abort_IT+0x1c4>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d01d      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a4d      	ldr	r2, [pc, #308]	@ (800829c <HAL_DMA_Abort_IT+0x1c8>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d018      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a4c      	ldr	r2, [pc, #304]	@ (80082a0 <HAL_DMA_Abort_IT+0x1cc>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d013      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a4a      	ldr	r2, [pc, #296]	@ (80082a4 <HAL_DMA_Abort_IT+0x1d0>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d00e      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a49      	ldr	r2, [pc, #292]	@ (80082a8 <HAL_DMA_Abort_IT+0x1d4>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d009      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a47      	ldr	r2, [pc, #284]	@ (80082ac <HAL_DMA_Abort_IT+0x1d8>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d004      	beq.n	800819c <HAL_DMA_Abort_IT+0xc8>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a46      	ldr	r2, [pc, #280]	@ (80082b0 <HAL_DMA_Abort_IT+0x1dc>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d101      	bne.n	80081a0 <HAL_DMA_Abort_IT+0xcc>
 800819c:	2301      	movs	r3, #1
 800819e:	e000      	b.n	80081a2 <HAL_DMA_Abort_IT+0xce>
 80081a0:	2300      	movs	r3, #0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 8086 	beq.w	80082b4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2204      	movs	r2, #4
 80081ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a2f      	ldr	r2, [pc, #188]	@ (8008274 <HAL_DMA_Abort_IT+0x1a0>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d04a      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a2e      	ldr	r2, [pc, #184]	@ (8008278 <HAL_DMA_Abort_IT+0x1a4>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d045      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a2c      	ldr	r2, [pc, #176]	@ (800827c <HAL_DMA_Abort_IT+0x1a8>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d040      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a2b      	ldr	r2, [pc, #172]	@ (8008280 <HAL_DMA_Abort_IT+0x1ac>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d03b      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a29      	ldr	r2, [pc, #164]	@ (8008284 <HAL_DMA_Abort_IT+0x1b0>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d036      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a28      	ldr	r2, [pc, #160]	@ (8008288 <HAL_DMA_Abort_IT+0x1b4>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d031      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a26      	ldr	r2, [pc, #152]	@ (800828c <HAL_DMA_Abort_IT+0x1b8>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d02c      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a25      	ldr	r2, [pc, #148]	@ (8008290 <HAL_DMA_Abort_IT+0x1bc>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d027      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a23      	ldr	r2, [pc, #140]	@ (8008294 <HAL_DMA_Abort_IT+0x1c0>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d022      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a22      	ldr	r2, [pc, #136]	@ (8008298 <HAL_DMA_Abort_IT+0x1c4>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d01d      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a20      	ldr	r2, [pc, #128]	@ (800829c <HAL_DMA_Abort_IT+0x1c8>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d018      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a1f      	ldr	r2, [pc, #124]	@ (80082a0 <HAL_DMA_Abort_IT+0x1cc>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d013      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a1d      	ldr	r2, [pc, #116]	@ (80082a4 <HAL_DMA_Abort_IT+0x1d0>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d00e      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a1c      	ldr	r2, [pc, #112]	@ (80082a8 <HAL_DMA_Abort_IT+0x1d4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d009      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a1a      	ldr	r2, [pc, #104]	@ (80082ac <HAL_DMA_Abort_IT+0x1d8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d004      	beq.n	8008250 <HAL_DMA_Abort_IT+0x17c>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a19      	ldr	r2, [pc, #100]	@ (80082b0 <HAL_DMA_Abort_IT+0x1dc>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d108      	bne.n	8008262 <HAL_DMA_Abort_IT+0x18e>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0201 	bic.w	r2, r2, #1
 800825e:	601a      	str	r2, [r3, #0]
 8008260:	e178      	b.n	8008554 <HAL_DMA_Abort_IT+0x480>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f022 0201 	bic.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e16f      	b.n	8008554 <HAL_DMA_Abort_IT+0x480>
 8008274:	40020010 	.word	0x40020010
 8008278:	40020028 	.word	0x40020028
 800827c:	40020040 	.word	0x40020040
 8008280:	40020058 	.word	0x40020058
 8008284:	40020070 	.word	0x40020070
 8008288:	40020088 	.word	0x40020088
 800828c:	400200a0 	.word	0x400200a0
 8008290:	400200b8 	.word	0x400200b8
 8008294:	40020410 	.word	0x40020410
 8008298:	40020428 	.word	0x40020428
 800829c:	40020440 	.word	0x40020440
 80082a0:	40020458 	.word	0x40020458
 80082a4:	40020470 	.word	0x40020470
 80082a8:	40020488 	.word	0x40020488
 80082ac:	400204a0 	.word	0x400204a0
 80082b0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f022 020e 	bic.w	r2, r2, #14
 80082c2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a6c      	ldr	r2, [pc, #432]	@ (800847c <HAL_DMA_Abort_IT+0x3a8>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d04a      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a6b      	ldr	r2, [pc, #428]	@ (8008480 <HAL_DMA_Abort_IT+0x3ac>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d045      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a69      	ldr	r2, [pc, #420]	@ (8008484 <HAL_DMA_Abort_IT+0x3b0>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d040      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a68      	ldr	r2, [pc, #416]	@ (8008488 <HAL_DMA_Abort_IT+0x3b4>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d03b      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a66      	ldr	r2, [pc, #408]	@ (800848c <HAL_DMA_Abort_IT+0x3b8>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d036      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a65      	ldr	r2, [pc, #404]	@ (8008490 <HAL_DMA_Abort_IT+0x3bc>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d031      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a63      	ldr	r2, [pc, #396]	@ (8008494 <HAL_DMA_Abort_IT+0x3c0>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d02c      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a62      	ldr	r2, [pc, #392]	@ (8008498 <HAL_DMA_Abort_IT+0x3c4>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d027      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a60      	ldr	r2, [pc, #384]	@ (800849c <HAL_DMA_Abort_IT+0x3c8>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d022      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a5f      	ldr	r2, [pc, #380]	@ (80084a0 <HAL_DMA_Abort_IT+0x3cc>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d01d      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a5d      	ldr	r2, [pc, #372]	@ (80084a4 <HAL_DMA_Abort_IT+0x3d0>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d018      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a5c      	ldr	r2, [pc, #368]	@ (80084a8 <HAL_DMA_Abort_IT+0x3d4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d013      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a5a      	ldr	r2, [pc, #360]	@ (80084ac <HAL_DMA_Abort_IT+0x3d8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00e      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a59      	ldr	r2, [pc, #356]	@ (80084b0 <HAL_DMA_Abort_IT+0x3dc>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d009      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a57      	ldr	r2, [pc, #348]	@ (80084b4 <HAL_DMA_Abort_IT+0x3e0>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d004      	beq.n	8008364 <HAL_DMA_Abort_IT+0x290>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a56      	ldr	r2, [pc, #344]	@ (80084b8 <HAL_DMA_Abort_IT+0x3e4>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d108      	bne.n	8008376 <HAL_DMA_Abort_IT+0x2a2>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 0201 	bic.w	r2, r2, #1
 8008372:	601a      	str	r2, [r3, #0]
 8008374:	e007      	b.n	8008386 <HAL_DMA_Abort_IT+0x2b2>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f022 0201 	bic.w	r2, r2, #1
 8008384:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a3c      	ldr	r2, [pc, #240]	@ (800847c <HAL_DMA_Abort_IT+0x3a8>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d072      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a3a      	ldr	r2, [pc, #232]	@ (8008480 <HAL_DMA_Abort_IT+0x3ac>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d06d      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a39      	ldr	r2, [pc, #228]	@ (8008484 <HAL_DMA_Abort_IT+0x3b0>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d068      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a37      	ldr	r2, [pc, #220]	@ (8008488 <HAL_DMA_Abort_IT+0x3b4>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d063      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a36      	ldr	r2, [pc, #216]	@ (800848c <HAL_DMA_Abort_IT+0x3b8>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d05e      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a34      	ldr	r2, [pc, #208]	@ (8008490 <HAL_DMA_Abort_IT+0x3bc>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d059      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a33      	ldr	r2, [pc, #204]	@ (8008494 <HAL_DMA_Abort_IT+0x3c0>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d054      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a31      	ldr	r2, [pc, #196]	@ (8008498 <HAL_DMA_Abort_IT+0x3c4>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d04f      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a30      	ldr	r2, [pc, #192]	@ (800849c <HAL_DMA_Abort_IT+0x3c8>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d04a      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a2e      	ldr	r2, [pc, #184]	@ (80084a0 <HAL_DMA_Abort_IT+0x3cc>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d045      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a2d      	ldr	r2, [pc, #180]	@ (80084a4 <HAL_DMA_Abort_IT+0x3d0>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d040      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a2b      	ldr	r2, [pc, #172]	@ (80084a8 <HAL_DMA_Abort_IT+0x3d4>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d03b      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a2a      	ldr	r2, [pc, #168]	@ (80084ac <HAL_DMA_Abort_IT+0x3d8>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d036      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a28      	ldr	r2, [pc, #160]	@ (80084b0 <HAL_DMA_Abort_IT+0x3dc>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d031      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a27      	ldr	r2, [pc, #156]	@ (80084b4 <HAL_DMA_Abort_IT+0x3e0>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d02c      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a25      	ldr	r2, [pc, #148]	@ (80084b8 <HAL_DMA_Abort_IT+0x3e4>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d027      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a24      	ldr	r2, [pc, #144]	@ (80084bc <HAL_DMA_Abort_IT+0x3e8>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d022      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a22      	ldr	r2, [pc, #136]	@ (80084c0 <HAL_DMA_Abort_IT+0x3ec>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d01d      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a21      	ldr	r2, [pc, #132]	@ (80084c4 <HAL_DMA_Abort_IT+0x3f0>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d018      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a1f      	ldr	r2, [pc, #124]	@ (80084c8 <HAL_DMA_Abort_IT+0x3f4>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d013      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a1e      	ldr	r2, [pc, #120]	@ (80084cc <HAL_DMA_Abort_IT+0x3f8>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d00e      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a1c      	ldr	r2, [pc, #112]	@ (80084d0 <HAL_DMA_Abort_IT+0x3fc>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d009      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a1b      	ldr	r2, [pc, #108]	@ (80084d4 <HAL_DMA_Abort_IT+0x400>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d004      	beq.n	8008476 <HAL_DMA_Abort_IT+0x3a2>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a19      	ldr	r2, [pc, #100]	@ (80084d8 <HAL_DMA_Abort_IT+0x404>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d132      	bne.n	80084dc <HAL_DMA_Abort_IT+0x408>
 8008476:	2301      	movs	r3, #1
 8008478:	e031      	b.n	80084de <HAL_DMA_Abort_IT+0x40a>
 800847a:	bf00      	nop
 800847c:	40020010 	.word	0x40020010
 8008480:	40020028 	.word	0x40020028
 8008484:	40020040 	.word	0x40020040
 8008488:	40020058 	.word	0x40020058
 800848c:	40020070 	.word	0x40020070
 8008490:	40020088 	.word	0x40020088
 8008494:	400200a0 	.word	0x400200a0
 8008498:	400200b8 	.word	0x400200b8
 800849c:	40020410 	.word	0x40020410
 80084a0:	40020428 	.word	0x40020428
 80084a4:	40020440 	.word	0x40020440
 80084a8:	40020458 	.word	0x40020458
 80084ac:	40020470 	.word	0x40020470
 80084b0:	40020488 	.word	0x40020488
 80084b4:	400204a0 	.word	0x400204a0
 80084b8:	400204b8 	.word	0x400204b8
 80084bc:	58025408 	.word	0x58025408
 80084c0:	5802541c 	.word	0x5802541c
 80084c4:	58025430 	.word	0x58025430
 80084c8:	58025444 	.word	0x58025444
 80084cc:	58025458 	.word	0x58025458
 80084d0:	5802546c 	.word	0x5802546c
 80084d4:	58025480 	.word	0x58025480
 80084d8:	58025494 	.word	0x58025494
 80084dc:	2300      	movs	r3, #0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d028      	beq.n	8008534 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084f0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084fc:	f003 031f 	and.w	r3, r3, #31
 8008500:	2201      	movs	r2, #1
 8008502:	409a      	lsls	r2, r3
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008510:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00c      	beq.n	8008534 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008524:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008528:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008532:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop

08008560 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008560:	b480      	push	{r7}
 8008562:	b089      	sub	sp, #36	@ 0x24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800856a:	2300      	movs	r3, #0
 800856c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800856e:	4b89      	ldr	r3, [pc, #548]	@ (8008794 <HAL_GPIO_Init+0x234>)
 8008570:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008572:	e194      	b.n	800889e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	2101      	movs	r1, #1
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	fa01 f303 	lsl.w	r3, r1, r3
 8008580:	4013      	ands	r3, r2
 8008582:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	f000 8186 	beq.w	8008898 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f003 0303 	and.w	r3, r3, #3
 8008594:	2b01      	cmp	r3, #1
 8008596:	d005      	beq.n	80085a4 <HAL_GPIO_Init+0x44>
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f003 0303 	and.w	r3, r3, #3
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	d130      	bne.n	8008606 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	005b      	lsls	r3, r3, #1
 80085ae:	2203      	movs	r2, #3
 80085b0:	fa02 f303 	lsl.w	r3, r2, r3
 80085b4:	43db      	mvns	r3, r3
 80085b6:	69ba      	ldr	r2, [r7, #24]
 80085b8:	4013      	ands	r3, r2
 80085ba:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	68da      	ldr	r2, [r3, #12]
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	fa02 f303 	lsl.w	r3, r2, r3
 80085c8:	69ba      	ldr	r2, [r7, #24]
 80085ca:	4313      	orrs	r3, r2
 80085cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	69ba      	ldr	r2, [r7, #24]
 80085d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80085da:	2201      	movs	r2, #1
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	fa02 f303 	lsl.w	r3, r2, r3
 80085e2:	43db      	mvns	r3, r3
 80085e4:	69ba      	ldr	r2, [r7, #24]
 80085e6:	4013      	ands	r3, r2
 80085e8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	091b      	lsrs	r3, r3, #4
 80085f0:	f003 0201 	and.w	r2, r3, #1
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	fa02 f303 	lsl.w	r3, r2, r3
 80085fa:	69ba      	ldr	r2, [r7, #24]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	69ba      	ldr	r2, [r7, #24]
 8008604:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f003 0303 	and.w	r3, r3, #3
 800860e:	2b03      	cmp	r3, #3
 8008610:	d017      	beq.n	8008642 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	005b      	lsls	r3, r3, #1
 800861c:	2203      	movs	r2, #3
 800861e:	fa02 f303 	lsl.w	r3, r2, r3
 8008622:	43db      	mvns	r3, r3
 8008624:	69ba      	ldr	r2, [r7, #24]
 8008626:	4013      	ands	r3, r2
 8008628:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	005b      	lsls	r3, r3, #1
 8008632:	fa02 f303 	lsl.w	r3, r2, r3
 8008636:	69ba      	ldr	r2, [r7, #24]
 8008638:	4313      	orrs	r3, r2
 800863a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	f003 0303 	and.w	r3, r3, #3
 800864a:	2b02      	cmp	r3, #2
 800864c:	d123      	bne.n	8008696 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	08da      	lsrs	r2, r3, #3
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	3208      	adds	r2, #8
 8008656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800865a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	f003 0307 	and.w	r3, r3, #7
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	220f      	movs	r2, #15
 8008666:	fa02 f303 	lsl.w	r3, r2, r3
 800866a:	43db      	mvns	r3, r3
 800866c:	69ba      	ldr	r2, [r7, #24]
 800866e:	4013      	ands	r3, r2
 8008670:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	691a      	ldr	r2, [r3, #16]
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	fa02 f303 	lsl.w	r3, r2, r3
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	4313      	orrs	r3, r2
 8008686:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	08da      	lsrs	r2, r3, #3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	3208      	adds	r2, #8
 8008690:	69b9      	ldr	r1, [r7, #24]
 8008692:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	2203      	movs	r2, #3
 80086a2:	fa02 f303 	lsl.w	r3, r2, r3
 80086a6:	43db      	mvns	r3, r3
 80086a8:	69ba      	ldr	r2, [r7, #24]
 80086aa:	4013      	ands	r3, r2
 80086ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f003 0203 	and.w	r2, r3, #3
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	005b      	lsls	r3, r3, #1
 80086ba:	fa02 f303 	lsl.w	r3, r2, r3
 80086be:	69ba      	ldr	r2, [r7, #24]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	69ba      	ldr	r2, [r7, #24]
 80086c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 80e0 	beq.w	8008898 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80086d8:	4b2f      	ldr	r3, [pc, #188]	@ (8008798 <HAL_GPIO_Init+0x238>)
 80086da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086de:	4a2e      	ldr	r2, [pc, #184]	@ (8008798 <HAL_GPIO_Init+0x238>)
 80086e0:	f043 0302 	orr.w	r3, r3, #2
 80086e4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80086e8:	4b2b      	ldr	r3, [pc, #172]	@ (8008798 <HAL_GPIO_Init+0x238>)
 80086ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086ee:	f003 0302 	and.w	r3, r3, #2
 80086f2:	60fb      	str	r3, [r7, #12]
 80086f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80086f6:	4a29      	ldr	r2, [pc, #164]	@ (800879c <HAL_GPIO_Init+0x23c>)
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	089b      	lsrs	r3, r3, #2
 80086fc:	3302      	adds	r3, #2
 80086fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008702:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	f003 0303 	and.w	r3, r3, #3
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	220f      	movs	r2, #15
 800870e:	fa02 f303 	lsl.w	r3, r2, r3
 8008712:	43db      	mvns	r3, r3
 8008714:	69ba      	ldr	r2, [r7, #24]
 8008716:	4013      	ands	r3, r2
 8008718:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a20      	ldr	r2, [pc, #128]	@ (80087a0 <HAL_GPIO_Init+0x240>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d052      	beq.n	80087c8 <HAL_GPIO_Init+0x268>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a1f      	ldr	r2, [pc, #124]	@ (80087a4 <HAL_GPIO_Init+0x244>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d031      	beq.n	800878e <HAL_GPIO_Init+0x22e>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a1e      	ldr	r2, [pc, #120]	@ (80087a8 <HAL_GPIO_Init+0x248>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d02b      	beq.n	800878a <HAL_GPIO_Init+0x22a>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a1d      	ldr	r2, [pc, #116]	@ (80087ac <HAL_GPIO_Init+0x24c>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d025      	beq.n	8008786 <HAL_GPIO_Init+0x226>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a1c      	ldr	r2, [pc, #112]	@ (80087b0 <HAL_GPIO_Init+0x250>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d01f      	beq.n	8008782 <HAL_GPIO_Init+0x222>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a1b      	ldr	r2, [pc, #108]	@ (80087b4 <HAL_GPIO_Init+0x254>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d019      	beq.n	800877e <HAL_GPIO_Init+0x21e>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a1a      	ldr	r2, [pc, #104]	@ (80087b8 <HAL_GPIO_Init+0x258>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d013      	beq.n	800877a <HAL_GPIO_Init+0x21a>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a19      	ldr	r2, [pc, #100]	@ (80087bc <HAL_GPIO_Init+0x25c>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d00d      	beq.n	8008776 <HAL_GPIO_Init+0x216>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a18      	ldr	r2, [pc, #96]	@ (80087c0 <HAL_GPIO_Init+0x260>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d007      	beq.n	8008772 <HAL_GPIO_Init+0x212>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a17      	ldr	r2, [pc, #92]	@ (80087c4 <HAL_GPIO_Init+0x264>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d101      	bne.n	800876e <HAL_GPIO_Init+0x20e>
 800876a:	2309      	movs	r3, #9
 800876c:	e02d      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 800876e:	230a      	movs	r3, #10
 8008770:	e02b      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 8008772:	2308      	movs	r3, #8
 8008774:	e029      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 8008776:	2307      	movs	r3, #7
 8008778:	e027      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 800877a:	2306      	movs	r3, #6
 800877c:	e025      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 800877e:	2305      	movs	r3, #5
 8008780:	e023      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 8008782:	2304      	movs	r3, #4
 8008784:	e021      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 8008786:	2303      	movs	r3, #3
 8008788:	e01f      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 800878a:	2302      	movs	r3, #2
 800878c:	e01d      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 800878e:	2301      	movs	r3, #1
 8008790:	e01b      	b.n	80087ca <HAL_GPIO_Init+0x26a>
 8008792:	bf00      	nop
 8008794:	58000080 	.word	0x58000080
 8008798:	58024400 	.word	0x58024400
 800879c:	58000400 	.word	0x58000400
 80087a0:	58020000 	.word	0x58020000
 80087a4:	58020400 	.word	0x58020400
 80087a8:	58020800 	.word	0x58020800
 80087ac:	58020c00 	.word	0x58020c00
 80087b0:	58021000 	.word	0x58021000
 80087b4:	58021400 	.word	0x58021400
 80087b8:	58021800 	.word	0x58021800
 80087bc:	58021c00 	.word	0x58021c00
 80087c0:	58022000 	.word	0x58022000
 80087c4:	58022400 	.word	0x58022400
 80087c8:	2300      	movs	r3, #0
 80087ca:	69fa      	ldr	r2, [r7, #28]
 80087cc:	f002 0203 	and.w	r2, r2, #3
 80087d0:	0092      	lsls	r2, r2, #2
 80087d2:	4093      	lsls	r3, r2
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80087da:	4938      	ldr	r1, [pc, #224]	@ (80088bc <HAL_GPIO_Init+0x35c>)
 80087dc:	69fb      	ldr	r3, [r7, #28]
 80087de:	089b      	lsrs	r3, r3, #2
 80087e0:	3302      	adds	r3, #2
 80087e2:	69ba      	ldr	r2, [r7, #24]
 80087e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80087e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	43db      	mvns	r3, r3
 80087f4:	69ba      	ldr	r2, [r7, #24]
 80087f6:	4013      	ands	r3, r2
 80087f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008806:	69ba      	ldr	r2, [r7, #24]
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	4313      	orrs	r3, r2
 800880c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800880e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	43db      	mvns	r3, r3
 8008822:	69ba      	ldr	r2, [r7, #24]
 8008824:	4013      	ands	r3, r2
 8008826:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008834:	69ba      	ldr	r2, [r7, #24]
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	4313      	orrs	r3, r2
 800883a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800883c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	43db      	mvns	r3, r3
 800884e:	69ba      	ldr	r2, [r7, #24]
 8008850:	4013      	ands	r3, r2
 8008852:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d003      	beq.n	8008868 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	4313      	orrs	r3, r2
 8008866:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	43db      	mvns	r3, r3
 8008878:	69ba      	ldr	r2, [r7, #24]
 800887a:	4013      	ands	r3, r2
 800887c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	4313      	orrs	r3, r2
 8008890:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	69ba      	ldr	r2, [r7, #24]
 8008896:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	3301      	adds	r3, #1
 800889c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	fa22 f303 	lsr.w	r3, r2, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f47f ae63 	bne.w	8008574 <HAL_GPIO_Init+0x14>
  }
}
 80088ae:	bf00      	nop
 80088b0:	bf00      	nop
 80088b2:	3724      	adds	r7, #36	@ 0x24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	58000400 	.word	0x58000400

080088c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e08b      	b.n	80089ea <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d106      	bne.n	80088ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f7fc fcde 	bl	80052a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2224      	movs	r2, #36	@ 0x24
 80088f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 0201 	bic.w	r2, r2, #1
 8008902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008910:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	689a      	ldr	r2, [r3, #8]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008920:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	68db      	ldr	r3, [r3, #12]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d107      	bne.n	800893a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	689a      	ldr	r2, [r3, #8]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008936:	609a      	str	r2, [r3, #8]
 8008938:	e006      	b.n	8008948 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	689a      	ldr	r2, [r3, #8]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008946:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	2b02      	cmp	r3, #2
 800894e:	d108      	bne.n	8008962 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685a      	ldr	r2, [r3, #4]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800895e:	605a      	str	r2, [r3, #4]
 8008960:	e007      	b.n	8008972 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	685a      	ldr	r2, [r3, #4]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	6859      	ldr	r1, [r3, #4]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	4b1d      	ldr	r3, [pc, #116]	@ (80089f4 <HAL_I2C_Init+0x134>)
 800897e:	430b      	orrs	r3, r1
 8008980:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008990:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	691a      	ldr	r2, [r3, #16]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	699b      	ldr	r3, [r3, #24]
 80089a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	430a      	orrs	r2, r1
 80089aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	69d9      	ldr	r1, [r3, #28]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6a1a      	ldr	r2, [r3, #32]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	430a      	orrs	r2, r1
 80089ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f042 0201 	orr.w	r2, r2, #1
 80089ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3708      	adds	r7, #8
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	02008000 	.word	0x02008000

080089f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b088      	sub	sp, #32
 80089fc:	af02      	add	r7, sp, #8
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	607a      	str	r2, [r7, #4]
 8008a02:	461a      	mov	r2, r3
 8008a04:	460b      	mov	r3, r1
 8008a06:	817b      	strh	r3, [r7, #10]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b20      	cmp	r3, #32
 8008a16:	f040 80fd 	bne.w	8008c14 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d101      	bne.n	8008a28 <HAL_I2C_Master_Transmit+0x30>
 8008a24:	2302      	movs	r3, #2
 8008a26:	e0f6      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008a30:	f7fd f928 	bl	8005c84 <HAL_GetTick>
 8008a34:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	2319      	movs	r3, #25
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008a42:	68f8      	ldr	r0, [r7, #12]
 8008a44:	f000 fb10 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e0e1      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2221      	movs	r2, #33	@ 0x21
 8008a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2210      	movs	r2, #16
 8008a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	893a      	ldrh	r2, [r7, #8]
 8008a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	2bff      	cmp	r3, #255	@ 0xff
 8008a82:	d906      	bls.n	8008a92 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	22ff      	movs	r2, #255	@ 0xff
 8008a88:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008a8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a8e:	617b      	str	r3, [r7, #20]
 8008a90:	e007      	b.n	8008aa2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a96:	b29a      	uxth	r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008a9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008aa0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d024      	beq.n	8008af4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	b29a      	uxth	r2, r3
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	b2da      	uxtb	r2, r3
 8008ae4:	8979      	ldrh	r1, [r7, #10]
 8008ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8008c20 <HAL_I2C_Master_Transmit+0x228>)
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	68f8      	ldr	r0, [r7, #12]
 8008aee:	f000 fd0b 	bl	8009508 <I2C_TransferConfig>
 8008af2:	e066      	b.n	8008bc2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	8979      	ldrh	r1, [r7, #10]
 8008afc:	4b48      	ldr	r3, [pc, #288]	@ (8008c20 <HAL_I2C_Master_Transmit+0x228>)
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f000 fd00 	bl	8009508 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008b08:	e05b      	b.n	8008bc2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	6a39      	ldr	r1, [r7, #32]
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f000 fb03 	bl	800911a <I2C_WaitOnTXISFlagUntilTimeout>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d001      	beq.n	8008b1e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e07b      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b22:	781a      	ldrb	r2, [r3, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2e:	1c5a      	adds	r2, r3, #1
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	b29a      	uxth	r2, r3
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b46:	3b01      	subs	r3, #1
 8008b48:	b29a      	uxth	r2, r3
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d034      	beq.n	8008bc2 <HAL_I2C_Master_Transmit+0x1ca>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d130      	bne.n	8008bc2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	2200      	movs	r2, #0
 8008b68:	2180      	movs	r1, #128	@ 0x80
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fa7c 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e04d      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2bff      	cmp	r3, #255	@ 0xff
 8008b82:	d90e      	bls.n	8008ba2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	22ff      	movs	r2, #255	@ 0xff
 8008b88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	8979      	ldrh	r1, [r7, #10]
 8008b92:	2300      	movs	r3, #0
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f000 fcb4 	bl	8009508 <I2C_TransferConfig>
 8008ba0:	e00f      	b.n	8008bc2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bb0:	b2da      	uxtb	r2, r3
 8008bb2:	8979      	ldrh	r1, [r7, #10]
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f000 fca3 	bl	8009508 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d19e      	bne.n	8008b0a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	6a39      	ldr	r1, [r7, #32]
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f000 fae9 	bl	80091a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d001      	beq.n	8008be0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e01a      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2220      	movs	r2, #32
 8008be6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6859      	ldr	r1, [r3, #4]
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8008c24 <HAL_I2C_Master_Transmit+0x22c>)
 8008bf4:	400b      	ands	r3, r1
 8008bf6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2220      	movs	r2, #32
 8008bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c10:	2300      	movs	r3, #0
 8008c12:	e000      	b.n	8008c16 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008c14:	2302      	movs	r3, #2
  }
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3718      	adds	r7, #24
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	80002000 	.word	0x80002000
 8008c24:	fe00e800 	.word	0xfe00e800

08008c28 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b088      	sub	sp, #32
 8008c2c:	af02      	add	r7, sp, #8
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	607a      	str	r2, [r7, #4]
 8008c32:	461a      	mov	r2, r3
 8008c34:	460b      	mov	r3, r1
 8008c36:	817b      	strh	r3, [r7, #10]
 8008c38:	4613      	mov	r3, r2
 8008c3a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	2b20      	cmp	r3, #32
 8008c46:	f040 80db 	bne.w	8008e00 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d101      	bne.n	8008c58 <HAL_I2C_Master_Receive+0x30>
 8008c54:	2302      	movs	r3, #2
 8008c56:	e0d4      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c60:	f7fd f810 	bl	8005c84 <HAL_GetTick>
 8008c64:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	9300      	str	r3, [sp, #0]
 8008c6a:	2319      	movs	r3, #25
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008c72:	68f8      	ldr	r0, [r7, #12]
 8008c74:	f000 f9f8 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d001      	beq.n	8008c82 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e0bf      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2222      	movs	r2, #34	@ 0x22
 8008c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2210      	movs	r2, #16
 8008c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	893a      	ldrh	r2, [r7, #8]
 8008ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	2bff      	cmp	r3, #255	@ 0xff
 8008cb2:	d90e      	bls.n	8008cd2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	22ff      	movs	r2, #255	@ 0xff
 8008cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cbe:	b2da      	uxtb	r2, r3
 8008cc0:	8979      	ldrh	r1, [r7, #10]
 8008cc2:	4b52      	ldr	r3, [pc, #328]	@ (8008e0c <HAL_I2C_Master_Receive+0x1e4>)
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008cca:	68f8      	ldr	r0, [r7, #12]
 8008ccc:	f000 fc1c 	bl	8009508 <I2C_TransferConfig>
 8008cd0:	e06d      	b.n	8008dae <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ce0:	b2da      	uxtb	r2, r3
 8008ce2:	8979      	ldrh	r1, [r7, #10]
 8008ce4:	4b49      	ldr	r3, [pc, #292]	@ (8008e0c <HAL_I2C_Master_Receive+0x1e4>)
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f000 fc0b 	bl	8009508 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008cf2:	e05c      	b.n	8008dae <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	6a39      	ldr	r1, [r7, #32]
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 fa99 	bl	8009230 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d001      	beq.n	8008d08 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	e07c      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d12:	b2d2      	uxtb	r2, r2
 8008d14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d1a:	1c5a      	adds	r2, r3, #1
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d24:	3b01      	subs	r3, #1
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	3b01      	subs	r3, #1
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d034      	beq.n	8008dae <HAL_I2C_Master_Receive+0x186>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d130      	bne.n	8008dae <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	2200      	movs	r2, #0
 8008d54:	2180      	movs	r1, #128	@ 0x80
 8008d56:	68f8      	ldr	r0, [r7, #12]
 8008d58:	f000 f986 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d001      	beq.n	8008d66 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	e04d      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	2bff      	cmp	r3, #255	@ 0xff
 8008d6e:	d90e      	bls.n	8008d8e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	22ff      	movs	r2, #255	@ 0xff
 8008d74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	8979      	ldrh	r1, [r7, #10]
 8008d7e:	2300      	movs	r3, #0
 8008d80:	9300      	str	r3, [sp, #0]
 8008d82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f000 fbbe 	bl	8009508 <I2C_TransferConfig>
 8008d8c:	e00f      	b.n	8008dae <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d92:	b29a      	uxth	r2, r3
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	8979      	ldrh	r1, [r7, #10]
 8008da0:	2300      	movs	r3, #0
 8008da2:	9300      	str	r3, [sp, #0]
 8008da4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 fbad 	bl	8009508 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d19d      	bne.n	8008cf4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008db8:	697a      	ldr	r2, [r7, #20]
 8008dba:	6a39      	ldr	r1, [r7, #32]
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f000 f9f3 	bl	80091a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d001      	beq.n	8008dcc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e01a      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2220      	movs	r2, #32
 8008dd2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	6859      	ldr	r1, [r3, #4]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	4b0c      	ldr	r3, [pc, #48]	@ (8008e10 <HAL_I2C_Master_Receive+0x1e8>)
 8008de0:	400b      	ands	r3, r1
 8008de2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2220      	movs	r2, #32
 8008de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	e000      	b.n	8008e02 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008e00:	2302      	movs	r3, #2
  }
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3718      	adds	r7, #24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	80002400 	.word	0x80002400
 8008e10:	fe00e800 	.word	0xfe00e800

08008e14 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b08a      	sub	sp, #40	@ 0x28
 8008e18:	af02      	add	r7, sp, #8
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	607a      	str	r2, [r7, #4]
 8008e1e:	603b      	str	r3, [r7, #0]
 8008e20:	460b      	mov	r3, r1
 8008e22:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8008e24:	2300      	movs	r3, #0
 8008e26:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b20      	cmp	r3, #32
 8008e36:	f040 80e9 	bne.w	800900c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e48:	d101      	bne.n	8008e4e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	e0df      	b.n	800900e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d101      	bne.n	8008e5c <HAL_I2C_IsDeviceReady+0x48>
 8008e58:	2302      	movs	r3, #2
 8008e5a:	e0d8      	b.n	800900e <HAL_I2C_IsDeviceReady+0x1fa>
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2224      	movs	r2, #36	@ 0x24
 8008e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d105      	bne.n	8008e86 <HAL_I2C_IsDeviceReady+0x72>
 8008e7a:	897b      	ldrh	r3, [r7, #10]
 8008e7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008e80:	4b65      	ldr	r3, [pc, #404]	@ (8009018 <HAL_I2C_IsDeviceReady+0x204>)
 8008e82:	4313      	orrs	r3, r2
 8008e84:	e004      	b.n	8008e90 <HAL_I2C_IsDeviceReady+0x7c>
 8008e86:	897b      	ldrh	r3, [r7, #10]
 8008e88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008e8c:	4b63      	ldr	r3, [pc, #396]	@ (800901c <HAL_I2C_IsDeviceReady+0x208>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	6812      	ldr	r2, [r2, #0]
 8008e94:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008e96:	f7fc fef5 	bl	8005c84 <HAL_GetTick>
 8008e9a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	f003 0320 	and.w	r3, r3, #32
 8008ea6:	2b20      	cmp	r3, #32
 8008ea8:	bf0c      	ite	eq
 8008eaa:	2301      	moveq	r3, #1
 8008eac:	2300      	movne	r3, #0
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	699b      	ldr	r3, [r3, #24]
 8008eb8:	f003 0310 	and.w	r3, r3, #16
 8008ebc:	2b10      	cmp	r3, #16
 8008ebe:	bf0c      	ite	eq
 8008ec0:	2301      	moveq	r3, #1
 8008ec2:	2300      	movne	r3, #0
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008ec8:	e034      	b.n	8008f34 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed0:	d01a      	beq.n	8008f08 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ed2:	f7fc fed7 	bl	8005c84 <HAL_GetTick>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d302      	bcc.n	8008ee8 <HAL_I2C_IsDeviceReady+0xd4>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d10f      	bne.n	8008f08 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2220      	movs	r2, #32
 8008eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ef4:	f043 0220 	orr.w	r2, r3, #32
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	e082      	b.n	800900e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	f003 0320 	and.w	r3, r3, #32
 8008f12:	2b20      	cmp	r3, #32
 8008f14:	bf0c      	ite	eq
 8008f16:	2301      	moveq	r3, #1
 8008f18:	2300      	movne	r3, #0
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	699b      	ldr	r3, [r3, #24]
 8008f24:	f003 0310 	and.w	r3, r3, #16
 8008f28:	2b10      	cmp	r3, #16
 8008f2a:	bf0c      	ite	eq
 8008f2c:	2301      	moveq	r3, #1
 8008f2e:	2300      	movne	r3, #0
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008f34:	7fbb      	ldrb	r3, [r7, #30]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d102      	bne.n	8008f40 <HAL_I2C_IsDeviceReady+0x12c>
 8008f3a:	7f7b      	ldrb	r3, [r7, #29]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d0c4      	beq.n	8008eca <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	f003 0310 	and.w	r3, r3, #16
 8008f4a:	2b10      	cmp	r3, #16
 8008f4c:	d027      	beq.n	8008f9e <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	2200      	movs	r2, #0
 8008f56:	2120      	movs	r1, #32
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f000 f885 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00e      	beq.n	8008f82 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f68:	2b04      	cmp	r3, #4
 8008f6a:	d107      	bne.n	8008f7c <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2220      	movs	r2, #32
 8008f72:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	645a      	str	r2, [r3, #68]	@ 0x44
 8008f7a:	e026      	b.n	8008fca <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	77fb      	strb	r3, [r7, #31]
 8008f80:	e023      	b.n	8008fca <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2220      	movs	r2, #32
 8008f88:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2220      	movs	r2, #32
 8008f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	e037      	b.n	800900e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2210      	movs	r2, #16
 8008fa4:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	9300      	str	r3, [sp, #0]
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	2200      	movs	r2, #0
 8008fae:	2120      	movs	r1, #32
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f859 	bl	8009068 <I2C_WaitOnFlagUntilTimeout>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	77fb      	strb	r3, [r7, #31]
 8008fc0:	e003      	b.n	8008fca <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2220      	movs	r2, #32
 8008fc8:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	3301      	adds	r3, #1
 8008fce:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d904      	bls.n	8008fe2 <HAL_I2C_IsDeviceReady+0x1ce>
 8008fd8:	7ffb      	ldrb	r3, [r7, #31]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d101      	bne.n	8008fe2 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	f63f af43 	bhi.w	8008e72 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ff8:	f043 0220 	orr.w	r2, r3, #32
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e000      	b.n	800900e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800900c:	2302      	movs	r3, #2
  }
}
 800900e:	4618      	mov	r0, r3
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	02002000 	.word	0x02002000
 800901c:	02002800 	.word	0x02002800

08009020 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	2b02      	cmp	r3, #2
 8009034:	d103      	bne.n	800903e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2200      	movs	r2, #0
 800903c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	699b      	ldr	r3, [r3, #24]
 8009044:	f003 0301 	and.w	r3, r3, #1
 8009048:	2b01      	cmp	r3, #1
 800904a:	d007      	beq.n	800905c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	699a      	ldr	r2, [r3, #24]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f042 0201 	orr.w	r2, r2, #1
 800905a:	619a      	str	r2, [r3, #24]
  }
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b084      	sub	sp, #16
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	603b      	str	r3, [r7, #0]
 8009074:	4613      	mov	r3, r2
 8009076:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009078:	e03b      	b.n	80090f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800907a:	69ba      	ldr	r2, [r7, #24]
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f000 f962 	bl	8009348 <I2C_IsErrorOccurred>
 8009084:	4603      	mov	r3, r0
 8009086:	2b00      	cmp	r3, #0
 8009088:	d001      	beq.n	800908e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e041      	b.n	8009112 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d02d      	beq.n	80090f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009096:	f7fc fdf5 	bl	8005c84 <HAL_GetTick>
 800909a:	4602      	mov	r2, r0
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	1ad3      	subs	r3, r2, r3
 80090a0:	683a      	ldr	r2, [r7, #0]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d302      	bcc.n	80090ac <I2C_WaitOnFlagUntilTimeout+0x44>
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d122      	bne.n	80090f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	699a      	ldr	r2, [r3, #24]
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	4013      	ands	r3, r2
 80090b6:	68ba      	ldr	r2, [r7, #8]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	bf0c      	ite	eq
 80090bc:	2301      	moveq	r3, #1
 80090be:	2300      	movne	r3, #0
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	461a      	mov	r2, r3
 80090c4:	79fb      	ldrb	r3, [r7, #7]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d113      	bne.n	80090f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ce:	f043 0220 	orr.w	r2, r3, #32
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2220      	movs	r2, #32
 80090da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e00f      	b.n	8009112 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	699a      	ldr	r2, [r3, #24]
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	4013      	ands	r3, r2
 80090fc:	68ba      	ldr	r2, [r7, #8]
 80090fe:	429a      	cmp	r2, r3
 8009100:	bf0c      	ite	eq
 8009102:	2301      	moveq	r3, #1
 8009104:	2300      	movne	r3, #0
 8009106:	b2db      	uxtb	r3, r3
 8009108:	461a      	mov	r2, r3
 800910a:	79fb      	ldrb	r3, [r7, #7]
 800910c:	429a      	cmp	r2, r3
 800910e:	d0b4      	beq.n	800907a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b084      	sub	sp, #16
 800911e:	af00      	add	r7, sp, #0
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009126:	e033      	b.n	8009190 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	68b9      	ldr	r1, [r7, #8]
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f000 f90b 	bl	8009348 <I2C_IsErrorOccurred>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e031      	b.n	80091a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009142:	d025      	beq.n	8009190 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009144:	f7fc fd9e 	bl	8005c84 <HAL_GetTick>
 8009148:	4602      	mov	r2, r0
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	68ba      	ldr	r2, [r7, #8]
 8009150:	429a      	cmp	r2, r3
 8009152:	d302      	bcc.n	800915a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d11a      	bne.n	8009190 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	699b      	ldr	r3, [r3, #24]
 8009160:	f003 0302 	and.w	r3, r3, #2
 8009164:	2b02      	cmp	r3, #2
 8009166:	d013      	beq.n	8009190 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916c:	f043 0220 	orr.w	r2, r3, #32
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2220      	movs	r2, #32
 8009178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	e007      	b.n	80091a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	f003 0302 	and.w	r3, r3, #2
 800919a:	2b02      	cmp	r3, #2
 800919c:	d1c4      	bne.n	8009128 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800919e:	2300      	movs	r3, #0
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3710      	adds	r7, #16
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091b4:	e02f      	b.n	8009216 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	68b9      	ldr	r1, [r7, #8]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 f8c4 	bl	8009348 <I2C_IsErrorOccurred>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d001      	beq.n	80091ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e02d      	b.n	8009226 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091ca:	f7fc fd5b 	bl	8005c84 <HAL_GetTick>
 80091ce:	4602      	mov	r2, r0
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	1ad3      	subs	r3, r2, r3
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d302      	bcc.n	80091e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d11a      	bne.n	8009216 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	f003 0320 	and.w	r3, r3, #32
 80091ea:	2b20      	cmp	r3, #32
 80091ec:	d013      	beq.n	8009216 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f2:	f043 0220 	orr.w	r2, r3, #32
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2220      	movs	r2, #32
 80091fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2200      	movs	r2, #0
 8009206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e007      	b.n	8009226 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	699b      	ldr	r3, [r3, #24]
 800921c:	f003 0320 	and.w	r3, r3, #32
 8009220:	2b20      	cmp	r3, #32
 8009222:	d1c8      	bne.n	80091b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}
	...

08009230 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800923c:	2300      	movs	r3, #0
 800923e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009240:	e071      	b.n	8009326 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	68b9      	ldr	r1, [r7, #8]
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f000 f87e 	bl	8009348 <I2C_IsErrorOccurred>
 800924c:	4603      	mov	r3, r0
 800924e:	2b00      	cmp	r3, #0
 8009250:	d001      	beq.n	8009256 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	f003 0320 	and.w	r3, r3, #32
 8009260:	2b20      	cmp	r3, #32
 8009262:	d13b      	bne.n	80092dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009264:	7dfb      	ldrb	r3, [r7, #23]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d138      	bne.n	80092dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	699b      	ldr	r3, [r3, #24]
 8009270:	f003 0304 	and.w	r3, r3, #4
 8009274:	2b04      	cmp	r3, #4
 8009276:	d105      	bne.n	8009284 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800927c:	2b00      	cmp	r3, #0
 800927e:	d001      	beq.n	8009284 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009280:	2300      	movs	r3, #0
 8009282:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	f003 0310 	and.w	r3, r3, #16
 800928e:	2b10      	cmp	r3, #16
 8009290:	d121      	bne.n	80092d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	2210      	movs	r2, #16
 8009298:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2204      	movs	r2, #4
 800929e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2220      	movs	r2, #32
 80092a6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6859      	ldr	r1, [r3, #4]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	4b24      	ldr	r3, [pc, #144]	@ (8009344 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80092b4:	400b      	ands	r3, r1
 80092b6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2220      	movs	r2, #32
 80092bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	75fb      	strb	r3, [r7, #23]
 80092d4:	e002      	b.n	80092dc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80092dc:	f7fc fcd2 	bl	8005c84 <HAL_GetTick>
 80092e0:	4602      	mov	r2, r0
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d302      	bcc.n	80092f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d119      	bne.n	8009326 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80092f2:	7dfb      	ldrb	r3, [r7, #23]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d116      	bne.n	8009326 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	f003 0304 	and.w	r3, r3, #4
 8009302:	2b04      	cmp	r3, #4
 8009304:	d00f      	beq.n	8009326 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800930a:	f043 0220 	orr.w	r2, r3, #32
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2220      	movs	r2, #32
 8009316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	699b      	ldr	r3, [r3, #24]
 800932c:	f003 0304 	and.w	r3, r3, #4
 8009330:	2b04      	cmp	r3, #4
 8009332:	d002      	beq.n	800933a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009334:	7dfb      	ldrb	r3, [r7, #23]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d083      	beq.n	8009242 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800933a:	7dfb      	ldrb	r3, [r7, #23]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3718      	adds	r7, #24
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	fe00e800 	.word	0xfe00e800

08009348 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b08a      	sub	sp, #40	@ 0x28
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009354:	2300      	movs	r3, #0
 8009356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009362:	2300      	movs	r3, #0
 8009364:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	f003 0310 	and.w	r3, r3, #16
 8009370:	2b00      	cmp	r3, #0
 8009372:	d068      	beq.n	8009446 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2210      	movs	r2, #16
 800937a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800937c:	e049      	b.n	8009412 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009384:	d045      	beq.n	8009412 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009386:	f7fc fc7d 	bl	8005c84 <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	69fb      	ldr	r3, [r7, #28]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	429a      	cmp	r2, r3
 8009394:	d302      	bcc.n	800939c <I2C_IsErrorOccurred+0x54>
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d13a      	bne.n	8009412 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	699b      	ldr	r3, [r3, #24]
 80093b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093be:	d121      	bne.n	8009404 <I2C_IsErrorOccurred+0xbc>
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093c6:	d01d      	beq.n	8009404 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80093c8:	7cfb      	ldrb	r3, [r7, #19]
 80093ca:	2b20      	cmp	r3, #32
 80093cc:	d01a      	beq.n	8009404 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	685a      	ldr	r2, [r3, #4]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80093dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80093de:	f7fc fc51 	bl	8005c84 <HAL_GetTick>
 80093e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093e4:	e00e      	b.n	8009404 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80093e6:	f7fc fc4d 	bl	8005c84 <HAL_GetTick>
 80093ea:	4602      	mov	r2, r0
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	2b19      	cmp	r3, #25
 80093f2:	d907      	bls.n	8009404 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80093f4:	6a3b      	ldr	r3, [r7, #32]
 80093f6:	f043 0320 	orr.w	r3, r3, #32
 80093fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80093fc:	2301      	movs	r3, #1
 80093fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009402:	e006      	b.n	8009412 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	f003 0320 	and.w	r3, r3, #32
 800940e:	2b20      	cmp	r3, #32
 8009410:	d1e9      	bne.n	80093e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	699b      	ldr	r3, [r3, #24]
 8009418:	f003 0320 	and.w	r3, r3, #32
 800941c:	2b20      	cmp	r3, #32
 800941e:	d003      	beq.n	8009428 <I2C_IsErrorOccurred+0xe0>
 8009420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009424:	2b00      	cmp	r3, #0
 8009426:	d0aa      	beq.n	800937e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800942c:	2b00      	cmp	r3, #0
 800942e:	d103      	bne.n	8009438 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2220      	movs	r2, #32
 8009436:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009438:	6a3b      	ldr	r3, [r7, #32]
 800943a:	f043 0304 	orr.w	r3, r3, #4
 800943e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	699b      	ldr	r3, [r3, #24]
 800944c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009454:	2b00      	cmp	r3, #0
 8009456:	d00b      	beq.n	8009470 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009458:	6a3b      	ldr	r3, [r7, #32]
 800945a:	f043 0301 	orr.w	r3, r3, #1
 800945e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009468:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00b      	beq.n	8009492 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	f043 0308 	orr.w	r3, r3, #8
 8009480:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800948a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00b      	beq.n	80094b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800949c:	6a3b      	ldr	r3, [r7, #32]
 800949e:	f043 0302 	orr.w	r3, r3, #2
 80094a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80094b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01c      	beq.n	80094f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80094bc:	68f8      	ldr	r0, [r7, #12]
 80094be:	f7ff fdaf 	bl	8009020 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	6859      	ldr	r1, [r3, #4]
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009504 <I2C_IsErrorOccurred+0x1bc>)
 80094ce:	400b      	ands	r3, r1
 80094d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	431a      	orrs	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2220      	movs	r2, #32
 80094e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2200      	movs	r2, #0
 80094ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80094f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3728      	adds	r7, #40	@ 0x28
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	fe00e800 	.word	0xfe00e800

08009508 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009508:	b480      	push	{r7}
 800950a:	b087      	sub	sp, #28
 800950c:	af00      	add	r7, sp, #0
 800950e:	60f8      	str	r0, [r7, #12]
 8009510:	607b      	str	r3, [r7, #4]
 8009512:	460b      	mov	r3, r1
 8009514:	817b      	strh	r3, [r7, #10]
 8009516:	4613      	mov	r3, r2
 8009518:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800951a:	897b      	ldrh	r3, [r7, #10]
 800951c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009520:	7a7b      	ldrb	r3, [r7, #9]
 8009522:	041b      	lsls	r3, r3, #16
 8009524:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009528:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	4313      	orrs	r3, r2
 8009532:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009536:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	685a      	ldr	r2, [r3, #4]
 800953e:	6a3b      	ldr	r3, [r7, #32]
 8009540:	0d5b      	lsrs	r3, r3, #21
 8009542:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009546:	4b08      	ldr	r3, [pc, #32]	@ (8009568 <I2C_TransferConfig+0x60>)
 8009548:	430b      	orrs	r3, r1
 800954a:	43db      	mvns	r3, r3
 800954c:	ea02 0103 	and.w	r1, r2, r3
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	697a      	ldr	r2, [r7, #20]
 8009556:	430a      	orrs	r2, r1
 8009558:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800955a:	bf00      	nop
 800955c:	371c      	adds	r7, #28
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr
 8009566:	bf00      	nop
 8009568:	03ff63ff 	.word	0x03ff63ff

0800956c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800956c:	b480      	push	{r7}
 800956e:	b083      	sub	sp, #12
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800957c:	b2db      	uxtb	r3, r3
 800957e:	2b20      	cmp	r3, #32
 8009580:	d138      	bne.n	80095f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800958c:	2302      	movs	r3, #2
 800958e:	e032      	b.n	80095f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2224      	movs	r2, #36	@ 0x24
 800959c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f022 0201 	bic.w	r2, r2, #1
 80095ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80095be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	6819      	ldr	r1, [r3, #0]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	683a      	ldr	r2, [r7, #0]
 80095cc:	430a      	orrs	r2, r1
 80095ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f042 0201 	orr.w	r2, r2, #1
 80095de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2200      	movs	r2, #0
 80095ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80095f0:	2300      	movs	r3, #0
 80095f2:	e000      	b.n	80095f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80095f4:	2302      	movs	r3, #2
  }
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr

08009602 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009602:	b480      	push	{r7}
 8009604:	b085      	sub	sp, #20
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
 800960a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009612:	b2db      	uxtb	r3, r3
 8009614:	2b20      	cmp	r3, #32
 8009616:	d139      	bne.n	800968c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800961e:	2b01      	cmp	r3, #1
 8009620:	d101      	bne.n	8009626 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009622:	2302      	movs	r3, #2
 8009624:	e033      	b.n	800968e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2224      	movs	r2, #36	@ 0x24
 8009632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0201 	bic.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009654:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	021b      	lsls	r3, r3, #8
 800965a:	68fa      	ldr	r2, [r7, #12]
 800965c:	4313      	orrs	r3, r2
 800965e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f042 0201 	orr.w	r2, r2, #1
 8009676:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2220      	movs	r2, #32
 800967c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009688:	2300      	movs	r3, #0
 800968a:	e000      	b.n	800968e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800968c:	2302      	movs	r3, #2
  }
}
 800968e:	4618      	mov	r0, r3
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
	...

0800969c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80096a4:	4b19      	ldr	r3, [pc, #100]	@ (800970c <HAL_PWREx_ConfigSupply+0x70>)
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	f003 0304 	and.w	r3, r3, #4
 80096ac:	2b04      	cmp	r3, #4
 80096ae:	d00a      	beq.n	80096c6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80096b0:	4b16      	ldr	r3, [pc, #88]	@ (800970c <HAL_PWREx_ConfigSupply+0x70>)
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	f003 0307 	and.w	r3, r3, #7
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d001      	beq.n	80096c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	e01f      	b.n	8009702 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80096c2:	2300      	movs	r3, #0
 80096c4:	e01d      	b.n	8009702 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80096c6:	4b11      	ldr	r3, [pc, #68]	@ (800970c <HAL_PWREx_ConfigSupply+0x70>)
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	f023 0207 	bic.w	r2, r3, #7
 80096ce:	490f      	ldr	r1, [pc, #60]	@ (800970c <HAL_PWREx_ConfigSupply+0x70>)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80096d6:	f7fc fad5 	bl	8005c84 <HAL_GetTick>
 80096da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80096dc:	e009      	b.n	80096f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80096de:	f7fc fad1 	bl	8005c84 <HAL_GetTick>
 80096e2:	4602      	mov	r2, r0
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096ec:	d901      	bls.n	80096f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	e007      	b.n	8009702 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80096f2:	4b06      	ldr	r3, [pc, #24]	@ (800970c <HAL_PWREx_ConfigSupply+0x70>)
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80096fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096fe:	d1ee      	bne.n	80096de <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	58024800 	.word	0x58024800

08009710 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b08c      	sub	sp, #48	@ 0x30
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d102      	bne.n	8009724 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	f000 bc48 	b.w	8009fb4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	2b00      	cmp	r3, #0
 800972e:	f000 8088 	beq.w	8009842 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009732:	4b99      	ldr	r3, [pc, #612]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009734:	691b      	ldr	r3, [r3, #16]
 8009736:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800973a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800973c:	4b96      	ldr	r3, [pc, #600]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800973e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009740:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009744:	2b10      	cmp	r3, #16
 8009746:	d007      	beq.n	8009758 <HAL_RCC_OscConfig+0x48>
 8009748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974a:	2b18      	cmp	r3, #24
 800974c:	d111      	bne.n	8009772 <HAL_RCC_OscConfig+0x62>
 800974e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009750:	f003 0303 	and.w	r3, r3, #3
 8009754:	2b02      	cmp	r3, #2
 8009756:	d10c      	bne.n	8009772 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009758:	4b8f      	ldr	r3, [pc, #572]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009760:	2b00      	cmp	r3, #0
 8009762:	d06d      	beq.n	8009840 <HAL_RCC_OscConfig+0x130>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d169      	bne.n	8009840 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	f000 bc21 	b.w	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800977a:	d106      	bne.n	800978a <HAL_RCC_OscConfig+0x7a>
 800977c:	4b86      	ldr	r3, [pc, #536]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a85      	ldr	r2, [pc, #532]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009786:	6013      	str	r3, [r2, #0]
 8009788:	e02e      	b.n	80097e8 <HAL_RCC_OscConfig+0xd8>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d10c      	bne.n	80097ac <HAL_RCC_OscConfig+0x9c>
 8009792:	4b81      	ldr	r3, [pc, #516]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a80      	ldr	r2, [pc, #512]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800979c:	6013      	str	r3, [r2, #0]
 800979e:	4b7e      	ldr	r3, [pc, #504]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a7d      	ldr	r2, [pc, #500]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80097a8:	6013      	str	r3, [r2, #0]
 80097aa:	e01d      	b.n	80097e8 <HAL_RCC_OscConfig+0xd8>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80097b4:	d10c      	bne.n	80097d0 <HAL_RCC_OscConfig+0xc0>
 80097b6:	4b78      	ldr	r3, [pc, #480]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a77      	ldr	r2, [pc, #476]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80097c0:	6013      	str	r3, [r2, #0]
 80097c2:	4b75      	ldr	r3, [pc, #468]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a74      	ldr	r2, [pc, #464]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	e00b      	b.n	80097e8 <HAL_RCC_OscConfig+0xd8>
 80097d0:	4b71      	ldr	r3, [pc, #452]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a70      	ldr	r2, [pc, #448]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097da:	6013      	str	r3, [r2, #0]
 80097dc:	4b6e      	ldr	r3, [pc, #440]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a6d      	ldr	r2, [pc, #436]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80097e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80097e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d013      	beq.n	8009818 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097f0:	f7fc fa48 	bl	8005c84 <HAL_GetTick>
 80097f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80097f6:	e008      	b.n	800980a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80097f8:	f7fc fa44 	bl	8005c84 <HAL_GetTick>
 80097fc:	4602      	mov	r2, r0
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	2b64      	cmp	r3, #100	@ 0x64
 8009804:	d901      	bls.n	800980a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e3d4      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800980a:	4b63      	ldr	r3, [pc, #396]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009812:	2b00      	cmp	r3, #0
 8009814:	d0f0      	beq.n	80097f8 <HAL_RCC_OscConfig+0xe8>
 8009816:	e014      	b.n	8009842 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009818:	f7fc fa34 	bl	8005c84 <HAL_GetTick>
 800981c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800981e:	e008      	b.n	8009832 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009820:	f7fc fa30 	bl	8005c84 <HAL_GetTick>
 8009824:	4602      	mov	r2, r0
 8009826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	2b64      	cmp	r3, #100	@ 0x64
 800982c:	d901      	bls.n	8009832 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e3c0      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009832:	4b59      	ldr	r3, [pc, #356]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1f0      	bne.n	8009820 <HAL_RCC_OscConfig+0x110>
 800983e:	e000      	b.n	8009842 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 0302 	and.w	r3, r3, #2
 800984a:	2b00      	cmp	r3, #0
 800984c:	f000 80ca 	beq.w	80099e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009850:	4b51      	ldr	r3, [pc, #324]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009858:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800985a:	4b4f      	ldr	r3, [pc, #316]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800985c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009860:	6a3b      	ldr	r3, [r7, #32]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d007      	beq.n	8009876 <HAL_RCC_OscConfig+0x166>
 8009866:	6a3b      	ldr	r3, [r7, #32]
 8009868:	2b18      	cmp	r3, #24
 800986a:	d156      	bne.n	800991a <HAL_RCC_OscConfig+0x20a>
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	f003 0303 	and.w	r3, r3, #3
 8009872:	2b00      	cmp	r3, #0
 8009874:	d151      	bne.n	800991a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009876:	4b48      	ldr	r3, [pc, #288]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 0304 	and.w	r3, r3, #4
 800987e:	2b00      	cmp	r3, #0
 8009880:	d005      	beq.n	800988e <HAL_RCC_OscConfig+0x17e>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d101      	bne.n	800988e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	e392      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800988e:	4b42      	ldr	r3, [pc, #264]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f023 0219 	bic.w	r2, r3, #25
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	493f      	ldr	r1, [pc, #252]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800989c:	4313      	orrs	r3, r2
 800989e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098a0:	f7fc f9f0 	bl	8005c84 <HAL_GetTick>
 80098a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80098a6:	e008      	b.n	80098ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80098a8:	f7fc f9ec 	bl	8005c84 <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d901      	bls.n	80098ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e37c      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80098ba:	4b37      	ldr	r3, [pc, #220]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f003 0304 	and.w	r3, r3, #4
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d0f0      	beq.n	80098a8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098c6:	f7fc fa0d 	bl	8005ce4 <HAL_GetREVID>
 80098ca:	4603      	mov	r3, r0
 80098cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d817      	bhi.n	8009904 <HAL_RCC_OscConfig+0x1f4>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	691b      	ldr	r3, [r3, #16]
 80098d8:	2b40      	cmp	r3, #64	@ 0x40
 80098da:	d108      	bne.n	80098ee <HAL_RCC_OscConfig+0x1de>
 80098dc:	4b2e      	ldr	r3, [pc, #184]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80098e4:	4a2c      	ldr	r2, [pc, #176]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80098e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098ea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80098ec:	e07a      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098ee:	4b2a      	ldr	r3, [pc, #168]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	031b      	lsls	r3, r3, #12
 80098fc:	4926      	ldr	r1, [pc, #152]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009902:	e06f      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009904:	4b24      	ldr	r3, [pc, #144]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	061b      	lsls	r3, r3, #24
 8009912:	4921      	ldr	r1, [pc, #132]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009914:	4313      	orrs	r3, r2
 8009916:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009918:	e064      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d047      	beq.n	80099b2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009922:	4b1d      	ldr	r3, [pc, #116]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f023 0219 	bic.w	r2, r3, #25
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	491a      	ldr	r1, [pc, #104]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009930:	4313      	orrs	r3, r2
 8009932:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009934:	f7fc f9a6 	bl	8005c84 <HAL_GetTick>
 8009938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800993a:	e008      	b.n	800994e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800993c:	f7fc f9a2 	bl	8005c84 <HAL_GetTick>
 8009940:	4602      	mov	r2, r0
 8009942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	2b02      	cmp	r3, #2
 8009948:	d901      	bls.n	800994e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	e332      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800994e:	4b12      	ldr	r3, [pc, #72]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 0304 	and.w	r3, r3, #4
 8009956:	2b00      	cmp	r3, #0
 8009958:	d0f0      	beq.n	800993c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800995a:	f7fc f9c3 	bl	8005ce4 <HAL_GetREVID>
 800995e:	4603      	mov	r3, r0
 8009960:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009964:	4293      	cmp	r3, r2
 8009966:	d819      	bhi.n	800999c <HAL_RCC_OscConfig+0x28c>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	691b      	ldr	r3, [r3, #16]
 800996c:	2b40      	cmp	r3, #64	@ 0x40
 800996e:	d108      	bne.n	8009982 <HAL_RCC_OscConfig+0x272>
 8009970:	4b09      	ldr	r3, [pc, #36]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009978:	4a07      	ldr	r2, [pc, #28]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 800997a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800997e:	6053      	str	r3, [r2, #4]
 8009980:	e030      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
 8009982:	4b05      	ldr	r3, [pc, #20]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	031b      	lsls	r3, r3, #12
 8009990:	4901      	ldr	r1, [pc, #4]	@ (8009998 <HAL_RCC_OscConfig+0x288>)
 8009992:	4313      	orrs	r3, r2
 8009994:	604b      	str	r3, [r1, #4]
 8009996:	e025      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
 8009998:	58024400 	.word	0x58024400
 800999c:	4b9a      	ldr	r3, [pc, #616]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	691b      	ldr	r3, [r3, #16]
 80099a8:	061b      	lsls	r3, r3, #24
 80099aa:	4997      	ldr	r1, [pc, #604]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099ac:	4313      	orrs	r3, r2
 80099ae:	604b      	str	r3, [r1, #4]
 80099b0:	e018      	b.n	80099e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80099b2:	4b95      	ldr	r3, [pc, #596]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a94      	ldr	r2, [pc, #592]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099b8:	f023 0301 	bic.w	r3, r3, #1
 80099bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099be:	f7fc f961 	bl	8005c84 <HAL_GetTick>
 80099c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80099c4:	e008      	b.n	80099d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099c6:	f7fc f95d 	bl	8005c84 <HAL_GetTick>
 80099ca:	4602      	mov	r2, r0
 80099cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ce:	1ad3      	subs	r3, r2, r3
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d901      	bls.n	80099d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80099d4:	2303      	movs	r3, #3
 80099d6:	e2ed      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80099d8:	4b8b      	ldr	r3, [pc, #556]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 0304 	and.w	r3, r3, #4
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d1f0      	bne.n	80099c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f003 0310 	and.w	r3, r3, #16
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	f000 80a9 	beq.w	8009b44 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099f2:	4b85      	ldr	r3, [pc, #532]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80099fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80099fc:	4b82      	ldr	r3, [pc, #520]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 80099fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a00:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	2b08      	cmp	r3, #8
 8009a06:	d007      	beq.n	8009a18 <HAL_RCC_OscConfig+0x308>
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	2b18      	cmp	r3, #24
 8009a0c:	d13a      	bne.n	8009a84 <HAL_RCC_OscConfig+0x374>
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f003 0303 	and.w	r3, r3, #3
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d135      	bne.n	8009a84 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009a18:	4b7b      	ldr	r3, [pc, #492]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d005      	beq.n	8009a30 <HAL_RCC_OscConfig+0x320>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	69db      	ldr	r3, [r3, #28]
 8009a28:	2b80      	cmp	r3, #128	@ 0x80
 8009a2a:	d001      	beq.n	8009a30 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e2c1      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009a30:	f7fc f958 	bl	8005ce4 <HAL_GetREVID>
 8009a34:	4603      	mov	r3, r0
 8009a36:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d817      	bhi.n	8009a6e <HAL_RCC_OscConfig+0x35e>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	2b20      	cmp	r3, #32
 8009a44:	d108      	bne.n	8009a58 <HAL_RCC_OscConfig+0x348>
 8009a46:	4b70      	ldr	r3, [pc, #448]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8009a4e:	4a6e      	ldr	r2, [pc, #440]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a54:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009a56:	e075      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009a58:	4b6b      	ldr	r3, [pc, #428]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a1b      	ldr	r3, [r3, #32]
 8009a64:	069b      	lsls	r3, r3, #26
 8009a66:	4968      	ldr	r1, [pc, #416]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009a6c:	e06a      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009a6e:	4b66      	ldr	r3, [pc, #408]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a70:	68db      	ldr	r3, [r3, #12]
 8009a72:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	061b      	lsls	r3, r3, #24
 8009a7c:	4962      	ldr	r1, [pc, #392]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009a82:	e05f      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	69db      	ldr	r3, [r3, #28]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d042      	beq.n	8009b12 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009a8c:	4b5e      	ldr	r3, [pc, #376]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a5d      	ldr	r2, [pc, #372]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a98:	f7fc f8f4 	bl	8005c84 <HAL_GetTick>
 8009a9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009a9e:	e008      	b.n	8009ab2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009aa0:	f7fc f8f0 	bl	8005c84 <HAL_GetTick>
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa8:	1ad3      	subs	r3, r2, r3
 8009aaa:	2b02      	cmp	r3, #2
 8009aac:	d901      	bls.n	8009ab2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	e280      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009ab2:	4b55      	ldr	r3, [pc, #340]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d0f0      	beq.n	8009aa0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009abe:	f7fc f911 	bl	8005ce4 <HAL_GetREVID>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d817      	bhi.n	8009afc <HAL_RCC_OscConfig+0x3ec>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a1b      	ldr	r3, [r3, #32]
 8009ad0:	2b20      	cmp	r3, #32
 8009ad2:	d108      	bne.n	8009ae6 <HAL_RCC_OscConfig+0x3d6>
 8009ad4:	4b4c      	ldr	r3, [pc, #304]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8009adc:	4a4a      	ldr	r2, [pc, #296]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009ade:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009ae2:	6053      	str	r3, [r2, #4]
 8009ae4:	e02e      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
 8009ae6:	4b48      	ldr	r3, [pc, #288]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a1b      	ldr	r3, [r3, #32]
 8009af2:	069b      	lsls	r3, r3, #26
 8009af4:	4944      	ldr	r1, [pc, #272]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009af6:	4313      	orrs	r3, r2
 8009af8:	604b      	str	r3, [r1, #4]
 8009afa:	e023      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
 8009afc:	4b42      	ldr	r3, [pc, #264]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a1b      	ldr	r3, [r3, #32]
 8009b08:	061b      	lsls	r3, r3, #24
 8009b0a:	493f      	ldr	r1, [pc, #252]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	60cb      	str	r3, [r1, #12]
 8009b10:	e018      	b.n	8009b44 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009b12:	4b3d      	ldr	r3, [pc, #244]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a3c      	ldr	r2, [pc, #240]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b1e:	f7fc f8b1 	bl	8005c84 <HAL_GetTick>
 8009b22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b24:	e008      	b.n	8009b38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b26:	f7fc f8ad 	bl	8005c84 <HAL_GetTick>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2e:	1ad3      	subs	r3, r2, r3
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	d901      	bls.n	8009b38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009b34:	2303      	movs	r3, #3
 8009b36:	e23d      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b38:	4b33      	ldr	r3, [pc, #204]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1f0      	bne.n	8009b26 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f003 0308 	and.w	r3, r3, #8
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d036      	beq.n	8009bbe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	695b      	ldr	r3, [r3, #20]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d019      	beq.n	8009b8c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b58:	4b2b      	ldr	r3, [pc, #172]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b5e:	f043 0301 	orr.w	r3, r3, #1
 8009b62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b64:	f7fc f88e 	bl	8005c84 <HAL_GetTick>
 8009b68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009b6a:	e008      	b.n	8009b7e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b6c:	f7fc f88a 	bl	8005c84 <HAL_GetTick>
 8009b70:	4602      	mov	r2, r0
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d901      	bls.n	8009b7e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	e21a      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009b7e:	4b22      	ldr	r3, [pc, #136]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b82:	f003 0302 	and.w	r3, r3, #2
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d0f0      	beq.n	8009b6c <HAL_RCC_OscConfig+0x45c>
 8009b8a:	e018      	b.n	8009bbe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b90:	4a1d      	ldr	r2, [pc, #116]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009b92:	f023 0301 	bic.w	r3, r3, #1
 8009b96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b98:	f7fc f874 	bl	8005c84 <HAL_GetTick>
 8009b9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009b9e:	e008      	b.n	8009bb2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ba0:	f7fc f870 	bl	8005c84 <HAL_GetTick>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba8:	1ad3      	subs	r3, r2, r3
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e200      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009bb2:	4b15      	ldr	r3, [pc, #84]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bb6:	f003 0302 	and.w	r3, r3, #2
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1f0      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f003 0320 	and.w	r3, r3, #32
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d039      	beq.n	8009c3e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d01c      	beq.n	8009c0c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009bd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009bdc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009bde:	f7fc f851 	bl	8005c84 <HAL_GetTick>
 8009be2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009be4:	e008      	b.n	8009bf8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009be6:	f7fc f84d 	bl	8005c84 <HAL_GetTick>
 8009bea:	4602      	mov	r2, r0
 8009bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	2b02      	cmp	r3, #2
 8009bf2:	d901      	bls.n	8009bf8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009bf4:	2303      	movs	r3, #3
 8009bf6:	e1dd      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009bf8:	4b03      	ldr	r3, [pc, #12]	@ (8009c08 <HAL_RCC_OscConfig+0x4f8>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d0f0      	beq.n	8009be6 <HAL_RCC_OscConfig+0x4d6>
 8009c04:	e01b      	b.n	8009c3e <HAL_RCC_OscConfig+0x52e>
 8009c06:	bf00      	nop
 8009c08:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c0c:	4b9b      	ldr	r3, [pc, #620]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a9a      	ldr	r2, [pc, #616]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c18:	f7fc f834 	bl	8005c84 <HAL_GetTick>
 8009c1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c1e:	e008      	b.n	8009c32 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c20:	f7fc f830 	bl	8005c84 <HAL_GetTick>
 8009c24:	4602      	mov	r2, r0
 8009c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c28:	1ad3      	subs	r3, r2, r3
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d901      	bls.n	8009c32 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	e1c0      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c32:	4b92      	ldr	r3, [pc, #584]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1f0      	bne.n	8009c20 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0304 	and.w	r3, r3, #4
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f000 8081 	beq.w	8009d4e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009c4c:	4b8c      	ldr	r3, [pc, #560]	@ (8009e80 <HAL_RCC_OscConfig+0x770>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a8b      	ldr	r2, [pc, #556]	@ (8009e80 <HAL_RCC_OscConfig+0x770>)
 8009c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009c58:	f7fc f814 	bl	8005c84 <HAL_GetTick>
 8009c5c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c5e:	e008      	b.n	8009c72 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c60:	f7fc f810 	bl	8005c84 <HAL_GetTick>
 8009c64:	4602      	mov	r2, r0
 8009c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c68:	1ad3      	subs	r3, r2, r3
 8009c6a:	2b64      	cmp	r3, #100	@ 0x64
 8009c6c:	d901      	bls.n	8009c72 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e1a0      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c72:	4b83      	ldr	r3, [pc, #524]	@ (8009e80 <HAL_RCC_OscConfig+0x770>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d0f0      	beq.n	8009c60 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	689b      	ldr	r3, [r3, #8]
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d106      	bne.n	8009c94 <HAL_RCC_OscConfig+0x584>
 8009c86:	4b7d      	ldr	r3, [pc, #500]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c8a:	4a7c      	ldr	r2, [pc, #496]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c8c:	f043 0301 	orr.w	r3, r3, #1
 8009c90:	6713      	str	r3, [r2, #112]	@ 0x70
 8009c92:	e02d      	b.n	8009cf0 <HAL_RCC_OscConfig+0x5e0>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10c      	bne.n	8009cb6 <HAL_RCC_OscConfig+0x5a6>
 8009c9c:	4b77      	ldr	r3, [pc, #476]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ca0:	4a76      	ldr	r2, [pc, #472]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009ca2:	f023 0301 	bic.w	r3, r3, #1
 8009ca6:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ca8:	4b74      	ldr	r3, [pc, #464]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cac:	4a73      	ldr	r2, [pc, #460]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cae:	f023 0304 	bic.w	r3, r3, #4
 8009cb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cb4:	e01c      	b.n	8009cf0 <HAL_RCC_OscConfig+0x5e0>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	2b05      	cmp	r3, #5
 8009cbc:	d10c      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x5c8>
 8009cbe:	4b6f      	ldr	r3, [pc, #444]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cc2:	4a6e      	ldr	r2, [pc, #440]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cc4:	f043 0304 	orr.w	r3, r3, #4
 8009cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cca:	4b6c      	ldr	r3, [pc, #432]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cce:	4a6b      	ldr	r2, [pc, #428]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cd0:	f043 0301 	orr.w	r3, r3, #1
 8009cd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cd6:	e00b      	b.n	8009cf0 <HAL_RCC_OscConfig+0x5e0>
 8009cd8:	4b68      	ldr	r3, [pc, #416]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cdc:	4a67      	ldr	r2, [pc, #412]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cde:	f023 0301 	bic.w	r3, r3, #1
 8009ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ce4:	4b65      	ldr	r3, [pc, #404]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ce8:	4a64      	ldr	r2, [pc, #400]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009cea:	f023 0304 	bic.w	r3, r3, #4
 8009cee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d015      	beq.n	8009d24 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cf8:	f7fb ffc4 	bl	8005c84 <HAL_GetTick>
 8009cfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009cfe:	e00a      	b.n	8009d16 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d00:	f7fb ffc0 	bl	8005c84 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d901      	bls.n	8009d16 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8009d12:	2303      	movs	r3, #3
 8009d14:	e14e      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d16:	4b59      	ldr	r3, [pc, #356]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d1a:	f003 0302 	and.w	r3, r3, #2
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d0ee      	beq.n	8009d00 <HAL_RCC_OscConfig+0x5f0>
 8009d22:	e014      	b.n	8009d4e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d24:	f7fb ffae 	bl	8005c84 <HAL_GetTick>
 8009d28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d2a:	e00a      	b.n	8009d42 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d2c:	f7fb ffaa 	bl	8005c84 <HAL_GetTick>
 8009d30:	4602      	mov	r2, r0
 8009d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d901      	bls.n	8009d42 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e138      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d42:	4b4e      	ldr	r3, [pc, #312]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d46:	f003 0302 	and.w	r3, r3, #2
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1ee      	bne.n	8009d2c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f000 812d 	beq.w	8009fb2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009d58:	4b48      	ldr	r3, [pc, #288]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d5a:	691b      	ldr	r3, [r3, #16]
 8009d5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d60:	2b18      	cmp	r3, #24
 8009d62:	f000 80bd 	beq.w	8009ee0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	f040 809e 	bne.w	8009eac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d70:	4b42      	ldr	r3, [pc, #264]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a41      	ldr	r2, [pc, #260]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d7c:	f7fb ff82 	bl	8005c84 <HAL_GetTick>
 8009d80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009d82:	e008      	b.n	8009d96 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d84:	f7fb ff7e 	bl	8005c84 <HAL_GetTick>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	1ad3      	subs	r3, r2, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d901      	bls.n	8009d96 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009d92:	2303      	movs	r3, #3
 8009d94:	e10e      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009d96:	4b39      	ldr	r3, [pc, #228]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d1f0      	bne.n	8009d84 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009da2:	4b36      	ldr	r3, [pc, #216]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009da4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009da6:	4b37      	ldr	r3, [pc, #220]	@ (8009e84 <HAL_RCC_OscConfig+0x774>)
 8009da8:	4013      	ands	r3, r2
 8009daa:	687a      	ldr	r2, [r7, #4]
 8009dac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009db2:	0112      	lsls	r2, r2, #4
 8009db4:	430a      	orrs	r2, r1
 8009db6:	4931      	ldr	r1, [pc, #196]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009db8:	4313      	orrs	r3, r2
 8009dba:	628b      	str	r3, [r1, #40]	@ 0x28
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	025b      	lsls	r3, r3, #9
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	431a      	orrs	r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	041b      	lsls	r3, r3, #16
 8009dda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009dde:	431a      	orrs	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de4:	3b01      	subs	r3, #1
 8009de6:	061b      	lsls	r3, r3, #24
 8009de8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009dec:	4923      	ldr	r1, [pc, #140]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009dee:	4313      	orrs	r3, r2
 8009df0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009df2:	4b22      	ldr	r3, [pc, #136]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df6:	4a21      	ldr	r2, [pc, #132]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009df8:	f023 0301 	bic.w	r3, r3, #1
 8009dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e02:	4b21      	ldr	r3, [pc, #132]	@ (8009e88 <HAL_RCC_OscConfig+0x778>)
 8009e04:	4013      	ands	r3, r2
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009e0a:	00d2      	lsls	r2, r2, #3
 8009e0c:	491b      	ldr	r1, [pc, #108]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009e12:	4b1a      	ldr	r3, [pc, #104]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e16:	f023 020c 	bic.w	r2, r3, #12
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e1e:	4917      	ldr	r1, [pc, #92]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e20:	4313      	orrs	r3, r2
 8009e22:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009e24:	4b15      	ldr	r3, [pc, #84]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e28:	f023 0202 	bic.w	r2, r3, #2
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e30:	4912      	ldr	r1, [pc, #72]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e32:	4313      	orrs	r3, r2
 8009e34:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e36:	4b11      	ldr	r3, [pc, #68]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3a:	4a10      	ldr	r2, [pc, #64]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e42:	4b0e      	ldr	r3, [pc, #56]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e46:	4a0d      	ldr	r2, [pc, #52]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e52:	4a0a      	ldr	r2, [pc, #40]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009e58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009e5a:	4b08      	ldr	r3, [pc, #32]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e5e:	4a07      	ldr	r2, [pc, #28]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e60:	f043 0301 	orr.w	r3, r3, #1
 8009e64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e66:	4b05      	ldr	r3, [pc, #20]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a04      	ldr	r2, [pc, #16]	@ (8009e7c <HAL_RCC_OscConfig+0x76c>)
 8009e6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009e70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e72:	f7fb ff07 	bl	8005c84 <HAL_GetTick>
 8009e76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009e78:	e011      	b.n	8009e9e <HAL_RCC_OscConfig+0x78e>
 8009e7a:	bf00      	nop
 8009e7c:	58024400 	.word	0x58024400
 8009e80:	58024800 	.word	0x58024800
 8009e84:	fffffc0c 	.word	0xfffffc0c
 8009e88:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e8c:	f7fb fefa 	bl	8005c84 <HAL_GetTick>
 8009e90:	4602      	mov	r2, r0
 8009e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e94:	1ad3      	subs	r3, r2, r3
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d901      	bls.n	8009e9e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e08a      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009e9e:	4b47      	ldr	r3, [pc, #284]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d0f0      	beq.n	8009e8c <HAL_RCC_OscConfig+0x77c>
 8009eaa:	e082      	b.n	8009fb2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009eac:	4b43      	ldr	r3, [pc, #268]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a42      	ldr	r2, [pc, #264]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eb8:	f7fb fee4 	bl	8005c84 <HAL_GetTick>
 8009ebc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009ebe:	e008      	b.n	8009ed2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ec0:	f7fb fee0 	bl	8005c84 <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d901      	bls.n	8009ed2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	e070      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1f0      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x7b0>
 8009ede:	e068      	b.n	8009fb2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009ee0:	4b36      	ldr	r3, [pc, #216]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ee4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009ee6:	4b35      	ldr	r3, [pc, #212]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d031      	beq.n	8009f58 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	f003 0203 	and.w	r2, r3, #3
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d12a      	bne.n	8009f58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	091b      	lsrs	r3, r3, #4
 8009f06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d122      	bne.n	8009f58 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f1c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d11a      	bne.n	8009f58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	0a5b      	lsrs	r3, r3, #9
 8009f26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f2e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d111      	bne.n	8009f58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	0c1b      	lsrs	r3, r3, #16
 8009f38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f40:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d108      	bne.n	8009f58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	0e1b      	lsrs	r3, r3, #24
 8009f4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f52:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d001      	beq.n	8009f5c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	e02b      	b.n	8009fb4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009f5c:	4b17      	ldr	r3, [pc, #92]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f60:	08db      	lsrs	r3, r3, #3
 8009f62:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009f66:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f6c:	693a      	ldr	r2, [r7, #16]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d01f      	beq.n	8009fb2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009f72:	4b12      	ldr	r3, [pc, #72]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f76:	4a11      	ldr	r2, [pc, #68]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009f78:	f023 0301 	bic.w	r3, r3, #1
 8009f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f7e:	f7fb fe81 	bl	8005c84 <HAL_GetTick>
 8009f82:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009f84:	bf00      	nop
 8009f86:	f7fb fe7d 	bl	8005c84 <HAL_GetTick>
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d0f9      	beq.n	8009f86 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009f92:	4b0a      	ldr	r3, [pc, #40]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f96:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc0 <HAL_RCC_OscConfig+0x8b0>)
 8009f98:	4013      	ands	r3, r2
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009f9e:	00d2      	lsls	r2, r2, #3
 8009fa0:	4906      	ldr	r1, [pc, #24]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009fa6:	4b05      	ldr	r3, [pc, #20]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009faa:	4a04      	ldr	r2, [pc, #16]	@ (8009fbc <HAL_RCC_OscConfig+0x8ac>)
 8009fac:	f043 0301 	orr.w	r3, r3, #1
 8009fb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3730      	adds	r7, #48	@ 0x30
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}
 8009fbc:	58024400 	.word	0x58024400
 8009fc0:	ffff0007 	.word	0xffff0007

08009fc4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e19c      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009fd8:	4b8a      	ldr	r3, [pc, #552]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f003 030f 	and.w	r3, r3, #15
 8009fe0:	683a      	ldr	r2, [r7, #0]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d910      	bls.n	800a008 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fe6:	4b87      	ldr	r3, [pc, #540]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f023 020f 	bic.w	r2, r3, #15
 8009fee:	4985      	ldr	r1, [pc, #532]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ff6:	4b83      	ldr	r3, [pc, #524]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f003 030f 	and.w	r3, r3, #15
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	429a      	cmp	r2, r3
 800a002:	d001      	beq.n	800a008 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	e184      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f003 0304 	and.w	r3, r3, #4
 800a010:	2b00      	cmp	r3, #0
 800a012:	d010      	beq.n	800a036 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	691a      	ldr	r2, [r3, #16]
 800a018:	4b7b      	ldr	r3, [pc, #492]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a020:	429a      	cmp	r2, r3
 800a022:	d908      	bls.n	800a036 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a024:	4b78      	ldr	r3, [pc, #480]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a026:	699b      	ldr	r3, [r3, #24]
 800a028:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	691b      	ldr	r3, [r3, #16]
 800a030:	4975      	ldr	r1, [pc, #468]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a032:	4313      	orrs	r3, r2
 800a034:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f003 0308 	and.w	r3, r3, #8
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d010      	beq.n	800a064 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	695a      	ldr	r2, [r3, #20]
 800a046:	4b70      	ldr	r3, [pc, #448]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a048:	69db      	ldr	r3, [r3, #28]
 800a04a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a04e:	429a      	cmp	r2, r3
 800a050:	d908      	bls.n	800a064 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a052:	4b6d      	ldr	r3, [pc, #436]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a054:	69db      	ldr	r3, [r3, #28]
 800a056:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	695b      	ldr	r3, [r3, #20]
 800a05e:	496a      	ldr	r1, [pc, #424]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a060:	4313      	orrs	r3, r2
 800a062:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 0310 	and.w	r3, r3, #16
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d010      	beq.n	800a092 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	699a      	ldr	r2, [r3, #24]
 800a074:	4b64      	ldr	r3, [pc, #400]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a076:	69db      	ldr	r3, [r3, #28]
 800a078:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d908      	bls.n	800a092 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a080:	4b61      	ldr	r3, [pc, #388]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a082:	69db      	ldr	r3, [r3, #28]
 800a084:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	699b      	ldr	r3, [r3, #24]
 800a08c:	495e      	ldr	r1, [pc, #376]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a08e:	4313      	orrs	r3, r2
 800a090:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f003 0320 	and.w	r3, r3, #32
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d010      	beq.n	800a0c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	69da      	ldr	r2, [r3, #28]
 800a0a2:	4b59      	ldr	r3, [pc, #356]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0a4:	6a1b      	ldr	r3, [r3, #32]
 800a0a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d908      	bls.n	800a0c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a0ae:	4b56      	ldr	r3, [pc, #344]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0b0:	6a1b      	ldr	r3, [r3, #32]
 800a0b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	69db      	ldr	r3, [r3, #28]
 800a0ba:	4953      	ldr	r1, [pc, #332]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f003 0302 	and.w	r3, r3, #2
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d010      	beq.n	800a0ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	4b4d      	ldr	r3, [pc, #308]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0d2:	699b      	ldr	r3, [r3, #24]
 800a0d4:	f003 030f 	and.w	r3, r3, #15
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d908      	bls.n	800a0ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0dc:	4b4a      	ldr	r3, [pc, #296]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0de:	699b      	ldr	r3, [r3, #24]
 800a0e0:	f023 020f 	bic.w	r2, r3, #15
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	4947      	ldr	r1, [pc, #284]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0301 	and.w	r3, r3, #1
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d055      	beq.n	800a1a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a0fa:	4b43      	ldr	r3, [pc, #268]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a0fc:	699b      	ldr	r3, [r3, #24]
 800a0fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	4940      	ldr	r1, [pc, #256]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a108:	4313      	orrs	r3, r2
 800a10a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	2b02      	cmp	r3, #2
 800a112:	d107      	bne.n	800a124 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a114:	4b3c      	ldr	r3, [pc, #240]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d121      	bne.n	800a164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a120:	2301      	movs	r3, #1
 800a122:	e0f6      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	2b03      	cmp	r3, #3
 800a12a:	d107      	bne.n	800a13c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a12c:	4b36      	ldr	r3, [pc, #216]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a134:	2b00      	cmp	r3, #0
 800a136:	d115      	bne.n	800a164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e0ea      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	2b01      	cmp	r3, #1
 800a142:	d107      	bne.n	800a154 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a144:	4b30      	ldr	r3, [pc, #192]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d109      	bne.n	800a164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e0de      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a154:	4b2c      	ldr	r3, [pc, #176]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d101      	bne.n	800a164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a160:	2301      	movs	r3, #1
 800a162:	e0d6      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a164:	4b28      	ldr	r3, [pc, #160]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	f023 0207 	bic.w	r2, r3, #7
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	4925      	ldr	r1, [pc, #148]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a172:	4313      	orrs	r3, r2
 800a174:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a176:	f7fb fd85 	bl	8005c84 <HAL_GetTick>
 800a17a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a17c:	e00a      	b.n	800a194 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a17e:	f7fb fd81 	bl	8005c84 <HAL_GetTick>
 800a182:	4602      	mov	r2, r0
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	1ad3      	subs	r3, r2, r3
 800a188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d901      	bls.n	800a194 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a190:	2303      	movs	r3, #3
 800a192:	e0be      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a194:	4b1c      	ldr	r3, [pc, #112]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	00db      	lsls	r3, r3, #3
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d1eb      	bne.n	800a17e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f003 0302 	and.w	r3, r3, #2
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d010      	beq.n	800a1d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	68da      	ldr	r2, [r3, #12]
 800a1b6:	4b14      	ldr	r3, [pc, #80]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a1b8:	699b      	ldr	r3, [r3, #24]
 800a1ba:	f003 030f 	and.w	r3, r3, #15
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d208      	bcs.n	800a1d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1c2:	4b11      	ldr	r3, [pc, #68]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a1c4:	699b      	ldr	r3, [r3, #24]
 800a1c6:	f023 020f 	bic.w	r2, r3, #15
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	490e      	ldr	r1, [pc, #56]	@ (800a208 <HAL_RCC_ClockConfig+0x244>)
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a1d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f003 030f 	and.w	r3, r3, #15
 800a1dc:	683a      	ldr	r2, [r7, #0]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d214      	bcs.n	800a20c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1e2:	4b08      	ldr	r3, [pc, #32]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f023 020f 	bic.w	r2, r3, #15
 800a1ea:	4906      	ldr	r1, [pc, #24]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1f2:	4b04      	ldr	r3, [pc, #16]	@ (800a204 <HAL_RCC_ClockConfig+0x240>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 030f 	and.w	r3, r3, #15
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d005      	beq.n	800a20c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e086      	b.n	800a312 <HAL_RCC_ClockConfig+0x34e>
 800a204:	52002000 	.word	0x52002000
 800a208:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 0304 	and.w	r3, r3, #4
 800a214:	2b00      	cmp	r3, #0
 800a216:	d010      	beq.n	800a23a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	691a      	ldr	r2, [r3, #16]
 800a21c:	4b3f      	ldr	r3, [pc, #252]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a224:	429a      	cmp	r2, r3
 800a226:	d208      	bcs.n	800a23a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a228:	4b3c      	ldr	r3, [pc, #240]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a22a:	699b      	ldr	r3, [r3, #24]
 800a22c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	691b      	ldr	r3, [r3, #16]
 800a234:	4939      	ldr	r1, [pc, #228]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a236:	4313      	orrs	r3, r2
 800a238:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f003 0308 	and.w	r3, r3, #8
 800a242:	2b00      	cmp	r3, #0
 800a244:	d010      	beq.n	800a268 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	695a      	ldr	r2, [r3, #20]
 800a24a:	4b34      	ldr	r3, [pc, #208]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a252:	429a      	cmp	r2, r3
 800a254:	d208      	bcs.n	800a268 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a256:	4b31      	ldr	r3, [pc, #196]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a258:	69db      	ldr	r3, [r3, #28]
 800a25a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	695b      	ldr	r3, [r3, #20]
 800a262:	492e      	ldr	r1, [pc, #184]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a264:	4313      	orrs	r3, r2
 800a266:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f003 0310 	and.w	r3, r3, #16
 800a270:	2b00      	cmp	r3, #0
 800a272:	d010      	beq.n	800a296 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	699a      	ldr	r2, [r3, #24]
 800a278:	4b28      	ldr	r3, [pc, #160]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a27a:	69db      	ldr	r3, [r3, #28]
 800a27c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a280:	429a      	cmp	r2, r3
 800a282:	d208      	bcs.n	800a296 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a284:	4b25      	ldr	r3, [pc, #148]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a286:	69db      	ldr	r3, [r3, #28]
 800a288:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	699b      	ldr	r3, [r3, #24]
 800a290:	4922      	ldr	r1, [pc, #136]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a292:	4313      	orrs	r3, r2
 800a294:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f003 0320 	and.w	r3, r3, #32
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d010      	beq.n	800a2c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	69da      	ldr	r2, [r3, #28]
 800a2a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a2a8:	6a1b      	ldr	r3, [r3, #32]
 800a2aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d208      	bcs.n	800a2c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a2b2:	4b1a      	ldr	r3, [pc, #104]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a2b4:	6a1b      	ldr	r3, [r3, #32]
 800a2b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	4917      	ldr	r1, [pc, #92]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a2c4:	f000 f834 	bl	800a330 <HAL_RCC_GetSysClockFreq>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	4b14      	ldr	r3, [pc, #80]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a2cc:	699b      	ldr	r3, [r3, #24]
 800a2ce:	0a1b      	lsrs	r3, r3, #8
 800a2d0:	f003 030f 	and.w	r3, r3, #15
 800a2d4:	4912      	ldr	r1, [pc, #72]	@ (800a320 <HAL_RCC_ClockConfig+0x35c>)
 800a2d6:	5ccb      	ldrb	r3, [r1, r3]
 800a2d8:	f003 031f 	and.w	r3, r3, #31
 800a2dc:	fa22 f303 	lsr.w	r3, r2, r3
 800a2e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a2e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a31c <HAL_RCC_ClockConfig+0x358>)
 800a2e4:	699b      	ldr	r3, [r3, #24]
 800a2e6:	f003 030f 	and.w	r3, r3, #15
 800a2ea:	4a0d      	ldr	r2, [pc, #52]	@ (800a320 <HAL_RCC_ClockConfig+0x35c>)
 800a2ec:	5cd3      	ldrb	r3, [r2, r3]
 800a2ee:	f003 031f 	and.w	r3, r3, #31
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a2f8:	4a0a      	ldr	r2, [pc, #40]	@ (800a324 <HAL_RCC_ClockConfig+0x360>)
 800a2fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a2fc:	4a0a      	ldr	r2, [pc, #40]	@ (800a328 <HAL_RCC_ClockConfig+0x364>)
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a302:	4b0a      	ldr	r3, [pc, #40]	@ (800a32c <HAL_RCC_ClockConfig+0x368>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4618      	mov	r0, r3
 800a308:	f7fb fc72 	bl	8005bf0 <HAL_InitTick>
 800a30c:	4603      	mov	r3, r0
 800a30e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a310:	7bfb      	ldrb	r3, [r7, #15]
}
 800a312:	4618      	mov	r0, r3
 800a314:	3718      	adds	r7, #24
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	58024400 	.word	0x58024400
 800a320:	0801594c 	.word	0x0801594c
 800a324:	24000050 	.word	0x24000050
 800a328:	2400004c 	.word	0x2400004c
 800a32c:	24000054 	.word	0x24000054

0800a330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a330:	b480      	push	{r7}
 800a332:	b089      	sub	sp, #36	@ 0x24
 800a334:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a336:	4bb3      	ldr	r3, [pc, #716]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a338:	691b      	ldr	r3, [r3, #16]
 800a33a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a33e:	2b18      	cmp	r3, #24
 800a340:	f200 8155 	bhi.w	800a5ee <HAL_RCC_GetSysClockFreq+0x2be>
 800a344:	a201      	add	r2, pc, #4	@ (adr r2, 800a34c <HAL_RCC_GetSysClockFreq+0x1c>)
 800a346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a34a:	bf00      	nop
 800a34c:	0800a3b1 	.word	0x0800a3b1
 800a350:	0800a5ef 	.word	0x0800a5ef
 800a354:	0800a5ef 	.word	0x0800a5ef
 800a358:	0800a5ef 	.word	0x0800a5ef
 800a35c:	0800a5ef 	.word	0x0800a5ef
 800a360:	0800a5ef 	.word	0x0800a5ef
 800a364:	0800a5ef 	.word	0x0800a5ef
 800a368:	0800a5ef 	.word	0x0800a5ef
 800a36c:	0800a3d7 	.word	0x0800a3d7
 800a370:	0800a5ef 	.word	0x0800a5ef
 800a374:	0800a5ef 	.word	0x0800a5ef
 800a378:	0800a5ef 	.word	0x0800a5ef
 800a37c:	0800a5ef 	.word	0x0800a5ef
 800a380:	0800a5ef 	.word	0x0800a5ef
 800a384:	0800a5ef 	.word	0x0800a5ef
 800a388:	0800a5ef 	.word	0x0800a5ef
 800a38c:	0800a3dd 	.word	0x0800a3dd
 800a390:	0800a5ef 	.word	0x0800a5ef
 800a394:	0800a5ef 	.word	0x0800a5ef
 800a398:	0800a5ef 	.word	0x0800a5ef
 800a39c:	0800a5ef 	.word	0x0800a5ef
 800a3a0:	0800a5ef 	.word	0x0800a5ef
 800a3a4:	0800a5ef 	.word	0x0800a5ef
 800a3a8:	0800a5ef 	.word	0x0800a5ef
 800a3ac:	0800a3e3 	.word	0x0800a3e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3b0:	4b94      	ldr	r3, [pc, #592]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0320 	and.w	r3, r3, #32
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d009      	beq.n	800a3d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3bc:	4b91      	ldr	r3, [pc, #580]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	08db      	lsrs	r3, r3, #3
 800a3c2:	f003 0303 	and.w	r3, r3, #3
 800a3c6:	4a90      	ldr	r2, [pc, #576]	@ (800a608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a3c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a3cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a3ce:	e111      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a3d0:	4b8d      	ldr	r3, [pc, #564]	@ (800a608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a3d2:	61bb      	str	r3, [r7, #24]
      break;
 800a3d4:	e10e      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a3d6:	4b8d      	ldr	r3, [pc, #564]	@ (800a60c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a3d8:	61bb      	str	r3, [r7, #24]
      break;
 800a3da:	e10b      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a3dc:	4b8c      	ldr	r3, [pc, #560]	@ (800a610 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a3de:	61bb      	str	r3, [r7, #24]
      break;
 800a3e0:	e108      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a3e2:	4b88      	ldr	r3, [pc, #544]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3e6:	f003 0303 	and.w	r3, r3, #3
 800a3ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a3ec:	4b85      	ldr	r3, [pc, #532]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f0:	091b      	lsrs	r3, r3, #4
 800a3f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a3f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a3f8:	4b82      	ldr	r3, [pc, #520]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3fc:	f003 0301 	and.w	r3, r3, #1
 800a400:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a402:	4b80      	ldr	r3, [pc, #512]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a406:	08db      	lsrs	r3, r3, #3
 800a408:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	fb02 f303 	mul.w	r3, r2, r3
 800a412:	ee07 3a90 	vmov	s15, r3
 800a416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a41a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	2b00      	cmp	r3, #0
 800a422:	f000 80e1 	beq.w	800a5e8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	2b02      	cmp	r3, #2
 800a42a:	f000 8083 	beq.w	800a534 <HAL_RCC_GetSysClockFreq+0x204>
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	2b02      	cmp	r3, #2
 800a432:	f200 80a1 	bhi.w	800a578 <HAL_RCC_GetSysClockFreq+0x248>
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d003      	beq.n	800a444 <HAL_RCC_GetSysClockFreq+0x114>
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d056      	beq.n	800a4f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a442:	e099      	b.n	800a578 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a444:	4b6f      	ldr	r3, [pc, #444]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 0320 	and.w	r3, r3, #32
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d02d      	beq.n	800a4ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a450:	4b6c      	ldr	r3, [pc, #432]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	08db      	lsrs	r3, r3, #3
 800a456:	f003 0303 	and.w	r3, r3, #3
 800a45a:	4a6b      	ldr	r2, [pc, #428]	@ (800a608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a45c:	fa22 f303 	lsr.w	r3, r2, r3
 800a460:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	ee07 3a90 	vmov	s15, r3
 800a468:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	ee07 3a90 	vmov	s15, r3
 800a472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a47a:	4b62      	ldr	r3, [pc, #392]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a47c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a482:	ee07 3a90 	vmov	s15, r3
 800a486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a48a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a48e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a49a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a49e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a4aa:	e087      	b.n	800a5bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	ee07 3a90 	vmov	s15, r3
 800a4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4b6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a618 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a4ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4be:	4b51      	ldr	r3, [pc, #324]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4c6:	ee07 3a90 	vmov	s15, r3
 800a4ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800a4d2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a4d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a4ee:	e065      	b.n	800a5bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	ee07 3a90 	vmov	s15, r3
 800a4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4fa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a61c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a502:	4b40      	ldr	r3, [pc, #256]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a50a:	ee07 3a90 	vmov	s15, r3
 800a50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a512:	ed97 6a02 	vldr	s12, [r7, #8]
 800a516:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a52e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a532:	e043      	b.n	800a5bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	ee07 3a90 	vmov	s15, r3
 800a53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a53e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a620 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a546:	4b2f      	ldr	r3, [pc, #188]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a54e:	ee07 3a90 	vmov	s15, r3
 800a552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a556:	ed97 6a02 	vldr	s12, [r7, #8]
 800a55a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a55e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a56a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a56e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a572:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a576:	e021      	b.n	800a5bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	ee07 3a90 	vmov	s15, r3
 800a57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a582:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a61c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a58a:	4b1e      	ldr	r3, [pc, #120]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a592:	ee07 3a90 	vmov	s15, r3
 800a596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a59a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a59e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a5bc:	4b11      	ldr	r3, [pc, #68]	@ (800a604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5c0:	0a5b      	lsrs	r3, r3, #9
 800a5c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	ee07 3a90 	vmov	s15, r3
 800a5d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a5d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5e0:	ee17 3a90 	vmov	r3, s15
 800a5e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a5e6:	e005      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	61bb      	str	r3, [r7, #24]
      break;
 800a5ec:	e002      	b.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a5ee:	4b07      	ldr	r3, [pc, #28]	@ (800a60c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a5f0:	61bb      	str	r3, [r7, #24]
      break;
 800a5f2:	bf00      	nop
  }

  return sysclockfreq;
 800a5f4:	69bb      	ldr	r3, [r7, #24]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3724      	adds	r7, #36	@ 0x24
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr
 800a602:	bf00      	nop
 800a604:	58024400 	.word	0x58024400
 800a608:	03d09000 	.word	0x03d09000
 800a60c:	003d0900 	.word	0x003d0900
 800a610:	017d7840 	.word	0x017d7840
 800a614:	46000000 	.word	0x46000000
 800a618:	4c742400 	.word	0x4c742400
 800a61c:	4a742400 	.word	0x4a742400
 800a620:	4bbebc20 	.word	0x4bbebc20

0800a624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a62a:	f7ff fe81 	bl	800a330 <HAL_RCC_GetSysClockFreq>
 800a62e:	4602      	mov	r2, r0
 800a630:	4b10      	ldr	r3, [pc, #64]	@ (800a674 <HAL_RCC_GetHCLKFreq+0x50>)
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	0a1b      	lsrs	r3, r3, #8
 800a636:	f003 030f 	and.w	r3, r3, #15
 800a63a:	490f      	ldr	r1, [pc, #60]	@ (800a678 <HAL_RCC_GetHCLKFreq+0x54>)
 800a63c:	5ccb      	ldrb	r3, [r1, r3]
 800a63e:	f003 031f 	and.w	r3, r3, #31
 800a642:	fa22 f303 	lsr.w	r3, r2, r3
 800a646:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a648:	4b0a      	ldr	r3, [pc, #40]	@ (800a674 <HAL_RCC_GetHCLKFreq+0x50>)
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	f003 030f 	and.w	r3, r3, #15
 800a650:	4a09      	ldr	r2, [pc, #36]	@ (800a678 <HAL_RCC_GetHCLKFreq+0x54>)
 800a652:	5cd3      	ldrb	r3, [r2, r3]
 800a654:	f003 031f 	and.w	r3, r3, #31
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	fa22 f303 	lsr.w	r3, r2, r3
 800a65e:	4a07      	ldr	r2, [pc, #28]	@ (800a67c <HAL_RCC_GetHCLKFreq+0x58>)
 800a660:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a662:	4a07      	ldr	r2, [pc, #28]	@ (800a680 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a668:	4b04      	ldr	r3, [pc, #16]	@ (800a67c <HAL_RCC_GetHCLKFreq+0x58>)
 800a66a:	681b      	ldr	r3, [r3, #0]
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}
 800a674:	58024400 	.word	0x58024400
 800a678:	0801594c 	.word	0x0801594c
 800a67c:	24000050 	.word	0x24000050
 800a680:	2400004c 	.word	0x2400004c

0800a684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a688:	f7ff ffcc 	bl	800a624 <HAL_RCC_GetHCLKFreq>
 800a68c:	4602      	mov	r2, r0
 800a68e:	4b06      	ldr	r3, [pc, #24]	@ (800a6a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a690:	69db      	ldr	r3, [r3, #28]
 800a692:	091b      	lsrs	r3, r3, #4
 800a694:	f003 0307 	and.w	r3, r3, #7
 800a698:	4904      	ldr	r1, [pc, #16]	@ (800a6ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800a69a:	5ccb      	ldrb	r3, [r1, r3]
 800a69c:	f003 031f 	and.w	r3, r3, #31
 800a6a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	58024400 	.word	0x58024400
 800a6ac:	0801594c 	.word	0x0801594c

0800a6b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a6b4:	f7ff ffb6 	bl	800a624 <HAL_RCC_GetHCLKFreq>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	4b06      	ldr	r3, [pc, #24]	@ (800a6d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a6bc:	69db      	ldr	r3, [r3, #28]
 800a6be:	0a1b      	lsrs	r3, r3, #8
 800a6c0:	f003 0307 	and.w	r3, r3, #7
 800a6c4:	4904      	ldr	r1, [pc, #16]	@ (800a6d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a6c6:	5ccb      	ldrb	r3, [r1, r3]
 800a6c8:	f003 031f 	and.w	r3, r3, #31
 800a6cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	58024400 	.word	0x58024400
 800a6d8:	0801594c 	.word	0x0801594c

0800a6dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a6dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6e0:	b0ca      	sub	sp, #296	@ 0x128
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a6f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a700:	2500      	movs	r5, #0
 800a702:	ea54 0305 	orrs.w	r3, r4, r5
 800a706:	d049      	beq.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a70c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a70e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a712:	d02f      	beq.n	800a774 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a714:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a718:	d828      	bhi.n	800a76c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a71a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a71e:	d01a      	beq.n	800a756 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a720:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a724:	d822      	bhi.n	800a76c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a726:	2b00      	cmp	r3, #0
 800a728:	d003      	beq.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a72a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a72e:	d007      	beq.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a730:	e01c      	b.n	800a76c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a732:	4bb8      	ldr	r3, [pc, #736]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a736:	4ab7      	ldr	r2, [pc, #732]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a73c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a73e:	e01a      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a744:	3308      	adds	r3, #8
 800a746:	2102      	movs	r1, #2
 800a748:	4618      	mov	r0, r3
 800a74a:	f002 fb61 	bl	800ce10 <RCCEx_PLL2_Config>
 800a74e:	4603      	mov	r3, r0
 800a750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a754:	e00f      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a75a:	3328      	adds	r3, #40	@ 0x28
 800a75c:	2102      	movs	r1, #2
 800a75e:	4618      	mov	r0, r3
 800a760:	f002 fc08 	bl	800cf74 <RCCEx_PLL3_Config>
 800a764:	4603      	mov	r3, r0
 800a766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a76a:	e004      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a772:	e000      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a774:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d10a      	bne.n	800a794 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a77e:	4ba5      	ldr	r3, [pc, #660]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a782:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a78a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a78c:	4aa1      	ldr	r2, [pc, #644]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a78e:	430b      	orrs	r3, r1
 800a790:	6513      	str	r3, [r2, #80]	@ 0x50
 800a792:	e003      	b.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a794:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a798:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a7a8:	f04f 0900 	mov.w	r9, #0
 800a7ac:	ea58 0309 	orrs.w	r3, r8, r9
 800a7b0:	d047      	beq.n	800a842 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7b8:	2b04      	cmp	r3, #4
 800a7ba:	d82a      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a7bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a7c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7c2:	bf00      	nop
 800a7c4:	0800a7d9 	.word	0x0800a7d9
 800a7c8:	0800a7e7 	.word	0x0800a7e7
 800a7cc:	0800a7fd 	.word	0x0800a7fd
 800a7d0:	0800a81b 	.word	0x0800a81b
 800a7d4:	0800a81b 	.word	0x0800a81b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7d8:	4b8e      	ldr	r3, [pc, #568]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a7da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7dc:	4a8d      	ldr	r2, [pc, #564]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a7de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a7e4:	e01a      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a7e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7ea:	3308      	adds	r3, #8
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f002 fb0e 	bl	800ce10 <RCCEx_PLL2_Config>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a7fa:	e00f      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a7fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a800:	3328      	adds	r3, #40	@ 0x28
 800a802:	2100      	movs	r1, #0
 800a804:	4618      	mov	r0, r3
 800a806:	f002 fbb5 	bl	800cf74 <RCCEx_PLL3_Config>
 800a80a:	4603      	mov	r3, r0
 800a80c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a810:	e004      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a818:	e000      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a81a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a81c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a820:	2b00      	cmp	r3, #0
 800a822:	d10a      	bne.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a824:	4b7b      	ldr	r3, [pc, #492]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a828:	f023 0107 	bic.w	r1, r3, #7
 800a82c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a832:	4a78      	ldr	r2, [pc, #480]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a834:	430b      	orrs	r3, r1
 800a836:	6513      	str	r3, [r2, #80]	@ 0x50
 800a838:	e003      	b.n	800a842 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a83a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a83e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800a84e:	f04f 0b00 	mov.w	fp, #0
 800a852:	ea5a 030b 	orrs.w	r3, sl, fp
 800a856:	d04c      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800a858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a85c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a85e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a862:	d030      	beq.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800a864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a868:	d829      	bhi.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a86a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a86c:	d02d      	beq.n	800a8ca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a86e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a870:	d825      	bhi.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a872:	2b80      	cmp	r3, #128	@ 0x80
 800a874:	d018      	beq.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800a876:	2b80      	cmp	r3, #128	@ 0x80
 800a878:	d821      	bhi.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d002      	beq.n	800a884 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800a87e:	2b40      	cmp	r3, #64	@ 0x40
 800a880:	d007      	beq.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800a882:	e01c      	b.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a884:	4b63      	ldr	r3, [pc, #396]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a888:	4a62      	ldr	r2, [pc, #392]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a88a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a88e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a890:	e01c      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a896:	3308      	adds	r3, #8
 800a898:	2100      	movs	r1, #0
 800a89a:	4618      	mov	r0, r3
 800a89c:	f002 fab8 	bl	800ce10 <RCCEx_PLL2_Config>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a8a6:	e011      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8ac:	3328      	adds	r3, #40	@ 0x28
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f002 fb5f 	bl	800cf74 <RCCEx_PLL3_Config>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a8bc:	e006      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a8c4:	e002      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a8c6:	bf00      	nop
 800a8c8:	e000      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a8ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10a      	bne.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a8d4:	4b4f      	ldr	r3, [pc, #316]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a8d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8d8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a8dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8e2:	4a4c      	ldr	r2, [pc, #304]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a8e4:	430b      	orrs	r3, r1
 800a8e6:	6513      	str	r3, [r2, #80]	@ 0x50
 800a8e8:	e003      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800a8fe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800a902:	2300      	movs	r3, #0
 800a904:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800a908:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800a90c:	460b      	mov	r3, r1
 800a90e:	4313      	orrs	r3, r2
 800a910:	d053      	beq.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a916:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a91a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a91e:	d035      	beq.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800a920:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a924:	d82e      	bhi.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a926:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a92a:	d031      	beq.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800a92c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a930:	d828      	bhi.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a932:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a936:	d01a      	beq.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a938:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a93c:	d822      	bhi.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d003      	beq.n	800a94a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800a942:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a946:	d007      	beq.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800a948:	e01c      	b.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a94a:	4b32      	ldr	r3, [pc, #200]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94e:	4a31      	ldr	r2, [pc, #196]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a954:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a956:	e01c      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a95c:	3308      	adds	r3, #8
 800a95e:	2100      	movs	r1, #0
 800a960:	4618      	mov	r0, r3
 800a962:	f002 fa55 	bl	800ce10 <RCCEx_PLL2_Config>
 800a966:	4603      	mov	r3, r0
 800a968:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a96c:	e011      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a972:	3328      	adds	r3, #40	@ 0x28
 800a974:	2100      	movs	r1, #0
 800a976:	4618      	mov	r0, r3
 800a978:	f002 fafc 	bl	800cf74 <RCCEx_PLL3_Config>
 800a97c:	4603      	mov	r3, r0
 800a97e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a982:	e006      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a984:	2301      	movs	r3, #1
 800a986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a98a:	e002      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a98c:	bf00      	nop
 800a98e:	e000      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a990:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a996:	2b00      	cmp	r3, #0
 800a998:	d10b      	bne.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a99a:	4b1e      	ldr	r3, [pc, #120]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a99c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a99e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a9a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a9aa:	4a1a      	ldr	r2, [pc, #104]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9ac:	430b      	orrs	r3, r1
 800a9ae:	6593      	str	r3, [r2, #88]	@ 0x58
 800a9b0:	e003      	b.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a9ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a9c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a9d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	d056      	beq.n	800aa88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a9da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a9e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a9e6:	d038      	beq.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a9e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a9ec:	d831      	bhi.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a9ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a9f2:	d034      	beq.n	800aa5e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800a9f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a9f8:	d82b      	bhi.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a9fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9fe:	d01d      	beq.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800aa00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa04:	d825      	bhi.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d006      	beq.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800aa0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa0e:	d00a      	beq.n	800aa26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800aa10:	e01f      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800aa12:	bf00      	nop
 800aa14:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa18:	4ba2      	ldr	r3, [pc, #648]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aa1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1c:	4aa1      	ldr	r2, [pc, #644]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aa1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa24:	e01c      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa2a:	3308      	adds	r3, #8
 800aa2c:	2100      	movs	r1, #0
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f002 f9ee 	bl	800ce10 <RCCEx_PLL2_Config>
 800aa34:	4603      	mov	r3, r0
 800aa36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aa3a:	e011      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa40:	3328      	adds	r3, #40	@ 0x28
 800aa42:	2100      	movs	r1, #0
 800aa44:	4618      	mov	r0, r3
 800aa46:	f002 fa95 	bl	800cf74 <RCCEx_PLL3_Config>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa50:	e006      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa58:	e002      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800aa5a:	bf00      	nop
 800aa5c:	e000      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800aa5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10b      	bne.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aa68:	4b8e      	ldr	r3, [pc, #568]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aa6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa6c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800aa70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa74:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800aa78:	4a8a      	ldr	r2, [pc, #552]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aa7a:	430b      	orrs	r3, r1
 800aa7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa7e:	e003      	b.n	800aa88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800aa88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa90:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800aa94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800aa98:	2300      	movs	r3, #0
 800aa9a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800aa9e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	d03a      	beq.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800aaa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaae:	2b30      	cmp	r3, #48	@ 0x30
 800aab0:	d01f      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800aab2:	2b30      	cmp	r3, #48	@ 0x30
 800aab4:	d819      	bhi.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800aab6:	2b20      	cmp	r3, #32
 800aab8:	d00c      	beq.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800aaba:	2b20      	cmp	r3, #32
 800aabc:	d815      	bhi.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d019      	beq.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800aac2:	2b10      	cmp	r3, #16
 800aac4:	d111      	bne.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aac6:	4b77      	ldr	r3, [pc, #476]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaca:	4a76      	ldr	r2, [pc, #472]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aacc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aad0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800aad2:	e011      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aad8:	3308      	adds	r3, #8
 800aada:	2102      	movs	r1, #2
 800aadc:	4618      	mov	r0, r3
 800aade:	f002 f997 	bl	800ce10 <RCCEx_PLL2_Config>
 800aae2:	4603      	mov	r3, r0
 800aae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800aae8:	e006      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aaf0:	e002      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800aaf2:	bf00      	nop
 800aaf4:	e000      	b.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800aaf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aaf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d10a      	bne.n	800ab16 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ab00:	4b68      	ldr	r3, [pc, #416]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab04:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ab08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab0e:	4a65      	ldr	r2, [pc, #404]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab10:	430b      	orrs	r3, r1
 800ab12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ab14:	e003      	b.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ab1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab26:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ab2a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ab2e:	2300      	movs	r3, #0
 800ab30:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ab34:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800ab38:	460b      	mov	r3, r1
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	d051      	beq.n	800abe2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ab3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ab48:	d035      	beq.n	800abb6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ab4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ab4e:	d82e      	bhi.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ab50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ab54:	d031      	beq.n	800abba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800ab56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ab5a:	d828      	bhi.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ab5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab60:	d01a      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ab62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab66:	d822      	bhi.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d003      	beq.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ab6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab70:	d007      	beq.n	800ab82 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ab72:	e01c      	b.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab74:	4b4b      	ldr	r3, [pc, #300]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab78:	4a4a      	ldr	r2, [pc, #296]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ab80:	e01c      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab86:	3308      	adds	r3, #8
 800ab88:	2100      	movs	r1, #0
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f002 f940 	bl	800ce10 <RCCEx_PLL2_Config>
 800ab90:	4603      	mov	r3, r0
 800ab92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ab96:	e011      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab9c:	3328      	adds	r3, #40	@ 0x28
 800ab9e:	2100      	movs	r1, #0
 800aba0:	4618      	mov	r0, r3
 800aba2:	f002 f9e7 	bl	800cf74 <RCCEx_PLL3_Config>
 800aba6:	4603      	mov	r3, r0
 800aba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abac:	e006      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800abb4:	e002      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800abb6:	bf00      	nop
 800abb8:	e000      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800abba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d10a      	bne.n	800abda <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800abc4:	4b37      	ldr	r3, [pc, #220]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800abc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abc8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800abcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abd2:	4a34      	ldr	r2, [pc, #208]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800abd4:	430b      	orrs	r3, r1
 800abd6:	6513      	str	r3, [r2, #80]	@ 0x50
 800abd8:	e003      	b.n	800abe2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800abe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800abee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800abf2:	2300      	movs	r3, #0
 800abf4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800abf8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800abfc:	460b      	mov	r3, r1
 800abfe:	4313      	orrs	r3, r2
 800ac00:	d056      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ac02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac0c:	d033      	beq.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ac0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac12:	d82c      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ac14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac18:	d02f      	beq.n	800ac7a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ac1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac1e:	d826      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ac20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ac24:	d02b      	beq.n	800ac7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ac26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ac2a:	d820      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ac2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac30:	d012      	beq.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800ac32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac36:	d81a      	bhi.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d022      	beq.n	800ac82 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ac3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac40:	d115      	bne.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac46:	3308      	adds	r3, #8
 800ac48:	2101      	movs	r1, #1
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f002 f8e0 	bl	800ce10 <RCCEx_PLL2_Config>
 800ac50:	4603      	mov	r3, r0
 800ac52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ac56:	e015      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac5c:	3328      	adds	r3, #40	@ 0x28
 800ac5e:	2101      	movs	r1, #1
 800ac60:	4618      	mov	r0, r3
 800ac62:	f002 f987 	bl	800cf74 <RCCEx_PLL3_Config>
 800ac66:	4603      	mov	r3, r0
 800ac68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ac6c:	e00a      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac6e:	2301      	movs	r3, #1
 800ac70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac74:	e006      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ac76:	bf00      	nop
 800ac78:	e004      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ac7a:	bf00      	nop
 800ac7c:	e002      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ac7e:	bf00      	nop
 800ac80:	e000      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ac82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d10d      	bne.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ac8c:	4b05      	ldr	r3, [pc, #20]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac90:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ac94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac9a:	4a02      	ldr	r2, [pc, #8]	@ (800aca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac9c:	430b      	orrs	r3, r1
 800ac9e:	6513      	str	r3, [r2, #80]	@ 0x50
 800aca0:	e006      	b.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800aca2:	bf00      	nop
 800aca4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800acb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800acbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800acc0:	2300      	movs	r3, #0
 800acc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800acc6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800acca:	460b      	mov	r3, r1
 800accc:	4313      	orrs	r3, r2
 800acce:	d055      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800acd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800acd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acdc:	d033      	beq.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800acde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ace2:	d82c      	bhi.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ace4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ace8:	d02f      	beq.n	800ad4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800acea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acee:	d826      	bhi.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800acf0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800acf4:	d02b      	beq.n	800ad4e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800acf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800acfa:	d820      	bhi.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800acfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad00:	d012      	beq.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ad02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad06:	d81a      	bhi.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d022      	beq.n	800ad52 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ad0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad10:	d115      	bne.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad16:	3308      	adds	r3, #8
 800ad18:	2101      	movs	r1, #1
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f002 f878 	bl	800ce10 <RCCEx_PLL2_Config>
 800ad20:	4603      	mov	r3, r0
 800ad22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad26:	e015      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad2c:	3328      	adds	r3, #40	@ 0x28
 800ad2e:	2101      	movs	r1, #1
 800ad30:	4618      	mov	r0, r3
 800ad32:	f002 f91f 	bl	800cf74 <RCCEx_PLL3_Config>
 800ad36:	4603      	mov	r3, r0
 800ad38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad3c:	e00a      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ad44:	e006      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ad46:	bf00      	nop
 800ad48:	e004      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ad4a:	bf00      	nop
 800ad4c:	e002      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ad4e:	bf00      	nop
 800ad50:	e000      	b.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ad52:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d10b      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ad5c:	4ba3      	ldr	r3, [pc, #652]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ad5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad60:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ad64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ad6c:	4a9f      	ldr	r2, [pc, #636]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ad6e:	430b      	orrs	r3, r1
 800ad70:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad72:	e003      	b.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ad7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ad88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ad92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ad96:	460b      	mov	r3, r1
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	d037      	beq.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ad9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ada0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ada2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ada6:	d00e      	beq.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800ada8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adac:	d816      	bhi.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d018      	beq.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800adb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adb6:	d111      	bne.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adb8:	4b8c      	ldr	r3, [pc, #560]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800adba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adbc:	4a8b      	ldr	r2, [pc, #556]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800adbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800adc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800adc4:	e00f      	b.n	800ade6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adca:	3308      	adds	r3, #8
 800adcc:	2101      	movs	r1, #1
 800adce:	4618      	mov	r0, r3
 800add0:	f002 f81e 	bl	800ce10 <RCCEx_PLL2_Config>
 800add4:	4603      	mov	r3, r0
 800add6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800adda:	e004      	b.n	800ade6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800addc:	2301      	movs	r3, #1
 800adde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ade2:	e000      	b.n	800ade6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ade4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ade6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adea:	2b00      	cmp	r3, #0
 800adec:	d10a      	bne.n	800ae04 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800adee:	4b7f      	ldr	r3, [pc, #508]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800adf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adf2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800adf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adfc:	4a7b      	ldr	r2, [pc, #492]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800adfe:	430b      	orrs	r3, r1
 800ae00:	6513      	str	r3, [r2, #80]	@ 0x50
 800ae02:	e003      	b.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ae0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae14:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ae18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ae22:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ae26:	460b      	mov	r3, r1
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	d039      	beq.n	800aea0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ae2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae32:	2b03      	cmp	r3, #3
 800ae34:	d81c      	bhi.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ae36:	a201      	add	r2, pc, #4	@ (adr r2, 800ae3c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ae38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3c:	0800ae79 	.word	0x0800ae79
 800ae40:	0800ae4d 	.word	0x0800ae4d
 800ae44:	0800ae5b 	.word	0x0800ae5b
 800ae48:	0800ae79 	.word	0x0800ae79
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae4c:	4b67      	ldr	r3, [pc, #412]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ae4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae50:	4a66      	ldr	r2, [pc, #408]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ae52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ae58:	e00f      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ae5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae5e:	3308      	adds	r3, #8
 800ae60:	2102      	movs	r1, #2
 800ae62:	4618      	mov	r0, r3
 800ae64:	f001 ffd4 	bl	800ce10 <RCCEx_PLL2_Config>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ae6e:	e004      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ae70:	2301      	movs	r3, #1
 800ae72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ae76:	e000      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ae78:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d10a      	bne.n	800ae98 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ae82:	4b5a      	ldr	r3, [pc, #360]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ae84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae86:	f023 0103 	bic.w	r1, r3, #3
 800ae8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae90:	4a56      	ldr	r2, [pc, #344]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ae92:	430b      	orrs	r3, r1
 800ae94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ae96:	e003      	b.n	800aea0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800aeac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800aeb6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800aeba:	460b      	mov	r3, r1
 800aebc:	4313      	orrs	r3, r2
 800aebe:	f000 809f 	beq.w	800b000 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aec2:	4b4b      	ldr	r3, [pc, #300]	@ (800aff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	4a4a      	ldr	r2, [pc, #296]	@ (800aff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800aec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aecc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aece:	f7fa fed9 	bl	8005c84 <HAL_GetTick>
 800aed2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aed6:	e00b      	b.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aed8:	f7fa fed4 	bl	8005c84 <HAL_GetTick>
 800aedc:	4602      	mov	r2, r0
 800aede:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800aee2:	1ad3      	subs	r3, r2, r3
 800aee4:	2b64      	cmp	r3, #100	@ 0x64
 800aee6:	d903      	bls.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800aee8:	2303      	movs	r3, #3
 800aeea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aeee:	e005      	b.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aef0:	4b3f      	ldr	r3, [pc, #252]	@ (800aff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d0ed      	beq.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800aefc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af00:	2b00      	cmp	r3, #0
 800af02:	d179      	bne.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800af04:	4b39      	ldr	r3, [pc, #228]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800af08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af10:	4053      	eors	r3, r2
 800af12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af16:	2b00      	cmp	r3, #0
 800af18:	d015      	beq.n	800af46 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800af1a:	4b34      	ldr	r3, [pc, #208]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af22:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af26:	4b31      	ldr	r3, [pc, #196]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af2a:	4a30      	ldr	r2, [pc, #192]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af30:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af32:	4b2e      	ldr	r3, [pc, #184]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af36:	4a2d      	ldr	r2, [pc, #180]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af3c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800af3e:	4a2b      	ldr	r2, [pc, #172]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af40:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800af44:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800af46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af52:	d118      	bne.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af54:	f7fa fe96 	bl	8005c84 <HAL_GetTick>
 800af58:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800af5c:	e00d      	b.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af5e:	f7fa fe91 	bl	8005c84 <HAL_GetTick>
 800af62:	4602      	mov	r2, r0
 800af64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800af68:	1ad2      	subs	r2, r2, r3
 800af6a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800af6e:	429a      	cmp	r2, r3
 800af70:	d903      	bls.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800af72:	2303      	movs	r3, #3
 800af74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800af78:	e005      	b.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800af7a:	4b1c      	ldr	r3, [pc, #112]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af7e:	f003 0302 	and.w	r3, r3, #2
 800af82:	2b00      	cmp	r3, #0
 800af84:	d0eb      	beq.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800af86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d129      	bne.n	800afe2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af9e:	d10e      	bne.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800afa0:	4b12      	ldr	r3, [pc, #72]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afa2:	691b      	ldr	r3, [r3, #16]
 800afa4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800afa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800afb0:	091a      	lsrs	r2, r3, #4
 800afb2:	4b10      	ldr	r3, [pc, #64]	@ (800aff4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800afb4:	4013      	ands	r3, r2
 800afb6:	4a0d      	ldr	r2, [pc, #52]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afb8:	430b      	orrs	r3, r1
 800afba:	6113      	str	r3, [r2, #16]
 800afbc:	e005      	b.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800afbe:	4b0b      	ldr	r3, [pc, #44]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afc0:	691b      	ldr	r3, [r3, #16]
 800afc2:	4a0a      	ldr	r2, [pc, #40]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800afc8:	6113      	str	r3, [r2, #16]
 800afca:	4b08      	ldr	r3, [pc, #32]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afcc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800afce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afd2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800afd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afda:	4a04      	ldr	r2, [pc, #16]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afdc:	430b      	orrs	r3, r1
 800afde:	6713      	str	r3, [r2, #112]	@ 0x70
 800afe0:	e00e      	b.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800afe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800afea:	e009      	b.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800afec:	58024400 	.word	0x58024400
 800aff0:	58024800 	.word	0x58024800
 800aff4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800affc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b008:	f002 0301 	and.w	r3, r2, #1
 800b00c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b010:	2300      	movs	r3, #0
 800b012:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b016:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b01a:	460b      	mov	r3, r1
 800b01c:	4313      	orrs	r3, r2
 800b01e:	f000 8089 	beq.w	800b134 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b028:	2b28      	cmp	r3, #40	@ 0x28
 800b02a:	d86b      	bhi.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b02c:	a201      	add	r2, pc, #4	@ (adr r2, 800b034 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b032:	bf00      	nop
 800b034:	0800b10d 	.word	0x0800b10d
 800b038:	0800b105 	.word	0x0800b105
 800b03c:	0800b105 	.word	0x0800b105
 800b040:	0800b105 	.word	0x0800b105
 800b044:	0800b105 	.word	0x0800b105
 800b048:	0800b105 	.word	0x0800b105
 800b04c:	0800b105 	.word	0x0800b105
 800b050:	0800b105 	.word	0x0800b105
 800b054:	0800b0d9 	.word	0x0800b0d9
 800b058:	0800b105 	.word	0x0800b105
 800b05c:	0800b105 	.word	0x0800b105
 800b060:	0800b105 	.word	0x0800b105
 800b064:	0800b105 	.word	0x0800b105
 800b068:	0800b105 	.word	0x0800b105
 800b06c:	0800b105 	.word	0x0800b105
 800b070:	0800b105 	.word	0x0800b105
 800b074:	0800b0ef 	.word	0x0800b0ef
 800b078:	0800b105 	.word	0x0800b105
 800b07c:	0800b105 	.word	0x0800b105
 800b080:	0800b105 	.word	0x0800b105
 800b084:	0800b105 	.word	0x0800b105
 800b088:	0800b105 	.word	0x0800b105
 800b08c:	0800b105 	.word	0x0800b105
 800b090:	0800b105 	.word	0x0800b105
 800b094:	0800b10d 	.word	0x0800b10d
 800b098:	0800b105 	.word	0x0800b105
 800b09c:	0800b105 	.word	0x0800b105
 800b0a0:	0800b105 	.word	0x0800b105
 800b0a4:	0800b105 	.word	0x0800b105
 800b0a8:	0800b105 	.word	0x0800b105
 800b0ac:	0800b105 	.word	0x0800b105
 800b0b0:	0800b105 	.word	0x0800b105
 800b0b4:	0800b10d 	.word	0x0800b10d
 800b0b8:	0800b105 	.word	0x0800b105
 800b0bc:	0800b105 	.word	0x0800b105
 800b0c0:	0800b105 	.word	0x0800b105
 800b0c4:	0800b105 	.word	0x0800b105
 800b0c8:	0800b105 	.word	0x0800b105
 800b0cc:	0800b105 	.word	0x0800b105
 800b0d0:	0800b105 	.word	0x0800b105
 800b0d4:	0800b10d 	.word	0x0800b10d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0dc:	3308      	adds	r3, #8
 800b0de:	2101      	movs	r1, #1
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f001 fe95 	bl	800ce10 <RCCEx_PLL2_Config>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b0ec:	e00f      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b0ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0f2:	3328      	adds	r3, #40	@ 0x28
 800b0f4:	2101      	movs	r1, #1
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f001 ff3c 	bl	800cf74 <RCCEx_PLL3_Config>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b102:	e004      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b10a:	e000      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b10c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b10e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b112:	2b00      	cmp	r3, #0
 800b114:	d10a      	bne.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b116:	4bbf      	ldr	r3, [pc, #764]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b11a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800b11e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b122:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b124:	4abb      	ldr	r2, [pc, #748]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b126:	430b      	orrs	r3, r1
 800b128:	6553      	str	r3, [r2, #84]	@ 0x54
 800b12a:	e003      	b.n	800b134 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b12c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13c:	f002 0302 	and.w	r3, r2, #2
 800b140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b144:	2300      	movs	r3, #0
 800b146:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b14a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b14e:	460b      	mov	r3, r1
 800b150:	4313      	orrs	r3, r2
 800b152:	d041      	beq.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b15a:	2b05      	cmp	r3, #5
 800b15c:	d824      	bhi.n	800b1a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b15e:	a201      	add	r2, pc, #4	@ (adr r2, 800b164 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b164:	0800b1b1 	.word	0x0800b1b1
 800b168:	0800b17d 	.word	0x0800b17d
 800b16c:	0800b193 	.word	0x0800b193
 800b170:	0800b1b1 	.word	0x0800b1b1
 800b174:	0800b1b1 	.word	0x0800b1b1
 800b178:	0800b1b1 	.word	0x0800b1b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b180:	3308      	adds	r3, #8
 800b182:	2101      	movs	r1, #1
 800b184:	4618      	mov	r0, r3
 800b186:	f001 fe43 	bl	800ce10 <RCCEx_PLL2_Config>
 800b18a:	4603      	mov	r3, r0
 800b18c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b190:	e00f      	b.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b196:	3328      	adds	r3, #40	@ 0x28
 800b198:	2101      	movs	r1, #1
 800b19a:	4618      	mov	r0, r3
 800b19c:	f001 feea 	bl	800cf74 <RCCEx_PLL3_Config>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b1a6:	e004      	b.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b1ae:	e000      	b.n	800b1b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b1b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d10a      	bne.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b1ba:	4b96      	ldr	r3, [pc, #600]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b1bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1be:	f023 0107 	bic.w	r1, r3, #7
 800b1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1c8:	4a92      	ldr	r2, [pc, #584]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b1ca:	430b      	orrs	r3, r1
 800b1cc:	6553      	str	r3, [r2, #84]	@ 0x54
 800b1ce:	e003      	b.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b1d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e0:	f002 0304 	and.w	r3, r2, #4
 800b1e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b1ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	d044      	beq.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b200:	2b05      	cmp	r3, #5
 800b202:	d825      	bhi.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b204:	a201      	add	r2, pc, #4	@ (adr r2, 800b20c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b20a:	bf00      	nop
 800b20c:	0800b259 	.word	0x0800b259
 800b210:	0800b225 	.word	0x0800b225
 800b214:	0800b23b 	.word	0x0800b23b
 800b218:	0800b259 	.word	0x0800b259
 800b21c:	0800b259 	.word	0x0800b259
 800b220:	0800b259 	.word	0x0800b259
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b228:	3308      	adds	r3, #8
 800b22a:	2101      	movs	r1, #1
 800b22c:	4618      	mov	r0, r3
 800b22e:	f001 fdef 	bl	800ce10 <RCCEx_PLL2_Config>
 800b232:	4603      	mov	r3, r0
 800b234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b238:	e00f      	b.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b23a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b23e:	3328      	adds	r3, #40	@ 0x28
 800b240:	2101      	movs	r1, #1
 800b242:	4618      	mov	r0, r3
 800b244:	f001 fe96 	bl	800cf74 <RCCEx_PLL3_Config>
 800b248:	4603      	mov	r3, r0
 800b24a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b24e:	e004      	b.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b250:	2301      	movs	r3, #1
 800b252:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b256:	e000      	b.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b258:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b25a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d10b      	bne.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b262:	4b6c      	ldr	r3, [pc, #432]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b266:	f023 0107 	bic.w	r1, r3, #7
 800b26a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b26e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b272:	4a68      	ldr	r2, [pc, #416]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b274:	430b      	orrs	r3, r1
 800b276:	6593      	str	r3, [r2, #88]	@ 0x58
 800b278:	e003      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b27a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b27e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28a:	f002 0320 	and.w	r3, r2, #32
 800b28e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b292:	2300      	movs	r3, #0
 800b294:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b298:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b29c:	460b      	mov	r3, r1
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	d055      	beq.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b2a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2ae:	d033      	beq.n	800b318 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b2b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2b4:	d82c      	bhi.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b2b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2ba:	d02f      	beq.n	800b31c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b2bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2c0:	d826      	bhi.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b2c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b2c6:	d02b      	beq.n	800b320 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b2c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b2cc:	d820      	bhi.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b2ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2d2:	d012      	beq.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b2d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2d8:	d81a      	bhi.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d022      	beq.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b2de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b2e2:	d115      	bne.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b2e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2e8:	3308      	adds	r3, #8
 800b2ea:	2100      	movs	r1, #0
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f001 fd8f 	bl	800ce10 <RCCEx_PLL2_Config>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b2f8:	e015      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b2fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2fe:	3328      	adds	r3, #40	@ 0x28
 800b300:	2102      	movs	r1, #2
 800b302:	4618      	mov	r0, r3
 800b304:	f001 fe36 	bl	800cf74 <RCCEx_PLL3_Config>
 800b308:	4603      	mov	r3, r0
 800b30a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b30e:	e00a      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b316:	e006      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b318:	bf00      	nop
 800b31a:	e004      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b31c:	bf00      	nop
 800b31e:	e002      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b320:	bf00      	nop
 800b322:	e000      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b324:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d10b      	bne.n	800b346 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b32e:	4b39      	ldr	r3, [pc, #228]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b332:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b33a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b33e:	4a35      	ldr	r2, [pc, #212]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b340:	430b      	orrs	r3, r1
 800b342:	6553      	str	r3, [r2, #84]	@ 0x54
 800b344:	e003      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b34a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b34e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b356:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b35a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b35e:	2300      	movs	r3, #0
 800b360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b364:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b368:	460b      	mov	r3, r1
 800b36a:	4313      	orrs	r3, r2
 800b36c:	d058      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b36e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b372:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b376:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b37a:	d033      	beq.n	800b3e4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b37c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b380:	d82c      	bhi.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b386:	d02f      	beq.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b38c:	d826      	bhi.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b38e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b392:	d02b      	beq.n	800b3ec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b394:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b398:	d820      	bhi.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b39a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b39e:	d012      	beq.n	800b3c6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b3a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3a4:	d81a      	bhi.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d022      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b3aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3ae:	d115      	bne.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	2100      	movs	r1, #0
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f001 fd29 	bl	800ce10 <RCCEx_PLL2_Config>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b3c4:	e015      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3ca:	3328      	adds	r3, #40	@ 0x28
 800b3cc:	2102      	movs	r1, #2
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f001 fdd0 	bl	800cf74 <RCCEx_PLL3_Config>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b3da:	e00a      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3e2:	e006      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b3e4:	bf00      	nop
 800b3e6:	e004      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b3e8:	bf00      	nop
 800b3ea:	e002      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b3ec:	bf00      	nop
 800b3ee:	e000      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b3f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10e      	bne.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b3fa:	4b06      	ldr	r3, [pc, #24]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b3fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3fe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b40a:	4a02      	ldr	r2, [pc, #8]	@ (800b414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b40c:	430b      	orrs	r3, r1
 800b40e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b410:	e006      	b.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b412:	bf00      	nop
 800b414:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b41c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b42c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b430:	2300      	movs	r3, #0
 800b432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b436:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b43a:	460b      	mov	r3, r1
 800b43c:	4313      	orrs	r3, r2
 800b43e:	d055      	beq.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b444:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b448:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b44c:	d033      	beq.n	800b4b6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b44e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b452:	d82c      	bhi.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b458:	d02f      	beq.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b45a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b45e:	d826      	bhi.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b460:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b464:	d02b      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b466:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b46a:	d820      	bhi.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b46c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b470:	d012      	beq.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b476:	d81a      	bhi.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d022      	beq.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b47c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b480:	d115      	bne.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b486:	3308      	adds	r3, #8
 800b488:	2100      	movs	r1, #0
 800b48a:	4618      	mov	r0, r3
 800b48c:	f001 fcc0 	bl	800ce10 <RCCEx_PLL2_Config>
 800b490:	4603      	mov	r3, r0
 800b492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b496:	e015      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b49c:	3328      	adds	r3, #40	@ 0x28
 800b49e:	2102      	movs	r1, #2
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f001 fd67 	bl	800cf74 <RCCEx_PLL3_Config>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b4ac:	e00a      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b4b4:	e006      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b4b6:	bf00      	nop
 800b4b8:	e004      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b4ba:	bf00      	nop
 800b4bc:	e002      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b4be:	bf00      	nop
 800b4c0:	e000      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b4c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d10b      	bne.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b4cc:	4ba1      	ldr	r3, [pc, #644]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b4ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4d0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b4d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b4dc:	4a9d      	ldr	r2, [pc, #628]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b4de:	430b      	orrs	r3, r1
 800b4e0:	6593      	str	r3, [r2, #88]	@ 0x58
 800b4e2:	e003      	b.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b4ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f4:	f002 0308 	and.w	r3, r2, #8
 800b4f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b502:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b506:	460b      	mov	r3, r1
 800b508:	4313      	orrs	r3, r2
 800b50a:	d01e      	beq.n	800b54a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b518:	d10c      	bne.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b51a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b51e:	3328      	adds	r3, #40	@ 0x28
 800b520:	2102      	movs	r1, #2
 800b522:	4618      	mov	r0, r3
 800b524:	f001 fd26 	bl	800cf74 <RCCEx_PLL3_Config>
 800b528:	4603      	mov	r3, r0
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d002      	beq.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b534:	4b87      	ldr	r3, [pc, #540]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b538:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b544:	4a83      	ldr	r2, [pc, #524]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b546:	430b      	orrs	r3, r1
 800b548:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b552:	f002 0310 	and.w	r3, r2, #16
 800b556:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b55a:	2300      	movs	r3, #0
 800b55c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b560:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b564:	460b      	mov	r3, r1
 800b566:	4313      	orrs	r3, r2
 800b568:	d01e      	beq.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b56a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b56e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b576:	d10c      	bne.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b57c:	3328      	adds	r3, #40	@ 0x28
 800b57e:	2102      	movs	r1, #2
 800b580:	4618      	mov	r0, r3
 800b582:	f001 fcf7 	bl	800cf74 <RCCEx_PLL3_Config>
 800b586:	4603      	mov	r3, r0
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d002      	beq.n	800b592 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b58c:	2301      	movs	r3, #1
 800b58e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b592:	4b70      	ldr	r3, [pc, #448]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b596:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b59a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b59e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b5a2:	4a6c      	ldr	r2, [pc, #432]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b5a4:	430b      	orrs	r3, r1
 800b5a6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b5b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5be:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b5c2:	460b      	mov	r3, r1
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	d03e      	beq.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b5c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b5d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5d4:	d022      	beq.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b5d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5da:	d81b      	bhi.n	800b614 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d003      	beq.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b5e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5e4:	d00b      	beq.n	800b5fe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b5e6:	e015      	b.n	800b614 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b5e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5ec:	3308      	adds	r3, #8
 800b5ee:	2100      	movs	r1, #0
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f001 fc0d 	bl	800ce10 <RCCEx_PLL2_Config>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b5fc:	e00f      	b.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b602:	3328      	adds	r3, #40	@ 0x28
 800b604:	2102      	movs	r1, #2
 800b606:	4618      	mov	r0, r3
 800b608:	f001 fcb4 	bl	800cf74 <RCCEx_PLL3_Config>
 800b60c:	4603      	mov	r3, r0
 800b60e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b612:	e004      	b.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b61a:	e000      	b.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b61c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b61e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10b      	bne.n	800b63e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b626:	4b4b      	ldr	r3, [pc, #300]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b62a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b62e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b632:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b636:	4a47      	ldr	r2, [pc, #284]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b638:	430b      	orrs	r3, r1
 800b63a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b63c:	e003      	b.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b63e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b652:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b654:	2300      	movs	r3, #0
 800b656:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b658:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b65c:	460b      	mov	r3, r1
 800b65e:	4313      	orrs	r3, r2
 800b660:	d03b      	beq.n	800b6da <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b66a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b66e:	d01f      	beq.n	800b6b0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b670:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b674:	d818      	bhi.n	800b6a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b676:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b67a:	d003      	beq.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b67c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b680:	d007      	beq.n	800b692 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b682:	e011      	b.n	800b6a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b684:	4b33      	ldr	r3, [pc, #204]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b688:	4a32      	ldr	r2, [pc, #200]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b68a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b68e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b690:	e00f      	b.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b696:	3328      	adds	r3, #40	@ 0x28
 800b698:	2101      	movs	r1, #1
 800b69a:	4618      	mov	r0, r3
 800b69c:	f001 fc6a 	bl	800cf74 <RCCEx_PLL3_Config>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b6a6:	e004      	b.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6ae:	e000      	b.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b6b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10b      	bne.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b6ba:	4b26      	ldr	r3, [pc, #152]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b6bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b6c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6ca:	4a22      	ldr	r2, [pc, #136]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b6cc:	430b      	orrs	r3, r1
 800b6ce:	6553      	str	r3, [r2, #84]	@ 0x54
 800b6d0:	e003      	b.n	800b6da <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b6e6:	673b      	str	r3, [r7, #112]	@ 0x70
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	677b      	str	r3, [r7, #116]	@ 0x74
 800b6ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	d034      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d003      	beq.n	800b708 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b704:	d007      	beq.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b706:	e011      	b.n	800b72c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b708:	4b12      	ldr	r3, [pc, #72]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b70c:	4a11      	ldr	r2, [pc, #68]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b70e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b714:	e00e      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b71a:	3308      	adds	r3, #8
 800b71c:	2102      	movs	r1, #2
 800b71e:	4618      	mov	r0, r3
 800b720:	f001 fb76 	bl	800ce10 <RCCEx_PLL2_Config>
 800b724:	4603      	mov	r3, r0
 800b726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b72a:	e003      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b72c:	2301      	movs	r3, #1
 800b72e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b732:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d10d      	bne.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b73c:	4b05      	ldr	r3, [pc, #20]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b73e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b740:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b74a:	4a02      	ldr	r2, [pc, #8]	@ (800b754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b74c:	430b      	orrs	r3, r1
 800b74e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b750:	e006      	b.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b752:	bf00      	nop
 800b754:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b75c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b768:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b76c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b76e:	2300      	movs	r3, #0
 800b770:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b772:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b776:	460b      	mov	r3, r1
 800b778:	4313      	orrs	r3, r2
 800b77a:	d00c      	beq.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b77c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b780:	3328      	adds	r3, #40	@ 0x28
 800b782:	2102      	movs	r1, #2
 800b784:	4618      	mov	r0, r3
 800b786:	f001 fbf5 	bl	800cf74 <RCCEx_PLL3_Config>
 800b78a:	4603      	mov	r3, r0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d002      	beq.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b79e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b7a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	667b      	str	r3, [r7, #100]	@ 0x64
 800b7a8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	d038      	beq.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7be:	d018      	beq.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800b7c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7c4:	d811      	bhi.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b7c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7ca:	d014      	beq.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800b7cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7d0:	d80b      	bhi.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d011      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800b7d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b7da:	d106      	bne.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7dc:	4bc3      	ldr	r3, [pc, #780]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b7de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7e0:	4ac2      	ldr	r2, [pc, #776]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b7e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b7e8:	e008      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b7f0:	e004      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b7f2:	bf00      	nop
 800b7f4:	e002      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b7f6:	bf00      	nop
 800b7f8:	e000      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b7fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b800:	2b00      	cmp	r3, #0
 800b802:	d10b      	bne.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b804:	4bb9      	ldr	r3, [pc, #740]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b808:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b80c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b814:	4ab5      	ldr	r2, [pc, #724]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b816:	430b      	orrs	r3, r1
 800b818:	6553      	str	r3, [r2, #84]	@ 0x54
 800b81a:	e003      	b.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b81c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b830:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b832:	2300      	movs	r3, #0
 800b834:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b836:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b83a:	460b      	mov	r3, r1
 800b83c:	4313      	orrs	r3, r2
 800b83e:	d009      	beq.n	800b854 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b840:	4baa      	ldr	r3, [pc, #680]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b844:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b84c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b84e:	4aa7      	ldr	r2, [pc, #668]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b850:	430b      	orrs	r3, r1
 800b852:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800b860:	653b      	str	r3, [r7, #80]	@ 0x50
 800b862:	2300      	movs	r3, #0
 800b864:	657b      	str	r3, [r7, #84]	@ 0x54
 800b866:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b86a:	460b      	mov	r3, r1
 800b86c:	4313      	orrs	r3, r2
 800b86e:	d00a      	beq.n	800b886 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b870:	4b9e      	ldr	r3, [pc, #632]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800b878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b87c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b880:	4a9a      	ldr	r2, [pc, #616]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b882:	430b      	orrs	r3, r1
 800b884:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b892:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b894:	2300      	movs	r3, #0
 800b896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b898:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b89c:	460b      	mov	r3, r1
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	d009      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b8a2:	4b92      	ldr	r3, [pc, #584]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8a6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b8aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b8b0:	4a8e      	ldr	r2, [pc, #568]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8b2:	430b      	orrs	r3, r1
 800b8b4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b8b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b8c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	d00e      	beq.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b8d2:	4b86      	ldr	r3, [pc, #536]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8d4:	691b      	ldr	r3, [r3, #16]
 800b8d6:	4a85      	ldr	r2, [pc, #532]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b8dc:	6113      	str	r3, [r2, #16]
 800b8de:	4b83      	ldr	r3, [pc, #524]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8e0:	6919      	ldr	r1, [r3, #16]
 800b8e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b8ea:	4a80      	ldr	r2, [pc, #512]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b8ec:	430b      	orrs	r3, r1
 800b8ee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b8fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8fe:	2300      	movs	r3, #0
 800b900:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b902:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b906:	460b      	mov	r3, r1
 800b908:	4313      	orrs	r3, r2
 800b90a:	d009      	beq.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b90c:	4b77      	ldr	r3, [pc, #476]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b90e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b910:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b91a:	4a74      	ldr	r2, [pc, #464]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b91c:	430b      	orrs	r3, r1
 800b91e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b92c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b92e:	2300      	movs	r3, #0
 800b930:	637b      	str	r3, [r7, #52]	@ 0x34
 800b932:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b936:	460b      	mov	r3, r1
 800b938:	4313      	orrs	r3, r2
 800b93a:	d00a      	beq.n	800b952 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b93c:	4b6b      	ldr	r3, [pc, #428]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b93e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b940:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b94c:	4a67      	ldr	r2, [pc, #412]	@ (800baec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b94e:	430b      	orrs	r3, r1
 800b950:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	2100      	movs	r1, #0
 800b95c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b95e:	f003 0301 	and.w	r3, r3, #1
 800b962:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b964:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b968:	460b      	mov	r3, r1
 800b96a:	4313      	orrs	r3, r2
 800b96c:	d011      	beq.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b972:	3308      	adds	r3, #8
 800b974:	2100      	movs	r1, #0
 800b976:	4618      	mov	r0, r3
 800b978:	f001 fa4a 	bl	800ce10 <RCCEx_PLL2_Config>
 800b97c:	4603      	mov	r3, r0
 800b97e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b986:	2b00      	cmp	r3, #0
 800b988:	d003      	beq.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b98a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b98e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99a:	2100      	movs	r1, #0
 800b99c:	6239      	str	r1, [r7, #32]
 800b99e:	f003 0302 	and.w	r3, r3, #2
 800b9a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b9a8:	460b      	mov	r3, r1
 800b9aa:	4313      	orrs	r3, r2
 800b9ac:	d011      	beq.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	2101      	movs	r1, #1
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f001 fa2a 	bl	800ce10 <RCCEx_PLL2_Config>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d003      	beq.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9da:	2100      	movs	r1, #0
 800b9dc:	61b9      	str	r1, [r7, #24]
 800b9de:	f003 0304 	and.w	r3, r3, #4
 800b9e2:	61fb      	str	r3, [r7, #28]
 800b9e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b9e8:	460b      	mov	r3, r1
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	d011      	beq.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9f2:	3308      	adds	r3, #8
 800b9f4:	2102      	movs	r1, #2
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f001 fa0a 	bl	800ce10 <RCCEx_PLL2_Config>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ba02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d003      	beq.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	2100      	movs	r1, #0
 800ba1c:	6139      	str	r1, [r7, #16]
 800ba1e:	f003 0308 	and.w	r3, r3, #8
 800ba22:	617b      	str	r3, [r7, #20]
 800ba24:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ba28:	460b      	mov	r3, r1
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	d011      	beq.n	800ba52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba32:	3328      	adds	r3, #40	@ 0x28
 800ba34:	2100      	movs	r1, #0
 800ba36:	4618      	mov	r0, r3
 800ba38:	f001 fa9c 	bl	800cf74 <RCCEx_PLL3_Config>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800ba42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d003      	beq.n	800ba52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	f003 0310 	and.w	r3, r3, #16
 800ba62:	60fb      	str	r3, [r7, #12]
 800ba64:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ba68:	460b      	mov	r3, r1
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	d011      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba72:	3328      	adds	r3, #40	@ 0x28
 800ba74:	2101      	movs	r1, #1
 800ba76:	4618      	mov	r0, r3
 800ba78:	f001 fa7c 	bl	800cf74 <RCCEx_PLL3_Config>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ba82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d003      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ba92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9a:	2100      	movs	r1, #0
 800ba9c:	6039      	str	r1, [r7, #0]
 800ba9e:	f003 0320 	and.w	r3, r3, #32
 800baa2:	607b      	str	r3, [r7, #4]
 800baa4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800baa8:	460b      	mov	r3, r1
 800baaa:	4313      	orrs	r3, r2
 800baac:	d011      	beq.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800baae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bab2:	3328      	adds	r3, #40	@ 0x28
 800bab4:	2102      	movs	r1, #2
 800bab6:	4618      	mov	r0, r3
 800bab8:	f001 fa5c 	bl	800cf74 <RCCEx_PLL3_Config>
 800babc:	4603      	mov	r3, r0
 800babe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800bac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d003      	beq.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800baca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800bad2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d101      	bne.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800bada:	2300      	movs	r3, #0
 800badc:	e000      	b.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800bae6:	46bd      	mov	sp, r7
 800bae8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800baec:	58024400 	.word	0x58024400

0800baf0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b090      	sub	sp, #64	@ 0x40
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bafa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bafe:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800bb02:	430b      	orrs	r3, r1
 800bb04:	f040 8094 	bne.w	800bc30 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bb08:	4b9e      	ldr	r3, [pc, #632]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bb0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb0c:	f003 0307 	and.w	r3, r3, #7
 800bb10:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb14:	2b04      	cmp	r3, #4
 800bb16:	f200 8087 	bhi.w	800bc28 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bb1a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bb1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb20:	0800bb35 	.word	0x0800bb35
 800bb24:	0800bb5d 	.word	0x0800bb5d
 800bb28:	0800bb85 	.word	0x0800bb85
 800bb2c:	0800bc21 	.word	0x0800bc21
 800bb30:	0800bbad 	.word	0x0800bbad
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bb34:	4b93      	ldr	r3, [pc, #588]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bb40:	d108      	bne.n	800bb54 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb46:	4618      	mov	r0, r3
 800bb48:	f001 f810 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bb4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb50:	f000 bd45 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb54:	2300      	movs	r3, #0
 800bb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb58:	f000 bd41 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bb5c:	4b89      	ldr	r3, [pc, #548]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bb68:	d108      	bne.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb6a:	f107 0318 	add.w	r3, r7, #24
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f000 fd54 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bb74:	69bb      	ldr	r3, [r7, #24]
 800bb76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb78:	f000 bd31 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb80:	f000 bd2d 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bb84:	4b7f      	ldr	r3, [pc, #508]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb90:	d108      	bne.n	800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb92:	f107 030c 	add.w	r3, r7, #12
 800bb96:	4618      	mov	r0, r3
 800bb98:	f000 fe94 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bba0:	f000 bd1d 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bba4:	2300      	movs	r3, #0
 800bba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bba8:	f000 bd19 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bbac:	4b75      	ldr	r3, [pc, #468]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bbae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbb0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bbb4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bbb6:	4b73      	ldr	r3, [pc, #460]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f003 0304 	and.w	r3, r3, #4
 800bbbe:	2b04      	cmp	r3, #4
 800bbc0:	d10c      	bne.n	800bbdc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d109      	bne.n	800bbdc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bbc8:	4b6e      	ldr	r3, [pc, #440]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	08db      	lsrs	r3, r3, #3
 800bbce:	f003 0303 	and.w	r3, r3, #3
 800bbd2:	4a6d      	ldr	r2, [pc, #436]	@ (800bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bbd4:	fa22 f303 	lsr.w	r3, r2, r3
 800bbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbda:	e01f      	b.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bbdc:	4b69      	ldr	r3, [pc, #420]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbe4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbe8:	d106      	bne.n	800bbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bbea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbf0:	d102      	bne.n	800bbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bbf2:	4b66      	ldr	r3, [pc, #408]	@ (800bd8c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800bbf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbf6:	e011      	b.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bbf8:	4b62      	ldr	r3, [pc, #392]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc04:	d106      	bne.n	800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bc06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc0c:	d102      	bne.n	800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bc0e:	4b60      	ldr	r3, [pc, #384]	@ (800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800bc10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc12:	e003      	b.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bc14:	2300      	movs	r3, #0
 800bc16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bc18:	f000 bce1 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bc1c:	f000 bcdf 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bc20:	4b5c      	ldr	r3, [pc, #368]	@ (800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800bc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc24:	f000 bcdb 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc2c:	f000 bcd7 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800bc30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc34:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800bc38:	430b      	orrs	r3, r1
 800bc3a:	f040 80ad 	bne.w	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800bc3e:	4b51      	ldr	r3, [pc, #324]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc42:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800bc46:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bc48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc4e:	d056      	beq.n	800bcfe <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800bc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc56:	f200 8090 	bhi.w	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5c:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc5e:	f000 8088 	beq.w	800bd72 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800bc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc64:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc66:	f200 8088 	bhi.w	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6c:	2b80      	cmp	r3, #128	@ 0x80
 800bc6e:	d032      	beq.n	800bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc72:	2b80      	cmp	r3, #128	@ 0x80
 800bc74:	f200 8081 	bhi.w	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bc78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d003      	beq.n	800bc86 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc80:	2b40      	cmp	r3, #64	@ 0x40
 800bc82:	d014      	beq.n	800bcae <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800bc84:	e079      	b.n	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bc86:	4b3f      	ldr	r3, [pc, #252]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc92:	d108      	bne.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f000 ff67 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bca2:	f000 bc9c 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bca6:	2300      	movs	r3, #0
 800bca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcaa:	f000 bc98 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bcae:	4b35      	ldr	r3, [pc, #212]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bcb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bcba:	d108      	bne.n	800bcce <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcbc:	f107 0318 	add.w	r3, r7, #24
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f000 fcab 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcca:	f000 bc88 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd2:	f000 bc84 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bcd6:	4b2b      	ldr	r3, [pc, #172]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bcde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bce2:	d108      	bne.n	800bcf6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bce4:	f107 030c 	add.w	r3, r7, #12
 800bce8:	4618      	mov	r0, r3
 800bcea:	f000 fdeb 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcf2:	f000 bc74 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcfa:	f000 bc70 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bcfe:	4b21      	ldr	r3, [pc, #132]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bd06:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd08:	4b1e      	ldr	r3, [pc, #120]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f003 0304 	and.w	r3, r3, #4
 800bd10:	2b04      	cmp	r3, #4
 800bd12:	d10c      	bne.n	800bd2e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800bd14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d109      	bne.n	800bd2e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd1a:	4b1a      	ldr	r3, [pc, #104]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	08db      	lsrs	r3, r3, #3
 800bd20:	f003 0303 	and.w	r3, r3, #3
 800bd24:	4a18      	ldr	r2, [pc, #96]	@ (800bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bd26:	fa22 f303 	lsr.w	r3, r2, r3
 800bd2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd2c:	e01f      	b.n	800bd6e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd2e:	4b15      	ldr	r3, [pc, #84]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd3a:	d106      	bne.n	800bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800bd3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd42:	d102      	bne.n	800bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd44:	4b11      	ldr	r3, [pc, #68]	@ (800bd8c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800bd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd48:	e011      	b.n	800bd6e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd4a:	4b0e      	ldr	r3, [pc, #56]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd56:	d106      	bne.n	800bd66 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800bd58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd5e:	d102      	bne.n	800bd66 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd60:	4b0b      	ldr	r3, [pc, #44]	@ (800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800bd62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd64:	e003      	b.n	800bd6e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd66:	2300      	movs	r3, #0
 800bd68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bd6a:	f000 bc38 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd6e:	f000 bc36 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bd72:	4b08      	ldr	r3, [pc, #32]	@ (800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800bd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd76:	f000 bc32 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd7e:	f000 bc2e 	b.w	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd82:	bf00      	nop
 800bd84:	58024400 	.word	0x58024400
 800bd88:	03d09000 	.word	0x03d09000
 800bd8c:	003d0900 	.word	0x003d0900
 800bd90:	017d7840 	.word	0x017d7840
 800bd94:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bd98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd9c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800bda0:	430b      	orrs	r3, r1
 800bda2:	f040 809c 	bne.w	800bede <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bda6:	4b9e      	ldr	r3, [pc, #632]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bda8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdaa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bdae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bdb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bdb6:	d054      	beq.n	800be62 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800bdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bdbe:	f200 808b 	bhi.w	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bdc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bdc8:	f000 8083 	beq.w	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800bdcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bdd2:	f200 8081 	bhi.w	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bdd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bddc:	d02f      	beq.n	800be3e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800bdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bde4:	d878      	bhi.n	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d004      	beq.n	800bdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800bdec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bdf2:	d012      	beq.n	800be1a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800bdf4:	e070      	b.n	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdf6:	4b8a      	ldr	r3, [pc, #552]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800be02:	d107      	bne.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be08:	4618      	mov	r0, r3
 800be0a:	f000 feaf 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be12:	e3e4      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be18:	e3e1      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be1a:	4b81      	ldr	r3, [pc, #516]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be26:	d107      	bne.n	800be38 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be28:	f107 0318 	add.w	r3, r7, #24
 800be2c:	4618      	mov	r0, r3
 800be2e:	f000 fbf5 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be32:	69bb      	ldr	r3, [r7, #24]
 800be34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be36:	e3d2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be38:	2300      	movs	r3, #0
 800be3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be3c:	e3cf      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be3e:	4b78      	ldr	r3, [pc, #480]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be4a:	d107      	bne.n	800be5c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be4c:	f107 030c 	add.w	r3, r7, #12
 800be50:	4618      	mov	r0, r3
 800be52:	f000 fd37 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be5a:	e3c0      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be5c:	2300      	movs	r3, #0
 800be5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be60:	e3bd      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be62:	4b6f      	ldr	r3, [pc, #444]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800be6a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be6c:	4b6c      	ldr	r3, [pc, #432]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f003 0304 	and.w	r3, r3, #4
 800be74:	2b04      	cmp	r3, #4
 800be76:	d10c      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800be78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d109      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be7e:	4b68      	ldr	r3, [pc, #416]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	08db      	lsrs	r3, r3, #3
 800be84:	f003 0303 	and.w	r3, r3, #3
 800be88:	4a66      	ldr	r2, [pc, #408]	@ (800c024 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800be8a:	fa22 f303 	lsr.w	r3, r2, r3
 800be8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be90:	e01e      	b.n	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be92:	4b63      	ldr	r3, [pc, #396]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be9e:	d106      	bne.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800bea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bea6:	d102      	bne.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bea8:	4b5f      	ldr	r3, [pc, #380]	@ (800c028 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800beaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800beac:	e010      	b.n	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800beae:	4b5c      	ldr	r3, [pc, #368]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800beb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800beba:	d106      	bne.n	800beca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800bebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bebe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bec2:	d102      	bne.n	800beca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bec4:	4b59      	ldr	r3, [pc, #356]	@ (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bec8:	e002      	b.n	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800beca:	2300      	movs	r3, #0
 800becc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bece:	e386      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bed0:	e385      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bed2:	4b57      	ldr	r3, [pc, #348]	@ (800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800bed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed6:	e382      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bedc:	e37f      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bede:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bee2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800bee6:	430b      	orrs	r3, r1
 800bee8:	f040 80a7 	bne.w	800c03a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800beec:	4b4c      	ldr	r3, [pc, #304]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800beee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bef0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800bef4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800befc:	d055      	beq.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800befe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf04:	f200 8096 	bhi.w	800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bf08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf0a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf0e:	f000 8084 	beq.w	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800bf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf14:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf18:	f200 808c 	bhi.w	800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bf1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf22:	d030      	beq.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800bf24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf2a:	f200 8083 	bhi.w	800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bf2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d004      	beq.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800bf34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf3a:	d012      	beq.n	800bf62 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800bf3c:	e07a      	b.n	800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf3e:	4b38      	ldr	r3, [pc, #224]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf4a:	d107      	bne.n	800bf5c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf50:	4618      	mov	r0, r3
 800bf52:	f000 fe0b 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf5a:	e340      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf60:	e33d      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf62:	4b2f      	ldr	r3, [pc, #188]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf6e:	d107      	bne.n	800bf80 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf70:	f107 0318 	add.w	r3, r7, #24
 800bf74:	4618      	mov	r0, r3
 800bf76:	f000 fb51 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf7a:	69bb      	ldr	r3, [r7, #24]
 800bf7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf7e:	e32e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf80:	2300      	movs	r3, #0
 800bf82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf84:	e32b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf86:	4b26      	ldr	r3, [pc, #152]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf92:	d107      	bne.n	800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf94:	f107 030c 	add.w	r3, r7, #12
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f000 fc93 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfa2:	e31c      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfa8:	e319      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfaa:	4b1d      	ldr	r3, [pc, #116]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bfae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bfb2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bfb4:	4b1a      	ldr	r3, [pc, #104]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f003 0304 	and.w	r3, r3, #4
 800bfbc:	2b04      	cmp	r3, #4
 800bfbe:	d10c      	bne.n	800bfda <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800bfc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d109      	bne.n	800bfda <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfc6:	4b16      	ldr	r3, [pc, #88]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	08db      	lsrs	r3, r3, #3
 800bfcc:	f003 0303 	and.w	r3, r3, #3
 800bfd0:	4a14      	ldr	r2, [pc, #80]	@ (800c024 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bfd2:	fa22 f303 	lsr.w	r3, r2, r3
 800bfd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfd8:	e01e      	b.n	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bfda:	4b11      	ldr	r3, [pc, #68]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bfe6:	d106      	bne.n	800bff6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800bfe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfee:	d102      	bne.n	800bff6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bff0:	4b0d      	ldr	r3, [pc, #52]	@ (800c028 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bff4:	e010      	b.n	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bff6:	4b0a      	ldr	r3, [pc, #40]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bffe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c002:	d106      	bne.n	800c012 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c00a:	d102      	bne.n	800c012 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c00c:	4b07      	ldr	r3, [pc, #28]	@ (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c010:	e002      	b.n	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c012:	2300      	movs	r3, #0
 800c014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c016:	e2e2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c018:	e2e1      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c01a:	4b05      	ldr	r3, [pc, #20]	@ (800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c01e:	e2de      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c020:	58024400 	.word	0x58024400
 800c024:	03d09000 	.word	0x03d09000
 800c028:	003d0900 	.word	0x003d0900
 800c02c:	017d7840 	.word	0x017d7840
 800c030:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c034:	2300      	movs	r3, #0
 800c036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c038:	e2d1      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c03a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c03e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800c042:	430b      	orrs	r3, r1
 800c044:	f040 809c 	bne.w	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c048:	4b93      	ldr	r3, [pc, #588]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c04a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c04c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c050:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c054:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c058:	d054      	beq.n	800c104 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c05c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c060:	f200 808b 	bhi.w	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c066:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c06a:	f000 8083 	beq.w	800c174 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c070:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c074:	f200 8081 	bhi.w	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c07a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c07e:	d02f      	beq.n	800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c086:	d878      	bhi.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d004      	beq.n	800c098 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c094:	d012      	beq.n	800c0bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c096:	e070      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c098:	4b7f      	ldr	r3, [pc, #508]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0a4:	d107      	bne.n	800c0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 fd5e 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0b4:	e293      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0ba:	e290      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0bc:	4b76      	ldr	r3, [pc, #472]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c0c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0c8:	d107      	bne.n	800c0da <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0ca:	f107 0318 	add.w	r3, r7, #24
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f000 faa4 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0d8:	e281      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0de:	e27e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0e0:	4b6d      	ldr	r3, [pc, #436]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0ec:	d107      	bne.n	800c0fe <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0ee:	f107 030c 	add.w	r3, r7, #12
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f000 fbe6 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0fc:	e26f      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0fe:	2300      	movs	r3, #0
 800c100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c102:	e26c      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c104:	4b64      	ldr	r3, [pc, #400]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c108:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c10c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c10e:	4b62      	ldr	r3, [pc, #392]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f003 0304 	and.w	r3, r3, #4
 800c116:	2b04      	cmp	r3, #4
 800c118:	d10c      	bne.n	800c134 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c11a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d109      	bne.n	800c134 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c120:	4b5d      	ldr	r3, [pc, #372]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	08db      	lsrs	r3, r3, #3
 800c126:	f003 0303 	and.w	r3, r3, #3
 800c12a:	4a5c      	ldr	r2, [pc, #368]	@ (800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c12c:	fa22 f303 	lsr.w	r3, r2, r3
 800c130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c132:	e01e      	b.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c134:	4b58      	ldr	r3, [pc, #352]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c13c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c140:	d106      	bne.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c144:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c148:	d102      	bne.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c14a:	4b55      	ldr	r3, [pc, #340]	@ (800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c14e:	e010      	b.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c150:	4b51      	ldr	r3, [pc, #324]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c158:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c15c:	d106      	bne.n	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c164:	d102      	bne.n	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c166:	4b4f      	ldr	r3, [pc, #316]	@ (800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c168:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c16a:	e002      	b.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c16c:	2300      	movs	r3, #0
 800c16e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c170:	e235      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c172:	e234      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c174:	4b4c      	ldr	r3, [pc, #304]	@ (800c2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c178:	e231      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c17a:	2300      	movs	r3, #0
 800c17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c17e:	e22e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c180:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c184:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800c188:	430b      	orrs	r3, r1
 800c18a:	f040 808f 	bne.w	800c2ac <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c18e:	4b42      	ldr	r3, [pc, #264]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c192:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c196:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800c198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c19a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c19e:	d06b      	beq.n	800c278 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c1a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c1a6:	d874      	bhi.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c1ae:	d056      	beq.n	800c25e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c1b6:	d86c      	bhi.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c1b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c1be:	d03b      	beq.n	800c238 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c1c6:	d864      	bhi.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1ce:	d021      	beq.n	800c214 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1d6:	d85c      	bhi.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d004      	beq.n	800c1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1e4:	d004      	beq.n	800c1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c1e6:	e054      	b.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c1e8:	f7fe fa4c 	bl	800a684 <HAL_RCC_GetPCLK1Freq>
 800c1ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c1ee:	e1f6      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1f0:	4b29      	ldr	r3, [pc, #164]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c1f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c1fc:	d107      	bne.n	800c20e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1fe:	f107 0318 	add.w	r3, r7, #24
 800c202:	4618      	mov	r0, r3
 800c204:	f000 fa0a 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c208:	69fb      	ldr	r3, [r7, #28]
 800c20a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c20c:	e1e7      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c20e:	2300      	movs	r3, #0
 800c210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c212:	e1e4      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c214:	4b20      	ldr	r3, [pc, #128]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c21c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c220:	d107      	bne.n	800c232 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c222:	f107 030c 	add.w	r3, r7, #12
 800c226:	4618      	mov	r0, r3
 800c228:	f000 fb4c 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c230:	e1d5      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c232:	2300      	movs	r3, #0
 800c234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c236:	e1d2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c238:	4b17      	ldr	r3, [pc, #92]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f003 0304 	and.w	r3, r3, #4
 800c240:	2b04      	cmp	r3, #4
 800c242:	d109      	bne.n	800c258 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c244:	4b14      	ldr	r3, [pc, #80]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	08db      	lsrs	r3, r3, #3
 800c24a:	f003 0303 	and.w	r3, r3, #3
 800c24e:	4a13      	ldr	r2, [pc, #76]	@ (800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c250:	fa22 f303 	lsr.w	r3, r2, r3
 800c254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c256:	e1c2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c25c:	e1bf      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c25e:	4b0e      	ldr	r3, [pc, #56]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c26a:	d102      	bne.n	800c272 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c26c:	4b0c      	ldr	r3, [pc, #48]	@ (800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c270:	e1b5      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c272:	2300      	movs	r3, #0
 800c274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c276:	e1b2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c278:	4b07      	ldr	r3, [pc, #28]	@ (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c280:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c284:	d102      	bne.n	800c28c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c286:	4b07      	ldr	r3, [pc, #28]	@ (800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c28a:	e1a8      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c28c:	2300      	movs	r3, #0
 800c28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c290:	e1a5      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c292:	2300      	movs	r3, #0
 800c294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c296:	e1a2      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c298:	58024400 	.word	0x58024400
 800c29c:	03d09000 	.word	0x03d09000
 800c2a0:	003d0900 	.word	0x003d0900
 800c2a4:	017d7840 	.word	0x017d7840
 800c2a8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c2ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2b0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800c2b4:	430b      	orrs	r3, r1
 800c2b6:	d173      	bne.n	800c3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c2b8:	4b9c      	ldr	r3, [pc, #624]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c2ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c2c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2c8:	d02f      	beq.n	800c32a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2d0:	d863      	bhi.n	800c39a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d004      	beq.n	800c2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c2d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2de:	d012      	beq.n	800c306 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c2e0:	e05b      	b.n	800c39a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2e2:	4b92      	ldr	r3, [pc, #584]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2ee:	d107      	bne.n	800c300 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2f0:	f107 0318 	add.w	r3, r7, #24
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f000 f991 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2fe:	e16e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c300:	2300      	movs	r3, #0
 800c302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c304:	e16b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c306:	4b89      	ldr	r3, [pc, #548]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c30e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c312:	d107      	bne.n	800c324 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c314:	f107 030c 	add.w	r3, r7, #12
 800c318:	4618      	mov	r0, r3
 800c31a:	f000 fad3 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c322:	e15c      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c324:	2300      	movs	r3, #0
 800c326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c328:	e159      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c32a:	4b80      	ldr	r3, [pc, #512]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c32c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c32e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c332:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c334:	4b7d      	ldr	r3, [pc, #500]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f003 0304 	and.w	r3, r3, #4
 800c33c:	2b04      	cmp	r3, #4
 800c33e:	d10c      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c342:	2b00      	cmp	r3, #0
 800c344:	d109      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c346:	4b79      	ldr	r3, [pc, #484]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	08db      	lsrs	r3, r3, #3
 800c34c:	f003 0303 	and.w	r3, r3, #3
 800c350:	4a77      	ldr	r2, [pc, #476]	@ (800c530 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c352:	fa22 f303 	lsr.w	r3, r2, r3
 800c356:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c358:	e01e      	b.n	800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c35a:	4b74      	ldr	r3, [pc, #464]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c366:	d106      	bne.n	800c376 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c36a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c36e:	d102      	bne.n	800c376 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c370:	4b70      	ldr	r3, [pc, #448]	@ (800c534 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c372:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c374:	e010      	b.n	800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c376:	4b6d      	ldr	r3, [pc, #436]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c37e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c382:	d106      	bne.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c386:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c38a:	d102      	bne.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c38c:	4b6a      	ldr	r3, [pc, #424]	@ (800c538 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c38e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c390:	e002      	b.n	800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c392:	2300      	movs	r3, #0
 800c394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c396:	e122      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c398:	e121      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c39a:	2300      	movs	r3, #0
 800c39c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c39e:	e11e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c3a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3a4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c3a8:	430b      	orrs	r3, r1
 800c3aa:	d133      	bne.n	800c414 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c3ac:	4b5f      	ldr	r3, [pc, #380]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c3ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c3b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c3b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d004      	beq.n	800c3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c3c2:	d012      	beq.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c3c4:	e023      	b.n	800c40e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c3c6:	4b59      	ldr	r3, [pc, #356]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c3ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c3d2:	d107      	bne.n	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c3d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f000 fbc7 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3e2:	e0fc      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3e8:	e0f9      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3ea:	4b50      	ldr	r3, [pc, #320]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c3f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c3f6:	d107      	bne.n	800c408 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3f8:	f107 0318 	add.w	r3, r7, #24
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f000 f90d 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c402:	6a3b      	ldr	r3, [r7, #32]
 800c404:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c406:	e0ea      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c408:	2300      	movs	r3, #0
 800c40a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c40c:	e0e7      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c40e:	2300      	movs	r3, #0
 800c410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c412:	e0e4      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c414:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c418:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c41c:	430b      	orrs	r3, r1
 800c41e:	f040 808d 	bne.w	800c53c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c422:	4b42      	ldr	r3, [pc, #264]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c426:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c42a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c42e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c432:	d06b      	beq.n	800c50c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c436:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c43a:	d874      	bhi.n	800c526 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c442:	d056      	beq.n	800c4f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c44a:	d86c      	bhi.n	800c526 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c452:	d03b      	beq.n	800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c456:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c45a:	d864      	bhi.n	800c526 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c462:	d021      	beq.n	800c4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c46a:	d85c      	bhi.n	800c526 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d004      	beq.n	800c47c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c478:	d004      	beq.n	800c484 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c47a:	e054      	b.n	800c526 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c47c:	f000 f8b8 	bl	800c5f0 <HAL_RCCEx_GetD3PCLK1Freq>
 800c480:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c482:	e0ac      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c484:	4b29      	ldr	r3, [pc, #164]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c48c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c490:	d107      	bne.n	800c4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c492:	f107 0318 	add.w	r3, r7, #24
 800c496:	4618      	mov	r0, r3
 800c498:	f000 f8c0 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4a0:	e09d      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4a6:	e09a      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4a8:	4b20      	ldr	r3, [pc, #128]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c4b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c4b4:	d107      	bne.n	800c4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4b6:	f107 030c 	add.w	r3, r7, #12
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f000 fa02 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4c4:	e08b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4ca:	e088      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c4cc:	4b17      	ldr	r3, [pc, #92]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f003 0304 	and.w	r3, r3, #4
 800c4d4:	2b04      	cmp	r3, #4
 800c4d6:	d109      	bne.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4d8:	4b14      	ldr	r3, [pc, #80]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	08db      	lsrs	r3, r3, #3
 800c4de:	f003 0303 	and.w	r3, r3, #3
 800c4e2:	4a13      	ldr	r2, [pc, #76]	@ (800c530 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c4e4:	fa22 f303 	lsr.w	r3, r2, r3
 800c4e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4ea:	e078      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4f0:	e075      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c4f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4fe:	d102      	bne.n	800c506 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c500:	4b0c      	ldr	r3, [pc, #48]	@ (800c534 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c504:	e06b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c506:	2300      	movs	r3, #0
 800c508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c50a:	e068      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c50c:	4b07      	ldr	r3, [pc, #28]	@ (800c52c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c514:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c518:	d102      	bne.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c51a:	4b07      	ldr	r3, [pc, #28]	@ (800c538 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c51c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c51e:	e05e      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c520:	2300      	movs	r3, #0
 800c522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c524:	e05b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c526:	2300      	movs	r3, #0
 800c528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c52a:	e058      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c52c:	58024400 	.word	0x58024400
 800c530:	03d09000 	.word	0x03d09000
 800c534:	003d0900 	.word	0x003d0900
 800c538:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c53c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c540:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c544:	430b      	orrs	r3, r1
 800c546:	d148      	bne.n	800c5da <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c548:	4b27      	ldr	r3, [pc, #156]	@ (800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c54a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c54c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c550:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c558:	d02a      	beq.n	800c5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c55a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c560:	d838      	bhi.n	800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c564:	2b00      	cmp	r3, #0
 800c566:	d004      	beq.n	800c572 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c56a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c56e:	d00d      	beq.n	800c58c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c570:	e030      	b.n	800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c572:	4b1d      	ldr	r3, [pc, #116]	@ (800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c57a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c57e:	d102      	bne.n	800c586 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c580:	4b1a      	ldr	r3, [pc, #104]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c584:	e02b      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c586:	2300      	movs	r3, #0
 800c588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c58a:	e028      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c58c:	4b16      	ldr	r3, [pc, #88]	@ (800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c594:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c598:	d107      	bne.n	800c5aa <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c59a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f000 fae4 	bl	800cb6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5a8:	e019      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5ae:	e016      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c5b0:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c5b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c5bc:	d107      	bne.n	800c5ce <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c5be:	f107 0318 	add.w	r3, r7, #24
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f000 f82a 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5cc:	e007      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5d2:	e004      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5d8:	e001      	b.n	800c5de <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c5de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	3740      	adds	r7, #64	@ 0x40
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	58024400 	.word	0x58024400
 800c5ec:	017d7840 	.word	0x017d7840

0800c5f0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c5f4:	f7fe f816 	bl	800a624 <HAL_RCC_GetHCLKFreq>
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	4b06      	ldr	r3, [pc, #24]	@ (800c614 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c5fc:	6a1b      	ldr	r3, [r3, #32]
 800c5fe:	091b      	lsrs	r3, r3, #4
 800c600:	f003 0307 	and.w	r3, r3, #7
 800c604:	4904      	ldr	r1, [pc, #16]	@ (800c618 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c606:	5ccb      	ldrb	r3, [r1, r3]
 800c608:	f003 031f 	and.w	r3, r3, #31
 800c60c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c610:	4618      	mov	r0, r3
 800c612:	bd80      	pop	{r7, pc}
 800c614:	58024400 	.word	0x58024400
 800c618:	0801594c 	.word	0x0801594c

0800c61c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b089      	sub	sp, #36	@ 0x24
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c624:	4ba1      	ldr	r3, [pc, #644]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c628:	f003 0303 	and.w	r3, r3, #3
 800c62c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c62e:	4b9f      	ldr	r3, [pc, #636]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c632:	0b1b      	lsrs	r3, r3, #12
 800c634:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c638:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c63a:	4b9c      	ldr	r3, [pc, #624]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c63e:	091b      	lsrs	r3, r3, #4
 800c640:	f003 0301 	and.w	r3, r3, #1
 800c644:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c646:	4b99      	ldr	r3, [pc, #612]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c64a:	08db      	lsrs	r3, r3, #3
 800c64c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c650:	693a      	ldr	r2, [r7, #16]
 800c652:	fb02 f303 	mul.w	r3, r2, r3
 800c656:	ee07 3a90 	vmov	s15, r3
 800c65a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c65e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	2b00      	cmp	r3, #0
 800c666:	f000 8111 	beq.w	800c88c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	2b02      	cmp	r3, #2
 800c66e:	f000 8083 	beq.w	800c778 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c672:	69bb      	ldr	r3, [r7, #24]
 800c674:	2b02      	cmp	r3, #2
 800c676:	f200 80a1 	bhi.w	800c7bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c67a:	69bb      	ldr	r3, [r7, #24]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d003      	beq.n	800c688 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c680:	69bb      	ldr	r3, [r7, #24]
 800c682:	2b01      	cmp	r3, #1
 800c684:	d056      	beq.n	800c734 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c686:	e099      	b.n	800c7bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c688:	4b88      	ldr	r3, [pc, #544]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	f003 0320 	and.w	r3, r3, #32
 800c690:	2b00      	cmp	r3, #0
 800c692:	d02d      	beq.n	800c6f0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c694:	4b85      	ldr	r3, [pc, #532]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	08db      	lsrs	r3, r3, #3
 800c69a:	f003 0303 	and.w	r3, r3, #3
 800c69e:	4a84      	ldr	r2, [pc, #528]	@ (800c8b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c6a0:	fa22 f303 	lsr.w	r3, r2, r3
 800c6a4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	ee07 3a90 	vmov	s15, r3
 800c6ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	ee07 3a90 	vmov	s15, r3
 800c6b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6be:	4b7b      	ldr	r3, [pc, #492]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6c6:	ee07 3a90 	vmov	s15, r3
 800c6ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c6d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c6ee:	e087      	b.n	800c800 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	ee07 3a90 	vmov	s15, r3
 800c6f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c8b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c6fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c702:	4b6a      	ldr	r3, [pc, #424]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c70a:	ee07 3a90 	vmov	s15, r3
 800c70e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c712:	ed97 6a03 	vldr	s12, [r7, #12]
 800c716:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c71a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c71e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c72a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c72e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c732:	e065      	b.n	800c800 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	ee07 3a90 	vmov	s15, r3
 800c73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c73e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c8bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c746:	4b59      	ldr	r3, [pc, #356]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c74a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c74e:	ee07 3a90 	vmov	s15, r3
 800c752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c756:	ed97 6a03 	vldr	s12, [r7, #12]
 800c75a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c75e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c76a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c76e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c776:	e043      	b.n	800c800 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	ee07 3a90 	vmov	s15, r3
 800c77e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c782:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c8c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c78a:	4b48      	ldr	r3, [pc, #288]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c78c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c78e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c792:	ee07 3a90 	vmov	s15, r3
 800c796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c79a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c79e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c7a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c7ba:	e021      	b.n	800c800 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	ee07 3a90 	vmov	s15, r3
 800c7c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c8bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c7ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7ce:	4b37      	ldr	r3, [pc, #220]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7d6:	ee07 3a90 	vmov	s15, r3
 800c7da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c7e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c7e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c7fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c800:	4b2a      	ldr	r3, [pc, #168]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c804:	0a5b      	lsrs	r3, r3, #9
 800c806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c80a:	ee07 3a90 	vmov	s15, r3
 800c80e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c812:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c816:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c81a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c81e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c826:	ee17 2a90 	vmov	r2, s15
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c82e:	4b1f      	ldr	r3, [pc, #124]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c832:	0c1b      	lsrs	r3, r3, #16
 800c834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c838:	ee07 3a90 	vmov	s15, r3
 800c83c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c840:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c844:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c848:	edd7 6a07 	vldr	s13, [r7, #28]
 800c84c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c854:	ee17 2a90 	vmov	r2, s15
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c85c:	4b13      	ldr	r3, [pc, #76]	@ (800c8ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c860:	0e1b      	lsrs	r3, r3, #24
 800c862:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c866:	ee07 3a90 	vmov	s15, r3
 800c86a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c86e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c872:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c876:	edd7 6a07 	vldr	s13, [r7, #28]
 800c87a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c87e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c882:	ee17 2a90 	vmov	r2, s15
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c88a:	e008      	b.n	800c89e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2200      	movs	r2, #0
 800c896:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2200      	movs	r2, #0
 800c89c:	609a      	str	r2, [r3, #8]
}
 800c89e:	bf00      	nop
 800c8a0:	3724      	adds	r7, #36	@ 0x24
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	58024400 	.word	0x58024400
 800c8b0:	03d09000 	.word	0x03d09000
 800c8b4:	46000000 	.word	0x46000000
 800c8b8:	4c742400 	.word	0x4c742400
 800c8bc:	4a742400 	.word	0x4a742400
 800c8c0:	4bbebc20 	.word	0x4bbebc20

0800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b089      	sub	sp, #36	@ 0x24
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c8cc:	4ba1      	ldr	r3, [pc, #644]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8d0:	f003 0303 	and.w	r3, r3, #3
 800c8d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c8d6:	4b9f      	ldr	r3, [pc, #636]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8da:	0d1b      	lsrs	r3, r3, #20
 800c8dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c8e2:	4b9c      	ldr	r3, [pc, #624]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8e6:	0a1b      	lsrs	r3, r3, #8
 800c8e8:	f003 0301 	and.w	r3, r3, #1
 800c8ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c8ee:	4b99      	ldr	r3, [pc, #612]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8f2:	08db      	lsrs	r3, r3, #3
 800c8f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c8f8:	693a      	ldr	r2, [r7, #16]
 800c8fa:	fb02 f303 	mul.w	r3, r2, r3
 800c8fe:	ee07 3a90 	vmov	s15, r3
 800c902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c906:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f000 8111 	beq.w	800cb34 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	2b02      	cmp	r3, #2
 800c916:	f000 8083 	beq.w	800ca20 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c91a:	69bb      	ldr	r3, [r7, #24]
 800c91c:	2b02      	cmp	r3, #2
 800c91e:	f200 80a1 	bhi.w	800ca64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d003      	beq.n	800c930 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d056      	beq.n	800c9dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c92e:	e099      	b.n	800ca64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c930:	4b88      	ldr	r3, [pc, #544]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f003 0320 	and.w	r3, r3, #32
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d02d      	beq.n	800c998 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c93c:	4b85      	ldr	r3, [pc, #532]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	08db      	lsrs	r3, r3, #3
 800c942:	f003 0303 	and.w	r3, r3, #3
 800c946:	4a84      	ldr	r2, [pc, #528]	@ (800cb58 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c948:	fa22 f303 	lsr.w	r3, r2, r3
 800c94c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	ee07 3a90 	vmov	s15, r3
 800c954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	ee07 3a90 	vmov	s15, r3
 800c95e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c966:	4b7b      	ldr	r3, [pc, #492]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c96a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c96e:	ee07 3a90 	vmov	s15, r3
 800c972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c976:	ed97 6a03 	vldr	s12, [r7, #12]
 800c97a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cb5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c97e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c98a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c98e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c992:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c996:	e087      	b.n	800caa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	ee07 3a90 	vmov	s15, r3
 800c99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cb60 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c9a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9aa:	4b6a      	ldr	r3, [pc, #424]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9b2:	ee07 3a90 	vmov	s15, r3
 800c9b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cb5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c9c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c9ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9da:	e065      	b.n	800caa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	ee07 3a90 	vmov	s15, r3
 800c9e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cb64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c9ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9ee:	4b59      	ldr	r3, [pc, #356]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9f6:	ee07 3a90 	vmov	s15, r3
 800c9fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cb5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca1e:	e043      	b.n	800caa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	ee07 3a90 	vmov	s15, r3
 800ca26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cb68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ca2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca32:	4b48      	ldr	r3, [pc, #288]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca3a:	ee07 3a90 	vmov	s15, r3
 800ca3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca42:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cb5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca62:	e021      	b.n	800caa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cb64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ca72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca76:	4b37      	ldr	r3, [pc, #220]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca7e:	ee07 3a90 	vmov	s15, r3
 800ca82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca86:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cb5c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caa6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800caa8:	4b2a      	ldr	r3, [pc, #168]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800caaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800caac:	0a5b      	lsrs	r3, r3, #9
 800caae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cab2:	ee07 3a90 	vmov	s15, r3
 800cab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cabe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cac2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cace:	ee17 2a90 	vmov	r2, s15
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cad6:	4b1f      	ldr	r3, [pc, #124]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cada:	0c1b      	lsrs	r3, r3, #16
 800cadc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cae0:	ee07 3a90 	vmov	s15, r3
 800cae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cae8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800caec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800caf0:	edd7 6a07 	vldr	s13, [r7, #28]
 800caf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cafc:	ee17 2a90 	vmov	r2, s15
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cb04:	4b13      	ldr	r3, [pc, #76]	@ (800cb54 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb08:	0e1b      	lsrs	r3, r3, #24
 800cb0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb0e:	ee07 3a90 	vmov	s15, r3
 800cb12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cb1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cb1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb2a:	ee17 2a90 	vmov	r2, s15
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cb32:	e008      	b.n	800cb46 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2200      	movs	r2, #0
 800cb38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2200      	movs	r2, #0
 800cb44:	609a      	str	r2, [r3, #8]
}
 800cb46:	bf00      	nop
 800cb48:	3724      	adds	r7, #36	@ 0x24
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
 800cb52:	bf00      	nop
 800cb54:	58024400 	.word	0x58024400
 800cb58:	03d09000 	.word	0x03d09000
 800cb5c:	46000000 	.word	0x46000000
 800cb60:	4c742400 	.word	0x4c742400
 800cb64:	4a742400 	.word	0x4a742400
 800cb68:	4bbebc20 	.word	0x4bbebc20

0800cb6c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b089      	sub	sp, #36	@ 0x24
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cb74:	4ba0      	ldr	r3, [pc, #640]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb78:	f003 0303 	and.w	r3, r3, #3
 800cb7c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cb7e:	4b9e      	ldr	r3, [pc, #632]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb82:	091b      	lsrs	r3, r3, #4
 800cb84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cb88:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800cb8a:	4b9b      	ldr	r3, [pc, #620]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb8e:	f003 0301 	and.w	r3, r3, #1
 800cb92:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cb94:	4b98      	ldr	r3, [pc, #608]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb98:	08db      	lsrs	r3, r3, #3
 800cb9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cb9e:	693a      	ldr	r2, [r7, #16]
 800cba0:	fb02 f303 	mul.w	r3, r2, r3
 800cba4:	ee07 3a90 	vmov	s15, r3
 800cba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbac:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f000 8111 	beq.w	800cdda <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800cbb8:	69bb      	ldr	r3, [r7, #24]
 800cbba:	2b02      	cmp	r3, #2
 800cbbc:	f000 8083 	beq.w	800ccc6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800cbc0:	69bb      	ldr	r3, [r7, #24]
 800cbc2:	2b02      	cmp	r3, #2
 800cbc4:	f200 80a1 	bhi.w	800cd0a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800cbc8:	69bb      	ldr	r3, [r7, #24]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d003      	beq.n	800cbd6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d056      	beq.n	800cc82 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800cbd4:	e099      	b.n	800cd0a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cbd6:	4b88      	ldr	r3, [pc, #544]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f003 0320 	and.w	r3, r3, #32
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d02d      	beq.n	800cc3e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbe2:	4b85      	ldr	r3, [pc, #532]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	08db      	lsrs	r3, r3, #3
 800cbe8:	f003 0303 	and.w	r3, r3, #3
 800cbec:	4a83      	ldr	r2, [pc, #524]	@ (800cdfc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cbee:	fa22 f303 	lsr.w	r3, r2, r3
 800cbf2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	ee07 3a90 	vmov	s15, r3
 800cbfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbfe:	697b      	ldr	r3, [r7, #20]
 800cc00:	ee07 3a90 	vmov	s15, r3
 800cc04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc0c:	4b7a      	ldr	r3, [pc, #488]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc14:	ee07 3a90 	vmov	s15, r3
 800cc18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc1c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc20:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ce00 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc38:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cc3c:	e087      	b.n	800cd4e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	ee07 3a90 	vmov	s15, r3
 800cc44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc48:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ce04 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cc4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc50:	4b69      	ldr	r3, [pc, #420]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc58:	ee07 3a90 	vmov	s15, r3
 800cc5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc60:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc64:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ce00 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc80:	e065      	b.n	800cd4e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc82:	697b      	ldr	r3, [r7, #20]
 800cc84:	ee07 3a90 	vmov	s15, r3
 800cc88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc8c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ce08 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cc90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc94:	4b58      	ldr	r3, [pc, #352]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc9c:	ee07 3a90 	vmov	s15, r3
 800cca0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cca4:	ed97 6a03 	vldr	s12, [r7, #12]
 800cca8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ce00 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ccac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ccb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccc0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ccc4:	e043      	b.n	800cd4e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	ee07 3a90 	vmov	s15, r3
 800cccc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccd0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ce0c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ccd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccd8:	4b47      	ldr	r3, [pc, #284]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cce0:	ee07 3a90 	vmov	s15, r3
 800cce4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cce8:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccec:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ce00 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ccf0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ccfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd04:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd08:	e021      	b.n	800cd4e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	ee07 3a90 	vmov	s15, r3
 800cd10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd14:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ce04 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cd18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd1c:	4b36      	ldr	r3, [pc, #216]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd24:	ee07 3a90 	vmov	s15, r3
 800cd28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd2c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd30:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ce00 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cd34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cd40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd44:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd48:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd4c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cd4e:	4b2a      	ldr	r3, [pc, #168]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd52:	0a5b      	lsrs	r3, r3, #9
 800cd54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd58:	ee07 3a90 	vmov	s15, r3
 800cd5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd64:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd68:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd74:	ee17 2a90 	vmov	r2, s15
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cd7c:	4b1e      	ldr	r3, [pc, #120]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd80:	0c1b      	lsrs	r3, r3, #16
 800cd82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd86:	ee07 3a90 	vmov	s15, r3
 800cd8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd92:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd96:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cda2:	ee17 2a90 	vmov	r2, s15
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cdaa:	4b13      	ldr	r3, [pc, #76]	@ (800cdf8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cdac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdae:	0e1b      	lsrs	r3, r3, #24
 800cdb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cdb4:	ee07 3a90 	vmov	s15, r3
 800cdb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cdc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cdc4:	edd7 6a07 	vldr	s13, [r7, #28]
 800cdc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cdcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cdd0:	ee17 2a90 	vmov	r2, s15
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cdd8:	e008      	b.n	800cdec <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2200      	movs	r2, #0
 800cdde:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2200      	movs	r2, #0
 800cde4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2200      	movs	r2, #0
 800cdea:	609a      	str	r2, [r3, #8]
}
 800cdec:	bf00      	nop
 800cdee:	3724      	adds	r7, #36	@ 0x24
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr
 800cdf8:	58024400 	.word	0x58024400
 800cdfc:	03d09000 	.word	0x03d09000
 800ce00:	46000000 	.word	0x46000000
 800ce04:	4c742400 	.word	0x4c742400
 800ce08:	4a742400 	.word	0x4a742400
 800ce0c:	4bbebc20 	.word	0x4bbebc20

0800ce10 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b084      	sub	sp, #16
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ce1e:	4b53      	ldr	r3, [pc, #332]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce22:	f003 0303 	and.w	r3, r3, #3
 800ce26:	2b03      	cmp	r3, #3
 800ce28:	d101      	bne.n	800ce2e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e099      	b.n	800cf62 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ce2e:	4b4f      	ldr	r3, [pc, #316]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a4e      	ldr	r2, [pc, #312]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce34:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ce38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce3a:	f7f8 ff23 	bl	8005c84 <HAL_GetTick>
 800ce3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ce40:	e008      	b.n	800ce54 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ce42:	f7f8 ff1f 	bl	8005c84 <HAL_GetTick>
 800ce46:	4602      	mov	r2, r0
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	1ad3      	subs	r3, r2, r3
 800ce4c:	2b02      	cmp	r3, #2
 800ce4e:	d901      	bls.n	800ce54 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ce50:	2303      	movs	r3, #3
 800ce52:	e086      	b.n	800cf62 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ce54:	4b45      	ldr	r3, [pc, #276]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d1f0      	bne.n	800ce42 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ce60:	4b42      	ldr	r3, [pc, #264]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce64:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	031b      	lsls	r3, r3, #12
 800ce6e:	493f      	ldr	r1, [pc, #252]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ce70:	4313      	orrs	r3, r2
 800ce72:	628b      	str	r3, [r1, #40]	@ 0x28
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	3b01      	subs	r3, #1
 800ce7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	689b      	ldr	r3, [r3, #8]
 800ce82:	3b01      	subs	r3, #1
 800ce84:	025b      	lsls	r3, r3, #9
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	431a      	orrs	r2, r3
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	68db      	ldr	r3, [r3, #12]
 800ce8e:	3b01      	subs	r3, #1
 800ce90:	041b      	lsls	r3, r3, #16
 800ce92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ce96:	431a      	orrs	r2, r3
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	061b      	lsls	r3, r3, #24
 800cea0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cea4:	4931      	ldr	r1, [pc, #196]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cea6:	4313      	orrs	r3, r2
 800cea8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ceaa:	4b30      	ldr	r3, [pc, #192]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ceac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	695b      	ldr	r3, [r3, #20]
 800ceb6:	492d      	ldr	r1, [pc, #180]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cebc:	4b2b      	ldr	r3, [pc, #172]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cec0:	f023 0220 	bic.w	r2, r3, #32
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	699b      	ldr	r3, [r3, #24]
 800cec8:	4928      	ldr	r1, [pc, #160]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ceca:	4313      	orrs	r3, r2
 800cecc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cece:	4b27      	ldr	r3, [pc, #156]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ced0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ced2:	4a26      	ldr	r2, [pc, #152]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ced4:	f023 0310 	bic.w	r3, r3, #16
 800ced8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ceda:	4b24      	ldr	r3, [pc, #144]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cedc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cede:	4b24      	ldr	r3, [pc, #144]	@ (800cf70 <RCCEx_PLL2_Config+0x160>)
 800cee0:	4013      	ands	r3, r2
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	69d2      	ldr	r2, [r2, #28]
 800cee6:	00d2      	lsls	r2, r2, #3
 800cee8:	4920      	ldr	r1, [pc, #128]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800ceea:	4313      	orrs	r3, r2
 800ceec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ceee:	4b1f      	ldr	r3, [pc, #124]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cef2:	4a1e      	ldr	r2, [pc, #120]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cef4:	f043 0310 	orr.w	r3, r3, #16
 800cef8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d106      	bne.n	800cf0e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cf00:	4b1a      	ldr	r3, [pc, #104]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf04:	4a19      	ldr	r2, [pc, #100]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cf0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cf0c:	e00f      	b.n	800cf2e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d106      	bne.n	800cf22 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cf14:	4b15      	ldr	r3, [pc, #84]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf18:	4a14      	ldr	r2, [pc, #80]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cf20:	e005      	b.n	800cf2e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cf22:	4b12      	ldr	r3, [pc, #72]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf26:	4a11      	ldr	r2, [pc, #68]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cf2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cf2e:	4b0f      	ldr	r3, [pc, #60]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	4a0e      	ldr	r2, [pc, #56]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cf38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf3a:	f7f8 fea3 	bl	8005c84 <HAL_GetTick>
 800cf3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cf40:	e008      	b.n	800cf54 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cf42:	f7f8 fe9f 	bl	8005c84 <HAL_GetTick>
 800cf46:	4602      	mov	r2, r0
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	1ad3      	subs	r3, r2, r3
 800cf4c:	2b02      	cmp	r3, #2
 800cf4e:	d901      	bls.n	800cf54 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cf50:	2303      	movs	r3, #3
 800cf52:	e006      	b.n	800cf62 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cf54:	4b05      	ldr	r3, [pc, #20]	@ (800cf6c <RCCEx_PLL2_Config+0x15c>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d0f0      	beq.n	800cf42 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cf60:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	3710      	adds	r7, #16
 800cf66:	46bd      	mov	sp, r7
 800cf68:	bd80      	pop	{r7, pc}
 800cf6a:	bf00      	nop
 800cf6c:	58024400 	.word	0x58024400
 800cf70:	ffff0007 	.word	0xffff0007

0800cf74 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b084      	sub	sp, #16
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cf82:	4b53      	ldr	r3, [pc, #332]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cf84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf86:	f003 0303 	and.w	r3, r3, #3
 800cf8a:	2b03      	cmp	r3, #3
 800cf8c:	d101      	bne.n	800cf92 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	e099      	b.n	800d0c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cf92:	4b4f      	ldr	r3, [pc, #316]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4a4e      	ldr	r2, [pc, #312]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cf98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf9e:	f7f8 fe71 	bl	8005c84 <HAL_GetTick>
 800cfa2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cfa4:	e008      	b.n	800cfb8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cfa6:	f7f8 fe6d 	bl	8005c84 <HAL_GetTick>
 800cfaa:	4602      	mov	r2, r0
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	1ad3      	subs	r3, r2, r3
 800cfb0:	2b02      	cmp	r3, #2
 800cfb2:	d901      	bls.n	800cfb8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	e086      	b.n	800d0c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cfb8:	4b45      	ldr	r3, [pc, #276]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d1f0      	bne.n	800cfa6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800cfc4:	4b42      	ldr	r3, [pc, #264]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cfc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfc8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	051b      	lsls	r3, r3, #20
 800cfd2:	493f      	ldr	r1, [pc, #252]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800cfd4:	4313      	orrs	r3, r2
 800cfd6:	628b      	str	r3, [r1, #40]	@ 0x28
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	685b      	ldr	r3, [r3, #4]
 800cfdc:	3b01      	subs	r3, #1
 800cfde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	689b      	ldr	r3, [r3, #8]
 800cfe6:	3b01      	subs	r3, #1
 800cfe8:	025b      	lsls	r3, r3, #9
 800cfea:	b29b      	uxth	r3, r3
 800cfec:	431a      	orrs	r2, r3
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	68db      	ldr	r3, [r3, #12]
 800cff2:	3b01      	subs	r3, #1
 800cff4:	041b      	lsls	r3, r3, #16
 800cff6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cffa:	431a      	orrs	r2, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	691b      	ldr	r3, [r3, #16]
 800d000:	3b01      	subs	r3, #1
 800d002:	061b      	lsls	r3, r3, #24
 800d004:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d008:	4931      	ldr	r1, [pc, #196]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d00a:	4313      	orrs	r3, r2
 800d00c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d00e:	4b30      	ldr	r3, [pc, #192]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d012:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	695b      	ldr	r3, [r3, #20]
 800d01a:	492d      	ldr	r1, [pc, #180]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d01c:	4313      	orrs	r3, r2
 800d01e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d020:	4b2b      	ldr	r3, [pc, #172]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d024:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	699b      	ldr	r3, [r3, #24]
 800d02c:	4928      	ldr	r1, [pc, #160]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d02e:	4313      	orrs	r3, r2
 800d030:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d032:	4b27      	ldr	r3, [pc, #156]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d036:	4a26      	ldr	r2, [pc, #152]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d038:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d03c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d03e:	4b24      	ldr	r3, [pc, #144]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d040:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d042:	4b24      	ldr	r3, [pc, #144]	@ (800d0d4 <RCCEx_PLL3_Config+0x160>)
 800d044:	4013      	ands	r3, r2
 800d046:	687a      	ldr	r2, [r7, #4]
 800d048:	69d2      	ldr	r2, [r2, #28]
 800d04a:	00d2      	lsls	r2, r2, #3
 800d04c:	4920      	ldr	r1, [pc, #128]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d04e:	4313      	orrs	r3, r2
 800d050:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d052:	4b1f      	ldr	r3, [pc, #124]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d056:	4a1e      	ldr	r2, [pc, #120]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d05c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d106      	bne.n	800d072 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d064:	4b1a      	ldr	r3, [pc, #104]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d068:	4a19      	ldr	r2, [pc, #100]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d06a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d06e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d070:	e00f      	b.n	800d092 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	2b01      	cmp	r3, #1
 800d076:	d106      	bne.n	800d086 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d078:	4b15      	ldr	r3, [pc, #84]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d07a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d07c:	4a14      	ldr	r2, [pc, #80]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d07e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d082:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d084:	e005      	b.n	800d092 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d086:	4b12      	ldr	r3, [pc, #72]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d08a:	4a11      	ldr	r2, [pc, #68]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d08c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d090:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d092:	4b0f      	ldr	r3, [pc, #60]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	4a0e      	ldr	r2, [pc, #56]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d09c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d09e:	f7f8 fdf1 	bl	8005c84 <HAL_GetTick>
 800d0a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d0a4:	e008      	b.n	800d0b8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d0a6:	f7f8 fded 	bl	8005c84 <HAL_GetTick>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	1ad3      	subs	r3, r2, r3
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	d901      	bls.n	800d0b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d0b4:	2303      	movs	r3, #3
 800d0b6:	e006      	b.n	800d0c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d0b8:	4b05      	ldr	r3, [pc, #20]	@ (800d0d0 <RCCEx_PLL3_Config+0x15c>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d0f0      	beq.n	800d0a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3710      	adds	r7, #16
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}
 800d0ce:	bf00      	nop
 800d0d0:	58024400 	.word	0x58024400
 800d0d4:	ffff0007 	.word	0xffff0007

0800d0d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d101      	bne.n	800d0ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e049      	b.n	800d17e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d0f0:	b2db      	uxtb	r3, r3
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d106      	bne.n	800d104 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f7f8 f98a 	bl	8005418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2202      	movs	r2, #2
 800d108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681a      	ldr	r2, [r3, #0]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3304      	adds	r3, #4
 800d114:	4619      	mov	r1, r3
 800d116:	4610      	mov	r0, r2
 800d118:	f001 f89a 	bl	800e250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2201      	movs	r2, #1
 800d120:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2201      	movs	r2, #1
 800d130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2201      	movs	r2, #1
 800d140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2201      	movs	r2, #1
 800d148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2201      	movs	r2, #1
 800d150:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2201      	movs	r2, #1
 800d158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2201      	movs	r2, #1
 800d160:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2201      	movs	r2, #1
 800d168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2201      	movs	r2, #1
 800d178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d17c:	2300      	movs	r3, #0
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3708      	adds	r7, #8
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}
	...

0800d188 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d188:	b480      	push	{r7}
 800d18a:	b085      	sub	sp, #20
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d196:	b2db      	uxtb	r3, r3
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d001      	beq.n	800d1a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d19c:	2301      	movs	r3, #1
 800d19e:	e04c      	b.n	800d23a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2202      	movs	r2, #2
 800d1a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4a26      	ldr	r2, [pc, #152]	@ (800d248 <HAL_TIM_Base_Start+0xc0>)
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	d022      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1ba:	d01d      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a22      	ldr	r2, [pc, #136]	@ (800d24c <HAL_TIM_Base_Start+0xc4>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d018      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	4a21      	ldr	r2, [pc, #132]	@ (800d250 <HAL_TIM_Base_Start+0xc8>)
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d013      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	4a1f      	ldr	r2, [pc, #124]	@ (800d254 <HAL_TIM_Base_Start+0xcc>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d00e      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4a1e      	ldr	r2, [pc, #120]	@ (800d258 <HAL_TIM_Base_Start+0xd0>)
 800d1e0:	4293      	cmp	r3, r2
 800d1e2:	d009      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a1c      	ldr	r2, [pc, #112]	@ (800d25c <HAL_TIM_Base_Start+0xd4>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d004      	beq.n	800d1f8 <HAL_TIM_Base_Start+0x70>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a1b      	ldr	r2, [pc, #108]	@ (800d260 <HAL_TIM_Base_Start+0xd8>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d115      	bne.n	800d224 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	689a      	ldr	r2, [r3, #8]
 800d1fe:	4b19      	ldr	r3, [pc, #100]	@ (800d264 <HAL_TIM_Base_Start+0xdc>)
 800d200:	4013      	ands	r3, r2
 800d202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2b06      	cmp	r3, #6
 800d208:	d015      	beq.n	800d236 <HAL_TIM_Base_Start+0xae>
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d210:	d011      	beq.n	800d236 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	681a      	ldr	r2, [r3, #0]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f042 0201 	orr.w	r2, r2, #1
 800d220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d222:	e008      	b.n	800d236 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f042 0201 	orr.w	r2, r2, #1
 800d232:	601a      	str	r2, [r3, #0]
 800d234:	e000      	b.n	800d238 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d236:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d238:	2300      	movs	r3, #0
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3714      	adds	r7, #20
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr
 800d246:	bf00      	nop
 800d248:	40010000 	.word	0x40010000
 800d24c:	40000400 	.word	0x40000400
 800d250:	40000800 	.word	0x40000800
 800d254:	40000c00 	.word	0x40000c00
 800d258:	40010400 	.word	0x40010400
 800d25c:	40001800 	.word	0x40001800
 800d260:	40014000 	.word	0x40014000
 800d264:	00010007 	.word	0x00010007

0800d268 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d101      	bne.n	800d27a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d276:	2301      	movs	r3, #1
 800d278:	e049      	b.n	800d30e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d280:	b2db      	uxtb	r3, r3
 800d282:	2b00      	cmp	r3, #0
 800d284:	d106      	bne.n	800d294 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2200      	movs	r2, #0
 800d28a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f000 f841 	bl	800d316 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2202      	movs	r2, #2
 800d298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681a      	ldr	r2, [r3, #0]
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	3304      	adds	r3, #4
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	4610      	mov	r0, r2
 800d2a8:	f000 ffd2 	bl	800e250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2201      	movs	r2, #1
 800d2c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2201      	movs	r2, #1
 800d2d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2201      	movs	r2, #1
 800d2d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2201      	movs	r2, #1
 800d2e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2201      	movs	r2, #1
 800d2e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2201      	movs	r2, #1
 800d300:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2201      	movs	r2, #1
 800d308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d30c:	2300      	movs	r3, #0
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800d316:	b480      	push	{r7}
 800d318:	b083      	sub	sp, #12
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800d31e:	bf00      	nop
 800d320:	370c      	adds	r7, #12
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
	...

0800d32c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b084      	sub	sp, #16
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
 800d334:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d109      	bne.n	800d350 <HAL_TIM_OC_Start+0x24>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d342:	b2db      	uxtb	r3, r3
 800d344:	2b01      	cmp	r3, #1
 800d346:	bf14      	ite	ne
 800d348:	2301      	movne	r3, #1
 800d34a:	2300      	moveq	r3, #0
 800d34c:	b2db      	uxtb	r3, r3
 800d34e:	e03c      	b.n	800d3ca <HAL_TIM_OC_Start+0x9e>
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	2b04      	cmp	r3, #4
 800d354:	d109      	bne.n	800d36a <HAL_TIM_OC_Start+0x3e>
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d35c:	b2db      	uxtb	r3, r3
 800d35e:	2b01      	cmp	r3, #1
 800d360:	bf14      	ite	ne
 800d362:	2301      	movne	r3, #1
 800d364:	2300      	moveq	r3, #0
 800d366:	b2db      	uxtb	r3, r3
 800d368:	e02f      	b.n	800d3ca <HAL_TIM_OC_Start+0x9e>
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	2b08      	cmp	r3, #8
 800d36e:	d109      	bne.n	800d384 <HAL_TIM_OC_Start+0x58>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d376:	b2db      	uxtb	r3, r3
 800d378:	2b01      	cmp	r3, #1
 800d37a:	bf14      	ite	ne
 800d37c:	2301      	movne	r3, #1
 800d37e:	2300      	moveq	r3, #0
 800d380:	b2db      	uxtb	r3, r3
 800d382:	e022      	b.n	800d3ca <HAL_TIM_OC_Start+0x9e>
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	2b0c      	cmp	r3, #12
 800d388:	d109      	bne.n	800d39e <HAL_TIM_OC_Start+0x72>
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d390:	b2db      	uxtb	r3, r3
 800d392:	2b01      	cmp	r3, #1
 800d394:	bf14      	ite	ne
 800d396:	2301      	movne	r3, #1
 800d398:	2300      	moveq	r3, #0
 800d39a:	b2db      	uxtb	r3, r3
 800d39c:	e015      	b.n	800d3ca <HAL_TIM_OC_Start+0x9e>
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	2b10      	cmp	r3, #16
 800d3a2:	d109      	bne.n	800d3b8 <HAL_TIM_OC_Start+0x8c>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d3aa:	b2db      	uxtb	r3, r3
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	bf14      	ite	ne
 800d3b0:	2301      	movne	r3, #1
 800d3b2:	2300      	moveq	r3, #0
 800d3b4:	b2db      	uxtb	r3, r3
 800d3b6:	e008      	b.n	800d3ca <HAL_TIM_OC_Start+0x9e>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d3be:	b2db      	uxtb	r3, r3
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	bf14      	ite	ne
 800d3c4:	2301      	movne	r3, #1
 800d3c6:	2300      	moveq	r3, #0
 800d3c8:	b2db      	uxtb	r3, r3
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d001      	beq.n	800d3d2 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	e0a1      	b.n	800d516 <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d104      	bne.n	800d3e2 <HAL_TIM_OC_Start+0xb6>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2202      	movs	r2, #2
 800d3dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d3e0:	e023      	b.n	800d42a <HAL_TIM_OC_Start+0xfe>
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	2b04      	cmp	r3, #4
 800d3e6:	d104      	bne.n	800d3f2 <HAL_TIM_OC_Start+0xc6>
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2202      	movs	r2, #2
 800d3ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d3f0:	e01b      	b.n	800d42a <HAL_TIM_OC_Start+0xfe>
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	2b08      	cmp	r3, #8
 800d3f6:	d104      	bne.n	800d402 <HAL_TIM_OC_Start+0xd6>
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2202      	movs	r2, #2
 800d3fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d400:	e013      	b.n	800d42a <HAL_TIM_OC_Start+0xfe>
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	2b0c      	cmp	r3, #12
 800d406:	d104      	bne.n	800d412 <HAL_TIM_OC_Start+0xe6>
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2202      	movs	r2, #2
 800d40c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d410:	e00b      	b.n	800d42a <HAL_TIM_OC_Start+0xfe>
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	2b10      	cmp	r3, #16
 800d416:	d104      	bne.n	800d422 <HAL_TIM_OC_Start+0xf6>
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2202      	movs	r2, #2
 800d41c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d420:	e003      	b.n	800d42a <HAL_TIM_OC_Start+0xfe>
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2202      	movs	r2, #2
 800d426:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	2201      	movs	r2, #1
 800d430:	6839      	ldr	r1, [r7, #0]
 800d432:	4618      	mov	r0, r3
 800d434:	f001 fc4a 	bl	800eccc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a38      	ldr	r2, [pc, #224]	@ (800d520 <HAL_TIM_OC_Start+0x1f4>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d013      	beq.n	800d46a <HAL_TIM_OC_Start+0x13e>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a37      	ldr	r2, [pc, #220]	@ (800d524 <HAL_TIM_OC_Start+0x1f8>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d00e      	beq.n	800d46a <HAL_TIM_OC_Start+0x13e>
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a35      	ldr	r2, [pc, #212]	@ (800d528 <HAL_TIM_OC_Start+0x1fc>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d009      	beq.n	800d46a <HAL_TIM_OC_Start+0x13e>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a34      	ldr	r2, [pc, #208]	@ (800d52c <HAL_TIM_OC_Start+0x200>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d004      	beq.n	800d46a <HAL_TIM_OC_Start+0x13e>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4a32      	ldr	r2, [pc, #200]	@ (800d530 <HAL_TIM_OC_Start+0x204>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d101      	bne.n	800d46e <HAL_TIM_OC_Start+0x142>
 800d46a:	2301      	movs	r3, #1
 800d46c:	e000      	b.n	800d470 <HAL_TIM_OC_Start+0x144>
 800d46e:	2300      	movs	r3, #0
 800d470:	2b00      	cmp	r3, #0
 800d472:	d007      	beq.n	800d484 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d482:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4a25      	ldr	r2, [pc, #148]	@ (800d520 <HAL_TIM_OC_Start+0x1f4>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d022      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d496:	d01d      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4a25      	ldr	r2, [pc, #148]	@ (800d534 <HAL_TIM_OC_Start+0x208>)
 800d49e:	4293      	cmp	r3, r2
 800d4a0:	d018      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	4a24      	ldr	r2, [pc, #144]	@ (800d538 <HAL_TIM_OC_Start+0x20c>)
 800d4a8:	4293      	cmp	r3, r2
 800d4aa:	d013      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a22      	ldr	r2, [pc, #136]	@ (800d53c <HAL_TIM_OC_Start+0x210>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d00e      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	4a1a      	ldr	r2, [pc, #104]	@ (800d524 <HAL_TIM_OC_Start+0x1f8>)
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d009      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	4a1e      	ldr	r2, [pc, #120]	@ (800d540 <HAL_TIM_OC_Start+0x214>)
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	d004      	beq.n	800d4d4 <HAL_TIM_OC_Start+0x1a8>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4a16      	ldr	r2, [pc, #88]	@ (800d528 <HAL_TIM_OC_Start+0x1fc>)
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d115      	bne.n	800d500 <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	689a      	ldr	r2, [r3, #8]
 800d4da:	4b1a      	ldr	r3, [pc, #104]	@ (800d544 <HAL_TIM_OC_Start+0x218>)
 800d4dc:	4013      	ands	r3, r2
 800d4de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	2b06      	cmp	r3, #6
 800d4e4:	d015      	beq.n	800d512 <HAL_TIM_OC_Start+0x1e6>
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4ec:	d011      	beq.n	800d512 <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	681a      	ldr	r2, [r3, #0]
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f042 0201 	orr.w	r2, r2, #1
 800d4fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4fe:	e008      	b.n	800d512 <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	681a      	ldr	r2, [r3, #0]
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f042 0201 	orr.w	r2, r2, #1
 800d50e:	601a      	str	r2, [r3, #0]
 800d510:	e000      	b.n	800d514 <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d512:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d514:	2300      	movs	r3, #0
}
 800d516:	4618      	mov	r0, r3
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
 800d51e:	bf00      	nop
 800d520:	40010000 	.word	0x40010000
 800d524:	40010400 	.word	0x40010400
 800d528:	40014000 	.word	0x40014000
 800d52c:	40014400 	.word	0x40014400
 800d530:	40014800 	.word	0x40014800
 800d534:	40000400 	.word	0x40000400
 800d538:	40000800 	.word	0x40000800
 800d53c:	40000c00 	.word	0x40000c00
 800d540:	40001800 	.word	0x40001800
 800d544:	00010007 	.word	0x00010007

0800d548 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b084      	sub	sp, #16
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d552:	2300      	movs	r3, #0
 800d554:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d109      	bne.n	800d570 <HAL_TIM_OC_Start_IT+0x28>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d562:	b2db      	uxtb	r3, r3
 800d564:	2b01      	cmp	r3, #1
 800d566:	bf14      	ite	ne
 800d568:	2301      	movne	r3, #1
 800d56a:	2300      	moveq	r3, #0
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	e03c      	b.n	800d5ea <HAL_TIM_OC_Start_IT+0xa2>
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	2b04      	cmp	r3, #4
 800d574:	d109      	bne.n	800d58a <HAL_TIM_OC_Start_IT+0x42>
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d57c:	b2db      	uxtb	r3, r3
 800d57e:	2b01      	cmp	r3, #1
 800d580:	bf14      	ite	ne
 800d582:	2301      	movne	r3, #1
 800d584:	2300      	moveq	r3, #0
 800d586:	b2db      	uxtb	r3, r3
 800d588:	e02f      	b.n	800d5ea <HAL_TIM_OC_Start_IT+0xa2>
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	2b08      	cmp	r3, #8
 800d58e:	d109      	bne.n	800d5a4 <HAL_TIM_OC_Start_IT+0x5c>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d596:	b2db      	uxtb	r3, r3
 800d598:	2b01      	cmp	r3, #1
 800d59a:	bf14      	ite	ne
 800d59c:	2301      	movne	r3, #1
 800d59e:	2300      	moveq	r3, #0
 800d5a0:	b2db      	uxtb	r3, r3
 800d5a2:	e022      	b.n	800d5ea <HAL_TIM_OC_Start_IT+0xa2>
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	2b0c      	cmp	r3, #12
 800d5a8:	d109      	bne.n	800d5be <HAL_TIM_OC_Start_IT+0x76>
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5b0:	b2db      	uxtb	r3, r3
 800d5b2:	2b01      	cmp	r3, #1
 800d5b4:	bf14      	ite	ne
 800d5b6:	2301      	movne	r3, #1
 800d5b8:	2300      	moveq	r3, #0
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	e015      	b.n	800d5ea <HAL_TIM_OC_Start_IT+0xa2>
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	2b10      	cmp	r3, #16
 800d5c2:	d109      	bne.n	800d5d8 <HAL_TIM_OC_Start_IT+0x90>
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d5ca:	b2db      	uxtb	r3, r3
 800d5cc:	2b01      	cmp	r3, #1
 800d5ce:	bf14      	ite	ne
 800d5d0:	2301      	movne	r3, #1
 800d5d2:	2300      	moveq	r3, #0
 800d5d4:	b2db      	uxtb	r3, r3
 800d5d6:	e008      	b.n	800d5ea <HAL_TIM_OC_Start_IT+0xa2>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d5de:	b2db      	uxtb	r3, r3
 800d5e0:	2b01      	cmp	r3, #1
 800d5e2:	bf14      	ite	ne
 800d5e4:	2301      	movne	r3, #1
 800d5e6:	2300      	moveq	r3, #0
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d001      	beq.n	800d5f2 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	e0ec      	b.n	800d7cc <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d104      	bne.n	800d602 <HAL_TIM_OC_Start_IT+0xba>
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2202      	movs	r2, #2
 800d5fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d600:	e023      	b.n	800d64a <HAL_TIM_OC_Start_IT+0x102>
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b04      	cmp	r3, #4
 800d606:	d104      	bne.n	800d612 <HAL_TIM_OC_Start_IT+0xca>
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2202      	movs	r2, #2
 800d60c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d610:	e01b      	b.n	800d64a <HAL_TIM_OC_Start_IT+0x102>
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	2b08      	cmp	r3, #8
 800d616:	d104      	bne.n	800d622 <HAL_TIM_OC_Start_IT+0xda>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2202      	movs	r2, #2
 800d61c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d620:	e013      	b.n	800d64a <HAL_TIM_OC_Start_IT+0x102>
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	2b0c      	cmp	r3, #12
 800d626:	d104      	bne.n	800d632 <HAL_TIM_OC_Start_IT+0xea>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	2202      	movs	r2, #2
 800d62c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d630:	e00b      	b.n	800d64a <HAL_TIM_OC_Start_IT+0x102>
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	2b10      	cmp	r3, #16
 800d636:	d104      	bne.n	800d642 <HAL_TIM_OC_Start_IT+0xfa>
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2202      	movs	r2, #2
 800d63c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d640:	e003      	b.n	800d64a <HAL_TIM_OC_Start_IT+0x102>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2202      	movs	r2, #2
 800d646:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	2b0c      	cmp	r3, #12
 800d64e:	d841      	bhi.n	800d6d4 <HAL_TIM_OC_Start_IT+0x18c>
 800d650:	a201      	add	r2, pc, #4	@ (adr r2, 800d658 <HAL_TIM_OC_Start_IT+0x110>)
 800d652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d656:	bf00      	nop
 800d658:	0800d68d 	.word	0x0800d68d
 800d65c:	0800d6d5 	.word	0x0800d6d5
 800d660:	0800d6d5 	.word	0x0800d6d5
 800d664:	0800d6d5 	.word	0x0800d6d5
 800d668:	0800d69f 	.word	0x0800d69f
 800d66c:	0800d6d5 	.word	0x0800d6d5
 800d670:	0800d6d5 	.word	0x0800d6d5
 800d674:	0800d6d5 	.word	0x0800d6d5
 800d678:	0800d6b1 	.word	0x0800d6b1
 800d67c:	0800d6d5 	.word	0x0800d6d5
 800d680:	0800d6d5 	.word	0x0800d6d5
 800d684:	0800d6d5 	.word	0x0800d6d5
 800d688:	0800d6c3 	.word	0x0800d6c3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68da      	ldr	r2, [r3, #12]
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f042 0202 	orr.w	r2, r2, #2
 800d69a:	60da      	str	r2, [r3, #12]
      break;
 800d69c:	e01d      	b.n	800d6da <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	68da      	ldr	r2, [r3, #12]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f042 0204 	orr.w	r2, r2, #4
 800d6ac:	60da      	str	r2, [r3, #12]
      break;
 800d6ae:	e014      	b.n	800d6da <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	68da      	ldr	r2, [r3, #12]
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f042 0208 	orr.w	r2, r2, #8
 800d6be:	60da      	str	r2, [r3, #12]
      break;
 800d6c0:	e00b      	b.n	800d6da <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	68da      	ldr	r2, [r3, #12]
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f042 0210 	orr.w	r2, r2, #16
 800d6d0:	60da      	str	r2, [r3, #12]
      break;
 800d6d2:	e002      	b.n	800d6da <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	73fb      	strb	r3, [r7, #15]
      break;
 800d6d8:	bf00      	nop
  }

  if (status == HAL_OK)
 800d6da:	7bfb      	ldrb	r3, [r7, #15]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d174      	bne.n	800d7ca <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	6839      	ldr	r1, [r7, #0]
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f001 faef 	bl	800eccc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a38      	ldr	r2, [pc, #224]	@ (800d7d4 <HAL_TIM_OC_Start_IT+0x28c>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d013      	beq.n	800d720 <HAL_TIM_OC_Start_IT+0x1d8>
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	4a36      	ldr	r2, [pc, #216]	@ (800d7d8 <HAL_TIM_OC_Start_IT+0x290>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d00e      	beq.n	800d720 <HAL_TIM_OC_Start_IT+0x1d8>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	4a35      	ldr	r2, [pc, #212]	@ (800d7dc <HAL_TIM_OC_Start_IT+0x294>)
 800d708:	4293      	cmp	r3, r2
 800d70a:	d009      	beq.n	800d720 <HAL_TIM_OC_Start_IT+0x1d8>
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	4a33      	ldr	r2, [pc, #204]	@ (800d7e0 <HAL_TIM_OC_Start_IT+0x298>)
 800d712:	4293      	cmp	r3, r2
 800d714:	d004      	beq.n	800d720 <HAL_TIM_OC_Start_IT+0x1d8>
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a32      	ldr	r2, [pc, #200]	@ (800d7e4 <HAL_TIM_OC_Start_IT+0x29c>)
 800d71c:	4293      	cmp	r3, r2
 800d71e:	d101      	bne.n	800d724 <HAL_TIM_OC_Start_IT+0x1dc>
 800d720:	2301      	movs	r3, #1
 800d722:	e000      	b.n	800d726 <HAL_TIM_OC_Start_IT+0x1de>
 800d724:	2300      	movs	r3, #0
 800d726:	2b00      	cmp	r3, #0
 800d728:	d007      	beq.n	800d73a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d738:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a25      	ldr	r2, [pc, #148]	@ (800d7d4 <HAL_TIM_OC_Start_IT+0x28c>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d022      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d74c:	d01d      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a25      	ldr	r2, [pc, #148]	@ (800d7e8 <HAL_TIM_OC_Start_IT+0x2a0>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d018      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a23      	ldr	r2, [pc, #140]	@ (800d7ec <HAL_TIM_OC_Start_IT+0x2a4>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d013      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4a22      	ldr	r2, [pc, #136]	@ (800d7f0 <HAL_TIM_OC_Start_IT+0x2a8>)
 800d768:	4293      	cmp	r3, r2
 800d76a:	d00e      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a19      	ldr	r2, [pc, #100]	@ (800d7d8 <HAL_TIM_OC_Start_IT+0x290>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d009      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	4a1e      	ldr	r2, [pc, #120]	@ (800d7f4 <HAL_TIM_OC_Start_IT+0x2ac>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d004      	beq.n	800d78a <HAL_TIM_OC_Start_IT+0x242>
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	4a15      	ldr	r2, [pc, #84]	@ (800d7dc <HAL_TIM_OC_Start_IT+0x294>)
 800d786:	4293      	cmp	r3, r2
 800d788:	d115      	bne.n	800d7b6 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	689a      	ldr	r2, [r3, #8]
 800d790:	4b19      	ldr	r3, [pc, #100]	@ (800d7f8 <HAL_TIM_OC_Start_IT+0x2b0>)
 800d792:	4013      	ands	r3, r2
 800d794:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	2b06      	cmp	r3, #6
 800d79a:	d015      	beq.n	800d7c8 <HAL_TIM_OC_Start_IT+0x280>
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7a2:	d011      	beq.n	800d7c8 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	681a      	ldr	r2, [r3, #0]
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	f042 0201 	orr.w	r2, r2, #1
 800d7b2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7b4:	e008      	b.n	800d7c8 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	681a      	ldr	r2, [r3, #0]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f042 0201 	orr.w	r2, r2, #1
 800d7c4:	601a      	str	r2, [r3, #0]
 800d7c6:	e000      	b.n	800d7ca <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7c8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3710      	adds	r7, #16
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}
 800d7d4:	40010000 	.word	0x40010000
 800d7d8:	40010400 	.word	0x40010400
 800d7dc:	40014000 	.word	0x40014000
 800d7e0:	40014400 	.word	0x40014400
 800d7e4:	40014800 	.word	0x40014800
 800d7e8:	40000400 	.word	0x40000400
 800d7ec:	40000800 	.word	0x40000800
 800d7f0:	40000c00 	.word	0x40000c00
 800d7f4:	40001800 	.word	0x40001800
 800d7f8:	00010007 	.word	0x00010007

0800d7fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b082      	sub	sp, #8
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d101      	bne.n	800d80e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800d80a:	2301      	movs	r3, #1
 800d80c:	e049      	b.n	800d8a2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d814:	b2db      	uxtb	r3, r3
 800d816:	2b00      	cmp	r3, #0
 800d818:	d106      	bne.n	800d828 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2200      	movs	r2, #0
 800d81e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f000 f841 	bl	800d8aa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2202      	movs	r2, #2
 800d82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681a      	ldr	r2, [r3, #0]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	3304      	adds	r3, #4
 800d838:	4619      	mov	r1, r3
 800d83a:	4610      	mov	r0, r2
 800d83c:	f000 fd08 	bl	800e250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2201      	movs	r2, #1
 800d844:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2201      	movs	r2, #1
 800d84c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2201      	movs	r2, #1
 800d854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2201      	movs	r2, #1
 800d85c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2201      	movs	r2, #1
 800d864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2201      	movs	r2, #1
 800d86c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2201      	movs	r2, #1
 800d874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2201      	movs	r2, #1
 800d87c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2201      	movs	r2, #1
 800d88c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2201      	movs	r2, #1
 800d894:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2201      	movs	r2, #1
 800d89c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d8a0:	2300      	movs	r3, #0
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	3708      	adds	r7, #8
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}

0800d8aa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800d8aa:	b480      	push	{r7}
 800d8ac:	b083      	sub	sp, #12
 800d8ae:	af00      	add	r7, sp, #0
 800d8b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800d8b2:	bf00      	nop
 800d8b4:	370c      	adds	r7, #12
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr
	...

0800d8c0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b084      	sub	sp, #16
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d104      	bne.n	800d8de <HAL_TIM_IC_Start_IT+0x1e>
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d8da:	b2db      	uxtb	r3, r3
 800d8dc:	e023      	b.n	800d926 <HAL_TIM_IC_Start_IT+0x66>
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	2b04      	cmp	r3, #4
 800d8e2:	d104      	bne.n	800d8ee <HAL_TIM_IC_Start_IT+0x2e>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	e01b      	b.n	800d926 <HAL_TIM_IC_Start_IT+0x66>
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	2b08      	cmp	r3, #8
 800d8f2:	d104      	bne.n	800d8fe <HAL_TIM_IC_Start_IT+0x3e>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d8fa:	b2db      	uxtb	r3, r3
 800d8fc:	e013      	b.n	800d926 <HAL_TIM_IC_Start_IT+0x66>
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	2b0c      	cmp	r3, #12
 800d902:	d104      	bne.n	800d90e <HAL_TIM_IC_Start_IT+0x4e>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	e00b      	b.n	800d926 <HAL_TIM_IC_Start_IT+0x66>
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	2b10      	cmp	r3, #16
 800d912:	d104      	bne.n	800d91e <HAL_TIM_IC_Start_IT+0x5e>
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d91a:	b2db      	uxtb	r3, r3
 800d91c:	e003      	b.n	800d926 <HAL_TIM_IC_Start_IT+0x66>
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d924:	b2db      	uxtb	r3, r3
 800d926:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d104      	bne.n	800d938 <HAL_TIM_IC_Start_IT+0x78>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d934:	b2db      	uxtb	r3, r3
 800d936:	e013      	b.n	800d960 <HAL_TIM_IC_Start_IT+0xa0>
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	2b04      	cmp	r3, #4
 800d93c:	d104      	bne.n	800d948 <HAL_TIM_IC_Start_IT+0x88>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d944:	b2db      	uxtb	r3, r3
 800d946:	e00b      	b.n	800d960 <HAL_TIM_IC_Start_IT+0xa0>
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	2b08      	cmp	r3, #8
 800d94c:	d104      	bne.n	800d958 <HAL_TIM_IC_Start_IT+0x98>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d954:	b2db      	uxtb	r3, r3
 800d956:	e003      	b.n	800d960 <HAL_TIM_IC_Start_IT+0xa0>
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800d962:	7bbb      	ldrb	r3, [r7, #14]
 800d964:	2b01      	cmp	r3, #1
 800d966:	d102      	bne.n	800d96e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800d968:	7b7b      	ldrb	r3, [r7, #13]
 800d96a:	2b01      	cmp	r3, #1
 800d96c:	d001      	beq.n	800d972 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800d96e:	2301      	movs	r3, #1
 800d970:	e0e2      	b.n	800db38 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d104      	bne.n	800d982 <HAL_TIM_IC_Start_IT+0xc2>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2202      	movs	r2, #2
 800d97c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d980:	e023      	b.n	800d9ca <HAL_TIM_IC_Start_IT+0x10a>
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	2b04      	cmp	r3, #4
 800d986:	d104      	bne.n	800d992 <HAL_TIM_IC_Start_IT+0xd2>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2202      	movs	r2, #2
 800d98c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d990:	e01b      	b.n	800d9ca <HAL_TIM_IC_Start_IT+0x10a>
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	2b08      	cmp	r3, #8
 800d996:	d104      	bne.n	800d9a2 <HAL_TIM_IC_Start_IT+0xe2>
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2202      	movs	r2, #2
 800d99c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d9a0:	e013      	b.n	800d9ca <HAL_TIM_IC_Start_IT+0x10a>
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	2b0c      	cmp	r3, #12
 800d9a6:	d104      	bne.n	800d9b2 <HAL_TIM_IC_Start_IT+0xf2>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2202      	movs	r2, #2
 800d9ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d9b0:	e00b      	b.n	800d9ca <HAL_TIM_IC_Start_IT+0x10a>
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	2b10      	cmp	r3, #16
 800d9b6:	d104      	bne.n	800d9c2 <HAL_TIM_IC_Start_IT+0x102>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2202      	movs	r2, #2
 800d9bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d9c0:	e003      	b.n	800d9ca <HAL_TIM_IC_Start_IT+0x10a>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2202      	movs	r2, #2
 800d9c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d104      	bne.n	800d9da <HAL_TIM_IC_Start_IT+0x11a>
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2202      	movs	r2, #2
 800d9d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9d8:	e013      	b.n	800da02 <HAL_TIM_IC_Start_IT+0x142>
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	2b04      	cmp	r3, #4
 800d9de:	d104      	bne.n	800d9ea <HAL_TIM_IC_Start_IT+0x12a>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2202      	movs	r2, #2
 800d9e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9e8:	e00b      	b.n	800da02 <HAL_TIM_IC_Start_IT+0x142>
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	2b08      	cmp	r3, #8
 800d9ee:	d104      	bne.n	800d9fa <HAL_TIM_IC_Start_IT+0x13a>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2202      	movs	r2, #2
 800d9f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d9f8:	e003      	b.n	800da02 <HAL_TIM_IC_Start_IT+0x142>
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2202      	movs	r2, #2
 800d9fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800da02:	683b      	ldr	r3, [r7, #0]
 800da04:	2b0c      	cmp	r3, #12
 800da06:	d841      	bhi.n	800da8c <HAL_TIM_IC_Start_IT+0x1cc>
 800da08:	a201      	add	r2, pc, #4	@ (adr r2, 800da10 <HAL_TIM_IC_Start_IT+0x150>)
 800da0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da0e:	bf00      	nop
 800da10:	0800da45 	.word	0x0800da45
 800da14:	0800da8d 	.word	0x0800da8d
 800da18:	0800da8d 	.word	0x0800da8d
 800da1c:	0800da8d 	.word	0x0800da8d
 800da20:	0800da57 	.word	0x0800da57
 800da24:	0800da8d 	.word	0x0800da8d
 800da28:	0800da8d 	.word	0x0800da8d
 800da2c:	0800da8d 	.word	0x0800da8d
 800da30:	0800da69 	.word	0x0800da69
 800da34:	0800da8d 	.word	0x0800da8d
 800da38:	0800da8d 	.word	0x0800da8d
 800da3c:	0800da8d 	.word	0x0800da8d
 800da40:	0800da7b 	.word	0x0800da7b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	68da      	ldr	r2, [r3, #12]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f042 0202 	orr.w	r2, r2, #2
 800da52:	60da      	str	r2, [r3, #12]
      break;
 800da54:	e01d      	b.n	800da92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	68da      	ldr	r2, [r3, #12]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f042 0204 	orr.w	r2, r2, #4
 800da64:	60da      	str	r2, [r3, #12]
      break;
 800da66:	e014      	b.n	800da92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	68da      	ldr	r2, [r3, #12]
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f042 0208 	orr.w	r2, r2, #8
 800da76:	60da      	str	r2, [r3, #12]
      break;
 800da78:	e00b      	b.n	800da92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	68da      	ldr	r2, [r3, #12]
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	f042 0210 	orr.w	r2, r2, #16
 800da88:	60da      	str	r2, [r3, #12]
      break;
 800da8a:	e002      	b.n	800da92 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	73fb      	strb	r3, [r7, #15]
      break;
 800da90:	bf00      	nop
  }

  if (status == HAL_OK)
 800da92:	7bfb      	ldrb	r3, [r7, #15]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d14e      	bne.n	800db36 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	2201      	movs	r2, #1
 800da9e:	6839      	ldr	r1, [r7, #0]
 800daa0:	4618      	mov	r0, r3
 800daa2:	f001 f913 	bl	800eccc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	4a25      	ldr	r2, [pc, #148]	@ (800db40 <HAL_TIM_IC_Start_IT+0x280>)
 800daac:	4293      	cmp	r3, r2
 800daae:	d022      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dab8:	d01d      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a21      	ldr	r2, [pc, #132]	@ (800db44 <HAL_TIM_IC_Start_IT+0x284>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d018      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	4a1f      	ldr	r2, [pc, #124]	@ (800db48 <HAL_TIM_IC_Start_IT+0x288>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d013      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	4a1e      	ldr	r2, [pc, #120]	@ (800db4c <HAL_TIM_IC_Start_IT+0x28c>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d00e      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4a1c      	ldr	r2, [pc, #112]	@ (800db50 <HAL_TIM_IC_Start_IT+0x290>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d009      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	4a1b      	ldr	r2, [pc, #108]	@ (800db54 <HAL_TIM_IC_Start_IT+0x294>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d004      	beq.n	800daf6 <HAL_TIM_IC_Start_IT+0x236>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	4a19      	ldr	r2, [pc, #100]	@ (800db58 <HAL_TIM_IC_Start_IT+0x298>)
 800daf2:	4293      	cmp	r3, r2
 800daf4:	d115      	bne.n	800db22 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	689a      	ldr	r2, [r3, #8]
 800dafc:	4b17      	ldr	r3, [pc, #92]	@ (800db5c <HAL_TIM_IC_Start_IT+0x29c>)
 800dafe:	4013      	ands	r3, r2
 800db00:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	2b06      	cmp	r3, #6
 800db06:	d015      	beq.n	800db34 <HAL_TIM_IC_Start_IT+0x274>
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db0e:	d011      	beq.n	800db34 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	681a      	ldr	r2, [r3, #0]
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f042 0201 	orr.w	r2, r2, #1
 800db1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db20:	e008      	b.n	800db34 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	681a      	ldr	r2, [r3, #0]
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	f042 0201 	orr.w	r2, r2, #1
 800db30:	601a      	str	r2, [r3, #0]
 800db32:	e000      	b.n	800db36 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db34:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800db36:	7bfb      	ldrb	r3, [r7, #15]
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3710      	adds	r7, #16
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	40010000 	.word	0x40010000
 800db44:	40000400 	.word	0x40000400
 800db48:	40000800 	.word	0x40000800
 800db4c:	40000c00 	.word	0x40000c00
 800db50:	40010400 	.word	0x40010400
 800db54:	40001800 	.word	0x40001800
 800db58:	40014000 	.word	0x40014000
 800db5c:	00010007 	.word	0x00010007

0800db60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b084      	sub	sp, #16
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	68db      	ldr	r3, [r3, #12]
 800db6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	691b      	ldr	r3, [r3, #16]
 800db76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800db78:	68bb      	ldr	r3, [r7, #8]
 800db7a:	f003 0302 	and.w	r3, r3, #2
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d020      	beq.n	800dbc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	f003 0302 	and.w	r3, r3, #2
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d01b      	beq.n	800dbc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	f06f 0202 	mvn.w	r2, #2
 800db94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2201      	movs	r2, #1
 800db9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	699b      	ldr	r3, [r3, #24]
 800dba2:	f003 0303 	and.w	r3, r3, #3
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d003      	beq.n	800dbb2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f7f5 fde8 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 800dbb0:	e005      	b.n	800dbbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f7f5 fe06 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 fb35 	bl	800e228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	f003 0304 	and.w	r3, r3, #4
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d020      	beq.n	800dc10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f003 0304 	and.w	r3, r3, #4
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d01b      	beq.n	800dc10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f06f 0204 	mvn.w	r2, #4
 800dbe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2202      	movs	r2, #2
 800dbe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	699b      	ldr	r3, [r3, #24]
 800dbee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d003      	beq.n	800dbfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f7f5 fdc2 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 800dbfc:	e005      	b.n	800dc0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbfe:	6878      	ldr	r0, [r7, #4]
 800dc00:	f7f5 fde0 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc04:	6878      	ldr	r0, [r7, #4]
 800dc06:	f000 fb0f 	bl	800e228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	f003 0308 	and.w	r3, r3, #8
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d020      	beq.n	800dc5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	f003 0308 	and.w	r3, r3, #8
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d01b      	beq.n	800dc5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f06f 0208 	mvn.w	r2, #8
 800dc2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2204      	movs	r2, #4
 800dc32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	69db      	ldr	r3, [r3, #28]
 800dc3a:	f003 0303 	and.w	r3, r3, #3
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d003      	beq.n	800dc4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f7f5 fd9c 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 800dc48:	e005      	b.n	800dc56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f7f5 fdba 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f000 fae9 	bl	800e228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2200      	movs	r2, #0
 800dc5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	f003 0310 	and.w	r3, r3, #16
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d020      	beq.n	800dca8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	f003 0310 	and.w	r3, r3, #16
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d01b      	beq.n	800dca8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	f06f 0210 	mvn.w	r2, #16
 800dc78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2208      	movs	r2, #8
 800dc7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	69db      	ldr	r3, [r3, #28]
 800dc86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d003      	beq.n	800dc96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f7f5 fd76 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 800dc94:	e005      	b.n	800dca2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f7f5 fd94 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fac3 	bl	800e228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2200      	movs	r2, #0
 800dca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d00c      	beq.n	800dccc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	f003 0301 	and.w	r3, r3, #1
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d007      	beq.n	800dccc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f06f 0201 	mvn.w	r2, #1
 800dcc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f000 faa4 	bl	800e214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d104      	bne.n	800dce0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00c      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d007      	beq.n	800dcfa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dcf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f001 f925 	bl	800ef44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d00c      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d007      	beq.n	800dd1e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dd16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f001 f91d 	bl	800ef58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dd1e:	68bb      	ldr	r3, [r7, #8]
 800dd20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d00c      	beq.n	800dd42 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d007      	beq.n	800dd42 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dd3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 fa7d 	bl	800e23c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	f003 0320 	and.w	r3, r3, #32
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d00c      	beq.n	800dd66 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f003 0320 	and.w	r3, r3, #32
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d007      	beq.n	800dd66 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f06f 0220 	mvn.w	r2, #32
 800dd5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f001 f8e5 	bl	800ef30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd66:	bf00      	nop
 800dd68:	3710      	adds	r7, #16
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	bd80      	pop	{r7, pc}
	...

0800dd70 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b086      	sub	sp, #24
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	60f8      	str	r0, [r7, #12]
 800dd78:	60b9      	str	r1, [r7, #8]
 800dd7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd86:	2b01      	cmp	r3, #1
 800dd88:	d101      	bne.n	800dd8e <HAL_TIM_OC_ConfigChannel+0x1e>
 800dd8a:	2302      	movs	r3, #2
 800dd8c:	e066      	b.n	800de5c <HAL_TIM_OC_ConfigChannel+0xec>
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	2201      	movs	r2, #1
 800dd92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2b14      	cmp	r3, #20
 800dd9a:	d857      	bhi.n	800de4c <HAL_TIM_OC_ConfigChannel+0xdc>
 800dd9c:	a201      	add	r2, pc, #4	@ (adr r2, 800dda4 <HAL_TIM_OC_ConfigChannel+0x34>)
 800dd9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dda2:	bf00      	nop
 800dda4:	0800ddf9 	.word	0x0800ddf9
 800dda8:	0800de4d 	.word	0x0800de4d
 800ddac:	0800de4d 	.word	0x0800de4d
 800ddb0:	0800de4d 	.word	0x0800de4d
 800ddb4:	0800de07 	.word	0x0800de07
 800ddb8:	0800de4d 	.word	0x0800de4d
 800ddbc:	0800de4d 	.word	0x0800de4d
 800ddc0:	0800de4d 	.word	0x0800de4d
 800ddc4:	0800de15 	.word	0x0800de15
 800ddc8:	0800de4d 	.word	0x0800de4d
 800ddcc:	0800de4d 	.word	0x0800de4d
 800ddd0:	0800de4d 	.word	0x0800de4d
 800ddd4:	0800de23 	.word	0x0800de23
 800ddd8:	0800de4d 	.word	0x0800de4d
 800dddc:	0800de4d 	.word	0x0800de4d
 800dde0:	0800de4d 	.word	0x0800de4d
 800dde4:	0800de31 	.word	0x0800de31
 800dde8:	0800de4d 	.word	0x0800de4d
 800ddec:	0800de4d 	.word	0x0800de4d
 800ddf0:	0800de4d 	.word	0x0800de4d
 800ddf4:	0800de3f 	.word	0x0800de3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	68b9      	ldr	r1, [r7, #8]
 800ddfe:	4618      	mov	r0, r3
 800de00:	f000 fac6 	bl	800e390 <TIM_OC1_SetConfig>
      break;
 800de04:	e025      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	68b9      	ldr	r1, [r7, #8]
 800de0c:	4618      	mov	r0, r3
 800de0e:	f000 fb4f 	bl	800e4b0 <TIM_OC2_SetConfig>
      break;
 800de12:	e01e      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	68b9      	ldr	r1, [r7, #8]
 800de1a:	4618      	mov	r0, r3
 800de1c:	f000 fbd2 	bl	800e5c4 <TIM_OC3_SetConfig>
      break;
 800de20:	e017      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	68b9      	ldr	r1, [r7, #8]
 800de28:	4618      	mov	r0, r3
 800de2a:	f000 fc53 	bl	800e6d4 <TIM_OC4_SetConfig>
      break;
 800de2e:	e010      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	68b9      	ldr	r1, [r7, #8]
 800de36:	4618      	mov	r0, r3
 800de38:	f000 fcb6 	bl	800e7a8 <TIM_OC5_SetConfig>
      break;
 800de3c:	e009      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	68b9      	ldr	r1, [r7, #8]
 800de44:	4618      	mov	r0, r3
 800de46:	f000 fd13 	bl	800e870 <TIM_OC6_SetConfig>
      break;
 800de4a:	e002      	b.n	800de52 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800de4c:	2301      	movs	r3, #1
 800de4e:	75fb      	strb	r3, [r7, #23]
      break;
 800de50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	2200      	movs	r2, #0
 800de56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800de5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800de5c:	4618      	mov	r0, r3
 800de5e:	3718      	adds	r7, #24
 800de60:	46bd      	mov	sp, r7
 800de62:	bd80      	pop	{r7, pc}

0800de64 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b086      	sub	sp, #24
 800de68:	af00      	add	r7, sp, #0
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	60b9      	str	r1, [r7, #8]
 800de6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800de70:	2300      	movs	r3, #0
 800de72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800de7a:	2b01      	cmp	r3, #1
 800de7c:	d101      	bne.n	800de82 <HAL_TIM_IC_ConfigChannel+0x1e>
 800de7e:	2302      	movs	r3, #2
 800de80:	e088      	b.n	800df94 <HAL_TIM_IC_ConfigChannel+0x130>
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2201      	movs	r2, #1
 800de86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d11b      	bne.n	800dec8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800de9c:	68bb      	ldr	r3, [r7, #8]
 800de9e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800dea0:	f000 fd4c 	bl	800e93c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	699a      	ldr	r2, [r3, #24]
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	f022 020c 	bic.w	r2, r2, #12
 800deb2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	6999      	ldr	r1, [r3, #24]
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	689a      	ldr	r2, [r3, #8]
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	430a      	orrs	r2, r1
 800dec4:	619a      	str	r2, [r3, #24]
 800dec6:	e060      	b.n	800df8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2b04      	cmp	r3, #4
 800decc:	d11c      	bne.n	800df08 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800dede:	f000 fdd0 	bl	800ea82 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	699a      	ldr	r2, [r3, #24]
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800def0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	6999      	ldr	r1, [r3, #24]
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	689b      	ldr	r3, [r3, #8]
 800defc:	021a      	lsls	r2, r3, #8
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	430a      	orrs	r2, r1
 800df04:	619a      	str	r2, [r3, #24]
 800df06:	e040      	b.n	800df8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2b08      	cmp	r3, #8
 800df0c:	d11b      	bne.n	800df46 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800df1e:	f000 fe1d 	bl	800eb5c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	69da      	ldr	r2, [r3, #28]
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f022 020c 	bic.w	r2, r2, #12
 800df30:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	69d9      	ldr	r1, [r3, #28]
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	689a      	ldr	r2, [r3, #8]
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	430a      	orrs	r2, r1
 800df42:	61da      	str	r2, [r3, #28]
 800df44:	e021      	b.n	800df8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2b0c      	cmp	r3, #12
 800df4a:	d11c      	bne.n	800df86 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800df5c:	f000 fe3a 	bl	800ebd4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	69da      	ldr	r2, [r3, #28]
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800df6e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	69d9      	ldr	r1, [r3, #28]
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	689b      	ldr	r3, [r3, #8]
 800df7a:	021a      	lsls	r2, r3, #8
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	430a      	orrs	r2, r1
 800df82:	61da      	str	r2, [r3, #28]
 800df84:	e001      	b.n	800df8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800df86:	2301      	movs	r3, #1
 800df88:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	2200      	movs	r2, #0
 800df8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df92:	7dfb      	ldrb	r3, [r7, #23]
}
 800df94:	4618      	mov	r0, r3
 800df96:	3718      	adds	r7, #24
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}

0800df9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	d101      	bne.n	800dfb8 <HAL_TIM_ConfigClockSource+0x1c>
 800dfb4:	2302      	movs	r3, #2
 800dfb6:	e0dc      	b.n	800e172 <HAL_TIM_ConfigClockSource+0x1d6>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	2201      	movs	r2, #1
 800dfbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	2202      	movs	r2, #2
 800dfc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	689b      	ldr	r3, [r3, #8]
 800dfce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dfd0:	68ba      	ldr	r2, [r7, #8]
 800dfd2:	4b6a      	ldr	r3, [pc, #424]	@ (800e17c <HAL_TIM_ConfigClockSource+0x1e0>)
 800dfd4:	4013      	ands	r3, r2
 800dfd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dfde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	68ba      	ldr	r2, [r7, #8]
 800dfe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dfe8:	683b      	ldr	r3, [r7, #0]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a64      	ldr	r2, [pc, #400]	@ (800e180 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	f000 80a9 	beq.w	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800dff4:	4a62      	ldr	r2, [pc, #392]	@ (800e180 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	f200 80ae 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800dffc:	4a61      	ldr	r2, [pc, #388]	@ (800e184 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	f000 80a1 	beq.w	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e004:	4a5f      	ldr	r2, [pc, #380]	@ (800e184 <HAL_TIM_ConfigClockSource+0x1e8>)
 800e006:	4293      	cmp	r3, r2
 800e008:	f200 80a6 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e00c:	4a5e      	ldr	r2, [pc, #376]	@ (800e188 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	f000 8099 	beq.w	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e014:	4a5c      	ldr	r2, [pc, #368]	@ (800e188 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e016:	4293      	cmp	r3, r2
 800e018:	f200 809e 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e01c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e020:	f000 8091 	beq.w	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e024:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e028:	f200 8096 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e02c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e030:	f000 8089 	beq.w	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e034:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e038:	f200 808e 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e03c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e040:	d03e      	beq.n	800e0c0 <HAL_TIM_ConfigClockSource+0x124>
 800e042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e046:	f200 8087 	bhi.w	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e04a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e04e:	f000 8086 	beq.w	800e15e <HAL_TIM_ConfigClockSource+0x1c2>
 800e052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e056:	d87f      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e058:	2b70      	cmp	r3, #112	@ 0x70
 800e05a:	d01a      	beq.n	800e092 <HAL_TIM_ConfigClockSource+0xf6>
 800e05c:	2b70      	cmp	r3, #112	@ 0x70
 800e05e:	d87b      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e060:	2b60      	cmp	r3, #96	@ 0x60
 800e062:	d050      	beq.n	800e106 <HAL_TIM_ConfigClockSource+0x16a>
 800e064:	2b60      	cmp	r3, #96	@ 0x60
 800e066:	d877      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e068:	2b50      	cmp	r3, #80	@ 0x50
 800e06a:	d03c      	beq.n	800e0e6 <HAL_TIM_ConfigClockSource+0x14a>
 800e06c:	2b50      	cmp	r3, #80	@ 0x50
 800e06e:	d873      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e070:	2b40      	cmp	r3, #64	@ 0x40
 800e072:	d058      	beq.n	800e126 <HAL_TIM_ConfigClockSource+0x18a>
 800e074:	2b40      	cmp	r3, #64	@ 0x40
 800e076:	d86f      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e078:	2b30      	cmp	r3, #48	@ 0x30
 800e07a:	d064      	beq.n	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e07c:	2b30      	cmp	r3, #48	@ 0x30
 800e07e:	d86b      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e080:	2b20      	cmp	r3, #32
 800e082:	d060      	beq.n	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e084:	2b20      	cmp	r3, #32
 800e086:	d867      	bhi.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d05c      	beq.n	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e08c:	2b10      	cmp	r3, #16
 800e08e:	d05a      	beq.n	800e146 <HAL_TIM_ConfigClockSource+0x1aa>
 800e090:	e062      	b.n	800e158 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e0a2:	f000 fdf3 	bl	800ec8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e0b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	68ba      	ldr	r2, [r7, #8]
 800e0bc:	609a      	str	r2, [r3, #8]
      break;
 800e0be:	e04f      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e0d0:	f000 fddc 	bl	800ec8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	689a      	ldr	r2, [r3, #8]
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e0e2:	609a      	str	r2, [r3, #8]
      break;
 800e0e4:	e03c      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	f000 fc96 	bl	800ea24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	2150      	movs	r1, #80	@ 0x50
 800e0fe:	4618      	mov	r0, r3
 800e100:	f000 fda6 	bl	800ec50 <TIM_ITRx_SetConfig>
      break;
 800e104:	e02c      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e112:	461a      	mov	r2, r3
 800e114:	f000 fcf2 	bl	800eafc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	2160      	movs	r1, #96	@ 0x60
 800e11e:	4618      	mov	r0, r3
 800e120:	f000 fd96 	bl	800ec50 <TIM_ITRx_SetConfig>
      break;
 800e124:	e01c      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e132:	461a      	mov	r2, r3
 800e134:	f000 fc76 	bl	800ea24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	2140      	movs	r1, #64	@ 0x40
 800e13e:	4618      	mov	r0, r3
 800e140:	f000 fd86 	bl	800ec50 <TIM_ITRx_SetConfig>
      break;
 800e144:	e00c      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681a      	ldr	r2, [r3, #0]
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4619      	mov	r1, r3
 800e150:	4610      	mov	r0, r2
 800e152:	f000 fd7d 	bl	800ec50 <TIM_ITRx_SetConfig>
      break;
 800e156:	e003      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e158:	2301      	movs	r3, #1
 800e15a:	73fb      	strb	r3, [r7, #15]
      break;
 800e15c:	e000      	b.n	800e160 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e15e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2201      	movs	r2, #1
 800e164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2200      	movs	r2, #0
 800e16c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e170:	7bfb      	ldrb	r3, [r7, #15]
}
 800e172:	4618      	mov	r0, r3
 800e174:	3710      	adds	r7, #16
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	bf00      	nop
 800e17c:	ffceff88 	.word	0xffceff88
 800e180:	00100040 	.word	0x00100040
 800e184:	00100030 	.word	0x00100030
 800e188:	00100020 	.word	0x00100020

0800e18c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b085      	sub	sp, #20
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800e196:	2300      	movs	r3, #0
 800e198:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	2b0c      	cmp	r3, #12
 800e19e:	d831      	bhi.n	800e204 <HAL_TIM_ReadCapturedValue+0x78>
 800e1a0:	a201      	add	r2, pc, #4	@ (adr r2, 800e1a8 <HAL_TIM_ReadCapturedValue+0x1c>)
 800e1a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1a6:	bf00      	nop
 800e1a8:	0800e1dd 	.word	0x0800e1dd
 800e1ac:	0800e205 	.word	0x0800e205
 800e1b0:	0800e205 	.word	0x0800e205
 800e1b4:	0800e205 	.word	0x0800e205
 800e1b8:	0800e1e7 	.word	0x0800e1e7
 800e1bc:	0800e205 	.word	0x0800e205
 800e1c0:	0800e205 	.word	0x0800e205
 800e1c4:	0800e205 	.word	0x0800e205
 800e1c8:	0800e1f1 	.word	0x0800e1f1
 800e1cc:	0800e205 	.word	0x0800e205
 800e1d0:	0800e205 	.word	0x0800e205
 800e1d4:	0800e205 	.word	0x0800e205
 800e1d8:	0800e1fb 	.word	0x0800e1fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1e2:	60fb      	str	r3, [r7, #12]

      break;
 800e1e4:	e00f      	b.n	800e206 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1ec:	60fb      	str	r3, [r7, #12]

      break;
 800e1ee:	e00a      	b.n	800e206 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1f6:	60fb      	str	r3, [r7, #12]

      break;
 800e1f8:	e005      	b.n	800e206 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e200:	60fb      	str	r3, [r7, #12]

      break;
 800e202:	e000      	b.n	800e206 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800e204:	bf00      	nop
  }

  return tmpreg;
 800e206:	68fb      	ldr	r3, [r7, #12]
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3714      	adds	r7, #20
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr

0800e214 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e214:	b480      	push	{r7}
 800e216:	b083      	sub	sp, #12
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800e21c:	bf00      	nop
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr

0800e228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e228:	b480      	push	{r7}
 800e22a:	b083      	sub	sp, #12
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e230:	bf00      	nop
 800e232:	370c      	adds	r7, #12
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr

0800e23c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b083      	sub	sp, #12
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e244:	bf00      	nop
 800e246:	370c      	adds	r7, #12
 800e248:	46bd      	mov	sp, r7
 800e24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24e:	4770      	bx	lr

0800e250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e250:	b480      	push	{r7}
 800e252:	b085      	sub	sp, #20
 800e254:	af00      	add	r7, sp, #0
 800e256:	6078      	str	r0, [r7, #4]
 800e258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	4a43      	ldr	r2, [pc, #268]	@ (800e370 <TIM_Base_SetConfig+0x120>)
 800e264:	4293      	cmp	r3, r2
 800e266:	d013      	beq.n	800e290 <TIM_Base_SetConfig+0x40>
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e26e:	d00f      	beq.n	800e290 <TIM_Base_SetConfig+0x40>
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	4a40      	ldr	r2, [pc, #256]	@ (800e374 <TIM_Base_SetConfig+0x124>)
 800e274:	4293      	cmp	r3, r2
 800e276:	d00b      	beq.n	800e290 <TIM_Base_SetConfig+0x40>
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	4a3f      	ldr	r2, [pc, #252]	@ (800e378 <TIM_Base_SetConfig+0x128>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d007      	beq.n	800e290 <TIM_Base_SetConfig+0x40>
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	4a3e      	ldr	r2, [pc, #248]	@ (800e37c <TIM_Base_SetConfig+0x12c>)
 800e284:	4293      	cmp	r3, r2
 800e286:	d003      	beq.n	800e290 <TIM_Base_SetConfig+0x40>
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	4a3d      	ldr	r2, [pc, #244]	@ (800e380 <TIM_Base_SetConfig+0x130>)
 800e28c:	4293      	cmp	r3, r2
 800e28e:	d108      	bne.n	800e2a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	68fa      	ldr	r2, [r7, #12]
 800e29e:	4313      	orrs	r3, r2
 800e2a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	4a32      	ldr	r2, [pc, #200]	@ (800e370 <TIM_Base_SetConfig+0x120>)
 800e2a6:	4293      	cmp	r3, r2
 800e2a8:	d01f      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2b0:	d01b      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	4a2f      	ldr	r2, [pc, #188]	@ (800e374 <TIM_Base_SetConfig+0x124>)
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	d017      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	4a2e      	ldr	r2, [pc, #184]	@ (800e378 <TIM_Base_SetConfig+0x128>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	d013      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	4a2d      	ldr	r2, [pc, #180]	@ (800e37c <TIM_Base_SetConfig+0x12c>)
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	d00f      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	4a2c      	ldr	r2, [pc, #176]	@ (800e380 <TIM_Base_SetConfig+0x130>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d00b      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	4a2b      	ldr	r2, [pc, #172]	@ (800e384 <TIM_Base_SetConfig+0x134>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d007      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	4a2a      	ldr	r2, [pc, #168]	@ (800e388 <TIM_Base_SetConfig+0x138>)
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	d003      	beq.n	800e2ea <TIM_Base_SetConfig+0x9a>
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	4a29      	ldr	r2, [pc, #164]	@ (800e38c <TIM_Base_SetConfig+0x13c>)
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	d108      	bne.n	800e2fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	68db      	ldr	r3, [r3, #12]
 800e2f6:	68fa      	ldr	r2, [r7, #12]
 800e2f8:	4313      	orrs	r3, r2
 800e2fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	695b      	ldr	r3, [r3, #20]
 800e306:	4313      	orrs	r3, r2
 800e308:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	689a      	ldr	r2, [r3, #8]
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	4a14      	ldr	r2, [pc, #80]	@ (800e370 <TIM_Base_SetConfig+0x120>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d00f      	beq.n	800e342 <TIM_Base_SetConfig+0xf2>
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	4a16      	ldr	r2, [pc, #88]	@ (800e380 <TIM_Base_SetConfig+0x130>)
 800e326:	4293      	cmp	r3, r2
 800e328:	d00b      	beq.n	800e342 <TIM_Base_SetConfig+0xf2>
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	4a15      	ldr	r2, [pc, #84]	@ (800e384 <TIM_Base_SetConfig+0x134>)
 800e32e:	4293      	cmp	r3, r2
 800e330:	d007      	beq.n	800e342 <TIM_Base_SetConfig+0xf2>
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	4a14      	ldr	r2, [pc, #80]	@ (800e388 <TIM_Base_SetConfig+0x138>)
 800e336:	4293      	cmp	r3, r2
 800e338:	d003      	beq.n	800e342 <TIM_Base_SetConfig+0xf2>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	4a13      	ldr	r2, [pc, #76]	@ (800e38c <TIM_Base_SetConfig+0x13c>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d103      	bne.n	800e34a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	691a      	ldr	r2, [r3, #16]
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f043 0204 	orr.w	r2, r3, #4
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	2201      	movs	r2, #1
 800e35a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	68fa      	ldr	r2, [r7, #12]
 800e360:	601a      	str	r2, [r3, #0]
}
 800e362:	bf00      	nop
 800e364:	3714      	adds	r7, #20
 800e366:	46bd      	mov	sp, r7
 800e368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36c:	4770      	bx	lr
 800e36e:	bf00      	nop
 800e370:	40010000 	.word	0x40010000
 800e374:	40000400 	.word	0x40000400
 800e378:	40000800 	.word	0x40000800
 800e37c:	40000c00 	.word	0x40000c00
 800e380:	40010400 	.word	0x40010400
 800e384:	40014000 	.word	0x40014000
 800e388:	40014400 	.word	0x40014400
 800e38c:	40014800 	.word	0x40014800

0800e390 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e390:	b480      	push	{r7}
 800e392:	b087      	sub	sp, #28
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
 800e398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6a1b      	ldr	r3, [r3, #32]
 800e39e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6a1b      	ldr	r3, [r3, #32]
 800e3a4:	f023 0201 	bic.w	r2, r3, #1
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	699b      	ldr	r3, [r3, #24]
 800e3b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e3b8:	68fa      	ldr	r2, [r7, #12]
 800e3ba:	4b37      	ldr	r3, [pc, #220]	@ (800e498 <TIM_OC1_SetConfig+0x108>)
 800e3bc:	4013      	ands	r3, r2
 800e3be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	f023 0303 	bic.w	r3, r3, #3
 800e3c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	68fa      	ldr	r2, [r7, #12]
 800e3ce:	4313      	orrs	r3, r2
 800e3d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	f023 0302 	bic.w	r3, r3, #2
 800e3d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	689b      	ldr	r3, [r3, #8]
 800e3de:	697a      	ldr	r2, [r7, #20]
 800e3e0:	4313      	orrs	r3, r2
 800e3e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	4a2d      	ldr	r2, [pc, #180]	@ (800e49c <TIM_OC1_SetConfig+0x10c>)
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	d00f      	beq.n	800e40c <TIM_OC1_SetConfig+0x7c>
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	4a2c      	ldr	r2, [pc, #176]	@ (800e4a0 <TIM_OC1_SetConfig+0x110>)
 800e3f0:	4293      	cmp	r3, r2
 800e3f2:	d00b      	beq.n	800e40c <TIM_OC1_SetConfig+0x7c>
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	4a2b      	ldr	r2, [pc, #172]	@ (800e4a4 <TIM_OC1_SetConfig+0x114>)
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d007      	beq.n	800e40c <TIM_OC1_SetConfig+0x7c>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	4a2a      	ldr	r2, [pc, #168]	@ (800e4a8 <TIM_OC1_SetConfig+0x118>)
 800e400:	4293      	cmp	r3, r2
 800e402:	d003      	beq.n	800e40c <TIM_OC1_SetConfig+0x7c>
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	4a29      	ldr	r2, [pc, #164]	@ (800e4ac <TIM_OC1_SetConfig+0x11c>)
 800e408:	4293      	cmp	r3, r2
 800e40a:	d10c      	bne.n	800e426 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	f023 0308 	bic.w	r3, r3, #8
 800e412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	68db      	ldr	r3, [r3, #12]
 800e418:	697a      	ldr	r2, [r7, #20]
 800e41a:	4313      	orrs	r3, r2
 800e41c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e41e:	697b      	ldr	r3, [r7, #20]
 800e420:	f023 0304 	bic.w	r3, r3, #4
 800e424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	4a1c      	ldr	r2, [pc, #112]	@ (800e49c <TIM_OC1_SetConfig+0x10c>)
 800e42a:	4293      	cmp	r3, r2
 800e42c:	d00f      	beq.n	800e44e <TIM_OC1_SetConfig+0xbe>
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	4a1b      	ldr	r2, [pc, #108]	@ (800e4a0 <TIM_OC1_SetConfig+0x110>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d00b      	beq.n	800e44e <TIM_OC1_SetConfig+0xbe>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	4a1a      	ldr	r2, [pc, #104]	@ (800e4a4 <TIM_OC1_SetConfig+0x114>)
 800e43a:	4293      	cmp	r3, r2
 800e43c:	d007      	beq.n	800e44e <TIM_OC1_SetConfig+0xbe>
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	4a19      	ldr	r2, [pc, #100]	@ (800e4a8 <TIM_OC1_SetConfig+0x118>)
 800e442:	4293      	cmp	r3, r2
 800e444:	d003      	beq.n	800e44e <TIM_OC1_SetConfig+0xbe>
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	4a18      	ldr	r2, [pc, #96]	@ (800e4ac <TIM_OC1_SetConfig+0x11c>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d111      	bne.n	800e472 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e44e:	693b      	ldr	r3, [r7, #16]
 800e450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e454:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e45c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	695b      	ldr	r3, [r3, #20]
 800e462:	693a      	ldr	r2, [r7, #16]
 800e464:	4313      	orrs	r3, r2
 800e466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	699b      	ldr	r3, [r3, #24]
 800e46c:	693a      	ldr	r2, [r7, #16]
 800e46e:	4313      	orrs	r3, r2
 800e470:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	693a      	ldr	r2, [r7, #16]
 800e476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	68fa      	ldr	r2, [r7, #12]
 800e47c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	685a      	ldr	r2, [r3, #4]
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	697a      	ldr	r2, [r7, #20]
 800e48a:	621a      	str	r2, [r3, #32]
}
 800e48c:	bf00      	nop
 800e48e:	371c      	adds	r7, #28
 800e490:	46bd      	mov	sp, r7
 800e492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e496:	4770      	bx	lr
 800e498:	fffeff8f 	.word	0xfffeff8f
 800e49c:	40010000 	.word	0x40010000
 800e4a0:	40010400 	.word	0x40010400
 800e4a4:	40014000 	.word	0x40014000
 800e4a8:	40014400 	.word	0x40014400
 800e4ac:	40014800 	.word	0x40014800

0800e4b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e4b0:	b480      	push	{r7}
 800e4b2:	b087      	sub	sp, #28
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6a1b      	ldr	r3, [r3, #32]
 800e4be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6a1b      	ldr	r3, [r3, #32]
 800e4c4:	f023 0210 	bic.w	r2, r3, #16
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	685b      	ldr	r3, [r3, #4]
 800e4d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	699b      	ldr	r3, [r3, #24]
 800e4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e4d8:	68fa      	ldr	r2, [r7, #12]
 800e4da:	4b34      	ldr	r3, [pc, #208]	@ (800e5ac <TIM_OC2_SetConfig+0xfc>)
 800e4dc:	4013      	ands	r3, r2
 800e4de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e4e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	021b      	lsls	r3, r3, #8
 800e4ee:	68fa      	ldr	r2, [r7, #12]
 800e4f0:	4313      	orrs	r3, r2
 800e4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	f023 0320 	bic.w	r3, r3, #32
 800e4fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	689b      	ldr	r3, [r3, #8]
 800e500:	011b      	lsls	r3, r3, #4
 800e502:	697a      	ldr	r2, [r7, #20]
 800e504:	4313      	orrs	r3, r2
 800e506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	4a29      	ldr	r2, [pc, #164]	@ (800e5b0 <TIM_OC2_SetConfig+0x100>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d003      	beq.n	800e518 <TIM_OC2_SetConfig+0x68>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	4a28      	ldr	r2, [pc, #160]	@ (800e5b4 <TIM_OC2_SetConfig+0x104>)
 800e514:	4293      	cmp	r3, r2
 800e516:	d10d      	bne.n	800e534 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e518:	697b      	ldr	r3, [r7, #20]
 800e51a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e51e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	68db      	ldr	r3, [r3, #12]
 800e524:	011b      	lsls	r3, r3, #4
 800e526:	697a      	ldr	r2, [r7, #20]
 800e528:	4313      	orrs	r3, r2
 800e52a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e532:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	4a1e      	ldr	r2, [pc, #120]	@ (800e5b0 <TIM_OC2_SetConfig+0x100>)
 800e538:	4293      	cmp	r3, r2
 800e53a:	d00f      	beq.n	800e55c <TIM_OC2_SetConfig+0xac>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	4a1d      	ldr	r2, [pc, #116]	@ (800e5b4 <TIM_OC2_SetConfig+0x104>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d00b      	beq.n	800e55c <TIM_OC2_SetConfig+0xac>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	4a1c      	ldr	r2, [pc, #112]	@ (800e5b8 <TIM_OC2_SetConfig+0x108>)
 800e548:	4293      	cmp	r3, r2
 800e54a:	d007      	beq.n	800e55c <TIM_OC2_SetConfig+0xac>
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	4a1b      	ldr	r2, [pc, #108]	@ (800e5bc <TIM_OC2_SetConfig+0x10c>)
 800e550:	4293      	cmp	r3, r2
 800e552:	d003      	beq.n	800e55c <TIM_OC2_SetConfig+0xac>
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	4a1a      	ldr	r2, [pc, #104]	@ (800e5c0 <TIM_OC2_SetConfig+0x110>)
 800e558:	4293      	cmp	r3, r2
 800e55a:	d113      	bne.n	800e584 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e562:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e564:	693b      	ldr	r3, [r7, #16]
 800e566:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e56a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	695b      	ldr	r3, [r3, #20]
 800e570:	009b      	lsls	r3, r3, #2
 800e572:	693a      	ldr	r2, [r7, #16]
 800e574:	4313      	orrs	r3, r2
 800e576:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	699b      	ldr	r3, [r3, #24]
 800e57c:	009b      	lsls	r3, r3, #2
 800e57e:	693a      	ldr	r2, [r7, #16]
 800e580:	4313      	orrs	r3, r2
 800e582:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	693a      	ldr	r2, [r7, #16]
 800e588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	68fa      	ldr	r2, [r7, #12]
 800e58e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	685a      	ldr	r2, [r3, #4]
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	697a      	ldr	r2, [r7, #20]
 800e59c:	621a      	str	r2, [r3, #32]
}
 800e59e:	bf00      	nop
 800e5a0:	371c      	adds	r7, #28
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a8:	4770      	bx	lr
 800e5aa:	bf00      	nop
 800e5ac:	feff8fff 	.word	0xfeff8fff
 800e5b0:	40010000 	.word	0x40010000
 800e5b4:	40010400 	.word	0x40010400
 800e5b8:	40014000 	.word	0x40014000
 800e5bc:	40014400 	.word	0x40014400
 800e5c0:	40014800 	.word	0x40014800

0800e5c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b087      	sub	sp, #28
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
 800e5cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6a1b      	ldr	r3, [r3, #32]
 800e5d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	6a1b      	ldr	r3, [r3, #32]
 800e5d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	69db      	ldr	r3, [r3, #28]
 800e5ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e5ec:	68fa      	ldr	r2, [r7, #12]
 800e5ee:	4b33      	ldr	r3, [pc, #204]	@ (800e6bc <TIM_OC3_SetConfig+0xf8>)
 800e5f0:	4013      	ands	r3, r2
 800e5f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	f023 0303 	bic.w	r3, r3, #3
 800e5fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	68fa      	ldr	r2, [r7, #12]
 800e602:	4313      	orrs	r3, r2
 800e604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e60c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	689b      	ldr	r3, [r3, #8]
 800e612:	021b      	lsls	r3, r3, #8
 800e614:	697a      	ldr	r2, [r7, #20]
 800e616:	4313      	orrs	r3, r2
 800e618:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	4a28      	ldr	r2, [pc, #160]	@ (800e6c0 <TIM_OC3_SetConfig+0xfc>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d003      	beq.n	800e62a <TIM_OC3_SetConfig+0x66>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	4a27      	ldr	r2, [pc, #156]	@ (800e6c4 <TIM_OC3_SetConfig+0x100>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d10d      	bne.n	800e646 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e630:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	68db      	ldr	r3, [r3, #12]
 800e636:	021b      	lsls	r3, r3, #8
 800e638:	697a      	ldr	r2, [r7, #20]
 800e63a:	4313      	orrs	r3, r2
 800e63c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e644:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	4a1d      	ldr	r2, [pc, #116]	@ (800e6c0 <TIM_OC3_SetConfig+0xfc>)
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d00f      	beq.n	800e66e <TIM_OC3_SetConfig+0xaa>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	4a1c      	ldr	r2, [pc, #112]	@ (800e6c4 <TIM_OC3_SetConfig+0x100>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d00b      	beq.n	800e66e <TIM_OC3_SetConfig+0xaa>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	4a1b      	ldr	r2, [pc, #108]	@ (800e6c8 <TIM_OC3_SetConfig+0x104>)
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d007      	beq.n	800e66e <TIM_OC3_SetConfig+0xaa>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4a1a      	ldr	r2, [pc, #104]	@ (800e6cc <TIM_OC3_SetConfig+0x108>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d003      	beq.n	800e66e <TIM_OC3_SetConfig+0xaa>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	4a19      	ldr	r2, [pc, #100]	@ (800e6d0 <TIM_OC3_SetConfig+0x10c>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d113      	bne.n	800e696 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e67c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	695b      	ldr	r3, [r3, #20]
 800e682:	011b      	lsls	r3, r3, #4
 800e684:	693a      	ldr	r2, [r7, #16]
 800e686:	4313      	orrs	r3, r2
 800e688:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	699b      	ldr	r3, [r3, #24]
 800e68e:	011b      	lsls	r3, r3, #4
 800e690:	693a      	ldr	r2, [r7, #16]
 800e692:	4313      	orrs	r3, r2
 800e694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	693a      	ldr	r2, [r7, #16]
 800e69a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	68fa      	ldr	r2, [r7, #12]
 800e6a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	685a      	ldr	r2, [r3, #4]
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	697a      	ldr	r2, [r7, #20]
 800e6ae:	621a      	str	r2, [r3, #32]
}
 800e6b0:	bf00      	nop
 800e6b2:	371c      	adds	r7, #28
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ba:	4770      	bx	lr
 800e6bc:	fffeff8f 	.word	0xfffeff8f
 800e6c0:	40010000 	.word	0x40010000
 800e6c4:	40010400 	.word	0x40010400
 800e6c8:	40014000 	.word	0x40014000
 800e6cc:	40014400 	.word	0x40014400
 800e6d0:	40014800 	.word	0x40014800

0800e6d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	b087      	sub	sp, #28
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
 800e6dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	6a1b      	ldr	r3, [r3, #32]
 800e6e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	6a1b      	ldr	r3, [r3, #32]
 800e6e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	685b      	ldr	r3, [r3, #4]
 800e6f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	69db      	ldr	r3, [r3, #28]
 800e6fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e6fc:	68fa      	ldr	r2, [r7, #12]
 800e6fe:	4b24      	ldr	r3, [pc, #144]	@ (800e790 <TIM_OC4_SetConfig+0xbc>)
 800e700:	4013      	ands	r3, r2
 800e702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e70a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	021b      	lsls	r3, r3, #8
 800e712:	68fa      	ldr	r2, [r7, #12]
 800e714:	4313      	orrs	r3, r2
 800e716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e71e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	689b      	ldr	r3, [r3, #8]
 800e724:	031b      	lsls	r3, r3, #12
 800e726:	693a      	ldr	r2, [r7, #16]
 800e728:	4313      	orrs	r3, r2
 800e72a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	4a19      	ldr	r2, [pc, #100]	@ (800e794 <TIM_OC4_SetConfig+0xc0>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d00f      	beq.n	800e754 <TIM_OC4_SetConfig+0x80>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	4a18      	ldr	r2, [pc, #96]	@ (800e798 <TIM_OC4_SetConfig+0xc4>)
 800e738:	4293      	cmp	r3, r2
 800e73a:	d00b      	beq.n	800e754 <TIM_OC4_SetConfig+0x80>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	4a17      	ldr	r2, [pc, #92]	@ (800e79c <TIM_OC4_SetConfig+0xc8>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d007      	beq.n	800e754 <TIM_OC4_SetConfig+0x80>
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	4a16      	ldr	r2, [pc, #88]	@ (800e7a0 <TIM_OC4_SetConfig+0xcc>)
 800e748:	4293      	cmp	r3, r2
 800e74a:	d003      	beq.n	800e754 <TIM_OC4_SetConfig+0x80>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	4a15      	ldr	r2, [pc, #84]	@ (800e7a4 <TIM_OC4_SetConfig+0xd0>)
 800e750:	4293      	cmp	r3, r2
 800e752:	d109      	bne.n	800e768 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e754:	697b      	ldr	r3, [r7, #20]
 800e756:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e75a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	695b      	ldr	r3, [r3, #20]
 800e760:	019b      	lsls	r3, r3, #6
 800e762:	697a      	ldr	r2, [r7, #20]
 800e764:	4313      	orrs	r3, r2
 800e766:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	697a      	ldr	r2, [r7, #20]
 800e76c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	68fa      	ldr	r2, [r7, #12]
 800e772:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	685a      	ldr	r2, [r3, #4]
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	693a      	ldr	r2, [r7, #16]
 800e780:	621a      	str	r2, [r3, #32]
}
 800e782:	bf00      	nop
 800e784:	371c      	adds	r7, #28
 800e786:	46bd      	mov	sp, r7
 800e788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78c:	4770      	bx	lr
 800e78e:	bf00      	nop
 800e790:	feff8fff 	.word	0xfeff8fff
 800e794:	40010000 	.word	0x40010000
 800e798:	40010400 	.word	0x40010400
 800e79c:	40014000 	.word	0x40014000
 800e7a0:	40014400 	.word	0x40014400
 800e7a4:	40014800 	.word	0x40014800

0800e7a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b087      	sub	sp, #28
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
 800e7b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6a1b      	ldr	r3, [r3, #32]
 800e7b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6a1b      	ldr	r3, [r3, #32]
 800e7bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	685b      	ldr	r3, [r3, #4]
 800e7c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e7d0:	68fa      	ldr	r2, [r7, #12]
 800e7d2:	4b21      	ldr	r3, [pc, #132]	@ (800e858 <TIM_OC5_SetConfig+0xb0>)
 800e7d4:	4013      	ands	r3, r2
 800e7d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	68fa      	ldr	r2, [r7, #12]
 800e7de:	4313      	orrs	r3, r2
 800e7e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e7e2:	693b      	ldr	r3, [r7, #16]
 800e7e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e7e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	689b      	ldr	r3, [r3, #8]
 800e7ee:	041b      	lsls	r3, r3, #16
 800e7f0:	693a      	ldr	r2, [r7, #16]
 800e7f2:	4313      	orrs	r3, r2
 800e7f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	4a18      	ldr	r2, [pc, #96]	@ (800e85c <TIM_OC5_SetConfig+0xb4>)
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d00f      	beq.n	800e81e <TIM_OC5_SetConfig+0x76>
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	4a17      	ldr	r2, [pc, #92]	@ (800e860 <TIM_OC5_SetConfig+0xb8>)
 800e802:	4293      	cmp	r3, r2
 800e804:	d00b      	beq.n	800e81e <TIM_OC5_SetConfig+0x76>
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	4a16      	ldr	r2, [pc, #88]	@ (800e864 <TIM_OC5_SetConfig+0xbc>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d007      	beq.n	800e81e <TIM_OC5_SetConfig+0x76>
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	4a15      	ldr	r2, [pc, #84]	@ (800e868 <TIM_OC5_SetConfig+0xc0>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d003      	beq.n	800e81e <TIM_OC5_SetConfig+0x76>
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	4a14      	ldr	r2, [pc, #80]	@ (800e86c <TIM_OC5_SetConfig+0xc4>)
 800e81a:	4293      	cmp	r3, r2
 800e81c:	d109      	bne.n	800e832 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e824:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	695b      	ldr	r3, [r3, #20]
 800e82a:	021b      	lsls	r3, r3, #8
 800e82c:	697a      	ldr	r2, [r7, #20]
 800e82e:	4313      	orrs	r3, r2
 800e830:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	697a      	ldr	r2, [r7, #20]
 800e836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	68fa      	ldr	r2, [r7, #12]
 800e83c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	685a      	ldr	r2, [r3, #4]
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	693a      	ldr	r2, [r7, #16]
 800e84a:	621a      	str	r2, [r3, #32]
}
 800e84c:	bf00      	nop
 800e84e:	371c      	adds	r7, #28
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr
 800e858:	fffeff8f 	.word	0xfffeff8f
 800e85c:	40010000 	.word	0x40010000
 800e860:	40010400 	.word	0x40010400
 800e864:	40014000 	.word	0x40014000
 800e868:	40014400 	.word	0x40014400
 800e86c:	40014800 	.word	0x40014800

0800e870 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e870:	b480      	push	{r7}
 800e872:	b087      	sub	sp, #28
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6a1b      	ldr	r3, [r3, #32]
 800e87e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	6a1b      	ldr	r3, [r3, #32]
 800e884:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	685b      	ldr	r3, [r3, #4]
 800e890:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e898:	68fa      	ldr	r2, [r7, #12]
 800e89a:	4b22      	ldr	r3, [pc, #136]	@ (800e924 <TIM_OC6_SetConfig+0xb4>)
 800e89c:	4013      	ands	r3, r2
 800e89e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	021b      	lsls	r3, r3, #8
 800e8a6:	68fa      	ldr	r2, [r7, #12]
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e8ac:	693b      	ldr	r3, [r7, #16]
 800e8ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e8b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	689b      	ldr	r3, [r3, #8]
 800e8b8:	051b      	lsls	r3, r3, #20
 800e8ba:	693a      	ldr	r2, [r7, #16]
 800e8bc:	4313      	orrs	r3, r2
 800e8be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	4a19      	ldr	r2, [pc, #100]	@ (800e928 <TIM_OC6_SetConfig+0xb8>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d00f      	beq.n	800e8e8 <TIM_OC6_SetConfig+0x78>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	4a18      	ldr	r2, [pc, #96]	@ (800e92c <TIM_OC6_SetConfig+0xbc>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d00b      	beq.n	800e8e8 <TIM_OC6_SetConfig+0x78>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	4a17      	ldr	r2, [pc, #92]	@ (800e930 <TIM_OC6_SetConfig+0xc0>)
 800e8d4:	4293      	cmp	r3, r2
 800e8d6:	d007      	beq.n	800e8e8 <TIM_OC6_SetConfig+0x78>
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	4a16      	ldr	r2, [pc, #88]	@ (800e934 <TIM_OC6_SetConfig+0xc4>)
 800e8dc:	4293      	cmp	r3, r2
 800e8de:	d003      	beq.n	800e8e8 <TIM_OC6_SetConfig+0x78>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	4a15      	ldr	r2, [pc, #84]	@ (800e938 <TIM_OC6_SetConfig+0xc8>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d109      	bne.n	800e8fc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e8ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	695b      	ldr	r3, [r3, #20]
 800e8f4:	029b      	lsls	r3, r3, #10
 800e8f6:	697a      	ldr	r2, [r7, #20]
 800e8f8:	4313      	orrs	r3, r2
 800e8fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	697a      	ldr	r2, [r7, #20]
 800e900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	68fa      	ldr	r2, [r7, #12]
 800e906:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	685a      	ldr	r2, [r3, #4]
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	693a      	ldr	r2, [r7, #16]
 800e914:	621a      	str	r2, [r3, #32]
}
 800e916:	bf00      	nop
 800e918:	371c      	adds	r7, #28
 800e91a:	46bd      	mov	sp, r7
 800e91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e920:	4770      	bx	lr
 800e922:	bf00      	nop
 800e924:	feff8fff 	.word	0xfeff8fff
 800e928:	40010000 	.word	0x40010000
 800e92c:	40010400 	.word	0x40010400
 800e930:	40014000 	.word	0x40014000
 800e934:	40014400 	.word	0x40014400
 800e938:	40014800 	.word	0x40014800

0800e93c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b087      	sub	sp, #28
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	60b9      	str	r1, [r7, #8]
 800e946:	607a      	str	r2, [r7, #4]
 800e948:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	6a1b      	ldr	r3, [r3, #32]
 800e94e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	6a1b      	ldr	r3, [r3, #32]
 800e954:	f023 0201 	bic.w	r2, r3, #1
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	699b      	ldr	r3, [r3, #24]
 800e960:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	4a28      	ldr	r2, [pc, #160]	@ (800ea08 <TIM_TI1_SetConfig+0xcc>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d01b      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e970:	d017      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	4a25      	ldr	r2, [pc, #148]	@ (800ea0c <TIM_TI1_SetConfig+0xd0>)
 800e976:	4293      	cmp	r3, r2
 800e978:	d013      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	4a24      	ldr	r2, [pc, #144]	@ (800ea10 <TIM_TI1_SetConfig+0xd4>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d00f      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	4a23      	ldr	r2, [pc, #140]	@ (800ea14 <TIM_TI1_SetConfig+0xd8>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d00b      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	4a22      	ldr	r2, [pc, #136]	@ (800ea18 <TIM_TI1_SetConfig+0xdc>)
 800e98e:	4293      	cmp	r3, r2
 800e990:	d007      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	4a21      	ldr	r2, [pc, #132]	@ (800ea1c <TIM_TI1_SetConfig+0xe0>)
 800e996:	4293      	cmp	r3, r2
 800e998:	d003      	beq.n	800e9a2 <TIM_TI1_SetConfig+0x66>
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	4a20      	ldr	r2, [pc, #128]	@ (800ea20 <TIM_TI1_SetConfig+0xe4>)
 800e99e:	4293      	cmp	r3, r2
 800e9a0:	d101      	bne.n	800e9a6 <TIM_TI1_SetConfig+0x6a>
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	e000      	b.n	800e9a8 <TIM_TI1_SetConfig+0x6c>
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d008      	beq.n	800e9be <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e9ac:	697b      	ldr	r3, [r7, #20]
 800e9ae:	f023 0303 	bic.w	r3, r3, #3
 800e9b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e9b4:	697a      	ldr	r2, [r7, #20]
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	4313      	orrs	r3, r2
 800e9ba:	617b      	str	r3, [r7, #20]
 800e9bc:	e003      	b.n	800e9c6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	f043 0301 	orr.w	r3, r3, #1
 800e9c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e9c6:	697b      	ldr	r3, [r7, #20]
 800e9c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e9cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	011b      	lsls	r3, r3, #4
 800e9d2:	b2db      	uxtb	r3, r3
 800e9d4:	697a      	ldr	r2, [r7, #20]
 800e9d6:	4313      	orrs	r3, r2
 800e9d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e9da:	693b      	ldr	r3, [r7, #16]
 800e9dc:	f023 030a 	bic.w	r3, r3, #10
 800e9e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	f003 030a 	and.w	r3, r3, #10
 800e9e8:	693a      	ldr	r2, [r7, #16]
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	697a      	ldr	r2, [r7, #20]
 800e9f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	693a      	ldr	r2, [r7, #16]
 800e9f8:	621a      	str	r2, [r3, #32]
}
 800e9fa:	bf00      	nop
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr
 800ea06:	bf00      	nop
 800ea08:	40010000 	.word	0x40010000
 800ea0c:	40000400 	.word	0x40000400
 800ea10:	40000800 	.word	0x40000800
 800ea14:	40000c00 	.word	0x40000c00
 800ea18:	40010400 	.word	0x40010400
 800ea1c:	40001800 	.word	0x40001800
 800ea20:	40014000 	.word	0x40014000

0800ea24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea24:	b480      	push	{r7}
 800ea26:	b087      	sub	sp, #28
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	60f8      	str	r0, [r7, #12]
 800ea2c:	60b9      	str	r1, [r7, #8]
 800ea2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6a1b      	ldr	r3, [r3, #32]
 800ea34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	6a1b      	ldr	r3, [r3, #32]
 800ea3a:	f023 0201 	bic.w	r2, r3, #1
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	699b      	ldr	r3, [r3, #24]
 800ea46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ea48:	693b      	ldr	r3, [r7, #16]
 800ea4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ea4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	011b      	lsls	r3, r3, #4
 800ea54:	693a      	ldr	r2, [r7, #16]
 800ea56:	4313      	orrs	r3, r2
 800ea58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ea5a:	697b      	ldr	r3, [r7, #20]
 800ea5c:	f023 030a 	bic.w	r3, r3, #10
 800ea60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ea62:	697a      	ldr	r2, [r7, #20]
 800ea64:	68bb      	ldr	r3, [r7, #8]
 800ea66:	4313      	orrs	r3, r2
 800ea68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	693a      	ldr	r2, [r7, #16]
 800ea6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	697a      	ldr	r2, [r7, #20]
 800ea74:	621a      	str	r2, [r3, #32]
}
 800ea76:	bf00      	nop
 800ea78:	371c      	adds	r7, #28
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea80:	4770      	bx	lr

0800ea82 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ea82:	b480      	push	{r7}
 800ea84:	b087      	sub	sp, #28
 800ea86:	af00      	add	r7, sp, #0
 800ea88:	60f8      	str	r0, [r7, #12]
 800ea8a:	60b9      	str	r1, [r7, #8]
 800ea8c:	607a      	str	r2, [r7, #4]
 800ea8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	6a1b      	ldr	r3, [r3, #32]
 800ea94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	6a1b      	ldr	r3, [r3, #32]
 800ea9a:	f023 0210 	bic.w	r2, r3, #16
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	699b      	ldr	r3, [r3, #24]
 800eaa6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eaae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	021b      	lsls	r3, r3, #8
 800eab4:	693a      	ldr	r2, [r7, #16]
 800eab6:	4313      	orrs	r3, r2
 800eab8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eaba:	693b      	ldr	r3, [r7, #16]
 800eabc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eac0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	031b      	lsls	r3, r3, #12
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	693a      	ldr	r2, [r7, #16]
 800eaca:	4313      	orrs	r3, r2
 800eacc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ead4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	011b      	lsls	r3, r3, #4
 800eada:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800eade:	697a      	ldr	r2, [r7, #20]
 800eae0:	4313      	orrs	r3, r2
 800eae2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	693a      	ldr	r2, [r7, #16]
 800eae8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	697a      	ldr	r2, [r7, #20]
 800eaee:	621a      	str	r2, [r3, #32]
}
 800eaf0:	bf00      	nop
 800eaf2:	371c      	adds	r7, #28
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b087      	sub	sp, #28
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	60f8      	str	r0, [r7, #12]
 800eb04:	60b9      	str	r1, [r7, #8]
 800eb06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	6a1b      	ldr	r3, [r3, #32]
 800eb0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	f023 0210 	bic.w	r2, r3, #16
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	699b      	ldr	r3, [r3, #24]
 800eb1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eb26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	031b      	lsls	r3, r3, #12
 800eb2c:	693a      	ldr	r2, [r7, #16]
 800eb2e:	4313      	orrs	r3, r2
 800eb30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eb38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	011b      	lsls	r3, r3, #4
 800eb3e:	697a      	ldr	r2, [r7, #20]
 800eb40:	4313      	orrs	r3, r2
 800eb42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	693a      	ldr	r2, [r7, #16]
 800eb48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	697a      	ldr	r2, [r7, #20]
 800eb4e:	621a      	str	r2, [r3, #32]
}
 800eb50:	bf00      	nop
 800eb52:	371c      	adds	r7, #28
 800eb54:	46bd      	mov	sp, r7
 800eb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5a:	4770      	bx	lr

0800eb5c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b087      	sub	sp, #28
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	60f8      	str	r0, [r7, #12]
 800eb64:	60b9      	str	r1, [r7, #8]
 800eb66:	607a      	str	r2, [r7, #4]
 800eb68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	6a1b      	ldr	r3, [r3, #32]
 800eb6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	6a1b      	ldr	r3, [r3, #32]
 800eb74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	69db      	ldr	r3, [r3, #28]
 800eb80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800eb82:	693b      	ldr	r3, [r7, #16]
 800eb84:	f023 0303 	bic.w	r3, r3, #3
 800eb88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800eb8a:	693a      	ldr	r2, [r7, #16]
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eb98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	011b      	lsls	r3, r3, #4
 800eb9e:	b2db      	uxtb	r3, r3
 800eba0:	693a      	ldr	r2, [r7, #16]
 800eba2:	4313      	orrs	r3, r2
 800eba4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800ebac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	021b      	lsls	r3, r3, #8
 800ebb2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800ebb6:	697a      	ldr	r2, [r7, #20]
 800ebb8:	4313      	orrs	r3, r2
 800ebba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	693a      	ldr	r2, [r7, #16]
 800ebc0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	697a      	ldr	r2, [r7, #20]
 800ebc6:	621a      	str	r2, [r3, #32]
}
 800ebc8:	bf00      	nop
 800ebca:	371c      	adds	r7, #28
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd2:	4770      	bx	lr

0800ebd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ebd4:	b480      	push	{r7}
 800ebd6:	b087      	sub	sp, #28
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	60b9      	str	r1, [r7, #8]
 800ebde:	607a      	str	r2, [r7, #4]
 800ebe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	6a1b      	ldr	r3, [r3, #32]
 800ebe6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	6a1b      	ldr	r3, [r3, #32]
 800ebec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	69db      	ldr	r3, [r3, #28]
 800ebf8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ec00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	021b      	lsls	r3, r3, #8
 800ec06:	693a      	ldr	r2, [r7, #16]
 800ec08:	4313      	orrs	r3, r2
 800ec0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ec12:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	031b      	lsls	r3, r3, #12
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	693a      	ldr	r2, [r7, #16]
 800ec1c:	4313      	orrs	r3, r2
 800ec1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ec26:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	031b      	lsls	r3, r3, #12
 800ec2c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ec30:	697a      	ldr	r2, [r7, #20]
 800ec32:	4313      	orrs	r3, r2
 800ec34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	693a      	ldr	r2, [r7, #16]
 800ec3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	697a      	ldr	r2, [r7, #20]
 800ec40:	621a      	str	r2, [r3, #32]
}
 800ec42:	bf00      	nop
 800ec44:	371c      	adds	r7, #28
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr
	...

0800ec50 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ec50:	b480      	push	{r7}
 800ec52:	b085      	sub	sp, #20
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ec60:	68fa      	ldr	r2, [r7, #12]
 800ec62:	4b09      	ldr	r3, [pc, #36]	@ (800ec88 <TIM_ITRx_SetConfig+0x38>)
 800ec64:	4013      	ands	r3, r2
 800ec66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ec68:	683a      	ldr	r2, [r7, #0]
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	4313      	orrs	r3, r2
 800ec6e:	f043 0307 	orr.w	r3, r3, #7
 800ec72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	68fa      	ldr	r2, [r7, #12]
 800ec78:	609a      	str	r2, [r3, #8]
}
 800ec7a:	bf00      	nop
 800ec7c:	3714      	adds	r7, #20
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	ffcfff8f 	.word	0xffcfff8f

0800ec8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b087      	sub	sp, #28
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	607a      	str	r2, [r7, #4]
 800ec98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	689b      	ldr	r3, [r3, #8]
 800ec9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eca0:	697b      	ldr	r3, [r7, #20]
 800eca2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eca6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	021a      	lsls	r2, r3, #8
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	431a      	orrs	r2, r3
 800ecb0:	68bb      	ldr	r3, [r7, #8]
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	697a      	ldr	r2, [r7, #20]
 800ecb6:	4313      	orrs	r3, r2
 800ecb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	697a      	ldr	r2, [r7, #20]
 800ecbe:	609a      	str	r2, [r3, #8]
}
 800ecc0:	bf00      	nop
 800ecc2:	371c      	adds	r7, #28
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecca:	4770      	bx	lr

0800eccc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eccc:	b480      	push	{r7}
 800ecce:	b087      	sub	sp, #28
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	60f8      	str	r0, [r7, #12]
 800ecd4:	60b9      	str	r1, [r7, #8]
 800ecd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ecd8:	68bb      	ldr	r3, [r7, #8]
 800ecda:	f003 031f 	and.w	r3, r3, #31
 800ecde:	2201      	movs	r2, #1
 800ece0:	fa02 f303 	lsl.w	r3, r2, r3
 800ece4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	6a1a      	ldr	r2, [r3, #32]
 800ecea:	697b      	ldr	r3, [r7, #20]
 800ecec:	43db      	mvns	r3, r3
 800ecee:	401a      	ands	r2, r3
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	6a1a      	ldr	r2, [r3, #32]
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	f003 031f 	and.w	r3, r3, #31
 800ecfe:	6879      	ldr	r1, [r7, #4]
 800ed00:	fa01 f303 	lsl.w	r3, r1, r3
 800ed04:	431a      	orrs	r2, r3
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	621a      	str	r2, [r3, #32]
}
 800ed0a:	bf00      	nop
 800ed0c:	371c      	adds	r7, #28
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed14:	4770      	bx	lr
	...

0800ed18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b085      	sub	sp, #20
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
 800ed20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d101      	bne.n	800ed30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed2c:	2302      	movs	r3, #2
 800ed2e:	e06d      	b.n	800ee0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2201      	movs	r2, #1
 800ed34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2202      	movs	r2, #2
 800ed3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	685b      	ldr	r3, [r3, #4]
 800ed46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	689b      	ldr	r3, [r3, #8]
 800ed4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a30      	ldr	r2, [pc, #192]	@ (800ee18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d004      	beq.n	800ed64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	4a2f      	ldr	r2, [pc, #188]	@ (800ee1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ed60:	4293      	cmp	r3, r2
 800ed62:	d108      	bne.n	800ed76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ed6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	685b      	ldr	r3, [r3, #4]
 800ed70:	68fa      	ldr	r2, [r7, #12]
 800ed72:	4313      	orrs	r3, r2
 800ed74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	68fa      	ldr	r2, [r7, #12]
 800ed84:	4313      	orrs	r3, r2
 800ed86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	68fa      	ldr	r2, [r7, #12]
 800ed8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	4a20      	ldr	r2, [pc, #128]	@ (800ee18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ed96:	4293      	cmp	r3, r2
 800ed98:	d022      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eda2:	d01d      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	4a1d      	ldr	r2, [pc, #116]	@ (800ee20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800edaa:	4293      	cmp	r3, r2
 800edac:	d018      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	4a1c      	ldr	r2, [pc, #112]	@ (800ee24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800edb4:	4293      	cmp	r3, r2
 800edb6:	d013      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	4a1a      	ldr	r2, [pc, #104]	@ (800ee28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d00e      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	4a15      	ldr	r2, [pc, #84]	@ (800ee1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d009      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	4a16      	ldr	r2, [pc, #88]	@ (800ee2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800edd2:	4293      	cmp	r3, r2
 800edd4:	d004      	beq.n	800ede0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	4a15      	ldr	r2, [pc, #84]	@ (800ee30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800eddc:	4293      	cmp	r3, r2
 800edde:	d10c      	bne.n	800edfa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ede0:	68bb      	ldr	r3, [r7, #8]
 800ede2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ede6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	689b      	ldr	r3, [r3, #8]
 800edec:	68ba      	ldr	r2, [r7, #8]
 800edee:	4313      	orrs	r3, r2
 800edf0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	68ba      	ldr	r2, [r7, #8]
 800edf8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	2201      	movs	r2, #1
 800edfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2200      	movs	r2, #0
 800ee06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ee0a:	2300      	movs	r3, #0
}
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	3714      	adds	r7, #20
 800ee10:	46bd      	mov	sp, r7
 800ee12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee16:	4770      	bx	lr
 800ee18:	40010000 	.word	0x40010000
 800ee1c:	40010400 	.word	0x40010400
 800ee20:	40000400 	.word	0x40000400
 800ee24:	40000800 	.word	0x40000800
 800ee28:	40000c00 	.word	0x40000c00
 800ee2c:	40001800 	.word	0x40001800
 800ee30:	40014000 	.word	0x40014000

0800ee34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ee34:	b480      	push	{r7}
 800ee36:	b085      	sub	sp, #20
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
 800ee3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ee3e:	2300      	movs	r3, #0
 800ee40:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ee48:	2b01      	cmp	r3, #1
 800ee4a:	d101      	bne.n	800ee50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ee4c:	2302      	movs	r3, #2
 800ee4e:	e065      	b.n	800ef1c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	68db      	ldr	r3, [r3, #12]
 800ee62:	4313      	orrs	r3, r2
 800ee64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	689b      	ldr	r3, [r3, #8]
 800ee70:	4313      	orrs	r3, r2
 800ee72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	685b      	ldr	r3, [r3, #4]
 800ee7e:	4313      	orrs	r3, r2
 800ee80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4313      	orrs	r3, r2
 800ee8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	691b      	ldr	r3, [r3, #16]
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	695b      	ldr	r3, [r3, #20]
 800eea8:	4313      	orrs	r3, r2
 800eeaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeb6:	4313      	orrs	r3, r2
 800eeb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	699b      	ldr	r3, [r3, #24]
 800eec4:	041b      	lsls	r3, r3, #16
 800eec6:	4313      	orrs	r3, r2
 800eec8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	4a16      	ldr	r2, [pc, #88]	@ (800ef28 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d004      	beq.n	800eede <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a14      	ldr	r2, [pc, #80]	@ (800ef2c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d115      	bne.n	800ef0a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eee8:	051b      	lsls	r3, r3, #20
 800eeea:	4313      	orrs	r3, r2
 800eeec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	69db      	ldr	r3, [r3, #28]
 800eef8:	4313      	orrs	r3, r2
 800eefa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	6a1b      	ldr	r3, [r3, #32]
 800ef06:	4313      	orrs	r3, r2
 800ef08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	68fa      	ldr	r2, [r7, #12]
 800ef10:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	2200      	movs	r2, #0
 800ef16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ef1a:	2300      	movs	r3, #0
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3714      	adds	r7, #20
 800ef20:	46bd      	mov	sp, r7
 800ef22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef26:	4770      	bx	lr
 800ef28:	40010000 	.word	0x40010000
 800ef2c:	40010400 	.word	0x40010400

0800ef30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ef38:	bf00      	nop
 800ef3a:	370c      	adds	r7, #12
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef42:	4770      	bx	lr

0800ef44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b083      	sub	sp, #12
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ef4c:	bf00      	nop
 800ef4e:	370c      	adds	r7, #12
 800ef50:	46bd      	mov	sp, r7
 800ef52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef56:	4770      	bx	lr

0800ef58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b083      	sub	sp, #12
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ef60:	bf00      	nop
 800ef62:	370c      	adds	r7, #12
 800ef64:	46bd      	mov	sp, r7
 800ef66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6a:	4770      	bx	lr

0800ef6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b082      	sub	sp, #8
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d101      	bne.n	800ef7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	e042      	b.n	800f004 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d106      	bne.n	800ef96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef90:	6878      	ldr	r0, [r7, #4]
 800ef92:	f7f6 fb3f 	bl	8005614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	2224      	movs	r2, #36	@ 0x24
 800ef9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	681a      	ldr	r2, [r3, #0]
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	f022 0201 	bic.w	r2, r2, #1
 800efac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d002      	beq.n	800efbc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f001 faea 	bl	8010590 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f000 fd7f 	bl	800fac0 <UART_SetConfig>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b01      	cmp	r3, #1
 800efc6:	d101      	bne.n	800efcc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800efc8:	2301      	movs	r3, #1
 800efca:	e01b      	b.n	800f004 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	685a      	ldr	r2, [r3, #4]
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800efda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	689a      	ldr	r2, [r3, #8]
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800efea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	681a      	ldr	r2, [r3, #0]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f042 0201 	orr.w	r2, r2, #1
 800effa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f001 fb69 	bl	80106d4 <UART_CheckIdleState>
 800f002:	4603      	mov	r3, r0
}
 800f004:	4618      	mov	r0, r3
 800f006:	3708      	adds	r7, #8
 800f008:	46bd      	mov	sp, r7
 800f00a:	bd80      	pop	{r7, pc}

0800f00c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f00c:	b580      	push	{r7, lr}
 800f00e:	b08a      	sub	sp, #40	@ 0x28
 800f010:	af02      	add	r7, sp, #8
 800f012:	60f8      	str	r0, [r7, #12]
 800f014:	60b9      	str	r1, [r7, #8]
 800f016:	603b      	str	r3, [r7, #0]
 800f018:	4613      	mov	r3, r2
 800f01a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f022:	2b20      	cmp	r3, #32
 800f024:	d17b      	bne.n	800f11e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f026:	68bb      	ldr	r3, [r7, #8]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d002      	beq.n	800f032 <HAL_UART_Transmit+0x26>
 800f02c:	88fb      	ldrh	r3, [r7, #6]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d101      	bne.n	800f036 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f032:	2301      	movs	r3, #1
 800f034:	e074      	b.n	800f120 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	2200      	movs	r2, #0
 800f03a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	2221      	movs	r2, #33	@ 0x21
 800f042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f046:	f7f6 fe1d 	bl	8005c84 <HAL_GetTick>
 800f04a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	88fa      	ldrh	r2, [r7, #6]
 800f050:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	88fa      	ldrh	r2, [r7, #6]
 800f058:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	689b      	ldr	r3, [r3, #8]
 800f060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f064:	d108      	bne.n	800f078 <HAL_UART_Transmit+0x6c>
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	691b      	ldr	r3, [r3, #16]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d104      	bne.n	800f078 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f06e:	2300      	movs	r3, #0
 800f070:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	61bb      	str	r3, [r7, #24]
 800f076:	e003      	b.n	800f080 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f07c:	2300      	movs	r3, #0
 800f07e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f080:	e030      	b.n	800f0e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	9300      	str	r3, [sp, #0]
 800f086:	697b      	ldr	r3, [r7, #20]
 800f088:	2200      	movs	r2, #0
 800f08a:	2180      	movs	r1, #128	@ 0x80
 800f08c:	68f8      	ldr	r0, [r7, #12]
 800f08e:	f001 fbcb 	bl	8010828 <UART_WaitOnFlagUntilTimeout>
 800f092:	4603      	mov	r3, r0
 800f094:	2b00      	cmp	r3, #0
 800f096:	d005      	beq.n	800f0a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	2220      	movs	r2, #32
 800f09c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f0a0:	2303      	movs	r3, #3
 800f0a2:	e03d      	b.n	800f120 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d10b      	bne.n	800f0c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f0aa:	69bb      	ldr	r3, [r7, #24]
 800f0ac:	881b      	ldrh	r3, [r3, #0]
 800f0ae:	461a      	mov	r2, r3
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f0b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f0ba:	69bb      	ldr	r3, [r7, #24]
 800f0bc:	3302      	adds	r3, #2
 800f0be:	61bb      	str	r3, [r7, #24]
 800f0c0:	e007      	b.n	800f0d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f0c2:	69fb      	ldr	r3, [r7, #28]
 800f0c4:	781a      	ldrb	r2, [r3, #0]
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f0cc:	69fb      	ldr	r3, [r7, #28]
 800f0ce:	3301      	adds	r3, #1
 800f0d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f0d8:	b29b      	uxth	r3, r3
 800f0da:	3b01      	subs	r3, #1
 800f0dc:	b29a      	uxth	r2, r3
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f0ea:	b29b      	uxth	r3, r3
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d1c8      	bne.n	800f082 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f0f0:	683b      	ldr	r3, [r7, #0]
 800f0f2:	9300      	str	r3, [sp, #0]
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	2140      	movs	r1, #64	@ 0x40
 800f0fa:	68f8      	ldr	r0, [r7, #12]
 800f0fc:	f001 fb94 	bl	8010828 <UART_WaitOnFlagUntilTimeout>
 800f100:	4603      	mov	r3, r0
 800f102:	2b00      	cmp	r3, #0
 800f104:	d005      	beq.n	800f112 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	2220      	movs	r2, #32
 800f10a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f10e:	2303      	movs	r3, #3
 800f110:	e006      	b.n	800f120 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	2220      	movs	r2, #32
 800f116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f11a:	2300      	movs	r3, #0
 800f11c:	e000      	b.n	800f120 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f11e:	2302      	movs	r3, #2
  }
}
 800f120:	4618      	mov	r0, r3
 800f122:	3720      	adds	r7, #32
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f128:	b480      	push	{r7}
 800f12a:	b091      	sub	sp, #68	@ 0x44
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	60f8      	str	r0, [r7, #12]
 800f130:	60b9      	str	r1, [r7, #8]
 800f132:	4613      	mov	r3, r2
 800f134:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f13c:	2b20      	cmp	r3, #32
 800f13e:	d178      	bne.n	800f232 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d002      	beq.n	800f14c <HAL_UART_Transmit_IT+0x24>
 800f146:	88fb      	ldrh	r3, [r7, #6]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d101      	bne.n	800f150 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800f14c:	2301      	movs	r3, #1
 800f14e:	e071      	b.n	800f234 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	68ba      	ldr	r2, [r7, #8]
 800f154:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	88fa      	ldrh	r2, [r7, #6]
 800f15a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	88fa      	ldrh	r2, [r7, #6]
 800f162:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	2200      	movs	r2, #0
 800f16a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	2200      	movs	r2, #0
 800f170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	2221      	movs	r2, #33	@ 0x21
 800f178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f180:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f184:	d12a      	bne.n	800f1dc <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	689b      	ldr	r3, [r3, #8]
 800f18a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f18e:	d107      	bne.n	800f1a0 <HAL_UART_Transmit_IT+0x78>
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	691b      	ldr	r3, [r3, #16]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d103      	bne.n	800f1a0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	4a29      	ldr	r2, [pc, #164]	@ (800f240 <HAL_UART_Transmit_IT+0x118>)
 800f19c:	679a      	str	r2, [r3, #120]	@ 0x78
 800f19e:	e002      	b.n	800f1a6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	4a28      	ldr	r2, [pc, #160]	@ (800f244 <HAL_UART_Transmit_IT+0x11c>)
 800f1a4:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	3308      	adds	r3, #8
 800f1ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1b0:	e853 3f00 	ldrex	r3, [r3]
 800f1b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f1bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	3308      	adds	r3, #8
 800f1c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f1c6:	637a      	str	r2, [r7, #52]	@ 0x34
 800f1c8:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f1cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1ce:	e841 2300 	strex	r3, r2, [r1]
 800f1d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d1e5      	bne.n	800f1a6 <HAL_UART_Transmit_IT+0x7e>
 800f1da:	e028      	b.n	800f22e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	689b      	ldr	r3, [r3, #8]
 800f1e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f1e4:	d107      	bne.n	800f1f6 <HAL_UART_Transmit_IT+0xce>
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	691b      	ldr	r3, [r3, #16]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d103      	bne.n	800f1f6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	4a15      	ldr	r2, [pc, #84]	@ (800f248 <HAL_UART_Transmit_IT+0x120>)
 800f1f2:	679a      	str	r2, [r3, #120]	@ 0x78
 800f1f4:	e002      	b.n	800f1fc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	4a14      	ldr	r2, [pc, #80]	@ (800f24c <HAL_UART_Transmit_IT+0x124>)
 800f1fa:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f202:	697b      	ldr	r3, [r7, #20]
 800f204:	e853 3f00 	ldrex	r3, [r3]
 800f208:	613b      	str	r3, [r7, #16]
   return(result);
 800f20a:	693b      	ldr	r3, [r7, #16]
 800f20c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	461a      	mov	r2, r3
 800f218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f21a:	623b      	str	r3, [r7, #32]
 800f21c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f21e:	69f9      	ldr	r1, [r7, #28]
 800f220:	6a3a      	ldr	r2, [r7, #32]
 800f222:	e841 2300 	strex	r3, r2, [r1]
 800f226:	61bb      	str	r3, [r7, #24]
   return(result);
 800f228:	69bb      	ldr	r3, [r7, #24]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d1e6      	bne.n	800f1fc <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800f22e:	2300      	movs	r3, #0
 800f230:	e000      	b.n	800f234 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800f232:	2302      	movs	r3, #2
  }
}
 800f234:	4618      	mov	r0, r3
 800f236:	3744      	adds	r7, #68	@ 0x44
 800f238:	46bd      	mov	sp, r7
 800f23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23e:	4770      	bx	lr
 800f240:	08010e93 	.word	0x08010e93
 800f244:	08010db3 	.word	0x08010db3
 800f248:	08010cf1 	.word	0x08010cf1
 800f24c:	08010c39 	.word	0x08010c39

0800f250 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b08a      	sub	sp, #40	@ 0x28
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	60b9      	str	r1, [r7, #8]
 800f25a:	4613      	mov	r3, r2
 800f25c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f264:	2b20      	cmp	r3, #32
 800f266:	d137      	bne.n	800f2d8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d002      	beq.n	800f274 <HAL_UART_Receive_IT+0x24>
 800f26e:	88fb      	ldrh	r3, [r7, #6]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d101      	bne.n	800f278 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800f274:	2301      	movs	r3, #1
 800f276:	e030      	b.n	800f2da <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2200      	movs	r2, #0
 800f27c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	4a18      	ldr	r2, [pc, #96]	@ (800f2e4 <HAL_UART_Receive_IT+0x94>)
 800f284:	4293      	cmp	r3, r2
 800f286:	d01f      	beq.n	800f2c8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	685b      	ldr	r3, [r3, #4]
 800f28e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f292:	2b00      	cmp	r3, #0
 800f294:	d018      	beq.n	800f2c8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f29c:	697b      	ldr	r3, [r7, #20]
 800f29e:	e853 3f00 	ldrex	r3, [r3]
 800f2a2:	613b      	str	r3, [r7, #16]
   return(result);
 800f2a4:	693b      	ldr	r3, [r7, #16]
 800f2a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f2aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	461a      	mov	r2, r3
 800f2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b4:	623b      	str	r3, [r7, #32]
 800f2b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2b8:	69f9      	ldr	r1, [r7, #28]
 800f2ba:	6a3a      	ldr	r2, [r7, #32]
 800f2bc:	e841 2300 	strex	r3, r2, [r1]
 800f2c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f2c2:	69bb      	ldr	r3, [r7, #24]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d1e6      	bne.n	800f296 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f2c8:	88fb      	ldrh	r3, [r7, #6]
 800f2ca:	461a      	mov	r2, r3
 800f2cc:	68b9      	ldr	r1, [r7, #8]
 800f2ce:	68f8      	ldr	r0, [r7, #12]
 800f2d0:	f001 fb18 	bl	8010904 <UART_Start_Receive_IT>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	e000      	b.n	800f2da <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f2d8:	2302      	movs	r3, #2
  }
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	3728      	adds	r7, #40	@ 0x28
 800f2de:	46bd      	mov	sp, r7
 800f2e0:	bd80      	pop	{r7, pc}
 800f2e2:	bf00      	nop
 800f2e4:	58000c00 	.word	0x58000c00

0800f2e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b0ba      	sub	sp, #232	@ 0xe8
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	69db      	ldr	r3, [r3, #28]
 800f2f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	689b      	ldr	r3, [r3, #8]
 800f30a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f30e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f312:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f316:	4013      	ands	r3, r2
 800f318:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f31c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f320:	2b00      	cmp	r3, #0
 800f322:	d11b      	bne.n	800f35c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f328:	f003 0320 	and.w	r3, r3, #32
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d015      	beq.n	800f35c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f334:	f003 0320 	and.w	r3, r3, #32
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d105      	bne.n	800f348 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f33c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f344:	2b00      	cmp	r3, #0
 800f346:	d009      	beq.n	800f35c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f000 8393 	beq.w	800fa78 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f356:	6878      	ldr	r0, [r7, #4]
 800f358:	4798      	blx	r3
      }
      return;
 800f35a:	e38d      	b.n	800fa78 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f35c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f360:	2b00      	cmp	r3, #0
 800f362:	f000 8123 	beq.w	800f5ac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f366:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f36a:	4b8d      	ldr	r3, [pc, #564]	@ (800f5a0 <HAL_UART_IRQHandler+0x2b8>)
 800f36c:	4013      	ands	r3, r2
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d106      	bne.n	800f380 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f372:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f376:	4b8b      	ldr	r3, [pc, #556]	@ (800f5a4 <HAL_UART_IRQHandler+0x2bc>)
 800f378:	4013      	ands	r3, r2
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f000 8116 	beq.w	800f5ac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f384:	f003 0301 	and.w	r3, r3, #1
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d011      	beq.n	800f3b0 <HAL_UART_IRQHandler+0xc8>
 800f38c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f394:	2b00      	cmp	r3, #0
 800f396:	d00b      	beq.n	800f3b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	2201      	movs	r2, #1
 800f39e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3a6:	f043 0201 	orr.w	r2, r3, #1
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f3b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3b4:	f003 0302 	and.w	r3, r3, #2
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d011      	beq.n	800f3e0 <HAL_UART_IRQHandler+0xf8>
 800f3bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3c0:	f003 0301 	and.w	r3, r3, #1
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d00b      	beq.n	800f3e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	2202      	movs	r2, #2
 800f3ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3d6:	f043 0204 	orr.w	r2, r3, #4
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f3e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3e4:	f003 0304 	and.w	r3, r3, #4
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d011      	beq.n	800f410 <HAL_UART_IRQHandler+0x128>
 800f3ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3f0:	f003 0301 	and.w	r3, r3, #1
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d00b      	beq.n	800f410 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2204      	movs	r2, #4
 800f3fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f406:	f043 0202 	orr.w	r2, r3, #2
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f414:	f003 0308 	and.w	r3, r3, #8
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d017      	beq.n	800f44c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f41c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f420:	f003 0320 	and.w	r3, r3, #32
 800f424:	2b00      	cmp	r3, #0
 800f426:	d105      	bne.n	800f434 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f428:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f42c:	4b5c      	ldr	r3, [pc, #368]	@ (800f5a0 <HAL_UART_IRQHandler+0x2b8>)
 800f42e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f430:	2b00      	cmp	r3, #0
 800f432:	d00b      	beq.n	800f44c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	2208      	movs	r2, #8
 800f43a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f442:	f043 0208 	orr.w	r2, r3, #8
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f44c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f450:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f454:	2b00      	cmp	r3, #0
 800f456:	d012      	beq.n	800f47e <HAL_UART_IRQHandler+0x196>
 800f458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f45c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f460:	2b00      	cmp	r3, #0
 800f462:	d00c      	beq.n	800f47e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f46c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f474:	f043 0220 	orr.w	r2, r3, #32
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f484:	2b00      	cmp	r3, #0
 800f486:	f000 82f9 	beq.w	800fa7c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f48a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f48e:	f003 0320 	and.w	r3, r3, #32
 800f492:	2b00      	cmp	r3, #0
 800f494:	d013      	beq.n	800f4be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f49a:	f003 0320 	and.w	r3, r3, #32
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d105      	bne.n	800f4ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f4a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f4a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d007      	beq.n	800f4be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d003      	beq.n	800f4be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4ba:	6878      	ldr	r0, [r7, #4]
 800f4bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f4c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	689b      	ldr	r3, [r3, #8]
 800f4ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4d2:	2b40      	cmp	r3, #64	@ 0x40
 800f4d4:	d005      	beq.n	800f4e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f4d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f4da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d054      	beq.n	800f58c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f001 fb30 	bl	8010b48 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	689b      	ldr	r3, [r3, #8]
 800f4ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4f2:	2b40      	cmp	r3, #64	@ 0x40
 800f4f4:	d146      	bne.n	800f584 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	3308      	adds	r3, #8
 800f4fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f500:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f504:	e853 3f00 	ldrex	r3, [r3]
 800f508:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f50c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	3308      	adds	r3, #8
 800f51e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f522:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f52a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f52e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f532:	e841 2300 	strex	r3, r2, [r1]
 800f536:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f53a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d1d9      	bne.n	800f4f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d017      	beq.n	800f57c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f552:	4a15      	ldr	r2, [pc, #84]	@ (800f5a8 <HAL_UART_IRQHandler+0x2c0>)
 800f554:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f55c:	4618      	mov	r0, r3
 800f55e:	f7f8 fdb9 	bl	80080d4 <HAL_DMA_Abort_IT>
 800f562:	4603      	mov	r3, r0
 800f564:	2b00      	cmp	r3, #0
 800f566:	d019      	beq.n	800f59c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f56e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f570:	687a      	ldr	r2, [r7, #4]
 800f572:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f576:	4610      	mov	r0, r2
 800f578:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f57a:	e00f      	b.n	800f59c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 fa89 	bl	800fa94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f582:	e00b      	b.n	800f59c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f584:	6878      	ldr	r0, [r7, #4]
 800f586:	f000 fa85 	bl	800fa94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f58a:	e007      	b.n	800f59c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f58c:	6878      	ldr	r0, [r7, #4]
 800f58e:	f000 fa81 	bl	800fa94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2200      	movs	r2, #0
 800f596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f59a:	e26f      	b.n	800fa7c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f59c:	bf00      	nop
    return;
 800f59e:	e26d      	b.n	800fa7c <HAL_UART_IRQHandler+0x794>
 800f5a0:	10000001 	.word	0x10000001
 800f5a4:	04000120 	.word	0x04000120
 800f5a8:	08010c15 	.word	0x08010c15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	f040 8203 	bne.w	800f9bc <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f5b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5ba:	f003 0310 	and.w	r3, r3, #16
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	f000 81fc 	beq.w	800f9bc <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5c8:	f003 0310 	and.w	r3, r3, #16
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	f000 81f5 	beq.w	800f9bc <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	2210      	movs	r2, #16
 800f5d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	689b      	ldr	r3, [r3, #8]
 800f5e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5e4:	2b40      	cmp	r3, #64	@ 0x40
 800f5e6:	f040 816d 	bne.w	800f8c4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	4aa4      	ldr	r2, [pc, #656]	@ (800f884 <HAL_UART_IRQHandler+0x59c>)
 800f5f4:	4293      	cmp	r3, r2
 800f5f6:	d068      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	4aa1      	ldr	r2, [pc, #644]	@ (800f888 <HAL_UART_IRQHandler+0x5a0>)
 800f602:	4293      	cmp	r3, r2
 800f604:	d061      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	4a9f      	ldr	r2, [pc, #636]	@ (800f88c <HAL_UART_IRQHandler+0x5a4>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d05a      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	4a9c      	ldr	r2, [pc, #624]	@ (800f890 <HAL_UART_IRQHandler+0x5a8>)
 800f61e:	4293      	cmp	r3, r2
 800f620:	d053      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4a9a      	ldr	r2, [pc, #616]	@ (800f894 <HAL_UART_IRQHandler+0x5ac>)
 800f62c:	4293      	cmp	r3, r2
 800f62e:	d04c      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	4a97      	ldr	r2, [pc, #604]	@ (800f898 <HAL_UART_IRQHandler+0x5b0>)
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d045      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	4a95      	ldr	r2, [pc, #596]	@ (800f89c <HAL_UART_IRQHandler+0x5b4>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d03e      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4a92      	ldr	r2, [pc, #584]	@ (800f8a0 <HAL_UART_IRQHandler+0x5b8>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d037      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	4a90      	ldr	r2, [pc, #576]	@ (800f8a4 <HAL_UART_IRQHandler+0x5bc>)
 800f664:	4293      	cmp	r3, r2
 800f666:	d030      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	4a8d      	ldr	r2, [pc, #564]	@ (800f8a8 <HAL_UART_IRQHandler+0x5c0>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d029      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	4a8b      	ldr	r2, [pc, #556]	@ (800f8ac <HAL_UART_IRQHandler+0x5c4>)
 800f680:	4293      	cmp	r3, r2
 800f682:	d022      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	4a88      	ldr	r2, [pc, #544]	@ (800f8b0 <HAL_UART_IRQHandler+0x5c8>)
 800f68e:	4293      	cmp	r3, r2
 800f690:	d01b      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	4a86      	ldr	r2, [pc, #536]	@ (800f8b4 <HAL_UART_IRQHandler+0x5cc>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d014      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a83      	ldr	r2, [pc, #524]	@ (800f8b8 <HAL_UART_IRQHandler+0x5d0>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d00d      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	4a81      	ldr	r2, [pc, #516]	@ (800f8bc <HAL_UART_IRQHandler+0x5d4>)
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d006      	beq.n	800f6ca <HAL_UART_IRQHandler+0x3e2>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	4a7e      	ldr	r2, [pc, #504]	@ (800f8c0 <HAL_UART_IRQHandler+0x5d8>)
 800f6c6:	4293      	cmp	r3, r2
 800f6c8:	d106      	bne.n	800f6d8 <HAL_UART_IRQHandler+0x3f0>
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	685b      	ldr	r3, [r3, #4]
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	e005      	b.n	800f6e4 <HAL_UART_IRQHandler+0x3fc>
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	685b      	ldr	r3, [r3, #4]
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f6e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	f000 80ad 	beq.w	800f84c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f6f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	f080 80a5 	bcs.w	800f84c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f708:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f712:	69db      	ldr	r3, [r3, #28]
 800f714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f718:	f000 8087 	beq.w	800f82a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f728:	e853 3f00 	ldrex	r3, [r3]
 800f72c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	461a      	mov	r2, r3
 800f742:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f746:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f74a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f74e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f756:	e841 2300 	strex	r3, r2, [r1]
 800f75a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f75e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f762:	2b00      	cmp	r3, #0
 800f764:	d1da      	bne.n	800f71c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	3308      	adds	r3, #8
 800f76c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f76e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f770:	e853 3f00 	ldrex	r3, [r3]
 800f774:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f778:	f023 0301 	bic.w	r3, r3, #1
 800f77c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	3308      	adds	r3, #8
 800f786:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f78a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f78e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f790:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f792:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f796:	e841 2300 	strex	r3, r2, [r1]
 800f79a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f79c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d1e1      	bne.n	800f766 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	3308      	adds	r3, #8
 800f7a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f7ac:	e853 3f00 	ldrex	r3, [r3]
 800f7b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f7b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f7b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	3308      	adds	r3, #8
 800f7c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f7c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f7c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f7cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f7ce:	e841 2300 	strex	r3, r2, [r1]
 800f7d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f7d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d1e3      	bne.n	800f7a2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2220      	movs	r2, #32
 800f7de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7f0:	e853 3f00 	ldrex	r3, [r3]
 800f7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f7f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7f8:	f023 0310 	bic.w	r3, r3, #16
 800f7fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	461a      	mov	r2, r3
 800f806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f80a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f80c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f80e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f812:	e841 2300 	strex	r3, r2, [r1]
 800f816:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d1e4      	bne.n	800f7e8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f824:	4618      	mov	r0, r3
 800f826:	f7f8 f937 	bl	8007a98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	2202      	movs	r2, #2
 800f82e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f83c:	b29b      	uxth	r3, r3
 800f83e:	1ad3      	subs	r3, r2, r3
 800f840:	b29b      	uxth	r3, r3
 800f842:	4619      	mov	r1, r3
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f000 f92f 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f84a:	e119      	b.n	800fa80 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f852:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f856:	429a      	cmp	r2, r3
 800f858:	f040 8112 	bne.w	800fa80 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f862:	69db      	ldr	r3, [r3, #28]
 800f864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f868:	f040 810a 	bne.w	800fa80 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2202      	movs	r2, #2
 800f870:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f878:	4619      	mov	r1, r3
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f000 f914 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
      return;
 800f880:	e0fe      	b.n	800fa80 <HAL_UART_IRQHandler+0x798>
 800f882:	bf00      	nop
 800f884:	40020010 	.word	0x40020010
 800f888:	40020028 	.word	0x40020028
 800f88c:	40020040 	.word	0x40020040
 800f890:	40020058 	.word	0x40020058
 800f894:	40020070 	.word	0x40020070
 800f898:	40020088 	.word	0x40020088
 800f89c:	400200a0 	.word	0x400200a0
 800f8a0:	400200b8 	.word	0x400200b8
 800f8a4:	40020410 	.word	0x40020410
 800f8a8:	40020428 	.word	0x40020428
 800f8ac:	40020440 	.word	0x40020440
 800f8b0:	40020458 	.word	0x40020458
 800f8b4:	40020470 	.word	0x40020470
 800f8b8:	40020488 	.word	0x40020488
 800f8bc:	400204a0 	.word	0x400204a0
 800f8c0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f8d0:	b29b      	uxth	r3, r3
 800f8d2:	1ad3      	subs	r3, r2, r3
 800f8d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	f000 80cf 	beq.w	800fa84 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800f8e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	f000 80ca 	beq.w	800fa84 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f8:	e853 3f00 	ldrex	r3, [r3]
 800f8fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f8fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f900:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f904:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	461a      	mov	r2, r3
 800f90e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f912:	647b      	str	r3, [r7, #68]	@ 0x44
 800f914:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f916:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f918:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f91a:	e841 2300 	strex	r3, r2, [r1]
 800f91e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f922:	2b00      	cmp	r3, #0
 800f924:	d1e4      	bne.n	800f8f0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	3308      	adds	r3, #8
 800f92c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f930:	e853 3f00 	ldrex	r3, [r3]
 800f934:	623b      	str	r3, [r7, #32]
   return(result);
 800f936:	6a3a      	ldr	r2, [r7, #32]
 800f938:	4b55      	ldr	r3, [pc, #340]	@ (800fa90 <HAL_UART_IRQHandler+0x7a8>)
 800f93a:	4013      	ands	r3, r2
 800f93c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	3308      	adds	r3, #8
 800f946:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f94a:	633a      	str	r2, [r7, #48]	@ 0x30
 800f94c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f952:	e841 2300 	strex	r3, r2, [r1]
 800f956:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d1e3      	bne.n	800f926 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	2220      	movs	r2, #32
 800f962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	2200      	movs	r2, #0
 800f96a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2200      	movs	r2, #0
 800f970:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	e853 3f00 	ldrex	r3, [r3]
 800f97e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	f023 0310 	bic.w	r3, r3, #16
 800f986:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	461a      	mov	r2, r3
 800f990:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f994:	61fb      	str	r3, [r7, #28]
 800f996:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f998:	69b9      	ldr	r1, [r7, #24]
 800f99a:	69fa      	ldr	r2, [r7, #28]
 800f99c:	e841 2300 	strex	r3, r2, [r1]
 800f9a0:	617b      	str	r3, [r7, #20]
   return(result);
 800f9a2:	697b      	ldr	r3, [r7, #20]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d1e4      	bne.n	800f972 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	2202      	movs	r2, #2
 800f9ac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f9ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f9b2:	4619      	mov	r1, r3
 800f9b4:	6878      	ldr	r0, [r7, #4]
 800f9b6:	f000 f877 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f9ba:	e063      	b.n	800fa84 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f9bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d00e      	beq.n	800f9e6 <HAL_UART_IRQHandler+0x6fe>
 800f9c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f9cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d008      	beq.n	800f9e6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f9dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f002 f818 	bl	8011a14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f9e4:	e051      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f9e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d014      	beq.n	800fa1c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f9f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d105      	bne.n	800fa0a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f9fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fa02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d008      	beq.n	800fa1c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d03a      	beq.n	800fa88 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fa16:	6878      	ldr	r0, [r7, #4]
 800fa18:	4798      	blx	r3
    }
    return;
 800fa1a:	e035      	b.n	800fa88 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fa1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d009      	beq.n	800fa3c <HAL_UART_IRQHandler+0x754>
 800fa28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d003      	beq.n	800fa3c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f001 faa1 	bl	8010f7c <UART_EndTransmit_IT>
    return;
 800fa3a:	e026      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fa3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d009      	beq.n	800fa5c <HAL_UART_IRQHandler+0x774>
 800fa48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d003      	beq.n	800fa5c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f001 fff1 	bl	8011a3c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fa5a:	e016      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fa5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d010      	beq.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
 800fa68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	da0c      	bge.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f001 ffd9 	bl	8011a28 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fa76:	e008      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa78:	bf00      	nop
 800fa7a:	e006      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
    return;
 800fa7c:	bf00      	nop
 800fa7e:	e004      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa80:	bf00      	nop
 800fa82:	e002      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa84:	bf00      	nop
 800fa86:	e000      	b.n	800fa8a <HAL_UART_IRQHandler+0x7a2>
    return;
 800fa88:	bf00      	nop
  }
}
 800fa8a:	37e8      	adds	r7, #232	@ 0xe8
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	bd80      	pop	{r7, pc}
 800fa90:	effffffe 	.word	0xeffffffe

0800fa94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b083      	sub	sp, #12
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fa9c:	bf00      	nop
 800fa9e:	370c      	adds	r7, #12
 800faa0:	46bd      	mov	sp, r7
 800faa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa6:	4770      	bx	lr

0800faa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b083      	sub	sp, #12
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
 800fab0:	460b      	mov	r3, r1
 800fab2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fab4:	bf00      	nop
 800fab6:	370c      	adds	r7, #12
 800fab8:	46bd      	mov	sp, r7
 800faba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabe:	4770      	bx	lr

0800fac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fac4:	b092      	sub	sp, #72	@ 0x48
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800faca:	2300      	movs	r3, #0
 800facc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	689a      	ldr	r2, [r3, #8]
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	691b      	ldr	r3, [r3, #16]
 800fad8:	431a      	orrs	r2, r3
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	695b      	ldr	r3, [r3, #20]
 800fade:	431a      	orrs	r2, r3
 800fae0:	697b      	ldr	r3, [r7, #20]
 800fae2:	69db      	ldr	r3, [r3, #28]
 800fae4:	4313      	orrs	r3, r2
 800fae6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	681a      	ldr	r2, [r3, #0]
 800faee:	4bbe      	ldr	r3, [pc, #760]	@ (800fde8 <UART_SetConfig+0x328>)
 800faf0:	4013      	ands	r3, r2
 800faf2:	697a      	ldr	r2, [r7, #20]
 800faf4:	6812      	ldr	r2, [r2, #0]
 800faf6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800faf8:	430b      	orrs	r3, r1
 800fafa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	685b      	ldr	r3, [r3, #4]
 800fb02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fb06:	697b      	ldr	r3, [r7, #20]
 800fb08:	68da      	ldr	r2, [r3, #12]
 800fb0a:	697b      	ldr	r3, [r7, #20]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	430a      	orrs	r2, r1
 800fb10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fb12:	697b      	ldr	r3, [r7, #20]
 800fb14:	699b      	ldr	r3, [r3, #24]
 800fb16:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fb18:	697b      	ldr	r3, [r7, #20]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	4ab3      	ldr	r2, [pc, #716]	@ (800fdec <UART_SetConfig+0x32c>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d004      	beq.n	800fb2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	6a1b      	ldr	r3, [r3, #32]
 800fb26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb28:	4313      	orrs	r3, r2
 800fb2a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	689a      	ldr	r2, [r3, #8]
 800fb32:	4baf      	ldr	r3, [pc, #700]	@ (800fdf0 <UART_SetConfig+0x330>)
 800fb34:	4013      	ands	r3, r2
 800fb36:	697a      	ldr	r2, [r7, #20]
 800fb38:	6812      	ldr	r2, [r2, #0]
 800fb3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fb3c:	430b      	orrs	r3, r1
 800fb3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fb40:	697b      	ldr	r3, [r7, #20]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb46:	f023 010f 	bic.w	r1, r3, #15
 800fb4a:	697b      	ldr	r3, [r7, #20]
 800fb4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	430a      	orrs	r2, r1
 800fb54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	4aa6      	ldr	r2, [pc, #664]	@ (800fdf4 <UART_SetConfig+0x334>)
 800fb5c:	4293      	cmp	r3, r2
 800fb5e:	d177      	bne.n	800fc50 <UART_SetConfig+0x190>
 800fb60:	4ba5      	ldr	r3, [pc, #660]	@ (800fdf8 <UART_SetConfig+0x338>)
 800fb62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fb68:	2b28      	cmp	r3, #40	@ 0x28
 800fb6a:	d86d      	bhi.n	800fc48 <UART_SetConfig+0x188>
 800fb6c:	a201      	add	r2, pc, #4	@ (adr r2, 800fb74 <UART_SetConfig+0xb4>)
 800fb6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb72:	bf00      	nop
 800fb74:	0800fc19 	.word	0x0800fc19
 800fb78:	0800fc49 	.word	0x0800fc49
 800fb7c:	0800fc49 	.word	0x0800fc49
 800fb80:	0800fc49 	.word	0x0800fc49
 800fb84:	0800fc49 	.word	0x0800fc49
 800fb88:	0800fc49 	.word	0x0800fc49
 800fb8c:	0800fc49 	.word	0x0800fc49
 800fb90:	0800fc49 	.word	0x0800fc49
 800fb94:	0800fc21 	.word	0x0800fc21
 800fb98:	0800fc49 	.word	0x0800fc49
 800fb9c:	0800fc49 	.word	0x0800fc49
 800fba0:	0800fc49 	.word	0x0800fc49
 800fba4:	0800fc49 	.word	0x0800fc49
 800fba8:	0800fc49 	.word	0x0800fc49
 800fbac:	0800fc49 	.word	0x0800fc49
 800fbb0:	0800fc49 	.word	0x0800fc49
 800fbb4:	0800fc29 	.word	0x0800fc29
 800fbb8:	0800fc49 	.word	0x0800fc49
 800fbbc:	0800fc49 	.word	0x0800fc49
 800fbc0:	0800fc49 	.word	0x0800fc49
 800fbc4:	0800fc49 	.word	0x0800fc49
 800fbc8:	0800fc49 	.word	0x0800fc49
 800fbcc:	0800fc49 	.word	0x0800fc49
 800fbd0:	0800fc49 	.word	0x0800fc49
 800fbd4:	0800fc31 	.word	0x0800fc31
 800fbd8:	0800fc49 	.word	0x0800fc49
 800fbdc:	0800fc49 	.word	0x0800fc49
 800fbe0:	0800fc49 	.word	0x0800fc49
 800fbe4:	0800fc49 	.word	0x0800fc49
 800fbe8:	0800fc49 	.word	0x0800fc49
 800fbec:	0800fc49 	.word	0x0800fc49
 800fbf0:	0800fc49 	.word	0x0800fc49
 800fbf4:	0800fc39 	.word	0x0800fc39
 800fbf8:	0800fc49 	.word	0x0800fc49
 800fbfc:	0800fc49 	.word	0x0800fc49
 800fc00:	0800fc49 	.word	0x0800fc49
 800fc04:	0800fc49 	.word	0x0800fc49
 800fc08:	0800fc49 	.word	0x0800fc49
 800fc0c:	0800fc49 	.word	0x0800fc49
 800fc10:	0800fc49 	.word	0x0800fc49
 800fc14:	0800fc41 	.word	0x0800fc41
 800fc18:	2301      	movs	r3, #1
 800fc1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc1e:	e222      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc20:	2304      	movs	r3, #4
 800fc22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc26:	e21e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc28:	2308      	movs	r3, #8
 800fc2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc2e:	e21a      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc30:	2310      	movs	r3, #16
 800fc32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc36:	e216      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc38:	2320      	movs	r3, #32
 800fc3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc3e:	e212      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc40:	2340      	movs	r3, #64	@ 0x40
 800fc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc46:	e20e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc48:	2380      	movs	r3, #128	@ 0x80
 800fc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc4e:	e20a      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc50:	697b      	ldr	r3, [r7, #20]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	4a69      	ldr	r2, [pc, #420]	@ (800fdfc <UART_SetConfig+0x33c>)
 800fc56:	4293      	cmp	r3, r2
 800fc58:	d130      	bne.n	800fcbc <UART_SetConfig+0x1fc>
 800fc5a:	4b67      	ldr	r3, [pc, #412]	@ (800fdf8 <UART_SetConfig+0x338>)
 800fc5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc5e:	f003 0307 	and.w	r3, r3, #7
 800fc62:	2b05      	cmp	r3, #5
 800fc64:	d826      	bhi.n	800fcb4 <UART_SetConfig+0x1f4>
 800fc66:	a201      	add	r2, pc, #4	@ (adr r2, 800fc6c <UART_SetConfig+0x1ac>)
 800fc68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc6c:	0800fc85 	.word	0x0800fc85
 800fc70:	0800fc8d 	.word	0x0800fc8d
 800fc74:	0800fc95 	.word	0x0800fc95
 800fc78:	0800fc9d 	.word	0x0800fc9d
 800fc7c:	0800fca5 	.word	0x0800fca5
 800fc80:	0800fcad 	.word	0x0800fcad
 800fc84:	2300      	movs	r3, #0
 800fc86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc8a:	e1ec      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc8c:	2304      	movs	r3, #4
 800fc8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc92:	e1e8      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc94:	2308      	movs	r3, #8
 800fc96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc9a:	e1e4      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fc9c:	2310      	movs	r3, #16
 800fc9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fca2:	e1e0      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fca4:	2320      	movs	r3, #32
 800fca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcaa:	e1dc      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fcac:	2340      	movs	r3, #64	@ 0x40
 800fcae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcb2:	e1d8      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fcb4:	2380      	movs	r3, #128	@ 0x80
 800fcb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcba:	e1d4      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fcbc:	697b      	ldr	r3, [r7, #20]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	4a4f      	ldr	r2, [pc, #316]	@ (800fe00 <UART_SetConfig+0x340>)
 800fcc2:	4293      	cmp	r3, r2
 800fcc4:	d130      	bne.n	800fd28 <UART_SetConfig+0x268>
 800fcc6:	4b4c      	ldr	r3, [pc, #304]	@ (800fdf8 <UART_SetConfig+0x338>)
 800fcc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fcca:	f003 0307 	and.w	r3, r3, #7
 800fcce:	2b05      	cmp	r3, #5
 800fcd0:	d826      	bhi.n	800fd20 <UART_SetConfig+0x260>
 800fcd2:	a201      	add	r2, pc, #4	@ (adr r2, 800fcd8 <UART_SetConfig+0x218>)
 800fcd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcd8:	0800fcf1 	.word	0x0800fcf1
 800fcdc:	0800fcf9 	.word	0x0800fcf9
 800fce0:	0800fd01 	.word	0x0800fd01
 800fce4:	0800fd09 	.word	0x0800fd09
 800fce8:	0800fd11 	.word	0x0800fd11
 800fcec:	0800fd19 	.word	0x0800fd19
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcf6:	e1b6      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fcf8:	2304      	movs	r3, #4
 800fcfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcfe:	e1b2      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd00:	2308      	movs	r3, #8
 800fd02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd06:	e1ae      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd08:	2310      	movs	r3, #16
 800fd0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd0e:	e1aa      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd10:	2320      	movs	r3, #32
 800fd12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd16:	e1a6      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd18:	2340      	movs	r3, #64	@ 0x40
 800fd1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd1e:	e1a2      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd20:	2380      	movs	r3, #128	@ 0x80
 800fd22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd26:	e19e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4a35      	ldr	r2, [pc, #212]	@ (800fe04 <UART_SetConfig+0x344>)
 800fd2e:	4293      	cmp	r3, r2
 800fd30:	d130      	bne.n	800fd94 <UART_SetConfig+0x2d4>
 800fd32:	4b31      	ldr	r3, [pc, #196]	@ (800fdf8 <UART_SetConfig+0x338>)
 800fd34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd36:	f003 0307 	and.w	r3, r3, #7
 800fd3a:	2b05      	cmp	r3, #5
 800fd3c:	d826      	bhi.n	800fd8c <UART_SetConfig+0x2cc>
 800fd3e:	a201      	add	r2, pc, #4	@ (adr r2, 800fd44 <UART_SetConfig+0x284>)
 800fd40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd44:	0800fd5d 	.word	0x0800fd5d
 800fd48:	0800fd65 	.word	0x0800fd65
 800fd4c:	0800fd6d 	.word	0x0800fd6d
 800fd50:	0800fd75 	.word	0x0800fd75
 800fd54:	0800fd7d 	.word	0x0800fd7d
 800fd58:	0800fd85 	.word	0x0800fd85
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd62:	e180      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd64:	2304      	movs	r3, #4
 800fd66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd6a:	e17c      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd6c:	2308      	movs	r3, #8
 800fd6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd72:	e178      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd74:	2310      	movs	r3, #16
 800fd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd7a:	e174      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd7c:	2320      	movs	r3, #32
 800fd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd82:	e170      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd84:	2340      	movs	r3, #64	@ 0x40
 800fd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd8a:	e16c      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd8c:	2380      	movs	r3, #128	@ 0x80
 800fd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd92:	e168      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fd94:	697b      	ldr	r3, [r7, #20]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	4a1b      	ldr	r2, [pc, #108]	@ (800fe08 <UART_SetConfig+0x348>)
 800fd9a:	4293      	cmp	r3, r2
 800fd9c:	d142      	bne.n	800fe24 <UART_SetConfig+0x364>
 800fd9e:	4b16      	ldr	r3, [pc, #88]	@ (800fdf8 <UART_SetConfig+0x338>)
 800fda0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fda2:	f003 0307 	and.w	r3, r3, #7
 800fda6:	2b05      	cmp	r3, #5
 800fda8:	d838      	bhi.n	800fe1c <UART_SetConfig+0x35c>
 800fdaa:	a201      	add	r2, pc, #4	@ (adr r2, 800fdb0 <UART_SetConfig+0x2f0>)
 800fdac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdb0:	0800fdc9 	.word	0x0800fdc9
 800fdb4:	0800fdd1 	.word	0x0800fdd1
 800fdb8:	0800fdd9 	.word	0x0800fdd9
 800fdbc:	0800fde1 	.word	0x0800fde1
 800fdc0:	0800fe0d 	.word	0x0800fe0d
 800fdc4:	0800fe15 	.word	0x0800fe15
 800fdc8:	2300      	movs	r3, #0
 800fdca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdce:	e14a      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fdd0:	2304      	movs	r3, #4
 800fdd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdd6:	e146      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fdd8:	2308      	movs	r3, #8
 800fdda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdde:	e142      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fde0:	2310      	movs	r3, #16
 800fde2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fde6:	e13e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fde8:	cfff69f3 	.word	0xcfff69f3
 800fdec:	58000c00 	.word	0x58000c00
 800fdf0:	11fff4ff 	.word	0x11fff4ff
 800fdf4:	40011000 	.word	0x40011000
 800fdf8:	58024400 	.word	0x58024400
 800fdfc:	40004400 	.word	0x40004400
 800fe00:	40004800 	.word	0x40004800
 800fe04:	40004c00 	.word	0x40004c00
 800fe08:	40005000 	.word	0x40005000
 800fe0c:	2320      	movs	r3, #32
 800fe0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe12:	e128      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fe14:	2340      	movs	r3, #64	@ 0x40
 800fe16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe1a:	e124      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fe1c:	2380      	movs	r3, #128	@ 0x80
 800fe1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe22:	e120      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	4acb      	ldr	r2, [pc, #812]	@ (8010158 <UART_SetConfig+0x698>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d176      	bne.n	800ff1c <UART_SetConfig+0x45c>
 800fe2e:	4bcb      	ldr	r3, [pc, #812]	@ (801015c <UART_SetConfig+0x69c>)
 800fe30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fe36:	2b28      	cmp	r3, #40	@ 0x28
 800fe38:	d86c      	bhi.n	800ff14 <UART_SetConfig+0x454>
 800fe3a:	a201      	add	r2, pc, #4	@ (adr r2, 800fe40 <UART_SetConfig+0x380>)
 800fe3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe40:	0800fee5 	.word	0x0800fee5
 800fe44:	0800ff15 	.word	0x0800ff15
 800fe48:	0800ff15 	.word	0x0800ff15
 800fe4c:	0800ff15 	.word	0x0800ff15
 800fe50:	0800ff15 	.word	0x0800ff15
 800fe54:	0800ff15 	.word	0x0800ff15
 800fe58:	0800ff15 	.word	0x0800ff15
 800fe5c:	0800ff15 	.word	0x0800ff15
 800fe60:	0800feed 	.word	0x0800feed
 800fe64:	0800ff15 	.word	0x0800ff15
 800fe68:	0800ff15 	.word	0x0800ff15
 800fe6c:	0800ff15 	.word	0x0800ff15
 800fe70:	0800ff15 	.word	0x0800ff15
 800fe74:	0800ff15 	.word	0x0800ff15
 800fe78:	0800ff15 	.word	0x0800ff15
 800fe7c:	0800ff15 	.word	0x0800ff15
 800fe80:	0800fef5 	.word	0x0800fef5
 800fe84:	0800ff15 	.word	0x0800ff15
 800fe88:	0800ff15 	.word	0x0800ff15
 800fe8c:	0800ff15 	.word	0x0800ff15
 800fe90:	0800ff15 	.word	0x0800ff15
 800fe94:	0800ff15 	.word	0x0800ff15
 800fe98:	0800ff15 	.word	0x0800ff15
 800fe9c:	0800ff15 	.word	0x0800ff15
 800fea0:	0800fefd 	.word	0x0800fefd
 800fea4:	0800ff15 	.word	0x0800ff15
 800fea8:	0800ff15 	.word	0x0800ff15
 800feac:	0800ff15 	.word	0x0800ff15
 800feb0:	0800ff15 	.word	0x0800ff15
 800feb4:	0800ff15 	.word	0x0800ff15
 800feb8:	0800ff15 	.word	0x0800ff15
 800febc:	0800ff15 	.word	0x0800ff15
 800fec0:	0800ff05 	.word	0x0800ff05
 800fec4:	0800ff15 	.word	0x0800ff15
 800fec8:	0800ff15 	.word	0x0800ff15
 800fecc:	0800ff15 	.word	0x0800ff15
 800fed0:	0800ff15 	.word	0x0800ff15
 800fed4:	0800ff15 	.word	0x0800ff15
 800fed8:	0800ff15 	.word	0x0800ff15
 800fedc:	0800ff15 	.word	0x0800ff15
 800fee0:	0800ff0d 	.word	0x0800ff0d
 800fee4:	2301      	movs	r3, #1
 800fee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feea:	e0bc      	b.n	8010066 <UART_SetConfig+0x5a6>
 800feec:	2304      	movs	r3, #4
 800feee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fef2:	e0b8      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fef4:	2308      	movs	r3, #8
 800fef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fefa:	e0b4      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fefc:	2310      	movs	r3, #16
 800fefe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff02:	e0b0      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff04:	2320      	movs	r3, #32
 800ff06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff0a:	e0ac      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff0c:	2340      	movs	r3, #64	@ 0x40
 800ff0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff12:	e0a8      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff14:	2380      	movs	r3, #128	@ 0x80
 800ff16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff1a:	e0a4      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	4a8f      	ldr	r2, [pc, #572]	@ (8010160 <UART_SetConfig+0x6a0>)
 800ff22:	4293      	cmp	r3, r2
 800ff24:	d130      	bne.n	800ff88 <UART_SetConfig+0x4c8>
 800ff26:	4b8d      	ldr	r3, [pc, #564]	@ (801015c <UART_SetConfig+0x69c>)
 800ff28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff2a:	f003 0307 	and.w	r3, r3, #7
 800ff2e:	2b05      	cmp	r3, #5
 800ff30:	d826      	bhi.n	800ff80 <UART_SetConfig+0x4c0>
 800ff32:	a201      	add	r2, pc, #4	@ (adr r2, 800ff38 <UART_SetConfig+0x478>)
 800ff34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff38:	0800ff51 	.word	0x0800ff51
 800ff3c:	0800ff59 	.word	0x0800ff59
 800ff40:	0800ff61 	.word	0x0800ff61
 800ff44:	0800ff69 	.word	0x0800ff69
 800ff48:	0800ff71 	.word	0x0800ff71
 800ff4c:	0800ff79 	.word	0x0800ff79
 800ff50:	2300      	movs	r3, #0
 800ff52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff56:	e086      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff58:	2304      	movs	r3, #4
 800ff5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff5e:	e082      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff60:	2308      	movs	r3, #8
 800ff62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff66:	e07e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff68:	2310      	movs	r3, #16
 800ff6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff6e:	e07a      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff70:	2320      	movs	r3, #32
 800ff72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff76:	e076      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff78:	2340      	movs	r3, #64	@ 0x40
 800ff7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff7e:	e072      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff80:	2380      	movs	r3, #128	@ 0x80
 800ff82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff86:	e06e      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	4a75      	ldr	r2, [pc, #468]	@ (8010164 <UART_SetConfig+0x6a4>)
 800ff8e:	4293      	cmp	r3, r2
 800ff90:	d130      	bne.n	800fff4 <UART_SetConfig+0x534>
 800ff92:	4b72      	ldr	r3, [pc, #456]	@ (801015c <UART_SetConfig+0x69c>)
 800ff94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff96:	f003 0307 	and.w	r3, r3, #7
 800ff9a:	2b05      	cmp	r3, #5
 800ff9c:	d826      	bhi.n	800ffec <UART_SetConfig+0x52c>
 800ff9e:	a201      	add	r2, pc, #4	@ (adr r2, 800ffa4 <UART_SetConfig+0x4e4>)
 800ffa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffa4:	0800ffbd 	.word	0x0800ffbd
 800ffa8:	0800ffc5 	.word	0x0800ffc5
 800ffac:	0800ffcd 	.word	0x0800ffcd
 800ffb0:	0800ffd5 	.word	0x0800ffd5
 800ffb4:	0800ffdd 	.word	0x0800ffdd
 800ffb8:	0800ffe5 	.word	0x0800ffe5
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffc2:	e050      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffc4:	2304      	movs	r3, #4
 800ffc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffca:	e04c      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffcc:	2308      	movs	r3, #8
 800ffce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffd2:	e048      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffd4:	2310      	movs	r3, #16
 800ffd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffda:	e044      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffdc:	2320      	movs	r3, #32
 800ffde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffe2:	e040      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffe4:	2340      	movs	r3, #64	@ 0x40
 800ffe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffea:	e03c      	b.n	8010066 <UART_SetConfig+0x5a6>
 800ffec:	2380      	movs	r3, #128	@ 0x80
 800ffee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fff2:	e038      	b.n	8010066 <UART_SetConfig+0x5a6>
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	4a5b      	ldr	r2, [pc, #364]	@ (8010168 <UART_SetConfig+0x6a8>)
 800fffa:	4293      	cmp	r3, r2
 800fffc:	d130      	bne.n	8010060 <UART_SetConfig+0x5a0>
 800fffe:	4b57      	ldr	r3, [pc, #348]	@ (801015c <UART_SetConfig+0x69c>)
 8010000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010002:	f003 0307 	and.w	r3, r3, #7
 8010006:	2b05      	cmp	r3, #5
 8010008:	d826      	bhi.n	8010058 <UART_SetConfig+0x598>
 801000a:	a201      	add	r2, pc, #4	@ (adr r2, 8010010 <UART_SetConfig+0x550>)
 801000c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010010:	08010029 	.word	0x08010029
 8010014:	08010031 	.word	0x08010031
 8010018:	08010039 	.word	0x08010039
 801001c:	08010041 	.word	0x08010041
 8010020:	08010049 	.word	0x08010049
 8010024:	08010051 	.word	0x08010051
 8010028:	2302      	movs	r3, #2
 801002a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801002e:	e01a      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010030:	2304      	movs	r3, #4
 8010032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010036:	e016      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010038:	2308      	movs	r3, #8
 801003a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801003e:	e012      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010040:	2310      	movs	r3, #16
 8010042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010046:	e00e      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010048:	2320      	movs	r3, #32
 801004a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801004e:	e00a      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010050:	2340      	movs	r3, #64	@ 0x40
 8010052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010056:	e006      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010058:	2380      	movs	r3, #128	@ 0x80
 801005a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801005e:	e002      	b.n	8010066 <UART_SetConfig+0x5a6>
 8010060:	2380      	movs	r3, #128	@ 0x80
 8010062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	4a3f      	ldr	r2, [pc, #252]	@ (8010168 <UART_SetConfig+0x6a8>)
 801006c:	4293      	cmp	r3, r2
 801006e:	f040 80f8 	bne.w	8010262 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010072:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010076:	2b20      	cmp	r3, #32
 8010078:	dc46      	bgt.n	8010108 <UART_SetConfig+0x648>
 801007a:	2b02      	cmp	r3, #2
 801007c:	f2c0 8082 	blt.w	8010184 <UART_SetConfig+0x6c4>
 8010080:	3b02      	subs	r3, #2
 8010082:	2b1e      	cmp	r3, #30
 8010084:	d87e      	bhi.n	8010184 <UART_SetConfig+0x6c4>
 8010086:	a201      	add	r2, pc, #4	@ (adr r2, 801008c <UART_SetConfig+0x5cc>)
 8010088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801008c:	0801010f 	.word	0x0801010f
 8010090:	08010185 	.word	0x08010185
 8010094:	08010117 	.word	0x08010117
 8010098:	08010185 	.word	0x08010185
 801009c:	08010185 	.word	0x08010185
 80100a0:	08010185 	.word	0x08010185
 80100a4:	08010127 	.word	0x08010127
 80100a8:	08010185 	.word	0x08010185
 80100ac:	08010185 	.word	0x08010185
 80100b0:	08010185 	.word	0x08010185
 80100b4:	08010185 	.word	0x08010185
 80100b8:	08010185 	.word	0x08010185
 80100bc:	08010185 	.word	0x08010185
 80100c0:	08010185 	.word	0x08010185
 80100c4:	08010137 	.word	0x08010137
 80100c8:	08010185 	.word	0x08010185
 80100cc:	08010185 	.word	0x08010185
 80100d0:	08010185 	.word	0x08010185
 80100d4:	08010185 	.word	0x08010185
 80100d8:	08010185 	.word	0x08010185
 80100dc:	08010185 	.word	0x08010185
 80100e0:	08010185 	.word	0x08010185
 80100e4:	08010185 	.word	0x08010185
 80100e8:	08010185 	.word	0x08010185
 80100ec:	08010185 	.word	0x08010185
 80100f0:	08010185 	.word	0x08010185
 80100f4:	08010185 	.word	0x08010185
 80100f8:	08010185 	.word	0x08010185
 80100fc:	08010185 	.word	0x08010185
 8010100:	08010185 	.word	0x08010185
 8010104:	08010177 	.word	0x08010177
 8010108:	2b40      	cmp	r3, #64	@ 0x40
 801010a:	d037      	beq.n	801017c <UART_SetConfig+0x6bc>
 801010c:	e03a      	b.n	8010184 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801010e:	f7fc fa6f 	bl	800c5f0 <HAL_RCCEx_GetD3PCLK1Freq>
 8010112:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010114:	e03c      	b.n	8010190 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801011a:	4618      	mov	r0, r3
 801011c:	f7fc fa7e 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010124:	e034      	b.n	8010190 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010126:	f107 0318 	add.w	r3, r7, #24
 801012a:	4618      	mov	r0, r3
 801012c:	f7fc fbca 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010130:	69fb      	ldr	r3, [r7, #28]
 8010132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010134:	e02c      	b.n	8010190 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010136:	4b09      	ldr	r3, [pc, #36]	@ (801015c <UART_SetConfig+0x69c>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	f003 0320 	and.w	r3, r3, #32
 801013e:	2b00      	cmp	r3, #0
 8010140:	d016      	beq.n	8010170 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010142:	4b06      	ldr	r3, [pc, #24]	@ (801015c <UART_SetConfig+0x69c>)
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	08db      	lsrs	r3, r3, #3
 8010148:	f003 0303 	and.w	r3, r3, #3
 801014c:	4a07      	ldr	r2, [pc, #28]	@ (801016c <UART_SetConfig+0x6ac>)
 801014e:	fa22 f303 	lsr.w	r3, r2, r3
 8010152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010154:	e01c      	b.n	8010190 <UART_SetConfig+0x6d0>
 8010156:	bf00      	nop
 8010158:	40011400 	.word	0x40011400
 801015c:	58024400 	.word	0x58024400
 8010160:	40007800 	.word	0x40007800
 8010164:	40007c00 	.word	0x40007c00
 8010168:	58000c00 	.word	0x58000c00
 801016c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010170:	4b9d      	ldr	r3, [pc, #628]	@ (80103e8 <UART_SetConfig+0x928>)
 8010172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010174:	e00c      	b.n	8010190 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010176:	4b9d      	ldr	r3, [pc, #628]	@ (80103ec <UART_SetConfig+0x92c>)
 8010178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801017a:	e009      	b.n	8010190 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801017c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010182:	e005      	b.n	8010190 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010184:	2300      	movs	r3, #0
 8010186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010188:	2301      	movs	r3, #1
 801018a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801018e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010192:	2b00      	cmp	r3, #0
 8010194:	f000 81de 	beq.w	8010554 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010198:	697b      	ldr	r3, [r7, #20]
 801019a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801019c:	4a94      	ldr	r2, [pc, #592]	@ (80103f0 <UART_SetConfig+0x930>)
 801019e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101a2:	461a      	mov	r2, r3
 80101a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80101aa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101ac:	697b      	ldr	r3, [r7, #20]
 80101ae:	685a      	ldr	r2, [r3, #4]
 80101b0:	4613      	mov	r3, r2
 80101b2:	005b      	lsls	r3, r3, #1
 80101b4:	4413      	add	r3, r2
 80101b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d305      	bcc.n	80101c8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80101bc:	697b      	ldr	r3, [r7, #20]
 80101be:	685b      	ldr	r3, [r3, #4]
 80101c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80101c4:	429a      	cmp	r2, r3
 80101c6:	d903      	bls.n	80101d0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80101c8:	2301      	movs	r3, #1
 80101ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80101ce:	e1c1      	b.n	8010554 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101d2:	2200      	movs	r2, #0
 80101d4:	60bb      	str	r3, [r7, #8]
 80101d6:	60fa      	str	r2, [r7, #12]
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101dc:	4a84      	ldr	r2, [pc, #528]	@ (80103f0 <UART_SetConfig+0x930>)
 80101de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101e2:	b29b      	uxth	r3, r3
 80101e4:	2200      	movs	r2, #0
 80101e6:	603b      	str	r3, [r7, #0]
 80101e8:	607a      	str	r2, [r7, #4]
 80101ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80101f2:	f7f0 f8cd 	bl	8000390 <__aeabi_uldivmod>
 80101f6:	4602      	mov	r2, r0
 80101f8:	460b      	mov	r3, r1
 80101fa:	4610      	mov	r0, r2
 80101fc:	4619      	mov	r1, r3
 80101fe:	f04f 0200 	mov.w	r2, #0
 8010202:	f04f 0300 	mov.w	r3, #0
 8010206:	020b      	lsls	r3, r1, #8
 8010208:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801020c:	0202      	lsls	r2, r0, #8
 801020e:	6979      	ldr	r1, [r7, #20]
 8010210:	6849      	ldr	r1, [r1, #4]
 8010212:	0849      	lsrs	r1, r1, #1
 8010214:	2000      	movs	r0, #0
 8010216:	460c      	mov	r4, r1
 8010218:	4605      	mov	r5, r0
 801021a:	eb12 0804 	adds.w	r8, r2, r4
 801021e:	eb43 0905 	adc.w	r9, r3, r5
 8010222:	697b      	ldr	r3, [r7, #20]
 8010224:	685b      	ldr	r3, [r3, #4]
 8010226:	2200      	movs	r2, #0
 8010228:	469a      	mov	sl, r3
 801022a:	4693      	mov	fp, r2
 801022c:	4652      	mov	r2, sl
 801022e:	465b      	mov	r3, fp
 8010230:	4640      	mov	r0, r8
 8010232:	4649      	mov	r1, r9
 8010234:	f7f0 f8ac 	bl	8000390 <__aeabi_uldivmod>
 8010238:	4602      	mov	r2, r0
 801023a:	460b      	mov	r3, r1
 801023c:	4613      	mov	r3, r2
 801023e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010242:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010246:	d308      	bcc.n	801025a <UART_SetConfig+0x79a>
 8010248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801024a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801024e:	d204      	bcs.n	801025a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010256:	60da      	str	r2, [r3, #12]
 8010258:	e17c      	b.n	8010554 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801025a:	2301      	movs	r3, #1
 801025c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010260:	e178      	b.n	8010554 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	69db      	ldr	r3, [r3, #28]
 8010266:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801026a:	f040 80c5 	bne.w	80103f8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801026e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010272:	2b20      	cmp	r3, #32
 8010274:	dc48      	bgt.n	8010308 <UART_SetConfig+0x848>
 8010276:	2b00      	cmp	r3, #0
 8010278:	db7b      	blt.n	8010372 <UART_SetConfig+0x8b2>
 801027a:	2b20      	cmp	r3, #32
 801027c:	d879      	bhi.n	8010372 <UART_SetConfig+0x8b2>
 801027e:	a201      	add	r2, pc, #4	@ (adr r2, 8010284 <UART_SetConfig+0x7c4>)
 8010280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010284:	0801030f 	.word	0x0801030f
 8010288:	08010317 	.word	0x08010317
 801028c:	08010373 	.word	0x08010373
 8010290:	08010373 	.word	0x08010373
 8010294:	0801031f 	.word	0x0801031f
 8010298:	08010373 	.word	0x08010373
 801029c:	08010373 	.word	0x08010373
 80102a0:	08010373 	.word	0x08010373
 80102a4:	0801032f 	.word	0x0801032f
 80102a8:	08010373 	.word	0x08010373
 80102ac:	08010373 	.word	0x08010373
 80102b0:	08010373 	.word	0x08010373
 80102b4:	08010373 	.word	0x08010373
 80102b8:	08010373 	.word	0x08010373
 80102bc:	08010373 	.word	0x08010373
 80102c0:	08010373 	.word	0x08010373
 80102c4:	0801033f 	.word	0x0801033f
 80102c8:	08010373 	.word	0x08010373
 80102cc:	08010373 	.word	0x08010373
 80102d0:	08010373 	.word	0x08010373
 80102d4:	08010373 	.word	0x08010373
 80102d8:	08010373 	.word	0x08010373
 80102dc:	08010373 	.word	0x08010373
 80102e0:	08010373 	.word	0x08010373
 80102e4:	08010373 	.word	0x08010373
 80102e8:	08010373 	.word	0x08010373
 80102ec:	08010373 	.word	0x08010373
 80102f0:	08010373 	.word	0x08010373
 80102f4:	08010373 	.word	0x08010373
 80102f8:	08010373 	.word	0x08010373
 80102fc:	08010373 	.word	0x08010373
 8010300:	08010373 	.word	0x08010373
 8010304:	08010365 	.word	0x08010365
 8010308:	2b40      	cmp	r3, #64	@ 0x40
 801030a:	d02e      	beq.n	801036a <UART_SetConfig+0x8aa>
 801030c:	e031      	b.n	8010372 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801030e:	f7fa f9b9 	bl	800a684 <HAL_RCC_GetPCLK1Freq>
 8010312:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010314:	e033      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010316:	f7fa f9cb 	bl	800a6b0 <HAL_RCC_GetPCLK2Freq>
 801031a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801031c:	e02f      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801031e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010322:	4618      	mov	r0, r3
 8010324:	f7fc f97a 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801032a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801032c:	e027      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801032e:	f107 0318 	add.w	r3, r7, #24
 8010332:	4618      	mov	r0, r3
 8010334:	f7fc fac6 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010338:	69fb      	ldr	r3, [r7, #28]
 801033a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801033c:	e01f      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801033e:	4b2d      	ldr	r3, [pc, #180]	@ (80103f4 <UART_SetConfig+0x934>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	f003 0320 	and.w	r3, r3, #32
 8010346:	2b00      	cmp	r3, #0
 8010348:	d009      	beq.n	801035e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801034a:	4b2a      	ldr	r3, [pc, #168]	@ (80103f4 <UART_SetConfig+0x934>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	08db      	lsrs	r3, r3, #3
 8010350:	f003 0303 	and.w	r3, r3, #3
 8010354:	4a24      	ldr	r2, [pc, #144]	@ (80103e8 <UART_SetConfig+0x928>)
 8010356:	fa22 f303 	lsr.w	r3, r2, r3
 801035a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801035c:	e00f      	b.n	801037e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801035e:	4b22      	ldr	r3, [pc, #136]	@ (80103e8 <UART_SetConfig+0x928>)
 8010360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010362:	e00c      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010364:	4b21      	ldr	r3, [pc, #132]	@ (80103ec <UART_SetConfig+0x92c>)
 8010366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010368:	e009      	b.n	801037e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801036a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801036e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010370:	e005      	b.n	801037e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010372:	2300      	movs	r3, #0
 8010374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010376:	2301      	movs	r3, #1
 8010378:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801037c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801037e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010380:	2b00      	cmp	r3, #0
 8010382:	f000 80e7 	beq.w	8010554 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801038a:	4a19      	ldr	r2, [pc, #100]	@ (80103f0 <UART_SetConfig+0x930>)
 801038c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010390:	461a      	mov	r2, r3
 8010392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010394:	fbb3 f3f2 	udiv	r3, r3, r2
 8010398:	005a      	lsls	r2, r3, #1
 801039a:	697b      	ldr	r3, [r7, #20]
 801039c:	685b      	ldr	r3, [r3, #4]
 801039e:	085b      	lsrs	r3, r3, #1
 80103a0:	441a      	add	r2, r3
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	685b      	ldr	r3, [r3, #4]
 80103a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80103aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103ae:	2b0f      	cmp	r3, #15
 80103b0:	d916      	bls.n	80103e0 <UART_SetConfig+0x920>
 80103b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103b8:	d212      	bcs.n	80103e0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80103ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103bc:	b29b      	uxth	r3, r3
 80103be:	f023 030f 	bic.w	r3, r3, #15
 80103c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80103c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c6:	085b      	lsrs	r3, r3, #1
 80103c8:	b29b      	uxth	r3, r3
 80103ca:	f003 0307 	and.w	r3, r3, #7
 80103ce:	b29a      	uxth	r2, r3
 80103d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80103d2:	4313      	orrs	r3, r2
 80103d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80103d6:	697b      	ldr	r3, [r7, #20]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80103dc:	60da      	str	r2, [r3, #12]
 80103de:	e0b9      	b.n	8010554 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80103e0:	2301      	movs	r3, #1
 80103e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80103e6:	e0b5      	b.n	8010554 <UART_SetConfig+0xa94>
 80103e8:	03d09000 	.word	0x03d09000
 80103ec:	003d0900 	.word	0x003d0900
 80103f0:	0801595c 	.word	0x0801595c
 80103f4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80103f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80103fc:	2b20      	cmp	r3, #32
 80103fe:	dc49      	bgt.n	8010494 <UART_SetConfig+0x9d4>
 8010400:	2b00      	cmp	r3, #0
 8010402:	db7c      	blt.n	80104fe <UART_SetConfig+0xa3e>
 8010404:	2b20      	cmp	r3, #32
 8010406:	d87a      	bhi.n	80104fe <UART_SetConfig+0xa3e>
 8010408:	a201      	add	r2, pc, #4	@ (adr r2, 8010410 <UART_SetConfig+0x950>)
 801040a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801040e:	bf00      	nop
 8010410:	0801049b 	.word	0x0801049b
 8010414:	080104a3 	.word	0x080104a3
 8010418:	080104ff 	.word	0x080104ff
 801041c:	080104ff 	.word	0x080104ff
 8010420:	080104ab 	.word	0x080104ab
 8010424:	080104ff 	.word	0x080104ff
 8010428:	080104ff 	.word	0x080104ff
 801042c:	080104ff 	.word	0x080104ff
 8010430:	080104bb 	.word	0x080104bb
 8010434:	080104ff 	.word	0x080104ff
 8010438:	080104ff 	.word	0x080104ff
 801043c:	080104ff 	.word	0x080104ff
 8010440:	080104ff 	.word	0x080104ff
 8010444:	080104ff 	.word	0x080104ff
 8010448:	080104ff 	.word	0x080104ff
 801044c:	080104ff 	.word	0x080104ff
 8010450:	080104cb 	.word	0x080104cb
 8010454:	080104ff 	.word	0x080104ff
 8010458:	080104ff 	.word	0x080104ff
 801045c:	080104ff 	.word	0x080104ff
 8010460:	080104ff 	.word	0x080104ff
 8010464:	080104ff 	.word	0x080104ff
 8010468:	080104ff 	.word	0x080104ff
 801046c:	080104ff 	.word	0x080104ff
 8010470:	080104ff 	.word	0x080104ff
 8010474:	080104ff 	.word	0x080104ff
 8010478:	080104ff 	.word	0x080104ff
 801047c:	080104ff 	.word	0x080104ff
 8010480:	080104ff 	.word	0x080104ff
 8010484:	080104ff 	.word	0x080104ff
 8010488:	080104ff 	.word	0x080104ff
 801048c:	080104ff 	.word	0x080104ff
 8010490:	080104f1 	.word	0x080104f1
 8010494:	2b40      	cmp	r3, #64	@ 0x40
 8010496:	d02e      	beq.n	80104f6 <UART_SetConfig+0xa36>
 8010498:	e031      	b.n	80104fe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801049a:	f7fa f8f3 	bl	800a684 <HAL_RCC_GetPCLK1Freq>
 801049e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80104a0:	e033      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80104a2:	f7fa f905 	bl	800a6b0 <HAL_RCC_GetPCLK2Freq>
 80104a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80104a8:	e02f      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80104aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7fc f8b4 	bl	800c61c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80104b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104b8:	e027      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80104ba:	f107 0318 	add.w	r3, r7, #24
 80104be:	4618      	mov	r0, r3
 80104c0:	f7fc fa00 	bl	800c8c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104c8:	e01f      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80104ca:	4b2d      	ldr	r3, [pc, #180]	@ (8010580 <UART_SetConfig+0xac0>)
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f003 0320 	and.w	r3, r3, #32
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d009      	beq.n	80104ea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80104d6:	4b2a      	ldr	r3, [pc, #168]	@ (8010580 <UART_SetConfig+0xac0>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	08db      	lsrs	r3, r3, #3
 80104dc:	f003 0303 	and.w	r3, r3, #3
 80104e0:	4a28      	ldr	r2, [pc, #160]	@ (8010584 <UART_SetConfig+0xac4>)
 80104e2:	fa22 f303 	lsr.w	r3, r2, r3
 80104e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80104e8:	e00f      	b.n	801050a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80104ea:	4b26      	ldr	r3, [pc, #152]	@ (8010584 <UART_SetConfig+0xac4>)
 80104ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104ee:	e00c      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80104f0:	4b25      	ldr	r3, [pc, #148]	@ (8010588 <UART_SetConfig+0xac8>)
 80104f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104f4:	e009      	b.n	801050a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80104f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104fc:	e005      	b.n	801050a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80104fe:	2300      	movs	r3, #0
 8010500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010502:	2301      	movs	r3, #1
 8010504:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010508:	bf00      	nop
    }

    if (pclk != 0U)
 801050a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801050c:	2b00      	cmp	r3, #0
 801050e:	d021      	beq.n	8010554 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010510:	697b      	ldr	r3, [r7, #20]
 8010512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010514:	4a1d      	ldr	r2, [pc, #116]	@ (801058c <UART_SetConfig+0xacc>)
 8010516:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801051a:	461a      	mov	r2, r3
 801051c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801051e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	685b      	ldr	r3, [r3, #4]
 8010526:	085b      	lsrs	r3, r3, #1
 8010528:	441a      	add	r2, r3
 801052a:	697b      	ldr	r3, [r7, #20]
 801052c:	685b      	ldr	r3, [r3, #4]
 801052e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010532:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010536:	2b0f      	cmp	r3, #15
 8010538:	d909      	bls.n	801054e <UART_SetConfig+0xa8e>
 801053a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010540:	d205      	bcs.n	801054e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010544:	b29a      	uxth	r2, r3
 8010546:	697b      	ldr	r3, [r7, #20]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	60da      	str	r2, [r3, #12]
 801054c:	e002      	b.n	8010554 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801054e:	2301      	movs	r3, #1
 8010550:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	2201      	movs	r2, #1
 8010558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	2201      	movs	r2, #1
 8010560:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010564:	697b      	ldr	r3, [r7, #20]
 8010566:	2200      	movs	r2, #0
 8010568:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801056a:	697b      	ldr	r3, [r7, #20]
 801056c:	2200      	movs	r2, #0
 801056e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010570:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010574:	4618      	mov	r0, r3
 8010576:	3748      	adds	r7, #72	@ 0x48
 8010578:	46bd      	mov	sp, r7
 801057a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801057e:	bf00      	nop
 8010580:	58024400 	.word	0x58024400
 8010584:	03d09000 	.word	0x03d09000
 8010588:	003d0900 	.word	0x003d0900
 801058c:	0801595c 	.word	0x0801595c

08010590 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010590:	b480      	push	{r7}
 8010592:	b083      	sub	sp, #12
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801059c:	f003 0308 	and.w	r3, r3, #8
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d00a      	beq.n	80105ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	685b      	ldr	r3, [r3, #4]
 80105aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	430a      	orrs	r2, r1
 80105b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105be:	f003 0301 	and.w	r3, r3, #1
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d00a      	beq.n	80105dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	685b      	ldr	r3, [r3, #4]
 80105cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	430a      	orrs	r2, r1
 80105da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105e0:	f003 0302 	and.w	r3, r3, #2
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d00a      	beq.n	80105fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	685b      	ldr	r3, [r3, #4]
 80105ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	430a      	orrs	r2, r1
 80105fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010602:	f003 0304 	and.w	r3, r3, #4
 8010606:	2b00      	cmp	r3, #0
 8010608:	d00a      	beq.n	8010620 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	685b      	ldr	r3, [r3, #4]
 8010610:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	430a      	orrs	r2, r1
 801061e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010624:	f003 0310 	and.w	r3, r3, #16
 8010628:	2b00      	cmp	r3, #0
 801062a:	d00a      	beq.n	8010642 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	689b      	ldr	r3, [r3, #8]
 8010632:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	430a      	orrs	r2, r1
 8010640:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010646:	f003 0320 	and.w	r3, r3, #32
 801064a:	2b00      	cmp	r3, #0
 801064c:	d00a      	beq.n	8010664 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	689b      	ldr	r3, [r3, #8]
 8010654:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	430a      	orrs	r2, r1
 8010662:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801066c:	2b00      	cmp	r3, #0
 801066e:	d01a      	beq.n	80106a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	685b      	ldr	r3, [r3, #4]
 8010676:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	430a      	orrs	r2, r1
 8010684:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801068a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801068e:	d10a      	bne.n	80106a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	685b      	ldr	r3, [r3, #4]
 8010696:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	430a      	orrs	r2, r1
 80106a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d00a      	beq.n	80106c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	685b      	ldr	r3, [r3, #4]
 80106b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	430a      	orrs	r2, r1
 80106c6:	605a      	str	r2, [r3, #4]
  }
}
 80106c8:	bf00      	nop
 80106ca:	370c      	adds	r7, #12
 80106cc:	46bd      	mov	sp, r7
 80106ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d2:	4770      	bx	lr

080106d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b098      	sub	sp, #96	@ 0x60
 80106d8:	af02      	add	r7, sp, #8
 80106da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2200      	movs	r2, #0
 80106e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80106e4:	f7f5 face 	bl	8005c84 <HAL_GetTick>
 80106e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f003 0308 	and.w	r3, r3, #8
 80106f4:	2b08      	cmp	r3, #8
 80106f6:	d12f      	bne.n	8010758 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80106f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80106fc:	9300      	str	r3, [sp, #0]
 80106fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010700:	2200      	movs	r2, #0
 8010702:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010706:	6878      	ldr	r0, [r7, #4]
 8010708:	f000 f88e 	bl	8010828 <UART_WaitOnFlagUntilTimeout>
 801070c:	4603      	mov	r3, r0
 801070e:	2b00      	cmp	r3, #0
 8010710:	d022      	beq.n	8010758 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801071a:	e853 3f00 	ldrex	r3, [r3]
 801071e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010722:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010726:	653b      	str	r3, [r7, #80]	@ 0x50
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	461a      	mov	r2, r3
 801072e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010730:	647b      	str	r3, [r7, #68]	@ 0x44
 8010732:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010734:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010738:	e841 2300 	strex	r3, r2, [r1]
 801073c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801073e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010740:	2b00      	cmp	r3, #0
 8010742:	d1e6      	bne.n	8010712 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2220      	movs	r2, #32
 8010748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2200      	movs	r2, #0
 8010750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010754:	2303      	movs	r3, #3
 8010756:	e063      	b.n	8010820 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	f003 0304 	and.w	r3, r3, #4
 8010762:	2b04      	cmp	r3, #4
 8010764:	d149      	bne.n	80107fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010766:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801076a:	9300      	str	r3, [sp, #0]
 801076c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801076e:	2200      	movs	r2, #0
 8010770:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010774:	6878      	ldr	r0, [r7, #4]
 8010776:	f000 f857 	bl	8010828 <UART_WaitOnFlagUntilTimeout>
 801077a:	4603      	mov	r3, r0
 801077c:	2b00      	cmp	r3, #0
 801077e:	d03c      	beq.n	80107fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010788:	e853 3f00 	ldrex	r3, [r3]
 801078c:	623b      	str	r3, [r7, #32]
   return(result);
 801078e:	6a3b      	ldr	r3, [r7, #32]
 8010790:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010794:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	461a      	mov	r2, r3
 801079c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801079e:	633b      	str	r3, [r7, #48]	@ 0x30
 80107a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80107a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80107a6:	e841 2300 	strex	r3, r2, [r1]
 80107aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80107ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d1e6      	bne.n	8010780 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	3308      	adds	r3, #8
 80107b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ba:	693b      	ldr	r3, [r7, #16]
 80107bc:	e853 3f00 	ldrex	r3, [r3]
 80107c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	f023 0301 	bic.w	r3, r3, #1
 80107c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	3308      	adds	r3, #8
 80107d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107d2:	61fa      	str	r2, [r7, #28]
 80107d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107d6:	69b9      	ldr	r1, [r7, #24]
 80107d8:	69fa      	ldr	r2, [r7, #28]
 80107da:	e841 2300 	strex	r3, r2, [r1]
 80107de:	617b      	str	r3, [r7, #20]
   return(result);
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d1e5      	bne.n	80107b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2220      	movs	r2, #32
 80107ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2200      	movs	r2, #0
 80107f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80107f6:	2303      	movs	r3, #3
 80107f8:	e012      	b.n	8010820 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2220      	movs	r2, #32
 80107fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2220      	movs	r2, #32
 8010806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	2200      	movs	r2, #0
 801080e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	2200      	movs	r2, #0
 8010814:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2200      	movs	r2, #0
 801081a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801081e:	2300      	movs	r3, #0
}
 8010820:	4618      	mov	r0, r3
 8010822:	3758      	adds	r7, #88	@ 0x58
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}

08010828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b084      	sub	sp, #16
 801082c:	af00      	add	r7, sp, #0
 801082e:	60f8      	str	r0, [r7, #12]
 8010830:	60b9      	str	r1, [r7, #8]
 8010832:	603b      	str	r3, [r7, #0]
 8010834:	4613      	mov	r3, r2
 8010836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010838:	e04f      	b.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801083a:	69bb      	ldr	r3, [r7, #24]
 801083c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010840:	d04b      	beq.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010842:	f7f5 fa1f 	bl	8005c84 <HAL_GetTick>
 8010846:	4602      	mov	r2, r0
 8010848:	683b      	ldr	r3, [r7, #0]
 801084a:	1ad3      	subs	r3, r2, r3
 801084c:	69ba      	ldr	r2, [r7, #24]
 801084e:	429a      	cmp	r2, r3
 8010850:	d302      	bcc.n	8010858 <UART_WaitOnFlagUntilTimeout+0x30>
 8010852:	69bb      	ldr	r3, [r7, #24]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d101      	bne.n	801085c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010858:	2303      	movs	r3, #3
 801085a:	e04e      	b.n	80108fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f003 0304 	and.w	r3, r3, #4
 8010866:	2b00      	cmp	r3, #0
 8010868:	d037      	beq.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	2b80      	cmp	r3, #128	@ 0x80
 801086e:	d034      	beq.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
 8010870:	68bb      	ldr	r3, [r7, #8]
 8010872:	2b40      	cmp	r3, #64	@ 0x40
 8010874:	d031      	beq.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	69db      	ldr	r3, [r3, #28]
 801087c:	f003 0308 	and.w	r3, r3, #8
 8010880:	2b08      	cmp	r3, #8
 8010882:	d110      	bne.n	80108a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	2208      	movs	r2, #8
 801088a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801088c:	68f8      	ldr	r0, [r7, #12]
 801088e:	f000 f95b 	bl	8010b48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	2208      	movs	r2, #8
 8010896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	2200      	movs	r2, #0
 801089e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80108a2:	2301      	movs	r3, #1
 80108a4:	e029      	b.n	80108fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	69db      	ldr	r3, [r3, #28]
 80108ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80108b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80108b4:	d111      	bne.n	80108da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80108be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80108c0:	68f8      	ldr	r0, [r7, #12]
 80108c2:	f000 f941 	bl	8010b48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	2220      	movs	r2, #32
 80108ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	2200      	movs	r2, #0
 80108d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80108d6:	2303      	movs	r3, #3
 80108d8:	e00f      	b.n	80108fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	69da      	ldr	r2, [r3, #28]
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	4013      	ands	r3, r2
 80108e4:	68ba      	ldr	r2, [r7, #8]
 80108e6:	429a      	cmp	r2, r3
 80108e8:	bf0c      	ite	eq
 80108ea:	2301      	moveq	r3, #1
 80108ec:	2300      	movne	r3, #0
 80108ee:	b2db      	uxtb	r3, r3
 80108f0:	461a      	mov	r2, r3
 80108f2:	79fb      	ldrb	r3, [r7, #7]
 80108f4:	429a      	cmp	r2, r3
 80108f6:	d0a0      	beq.n	801083a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80108f8:	2300      	movs	r3, #0
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}
	...

08010904 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010904:	b480      	push	{r7}
 8010906:	b0a3      	sub	sp, #140	@ 0x8c
 8010908:	af00      	add	r7, sp, #0
 801090a:	60f8      	str	r0, [r7, #12]
 801090c:	60b9      	str	r1, [r7, #8]
 801090e:	4613      	mov	r3, r2
 8010910:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	68ba      	ldr	r2, [r7, #8]
 8010916:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	88fa      	ldrh	r2, [r7, #6]
 801091c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	88fa      	ldrh	r2, [r7, #6]
 8010924:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	2200      	movs	r2, #0
 801092c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	689b      	ldr	r3, [r3, #8]
 8010932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010936:	d10e      	bne.n	8010956 <UART_Start_Receive_IT+0x52>
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	691b      	ldr	r3, [r3, #16]
 801093c:	2b00      	cmp	r3, #0
 801093e:	d105      	bne.n	801094c <UART_Start_Receive_IT+0x48>
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010946:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801094a:	e02d      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	22ff      	movs	r2, #255	@ 0xff
 8010950:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010954:	e028      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	689b      	ldr	r3, [r3, #8]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d10d      	bne.n	801097a <UART_Start_Receive_IT+0x76>
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	691b      	ldr	r3, [r3, #16]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d104      	bne.n	8010970 <UART_Start_Receive_IT+0x6c>
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	22ff      	movs	r2, #255	@ 0xff
 801096a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801096e:	e01b      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	227f      	movs	r2, #127	@ 0x7f
 8010974:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010978:	e016      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	689b      	ldr	r3, [r3, #8]
 801097e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010982:	d10d      	bne.n	80109a0 <UART_Start_Receive_IT+0x9c>
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	691b      	ldr	r3, [r3, #16]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d104      	bne.n	8010996 <UART_Start_Receive_IT+0x92>
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	227f      	movs	r2, #127	@ 0x7f
 8010990:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010994:	e008      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	223f      	movs	r2, #63	@ 0x3f
 801099a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801099e:	e003      	b.n	80109a8 <UART_Start_Receive_IT+0xa4>
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	2200      	movs	r2, #0
 80109a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	2200      	movs	r2, #0
 80109ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	2222      	movs	r2, #34	@ 0x22
 80109b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	3308      	adds	r3, #8
 80109be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80109c2:	e853 3f00 	ldrex	r3, [r3]
 80109c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80109c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80109ca:	f043 0301 	orr.w	r3, r3, #1
 80109ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	3308      	adds	r3, #8
 80109d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80109dc:	673a      	str	r2, [r7, #112]	@ 0x70
 80109de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80109e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80109e4:	e841 2300 	strex	r3, r2, [r1]
 80109e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80109ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d1e3      	bne.n	80109b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80109f8:	d14f      	bne.n	8010a9a <UART_Start_Receive_IT+0x196>
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010a00:	88fa      	ldrh	r2, [r7, #6]
 8010a02:	429a      	cmp	r2, r3
 8010a04:	d349      	bcc.n	8010a9a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	689b      	ldr	r3, [r3, #8]
 8010a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a0e:	d107      	bne.n	8010a20 <UART_Start_Receive_IT+0x11c>
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	691b      	ldr	r3, [r3, #16]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d103      	bne.n	8010a20 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	4a47      	ldr	r2, [pc, #284]	@ (8010b38 <UART_Start_Receive_IT+0x234>)
 8010a1c:	675a      	str	r2, [r3, #116]	@ 0x74
 8010a1e:	e002      	b.n	8010a26 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	4a46      	ldr	r2, [pc, #280]	@ (8010b3c <UART_Start_Receive_IT+0x238>)
 8010a24:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	691b      	ldr	r3, [r3, #16]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d01a      	beq.n	8010a64 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a36:	e853 3f00 	ldrex	r3, [r3]
 8010a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010a3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010a42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	461a      	mov	r2, r3
 8010a4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010a50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010a52:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a54:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010a56:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010a58:	e841 2300 	strex	r3, r2, [r1]
 8010a5c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8010a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d1e4      	bne.n	8010a2e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	3308      	adds	r3, #8
 8010a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a6e:	e853 3f00 	ldrex	r3, [r3]
 8010a72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010a7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	3308      	adds	r3, #8
 8010a82:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010a84:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010a86:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a88:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010a8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a8c:	e841 2300 	strex	r3, r2, [r1]
 8010a90:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d1e5      	bne.n	8010a64 <UART_Start_Receive_IT+0x160>
 8010a98:	e046      	b.n	8010b28 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	689b      	ldr	r3, [r3, #8]
 8010a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010aa2:	d107      	bne.n	8010ab4 <UART_Start_Receive_IT+0x1b0>
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	691b      	ldr	r3, [r3, #16]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d103      	bne.n	8010ab4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	4a24      	ldr	r2, [pc, #144]	@ (8010b40 <UART_Start_Receive_IT+0x23c>)
 8010ab0:	675a      	str	r2, [r3, #116]	@ 0x74
 8010ab2:	e002      	b.n	8010aba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	4a23      	ldr	r2, [pc, #140]	@ (8010b44 <UART_Start_Receive_IT+0x240>)
 8010ab8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	691b      	ldr	r3, [r3, #16]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d019      	beq.n	8010af6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aca:	e853 3f00 	ldrex	r3, [r3]
 8010ace:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ad2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8010ad6:	677b      	str	r3, [r7, #116]	@ 0x74
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	461a      	mov	r2, r3
 8010ade:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ae2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010ae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ae8:	e841 2300 	strex	r3, r2, [r1]
 8010aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d1e6      	bne.n	8010ac2 <UART_Start_Receive_IT+0x1be>
 8010af4:	e018      	b.n	8010b28 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010afc:	697b      	ldr	r3, [r7, #20]
 8010afe:	e853 3f00 	ldrex	r3, [r3]
 8010b02:	613b      	str	r3, [r7, #16]
   return(result);
 8010b04:	693b      	ldr	r3, [r7, #16]
 8010b06:	f043 0320 	orr.w	r3, r3, #32
 8010b0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	461a      	mov	r2, r3
 8010b12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010b14:	623b      	str	r3, [r7, #32]
 8010b16:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b18:	69f9      	ldr	r1, [r7, #28]
 8010b1a:	6a3a      	ldr	r2, [r7, #32]
 8010b1c:	e841 2300 	strex	r3, r2, [r1]
 8010b20:	61bb      	str	r3, [r7, #24]
   return(result);
 8010b22:	69bb      	ldr	r3, [r7, #24]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1e6      	bne.n	8010af6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8010b28:	2300      	movs	r3, #0
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	378c      	adds	r7, #140	@ 0x8c
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b34:	4770      	bx	lr
 8010b36:	bf00      	nop
 8010b38:	080116a9 	.word	0x080116a9
 8010b3c:	08011345 	.word	0x08011345
 8010b40:	0801118d 	.word	0x0801118d
 8010b44:	08010fd5 	.word	0x08010fd5

08010b48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010b48:	b480      	push	{r7}
 8010b4a:	b095      	sub	sp, #84	@ 0x54
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b58:	e853 3f00 	ldrex	r3, [r3]
 8010b5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010b64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	461a      	mov	r2, r3
 8010b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010b70:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010b74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010b76:	e841 2300 	strex	r3, r2, [r1]
 8010b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d1e6      	bne.n	8010b50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	3308      	adds	r3, #8
 8010b88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b8a:	6a3b      	ldr	r3, [r7, #32]
 8010b8c:	e853 3f00 	ldrex	r3, [r3]
 8010b90:	61fb      	str	r3, [r7, #28]
   return(result);
 8010b92:	69fa      	ldr	r2, [r7, #28]
 8010b94:	4b1e      	ldr	r3, [pc, #120]	@ (8010c10 <UART_EndRxTransfer+0xc8>)
 8010b96:	4013      	ands	r3, r2
 8010b98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	3308      	adds	r3, #8
 8010ba0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ba2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ba6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010ba8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010baa:	e841 2300 	strex	r3, r2, [r1]
 8010bae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d1e5      	bne.n	8010b82 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010bba:	2b01      	cmp	r3, #1
 8010bbc:	d118      	bne.n	8010bf0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	e853 3f00 	ldrex	r3, [r3]
 8010bca:	60bb      	str	r3, [r7, #8]
   return(result);
 8010bcc:	68bb      	ldr	r3, [r7, #8]
 8010bce:	f023 0310 	bic.w	r3, r3, #16
 8010bd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	461a      	mov	r2, r3
 8010bda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010bdc:	61bb      	str	r3, [r7, #24]
 8010bde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010be0:	6979      	ldr	r1, [r7, #20]
 8010be2:	69ba      	ldr	r2, [r7, #24]
 8010be4:	e841 2300 	strex	r3, r2, [r1]
 8010be8:	613b      	str	r3, [r7, #16]
   return(result);
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d1e6      	bne.n	8010bbe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	2220      	movs	r2, #32
 8010bf4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	2200      	movs	r2, #0
 8010c02:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010c04:	bf00      	nop
 8010c06:	3754      	adds	r7, #84	@ 0x54
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0e:	4770      	bx	lr
 8010c10:	effffffe 	.word	0xeffffffe

08010c14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b084      	sub	sp, #16
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	2200      	movs	r2, #0
 8010c26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010c2a:	68f8      	ldr	r0, [r7, #12]
 8010c2c:	f7fe ff32 	bl	800fa94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c30:	bf00      	nop
 8010c32:	3710      	adds	r7, #16
 8010c34:	46bd      	mov	sp, r7
 8010c36:	bd80      	pop	{r7, pc}

08010c38 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	b08f      	sub	sp, #60	@ 0x3c
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c46:	2b21      	cmp	r3, #33	@ 0x21
 8010c48:	d14c      	bne.n	8010ce4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010c50:	b29b      	uxth	r3, r3
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d132      	bne.n	8010cbc <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c5c:	6a3b      	ldr	r3, [r7, #32]
 8010c5e:	e853 3f00 	ldrex	r3, [r3]
 8010c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c64:	69fb      	ldr	r3, [r7, #28]
 8010c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	461a      	mov	r2, r3
 8010c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010c76:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c7c:	e841 2300 	strex	r3, r2, [r1]
 8010c80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d1e6      	bne.n	8010c56 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	e853 3f00 	ldrex	r3, [r3]
 8010c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca6:	61bb      	str	r3, [r7, #24]
 8010ca8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010caa:	6979      	ldr	r1, [r7, #20]
 8010cac:	69ba      	ldr	r2, [r7, #24]
 8010cae:	e841 2300 	strex	r3, r2, [r1]
 8010cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d1e6      	bne.n	8010c88 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8010cba:	e013      	b.n	8010ce4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010cc0:	781a      	ldrb	r2, [r3, #0]
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010ccc:	1c5a      	adds	r2, r3, #1
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010cd8:	b29b      	uxth	r3, r3
 8010cda:	3b01      	subs	r3, #1
 8010cdc:	b29a      	uxth	r2, r3
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8010ce4:	bf00      	nop
 8010ce6:	373c      	adds	r7, #60	@ 0x3c
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010cf0:	b480      	push	{r7}
 8010cf2:	b091      	sub	sp, #68	@ 0x44
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010cfe:	2b21      	cmp	r3, #33	@ 0x21
 8010d00:	d151      	bne.n	8010da6 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d08:	b29b      	uxth	r3, r3
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d132      	bne.n	8010d74 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d16:	e853 3f00 	ldrex	r3, [r3]
 8010d1a:	623b      	str	r3, [r7, #32]
   return(result);
 8010d1c:	6a3b      	ldr	r3, [r7, #32]
 8010d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	461a      	mov	r2, r3
 8010d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d34:	e841 2300 	strex	r3, r2, [r1]
 8010d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d1e6      	bne.n	8010d0e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d46:	693b      	ldr	r3, [r7, #16]
 8010d48:	e853 3f00 	ldrex	r3, [r3]
 8010d4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d5e:	61fb      	str	r3, [r7, #28]
 8010d60:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d62:	69b9      	ldr	r1, [r7, #24]
 8010d64:	69fa      	ldr	r2, [r7, #28]
 8010d66:	e841 2300 	strex	r3, r2, [r1]
 8010d6a:	617b      	str	r3, [r7, #20]
   return(result);
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d1e6      	bne.n	8010d40 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8010d72:	e018      	b.n	8010da6 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d7c:	881b      	ldrh	r3, [r3, #0]
 8010d7e:	461a      	mov	r2, r3
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010d88:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d8e:	1c9a      	adds	r2, r3, #2
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d9a:	b29b      	uxth	r3, r3
 8010d9c:	3b01      	subs	r3, #1
 8010d9e:	b29a      	uxth	r2, r3
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8010da6:	bf00      	nop
 8010da8:	3744      	adds	r7, #68	@ 0x44
 8010daa:	46bd      	mov	sp, r7
 8010dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db0:	4770      	bx	lr

08010db2 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010db2:	b480      	push	{r7}
 8010db4:	b091      	sub	sp, #68	@ 0x44
 8010db6:	af00      	add	r7, sp, #0
 8010db8:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010dc0:	2b21      	cmp	r3, #33	@ 0x21
 8010dc2:	d160      	bne.n	8010e86 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010dca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010dcc:	e057      	b.n	8010e7e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010dd4:	b29b      	uxth	r3, r3
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d133      	bne.n	8010e42 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	3308      	adds	r3, #8
 8010de0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010de4:	e853 3f00 	ldrex	r3, [r3]
 8010de8:	623b      	str	r3, [r7, #32]
   return(result);
 8010dea:	6a3b      	ldr	r3, [r7, #32]
 8010dec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010df0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	3308      	adds	r3, #8
 8010df8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010dfa:	633a      	str	r2, [r7, #48]	@ 0x30
 8010dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e02:	e841 2300 	strex	r3, r2, [r1]
 8010e06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d1e5      	bne.n	8010dda <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	e853 3f00 	ldrex	r3, [r3]
 8010e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e22:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	461a      	mov	r2, r3
 8010e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e2c:	61fb      	str	r3, [r7, #28]
 8010e2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e30:	69b9      	ldr	r1, [r7, #24]
 8010e32:	69fa      	ldr	r2, [r7, #28]
 8010e34:	e841 2300 	strex	r3, r2, [r1]
 8010e38:	617b      	str	r3, [r7, #20]
   return(result);
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d1e6      	bne.n	8010e0e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8010e40:	e021      	b.n	8010e86 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	69db      	ldr	r3, [r3, #28]
 8010e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d013      	beq.n	8010e78 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e54:	781a      	ldrb	r2, [r3, #0]
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e60:	1c5a      	adds	r2, r3, #1
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010e6c:	b29b      	uxth	r3, r3
 8010e6e:	3b01      	subs	r3, #1
 8010e70:	b29a      	uxth	r2, r3
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010e78:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010e7a:	3b01      	subs	r3, #1
 8010e7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010e7e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d1a4      	bne.n	8010dce <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8010e84:	e7ff      	b.n	8010e86 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8010e86:	bf00      	nop
 8010e88:	3744      	adds	r7, #68	@ 0x44
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e90:	4770      	bx	lr

08010e92 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010e92:	b480      	push	{r7}
 8010e94:	b091      	sub	sp, #68	@ 0x44
 8010e96:	af00      	add	r7, sp, #0
 8010e98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ea0:	2b21      	cmp	r3, #33	@ 0x21
 8010ea2:	d165      	bne.n	8010f70 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010eaa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010eac:	e05c      	b.n	8010f68 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010eb4:	b29b      	uxth	r3, r3
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d133      	bne.n	8010f22 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	3308      	adds	r3, #8
 8010ec0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ec2:	6a3b      	ldr	r3, [r7, #32]
 8010ec4:	e853 3f00 	ldrex	r3, [r3]
 8010ec8:	61fb      	str	r3, [r7, #28]
   return(result);
 8010eca:	69fb      	ldr	r3, [r7, #28]
 8010ecc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	3308      	adds	r3, #8
 8010ed8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010edc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ede:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010ee0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ee2:	e841 2300 	strex	r3, r2, [r1]
 8010ee6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d1e5      	bne.n	8010eba <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	e853 3f00 	ldrex	r3, [r3]
 8010efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f02:	633b      	str	r3, [r7, #48]	@ 0x30
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	461a      	mov	r2, r3
 8010f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f0c:	61bb      	str	r3, [r7, #24]
 8010f0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f10:	6979      	ldr	r1, [r7, #20]
 8010f12:	69ba      	ldr	r2, [r7, #24]
 8010f14:	e841 2300 	strex	r3, r2, [r1]
 8010f18:	613b      	str	r3, [r7, #16]
   return(result);
 8010f1a:	693b      	ldr	r3, [r7, #16]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d1e6      	bne.n	8010eee <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8010f20:	e026      	b.n	8010f70 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	69db      	ldr	r3, [r3, #28]
 8010f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d018      	beq.n	8010f62 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f34:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f38:	881b      	ldrh	r3, [r3, #0]
 8010f3a:	461a      	mov	r2, r3
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010f44:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f4a:	1c9a      	adds	r2, r3, #2
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010f56:	b29b      	uxth	r3, r3
 8010f58:	3b01      	subs	r3, #1
 8010f5a:	b29a      	uxth	r2, r3
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8010f62:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010f64:	3b01      	subs	r3, #1
 8010f66:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010f68:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d19f      	bne.n	8010eae <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8010f6e:	e7ff      	b.n	8010f70 <UART_TxISR_16BIT_FIFOEN+0xde>
 8010f70:	bf00      	nop
 8010f72:	3744      	adds	r7, #68	@ 0x44
 8010f74:	46bd      	mov	sp, r7
 8010f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7a:	4770      	bx	lr

08010f7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b088      	sub	sp, #32
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	e853 3f00 	ldrex	r3, [r3]
 8010f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8010f92:	68bb      	ldr	r3, [r7, #8]
 8010f94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f98:	61fb      	str	r3, [r7, #28]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	461a      	mov	r2, r3
 8010fa0:	69fb      	ldr	r3, [r7, #28]
 8010fa2:	61bb      	str	r3, [r7, #24]
 8010fa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fa6:	6979      	ldr	r1, [r7, #20]
 8010fa8:	69ba      	ldr	r2, [r7, #24]
 8010faa:	e841 2300 	strex	r3, r2, [r1]
 8010fae:	613b      	str	r3, [r7, #16]
   return(result);
 8010fb0:	693b      	ldr	r3, [r7, #16]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d1e6      	bne.n	8010f84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2220      	movs	r2, #32
 8010fba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f7f4 f889 	bl	80050dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010fca:	bf00      	nop
 8010fcc:	3720      	adds	r7, #32
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
	...

08010fd4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b09c      	sub	sp, #112	@ 0x70
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010fe2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010fec:	2b22      	cmp	r3, #34	@ 0x22
 8010fee:	f040 80be 	bne.w	801116e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ff8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010ffc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011000:	b2d9      	uxtb	r1, r3
 8011002:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011006:	b2da      	uxtb	r2, r3
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801100c:	400a      	ands	r2, r1
 801100e:	b2d2      	uxtb	r2, r2
 8011010:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011016:	1c5a      	adds	r2, r3, #1
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011022:	b29b      	uxth	r3, r3
 8011024:	3b01      	subs	r3, #1
 8011026:	b29a      	uxth	r2, r3
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011034:	b29b      	uxth	r3, r3
 8011036:	2b00      	cmp	r3, #0
 8011038:	f040 80a1 	bne.w	801117e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011044:	e853 3f00 	ldrex	r3, [r3]
 8011048:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801104a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801104c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011050:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	461a      	mov	r2, r3
 8011058:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801105a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801105c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801105e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011060:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011062:	e841 2300 	strex	r3, r2, [r1]
 8011066:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801106a:	2b00      	cmp	r3, #0
 801106c:	d1e6      	bne.n	801103c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	3308      	adds	r3, #8
 8011074:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011078:	e853 3f00 	ldrex	r3, [r3]
 801107c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801107e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011080:	f023 0301 	bic.w	r3, r3, #1
 8011084:	667b      	str	r3, [r7, #100]	@ 0x64
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	3308      	adds	r3, #8
 801108c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801108e:	647a      	str	r2, [r7, #68]	@ 0x44
 8011090:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011092:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011094:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011096:	e841 2300 	strex	r3, r2, [r1]
 801109a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801109c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d1e5      	bne.n	801106e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2220      	movs	r2, #32
 80110a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	2200      	movs	r2, #0
 80110ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	2200      	movs	r2, #0
 80110b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	4a33      	ldr	r2, [pc, #204]	@ (8011188 <UART_RxISR_8BIT+0x1b4>)
 80110bc:	4293      	cmp	r3, r2
 80110be:	d01f      	beq.n	8011100 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	685b      	ldr	r3, [r3, #4]
 80110c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d018      	beq.n	8011100 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110d6:	e853 3f00 	ldrex	r3, [r3]
 80110da:	623b      	str	r3, [r7, #32]
   return(result);
 80110dc:	6a3b      	ldr	r3, [r7, #32]
 80110de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80110e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	461a      	mov	r2, r3
 80110ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80110ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80110ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80110f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80110f4:	e841 2300 	strex	r3, r2, [r1]
 80110f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80110fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d1e6      	bne.n	80110ce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011104:	2b01      	cmp	r3, #1
 8011106:	d12e      	bne.n	8011166 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2200      	movs	r2, #0
 801110c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011114:	693b      	ldr	r3, [r7, #16]
 8011116:	e853 3f00 	ldrex	r3, [r3]
 801111a:	60fb      	str	r3, [r7, #12]
   return(result);
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	f023 0310 	bic.w	r3, r3, #16
 8011122:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	461a      	mov	r2, r3
 801112a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801112c:	61fb      	str	r3, [r7, #28]
 801112e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011130:	69b9      	ldr	r1, [r7, #24]
 8011132:	69fa      	ldr	r2, [r7, #28]
 8011134:	e841 2300 	strex	r3, r2, [r1]
 8011138:	617b      	str	r3, [r7, #20]
   return(result);
 801113a:	697b      	ldr	r3, [r7, #20]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d1e6      	bne.n	801110e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	69db      	ldr	r3, [r3, #28]
 8011146:	f003 0310 	and.w	r3, r3, #16
 801114a:	2b10      	cmp	r3, #16
 801114c:	d103      	bne.n	8011156 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	2210      	movs	r2, #16
 8011154:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801115c:	4619      	mov	r1, r3
 801115e:	6878      	ldr	r0, [r7, #4]
 8011160:	f7fe fca2 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011164:	e00b      	b.n	801117e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f7f3 ffa6 	bl	80050b8 <HAL_UART_RxCpltCallback>
}
 801116c:	e007      	b.n	801117e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	699a      	ldr	r2, [r3, #24]
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	f042 0208 	orr.w	r2, r2, #8
 801117c:	619a      	str	r2, [r3, #24]
}
 801117e:	bf00      	nop
 8011180:	3770      	adds	r7, #112	@ 0x70
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}
 8011186:	bf00      	nop
 8011188:	58000c00 	.word	0x58000c00

0801118c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801118c:	b580      	push	{r7, lr}
 801118e:	b09c      	sub	sp, #112	@ 0x70
 8011190:	af00      	add	r7, sp, #0
 8011192:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801119a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80111a4:	2b22      	cmp	r3, #34	@ 0x22
 80111a6:	f040 80be 	bne.w	8011326 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80111b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80111ba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80111be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80111c2:	4013      	ands	r3, r2
 80111c4:	b29a      	uxth	r2, r3
 80111c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80111c8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80111ce:	1c9a      	adds	r2, r3, #2
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80111da:	b29b      	uxth	r3, r3
 80111dc:	3b01      	subs	r3, #1
 80111de:	b29a      	uxth	r2, r3
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80111ec:	b29b      	uxth	r3, r3
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	f040 80a1 	bne.w	8011336 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111fc:	e853 3f00 	ldrex	r3, [r3]
 8011200:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011208:	667b      	str	r3, [r7, #100]	@ 0x64
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	461a      	mov	r2, r3
 8011210:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011212:	657b      	str	r3, [r7, #84]	@ 0x54
 8011214:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011216:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011218:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801121a:	e841 2300 	strex	r3, r2, [r1]
 801121e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011222:	2b00      	cmp	r3, #0
 8011224:	d1e6      	bne.n	80111f4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	3308      	adds	r3, #8
 801122c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801122e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011230:	e853 3f00 	ldrex	r3, [r3]
 8011234:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011238:	f023 0301 	bic.w	r3, r3, #1
 801123c:	663b      	str	r3, [r7, #96]	@ 0x60
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	3308      	adds	r3, #8
 8011244:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011246:	643a      	str	r2, [r7, #64]	@ 0x40
 8011248:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801124a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801124c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801124e:	e841 2300 	strex	r3, r2, [r1]
 8011252:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011256:	2b00      	cmp	r3, #0
 8011258:	d1e5      	bne.n	8011226 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2220      	movs	r2, #32
 801125e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	2200      	movs	r2, #0
 8011266:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2200      	movs	r2, #0
 801126c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	4a33      	ldr	r2, [pc, #204]	@ (8011340 <UART_RxISR_16BIT+0x1b4>)
 8011274:	4293      	cmp	r3, r2
 8011276:	d01f      	beq.n	80112b8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	685b      	ldr	r3, [r3, #4]
 801127e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011282:	2b00      	cmp	r3, #0
 8011284:	d018      	beq.n	80112b8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801128c:	6a3b      	ldr	r3, [r7, #32]
 801128e:	e853 3f00 	ldrex	r3, [r3]
 8011292:	61fb      	str	r3, [r7, #28]
   return(result);
 8011294:	69fb      	ldr	r3, [r7, #28]
 8011296:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801129a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	461a      	mov	r2, r3
 80112a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80112a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112a6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80112aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80112ac:	e841 2300 	strex	r3, r2, [r1]
 80112b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80112b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d1e6      	bne.n	8011286 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112bc:	2b01      	cmp	r3, #1
 80112be:	d12e      	bne.n	801131e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2200      	movs	r2, #0
 80112c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	e853 3f00 	ldrex	r3, [r3]
 80112d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80112d4:	68bb      	ldr	r3, [r7, #8]
 80112d6:	f023 0310 	bic.w	r3, r3, #16
 80112da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	461a      	mov	r2, r3
 80112e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80112e4:	61bb      	str	r3, [r7, #24]
 80112e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112e8:	6979      	ldr	r1, [r7, #20]
 80112ea:	69ba      	ldr	r2, [r7, #24]
 80112ec:	e841 2300 	strex	r3, r2, [r1]
 80112f0:	613b      	str	r3, [r7, #16]
   return(result);
 80112f2:	693b      	ldr	r3, [r7, #16]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d1e6      	bne.n	80112c6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	69db      	ldr	r3, [r3, #28]
 80112fe:	f003 0310 	and.w	r3, r3, #16
 8011302:	2b10      	cmp	r3, #16
 8011304:	d103      	bne.n	801130e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2210      	movs	r2, #16
 801130c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011314:	4619      	mov	r1, r3
 8011316:	6878      	ldr	r0, [r7, #4]
 8011318:	f7fe fbc6 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801131c:	e00b      	b.n	8011336 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801131e:	6878      	ldr	r0, [r7, #4]
 8011320:	f7f3 feca 	bl	80050b8 <HAL_UART_RxCpltCallback>
}
 8011324:	e007      	b.n	8011336 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	699a      	ldr	r2, [r3, #24]
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	f042 0208 	orr.w	r2, r2, #8
 8011334:	619a      	str	r2, [r3, #24]
}
 8011336:	bf00      	nop
 8011338:	3770      	adds	r7, #112	@ 0x70
 801133a:	46bd      	mov	sp, r7
 801133c:	bd80      	pop	{r7, pc}
 801133e:	bf00      	nop
 8011340:	58000c00 	.word	0x58000c00

08011344 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b0ac      	sub	sp, #176	@ 0xb0
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011352:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	69db      	ldr	r3, [r3, #28]
 801135c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	689b      	ldr	r3, [r3, #8]
 8011370:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801137a:	2b22      	cmp	r3, #34	@ 0x22
 801137c:	f040 8181 	bne.w	8011682 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011386:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801138a:	e124      	b.n	80115d6 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011392:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011396:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801139a:	b2d9      	uxtb	r1, r3
 801139c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80113a0:	b2da      	uxtb	r2, r3
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80113a6:	400a      	ands	r2, r1
 80113a8:	b2d2      	uxtb	r2, r2
 80113aa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80113b0:	1c5a      	adds	r2, r3, #1
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80113bc:	b29b      	uxth	r3, r3
 80113be:	3b01      	subs	r3, #1
 80113c0:	b29a      	uxth	r2, r3
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	69db      	ldr	r3, [r3, #28]
 80113ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80113d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113d6:	f003 0307 	and.w	r3, r3, #7
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d053      	beq.n	8011486 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80113de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113e2:	f003 0301 	and.w	r3, r3, #1
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d011      	beq.n	801140e <UART_RxISR_8BIT_FIFOEN+0xca>
 80113ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80113ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d00b      	beq.n	801140e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	2201      	movs	r2, #1
 80113fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011404:	f043 0201 	orr.w	r2, r3, #1
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801140e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011412:	f003 0302 	and.w	r3, r3, #2
 8011416:	2b00      	cmp	r3, #0
 8011418:	d011      	beq.n	801143e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801141a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801141e:	f003 0301 	and.w	r3, r3, #1
 8011422:	2b00      	cmp	r3, #0
 8011424:	d00b      	beq.n	801143e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	2202      	movs	r2, #2
 801142c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011434:	f043 0204 	orr.w	r2, r3, #4
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801143e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011442:	f003 0304 	and.w	r3, r3, #4
 8011446:	2b00      	cmp	r3, #0
 8011448:	d011      	beq.n	801146e <UART_RxISR_8BIT_FIFOEN+0x12a>
 801144a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801144e:	f003 0301 	and.w	r3, r3, #1
 8011452:	2b00      	cmp	r3, #0
 8011454:	d00b      	beq.n	801146e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	2204      	movs	r2, #4
 801145c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011464:	f043 0202 	orr.w	r2, r3, #2
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011474:	2b00      	cmp	r3, #0
 8011476:	d006      	beq.n	8011486 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f7fe fb0b 	bl	800fa94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	2200      	movs	r2, #0
 8011482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801148c:	b29b      	uxth	r3, r3
 801148e:	2b00      	cmp	r3, #0
 8011490:	f040 80a1 	bne.w	80115d6 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801149a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801149c:	e853 3f00 	ldrex	r3, [r3]
 80114a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80114a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80114a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	461a      	mov	r2, r3
 80114b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80114b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80114b8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114ba:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80114bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80114be:	e841 2300 	strex	r3, r2, [r1]
 80114c2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80114c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d1e4      	bne.n	8011494 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	3308      	adds	r3, #8
 80114d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80114d4:	e853 3f00 	ldrex	r3, [r3]
 80114d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80114da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80114dc:	4b6f      	ldr	r3, [pc, #444]	@ (801169c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80114de:	4013      	ands	r3, r2
 80114e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	3308      	adds	r3, #8
 80114ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80114ee:	66ba      	str	r2, [r7, #104]	@ 0x68
 80114f0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114f2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80114f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80114f6:	e841 2300 	strex	r3, r2, [r1]
 80114fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80114fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d1e3      	bne.n	80114ca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	2220      	movs	r2, #32
 8011506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	2200      	movs	r2, #0
 801150e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	2200      	movs	r2, #0
 8011514:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	4a61      	ldr	r2, [pc, #388]	@ (80116a0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801151c:	4293      	cmp	r3, r2
 801151e:	d021      	beq.n	8011564 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	685b      	ldr	r3, [r3, #4]
 8011526:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801152a:	2b00      	cmp	r3, #0
 801152c:	d01a      	beq.n	8011564 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011534:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011536:	e853 3f00 	ldrex	r3, [r3]
 801153a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801153c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801153e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011542:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	461a      	mov	r2, r3
 801154c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011550:	657b      	str	r3, [r7, #84]	@ 0x54
 8011552:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011554:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011556:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011558:	e841 2300 	strex	r3, r2, [r1]
 801155c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801155e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011560:	2b00      	cmp	r3, #0
 8011562:	d1e4      	bne.n	801152e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011568:	2b01      	cmp	r3, #1
 801156a:	d130      	bne.n	80115ce <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	2200      	movs	r2, #0
 8011570:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801157a:	e853 3f00 	ldrex	r3, [r3]
 801157e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011582:	f023 0310 	bic.w	r3, r3, #16
 8011586:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	461a      	mov	r2, r3
 8011590:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011594:	643b      	str	r3, [r7, #64]	@ 0x40
 8011596:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011598:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801159a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801159c:	e841 2300 	strex	r3, r2, [r1]
 80115a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80115a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d1e4      	bne.n	8011572 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	69db      	ldr	r3, [r3, #28]
 80115ae:	f003 0310 	and.w	r3, r3, #16
 80115b2:	2b10      	cmp	r3, #16
 80115b4:	d103      	bne.n	80115be <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	2210      	movs	r2, #16
 80115bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80115c4:	4619      	mov	r1, r3
 80115c6:	6878      	ldr	r0, [r7, #4]
 80115c8:	f7fe fa6e 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80115cc:	e00e      	b.n	80115ec <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f7f3 fd72 	bl	80050b8 <HAL_UART_RxCpltCallback>
        break;
 80115d4:	e00a      	b.n	80115ec <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80115d6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d006      	beq.n	80115ec <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80115de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115e2:	f003 0320 	and.w	r3, r3, #32
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	f47f aed0 	bne.w	801138c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80115f2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80115f6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d049      	beq.n	8011692 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011604:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011608:	429a      	cmp	r2, r3
 801160a:	d242      	bcs.n	8011692 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	3308      	adds	r3, #8
 8011612:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011614:	6a3b      	ldr	r3, [r7, #32]
 8011616:	e853 3f00 	ldrex	r3, [r3]
 801161a:	61fb      	str	r3, [r7, #28]
   return(result);
 801161c:	69fb      	ldr	r3, [r7, #28]
 801161e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	3308      	adds	r3, #8
 801162c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011630:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011632:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011634:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011638:	e841 2300 	strex	r3, r2, [r1]
 801163c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011640:	2b00      	cmp	r3, #0
 8011642:	d1e3      	bne.n	801160c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	4a17      	ldr	r2, [pc, #92]	@ (80116a4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8011648:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	e853 3f00 	ldrex	r3, [r3]
 8011656:	60bb      	str	r3, [r7, #8]
   return(result);
 8011658:	68bb      	ldr	r3, [r7, #8]
 801165a:	f043 0320 	orr.w	r3, r3, #32
 801165e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	461a      	mov	r2, r3
 8011668:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801166c:	61bb      	str	r3, [r7, #24]
 801166e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011670:	6979      	ldr	r1, [r7, #20]
 8011672:	69ba      	ldr	r2, [r7, #24]
 8011674:	e841 2300 	strex	r3, r2, [r1]
 8011678:	613b      	str	r3, [r7, #16]
   return(result);
 801167a:	693b      	ldr	r3, [r7, #16]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d1e4      	bne.n	801164a <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011680:	e007      	b.n	8011692 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	699a      	ldr	r2, [r3, #24]
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	f042 0208 	orr.w	r2, r2, #8
 8011690:	619a      	str	r2, [r3, #24]
}
 8011692:	bf00      	nop
 8011694:	37b0      	adds	r7, #176	@ 0xb0
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}
 801169a:	bf00      	nop
 801169c:	effffffe 	.word	0xeffffffe
 80116a0:	58000c00 	.word	0x58000c00
 80116a4:	08010fd5 	.word	0x08010fd5

080116a8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b0ae      	sub	sp, #184	@ 0xb8
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80116b6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	69db      	ldr	r3, [r3, #28]
 80116c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	689b      	ldr	r3, [r3, #8]
 80116d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80116de:	2b22      	cmp	r3, #34	@ 0x22
 80116e0:	f040 8185 	bne.w	80119ee <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80116ea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80116ee:	e128      	b.n	8011942 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116f6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011702:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011706:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801170a:	4013      	ands	r3, r2
 801170c:	b29a      	uxth	r2, r3
 801170e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011712:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011718:	1c9a      	adds	r2, r3, #2
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011724:	b29b      	uxth	r3, r3
 8011726:	3b01      	subs	r3, #1
 8011728:	b29a      	uxth	r2, r3
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	69db      	ldr	r3, [r3, #28]
 8011736:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801173a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801173e:	f003 0307 	and.w	r3, r3, #7
 8011742:	2b00      	cmp	r3, #0
 8011744:	d053      	beq.n	80117ee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011746:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801174a:	f003 0301 	and.w	r3, r3, #1
 801174e:	2b00      	cmp	r3, #0
 8011750:	d011      	beq.n	8011776 <UART_RxISR_16BIT_FIFOEN+0xce>
 8011752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801175a:	2b00      	cmp	r3, #0
 801175c:	d00b      	beq.n	8011776 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	2201      	movs	r2, #1
 8011764:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801176c:	f043 0201 	orr.w	r2, r3, #1
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011776:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801177a:	f003 0302 	and.w	r3, r3, #2
 801177e:	2b00      	cmp	r3, #0
 8011780:	d011      	beq.n	80117a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011782:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011786:	f003 0301 	and.w	r3, r3, #1
 801178a:	2b00      	cmp	r3, #0
 801178c:	d00b      	beq.n	80117a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	2202      	movs	r2, #2
 8011794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801179c:	f043 0204 	orr.w	r2, r3, #4
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80117a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80117aa:	f003 0304 	and.w	r3, r3, #4
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d011      	beq.n	80117d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80117b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80117b6:	f003 0301 	and.w	r3, r3, #1
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d00b      	beq.n	80117d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	2204      	movs	r2, #4
 80117c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117cc:	f043 0202 	orr.w	r2, r3, #2
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d006      	beq.n	80117ee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80117e0:	6878      	ldr	r0, [r7, #4]
 80117e2:	f7fe f957 	bl	800fa94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	2200      	movs	r2, #0
 80117ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80117f4:	b29b      	uxth	r3, r3
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	f040 80a3 	bne.w	8011942 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011804:	e853 3f00 	ldrex	r3, [r3]
 8011808:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801180a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801180c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011810:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	461a      	mov	r2, r3
 801181a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801181e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011822:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011824:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011826:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801182a:	e841 2300 	strex	r3, r2, [r1]
 801182e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011832:	2b00      	cmp	r3, #0
 8011834:	d1e2      	bne.n	80117fc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	3308      	adds	r3, #8
 801183c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801183e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011840:	e853 3f00 	ldrex	r3, [r3]
 8011844:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011846:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011848:	4b6f      	ldr	r3, [pc, #444]	@ (8011a08 <UART_RxISR_16BIT_FIFOEN+0x360>)
 801184a:	4013      	ands	r3, r2
 801184c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	3308      	adds	r3, #8
 8011856:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801185a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801185c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801185e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011860:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011862:	e841 2300 	strex	r3, r2, [r1]
 8011866:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801186a:	2b00      	cmp	r3, #0
 801186c:	d1e3      	bne.n	8011836 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	2220      	movs	r2, #32
 8011872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2200      	movs	r2, #0
 801187a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	2200      	movs	r2, #0
 8011880:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	4a61      	ldr	r2, [pc, #388]	@ (8011a0c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8011888:	4293      	cmp	r3, r2
 801188a:	d021      	beq.n	80118d0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	685b      	ldr	r3, [r3, #4]
 8011892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011896:	2b00      	cmp	r3, #0
 8011898:	d01a      	beq.n	80118d0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118a2:	e853 3f00 	ldrex	r3, [r3]
 80118a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80118a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80118ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	461a      	mov	r2, r3
 80118b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80118bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80118be:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80118c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80118c4:	e841 2300 	strex	r3, r2, [r1]
 80118c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80118ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d1e4      	bne.n	801189a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118d4:	2b01      	cmp	r3, #1
 80118d6:	d130      	bne.n	801193a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	2200      	movs	r2, #0
 80118dc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e6:	e853 3f00 	ldrex	r3, [r3]
 80118ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80118ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118ee:	f023 0310 	bic.w	r3, r3, #16
 80118f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	461a      	mov	r2, r3
 80118fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011900:	647b      	str	r3, [r7, #68]	@ 0x44
 8011902:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011908:	e841 2300 	strex	r3, r2, [r1]
 801190c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801190e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011910:	2b00      	cmp	r3, #0
 8011912:	d1e4      	bne.n	80118de <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	69db      	ldr	r3, [r3, #28]
 801191a:	f003 0310 	and.w	r3, r3, #16
 801191e:	2b10      	cmp	r3, #16
 8011920:	d103      	bne.n	801192a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	2210      	movs	r2, #16
 8011928:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011930:	4619      	mov	r1, r3
 8011932:	6878      	ldr	r0, [r7, #4]
 8011934:	f7fe f8b8 	bl	800faa8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011938:	e00e      	b.n	8011958 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 801193a:	6878      	ldr	r0, [r7, #4]
 801193c:	f7f3 fbbc 	bl	80050b8 <HAL_UART_RxCpltCallback>
        break;
 8011940:	e00a      	b.n	8011958 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011942:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011946:	2b00      	cmp	r3, #0
 8011948:	d006      	beq.n	8011958 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 801194a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801194e:	f003 0320 	and.w	r3, r3, #32
 8011952:	2b00      	cmp	r3, #0
 8011954:	f47f aecc 	bne.w	80116f0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801195e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011962:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011966:	2b00      	cmp	r3, #0
 8011968:	d049      	beq.n	80119fe <UART_RxISR_16BIT_FIFOEN+0x356>
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011970:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011974:	429a      	cmp	r2, r3
 8011976:	d242      	bcs.n	80119fe <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	3308      	adds	r3, #8
 801197e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011982:	e853 3f00 	ldrex	r3, [r3]
 8011986:	623b      	str	r3, [r7, #32]
   return(result);
 8011988:	6a3b      	ldr	r3, [r7, #32]
 801198a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801198e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	3308      	adds	r3, #8
 8011998:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801199c:	633a      	str	r2, [r7, #48]	@ 0x30
 801199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80119a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119a4:	e841 2300 	strex	r3, r2, [r1]
 80119a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80119aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d1e3      	bne.n	8011978 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	4a17      	ldr	r2, [pc, #92]	@ (8011a10 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80119b4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119bc:	693b      	ldr	r3, [r7, #16]
 80119be:	e853 3f00 	ldrex	r3, [r3]
 80119c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	f043 0320 	orr.w	r3, r3, #32
 80119ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	461a      	mov	r2, r3
 80119d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80119d8:	61fb      	str	r3, [r7, #28]
 80119da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119dc:	69b9      	ldr	r1, [r7, #24]
 80119de:	69fa      	ldr	r2, [r7, #28]
 80119e0:	e841 2300 	strex	r3, r2, [r1]
 80119e4:	617b      	str	r3, [r7, #20]
   return(result);
 80119e6:	697b      	ldr	r3, [r7, #20]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d1e4      	bne.n	80119b6 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80119ec:	e007      	b.n	80119fe <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	699a      	ldr	r2, [r3, #24]
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	f042 0208 	orr.w	r2, r2, #8
 80119fc:	619a      	str	r2, [r3, #24]
}
 80119fe:	bf00      	nop
 8011a00:	37b8      	adds	r7, #184	@ 0xb8
 8011a02:	46bd      	mov	sp, r7
 8011a04:	bd80      	pop	{r7, pc}
 8011a06:	bf00      	nop
 8011a08:	effffffe 	.word	0xeffffffe
 8011a0c:	58000c00 	.word	0x58000c00
 8011a10:	0801118d 	.word	0x0801118d

08011a14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011a14:	b480      	push	{r7}
 8011a16:	b083      	sub	sp, #12
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011a1c:	bf00      	nop
 8011a1e:	370c      	adds	r7, #12
 8011a20:	46bd      	mov	sp, r7
 8011a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a26:	4770      	bx	lr

08011a28 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011a28:	b480      	push	{r7}
 8011a2a:	b083      	sub	sp, #12
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011a30:	bf00      	nop
 8011a32:	370c      	adds	r7, #12
 8011a34:	46bd      	mov	sp, r7
 8011a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3a:	4770      	bx	lr

08011a3c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011a3c:	b480      	push	{r7}
 8011a3e:	b083      	sub	sp, #12
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011a44:	bf00      	nop
 8011a46:	370c      	adds	r7, #12
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4e:	4770      	bx	lr

08011a50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011a50:	b480      	push	{r7}
 8011a52:	b085      	sub	sp, #20
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a5e:	2b01      	cmp	r3, #1
 8011a60:	d101      	bne.n	8011a66 <HAL_UARTEx_DisableFifoMode+0x16>
 8011a62:	2302      	movs	r3, #2
 8011a64:	e027      	b.n	8011ab6 <HAL_UARTEx_DisableFifoMode+0x66>
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	2201      	movs	r2, #1
 8011a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	2224      	movs	r2, #36	@ 0x24
 8011a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	681a      	ldr	r2, [r3, #0]
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	f022 0201 	bic.w	r2, r2, #1
 8011a8c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011a94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	2200      	movs	r2, #0
 8011a9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	68fa      	ldr	r2, [r7, #12]
 8011aa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	2220      	movs	r2, #32
 8011aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2200      	movs	r2, #0
 8011ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011ab4:	2300      	movs	r3, #0
}
 8011ab6:	4618      	mov	r0, r3
 8011ab8:	3714      	adds	r7, #20
 8011aba:	46bd      	mov	sp, r7
 8011abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac0:	4770      	bx	lr

08011ac2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011ac2:	b580      	push	{r7, lr}
 8011ac4:	b084      	sub	sp, #16
 8011ac6:	af00      	add	r7, sp, #0
 8011ac8:	6078      	str	r0, [r7, #4]
 8011aca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	d101      	bne.n	8011ada <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011ad6:	2302      	movs	r3, #2
 8011ad8:	e02d      	b.n	8011b36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2201      	movs	r2, #1
 8011ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2224      	movs	r2, #36	@ 0x24
 8011ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	681a      	ldr	r2, [r3, #0]
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	f022 0201 	bic.w	r2, r2, #1
 8011b00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	689b      	ldr	r3, [r3, #8]
 8011b08:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	683a      	ldr	r2, [r7, #0]
 8011b12:	430a      	orrs	r2, r1
 8011b14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f000 f850 	bl	8011bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	68fa      	ldr	r2, [r7, #12]
 8011b22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	2220      	movs	r2, #32
 8011b28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	2200      	movs	r2, #0
 8011b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b34:	2300      	movs	r3, #0
}
 8011b36:	4618      	mov	r0, r3
 8011b38:	3710      	adds	r7, #16
 8011b3a:	46bd      	mov	sp, r7
 8011b3c:	bd80      	pop	{r7, pc}

08011b3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011b3e:	b580      	push	{r7, lr}
 8011b40:	b084      	sub	sp, #16
 8011b42:	af00      	add	r7, sp, #0
 8011b44:	6078      	str	r0, [r7, #4]
 8011b46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011b4e:	2b01      	cmp	r3, #1
 8011b50:	d101      	bne.n	8011b56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011b52:	2302      	movs	r3, #2
 8011b54:	e02d      	b.n	8011bb2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	2201      	movs	r2, #1
 8011b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	2224      	movs	r2, #36	@ 0x24
 8011b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	681a      	ldr	r2, [r3, #0]
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	f022 0201 	bic.w	r2, r2, #1
 8011b7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	689b      	ldr	r3, [r3, #8]
 8011b84:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	683a      	ldr	r2, [r7, #0]
 8011b8e:	430a      	orrs	r2, r1
 8011b90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f000 f812 	bl	8011bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	68fa      	ldr	r2, [r7, #12]
 8011b9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2220      	movs	r2, #32
 8011ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	2200      	movs	r2, #0
 8011bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011bb0:	2300      	movs	r3, #0
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	3710      	adds	r7, #16
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd80      	pop	{r7, pc}
	...

08011bbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b085      	sub	sp, #20
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d108      	bne.n	8011bde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	2201      	movs	r2, #1
 8011bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	2201      	movs	r2, #1
 8011bd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011bdc:	e031      	b.n	8011c42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011bde:	2310      	movs	r3, #16
 8011be0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011be2:	2310      	movs	r3, #16
 8011be4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	689b      	ldr	r3, [r3, #8]
 8011bec:	0e5b      	lsrs	r3, r3, #25
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	f003 0307 	and.w	r3, r3, #7
 8011bf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	689b      	ldr	r3, [r3, #8]
 8011bfc:	0f5b      	lsrs	r3, r3, #29
 8011bfe:	b2db      	uxtb	r3, r3
 8011c00:	f003 0307 	and.w	r3, r3, #7
 8011c04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011c06:	7bbb      	ldrb	r3, [r7, #14]
 8011c08:	7b3a      	ldrb	r2, [r7, #12]
 8011c0a:	4911      	ldr	r1, [pc, #68]	@ (8011c50 <UARTEx_SetNbDataToProcess+0x94>)
 8011c0c:	5c8a      	ldrb	r2, [r1, r2]
 8011c0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011c12:	7b3a      	ldrb	r2, [r7, #12]
 8011c14:	490f      	ldr	r1, [pc, #60]	@ (8011c54 <UARTEx_SetNbDataToProcess+0x98>)
 8011c16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011c18:	fb93 f3f2 	sdiv	r3, r3, r2
 8011c1c:	b29a      	uxth	r2, r3
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011c24:	7bfb      	ldrb	r3, [r7, #15]
 8011c26:	7b7a      	ldrb	r2, [r7, #13]
 8011c28:	4909      	ldr	r1, [pc, #36]	@ (8011c50 <UARTEx_SetNbDataToProcess+0x94>)
 8011c2a:	5c8a      	ldrb	r2, [r1, r2]
 8011c2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011c30:	7b7a      	ldrb	r2, [r7, #13]
 8011c32:	4908      	ldr	r1, [pc, #32]	@ (8011c54 <UARTEx_SetNbDataToProcess+0x98>)
 8011c34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011c36:	fb93 f3f2 	sdiv	r3, r3, r2
 8011c3a:	b29a      	uxth	r2, r3
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011c42:	bf00      	nop
 8011c44:	3714      	adds	r7, #20
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr
 8011c4e:	bf00      	nop
 8011c50:	08015974 	.word	0x08015974
 8011c54:	0801597c 	.word	0x0801597c

08011c58 <malloc>:
 8011c58:	4b02      	ldr	r3, [pc, #8]	@ (8011c64 <malloc+0xc>)
 8011c5a:	4601      	mov	r1, r0
 8011c5c:	6818      	ldr	r0, [r3, #0]
 8011c5e:	f000 b82d 	b.w	8011cbc <_malloc_r>
 8011c62:	bf00      	nop
 8011c64:	240001d4 	.word	0x240001d4

08011c68 <free>:
 8011c68:	4b02      	ldr	r3, [pc, #8]	@ (8011c74 <free+0xc>)
 8011c6a:	4601      	mov	r1, r0
 8011c6c:	6818      	ldr	r0, [r3, #0]
 8011c6e:	f001 be69 	b.w	8013944 <_free_r>
 8011c72:	bf00      	nop
 8011c74:	240001d4 	.word	0x240001d4

08011c78 <sbrk_aligned>:
 8011c78:	b570      	push	{r4, r5, r6, lr}
 8011c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8011cb8 <sbrk_aligned+0x40>)
 8011c7c:	460c      	mov	r4, r1
 8011c7e:	6831      	ldr	r1, [r6, #0]
 8011c80:	4605      	mov	r5, r0
 8011c82:	b911      	cbnz	r1, 8011c8a <sbrk_aligned+0x12>
 8011c84:	f001 f818 	bl	8012cb8 <_sbrk_r>
 8011c88:	6030      	str	r0, [r6, #0]
 8011c8a:	4621      	mov	r1, r4
 8011c8c:	4628      	mov	r0, r5
 8011c8e:	f001 f813 	bl	8012cb8 <_sbrk_r>
 8011c92:	1c43      	adds	r3, r0, #1
 8011c94:	d103      	bne.n	8011c9e <sbrk_aligned+0x26>
 8011c96:	f04f 34ff 	mov.w	r4, #4294967295
 8011c9a:	4620      	mov	r0, r4
 8011c9c:	bd70      	pop	{r4, r5, r6, pc}
 8011c9e:	1cc4      	adds	r4, r0, #3
 8011ca0:	f024 0403 	bic.w	r4, r4, #3
 8011ca4:	42a0      	cmp	r0, r4
 8011ca6:	d0f8      	beq.n	8011c9a <sbrk_aligned+0x22>
 8011ca8:	1a21      	subs	r1, r4, r0
 8011caa:	4628      	mov	r0, r5
 8011cac:	f001 f804 	bl	8012cb8 <_sbrk_r>
 8011cb0:	3001      	adds	r0, #1
 8011cb2:	d1f2      	bne.n	8011c9a <sbrk_aligned+0x22>
 8011cb4:	e7ef      	b.n	8011c96 <sbrk_aligned+0x1e>
 8011cb6:	bf00      	nop
 8011cb8:	24003e68 	.word	0x24003e68

08011cbc <_malloc_r>:
 8011cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cc0:	1ccd      	adds	r5, r1, #3
 8011cc2:	f025 0503 	bic.w	r5, r5, #3
 8011cc6:	3508      	adds	r5, #8
 8011cc8:	2d0c      	cmp	r5, #12
 8011cca:	bf38      	it	cc
 8011ccc:	250c      	movcc	r5, #12
 8011cce:	2d00      	cmp	r5, #0
 8011cd0:	4606      	mov	r6, r0
 8011cd2:	db01      	blt.n	8011cd8 <_malloc_r+0x1c>
 8011cd4:	42a9      	cmp	r1, r5
 8011cd6:	d904      	bls.n	8011ce2 <_malloc_r+0x26>
 8011cd8:	230c      	movs	r3, #12
 8011cda:	6033      	str	r3, [r6, #0]
 8011cdc:	2000      	movs	r0, #0
 8011cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011db8 <_malloc_r+0xfc>
 8011ce6:	f000 f869 	bl	8011dbc <__malloc_lock>
 8011cea:	f8d8 3000 	ldr.w	r3, [r8]
 8011cee:	461c      	mov	r4, r3
 8011cf0:	bb44      	cbnz	r4, 8011d44 <_malloc_r+0x88>
 8011cf2:	4629      	mov	r1, r5
 8011cf4:	4630      	mov	r0, r6
 8011cf6:	f7ff ffbf 	bl	8011c78 <sbrk_aligned>
 8011cfa:	1c43      	adds	r3, r0, #1
 8011cfc:	4604      	mov	r4, r0
 8011cfe:	d158      	bne.n	8011db2 <_malloc_r+0xf6>
 8011d00:	f8d8 4000 	ldr.w	r4, [r8]
 8011d04:	4627      	mov	r7, r4
 8011d06:	2f00      	cmp	r7, #0
 8011d08:	d143      	bne.n	8011d92 <_malloc_r+0xd6>
 8011d0a:	2c00      	cmp	r4, #0
 8011d0c:	d04b      	beq.n	8011da6 <_malloc_r+0xea>
 8011d0e:	6823      	ldr	r3, [r4, #0]
 8011d10:	4639      	mov	r1, r7
 8011d12:	4630      	mov	r0, r6
 8011d14:	eb04 0903 	add.w	r9, r4, r3
 8011d18:	f000 ffce 	bl	8012cb8 <_sbrk_r>
 8011d1c:	4581      	cmp	r9, r0
 8011d1e:	d142      	bne.n	8011da6 <_malloc_r+0xea>
 8011d20:	6821      	ldr	r1, [r4, #0]
 8011d22:	1a6d      	subs	r5, r5, r1
 8011d24:	4629      	mov	r1, r5
 8011d26:	4630      	mov	r0, r6
 8011d28:	f7ff ffa6 	bl	8011c78 <sbrk_aligned>
 8011d2c:	3001      	adds	r0, #1
 8011d2e:	d03a      	beq.n	8011da6 <_malloc_r+0xea>
 8011d30:	6823      	ldr	r3, [r4, #0]
 8011d32:	442b      	add	r3, r5
 8011d34:	6023      	str	r3, [r4, #0]
 8011d36:	f8d8 3000 	ldr.w	r3, [r8]
 8011d3a:	685a      	ldr	r2, [r3, #4]
 8011d3c:	bb62      	cbnz	r2, 8011d98 <_malloc_r+0xdc>
 8011d3e:	f8c8 7000 	str.w	r7, [r8]
 8011d42:	e00f      	b.n	8011d64 <_malloc_r+0xa8>
 8011d44:	6822      	ldr	r2, [r4, #0]
 8011d46:	1b52      	subs	r2, r2, r5
 8011d48:	d420      	bmi.n	8011d8c <_malloc_r+0xd0>
 8011d4a:	2a0b      	cmp	r2, #11
 8011d4c:	d917      	bls.n	8011d7e <_malloc_r+0xc2>
 8011d4e:	1961      	adds	r1, r4, r5
 8011d50:	42a3      	cmp	r3, r4
 8011d52:	6025      	str	r5, [r4, #0]
 8011d54:	bf18      	it	ne
 8011d56:	6059      	strne	r1, [r3, #4]
 8011d58:	6863      	ldr	r3, [r4, #4]
 8011d5a:	bf08      	it	eq
 8011d5c:	f8c8 1000 	streq.w	r1, [r8]
 8011d60:	5162      	str	r2, [r4, r5]
 8011d62:	604b      	str	r3, [r1, #4]
 8011d64:	4630      	mov	r0, r6
 8011d66:	f000 f82f 	bl	8011dc8 <__malloc_unlock>
 8011d6a:	f104 000b 	add.w	r0, r4, #11
 8011d6e:	1d23      	adds	r3, r4, #4
 8011d70:	f020 0007 	bic.w	r0, r0, #7
 8011d74:	1ac2      	subs	r2, r0, r3
 8011d76:	bf1c      	itt	ne
 8011d78:	1a1b      	subne	r3, r3, r0
 8011d7a:	50a3      	strne	r3, [r4, r2]
 8011d7c:	e7af      	b.n	8011cde <_malloc_r+0x22>
 8011d7e:	6862      	ldr	r2, [r4, #4]
 8011d80:	42a3      	cmp	r3, r4
 8011d82:	bf0c      	ite	eq
 8011d84:	f8c8 2000 	streq.w	r2, [r8]
 8011d88:	605a      	strne	r2, [r3, #4]
 8011d8a:	e7eb      	b.n	8011d64 <_malloc_r+0xa8>
 8011d8c:	4623      	mov	r3, r4
 8011d8e:	6864      	ldr	r4, [r4, #4]
 8011d90:	e7ae      	b.n	8011cf0 <_malloc_r+0x34>
 8011d92:	463c      	mov	r4, r7
 8011d94:	687f      	ldr	r7, [r7, #4]
 8011d96:	e7b6      	b.n	8011d06 <_malloc_r+0x4a>
 8011d98:	461a      	mov	r2, r3
 8011d9a:	685b      	ldr	r3, [r3, #4]
 8011d9c:	42a3      	cmp	r3, r4
 8011d9e:	d1fb      	bne.n	8011d98 <_malloc_r+0xdc>
 8011da0:	2300      	movs	r3, #0
 8011da2:	6053      	str	r3, [r2, #4]
 8011da4:	e7de      	b.n	8011d64 <_malloc_r+0xa8>
 8011da6:	230c      	movs	r3, #12
 8011da8:	6033      	str	r3, [r6, #0]
 8011daa:	4630      	mov	r0, r6
 8011dac:	f000 f80c 	bl	8011dc8 <__malloc_unlock>
 8011db0:	e794      	b.n	8011cdc <_malloc_r+0x20>
 8011db2:	6005      	str	r5, [r0, #0]
 8011db4:	e7d6      	b.n	8011d64 <_malloc_r+0xa8>
 8011db6:	bf00      	nop
 8011db8:	24003e6c 	.word	0x24003e6c

08011dbc <__malloc_lock>:
 8011dbc:	4801      	ldr	r0, [pc, #4]	@ (8011dc4 <__malloc_lock+0x8>)
 8011dbe:	f000 bfc8 	b.w	8012d52 <__retarget_lock_acquire_recursive>
 8011dc2:	bf00      	nop
 8011dc4:	24003fb0 	.word	0x24003fb0

08011dc8 <__malloc_unlock>:
 8011dc8:	4801      	ldr	r0, [pc, #4]	@ (8011dd0 <__malloc_unlock+0x8>)
 8011dca:	f000 bfc3 	b.w	8012d54 <__retarget_lock_release_recursive>
 8011dce:	bf00      	nop
 8011dd0:	24003fb0 	.word	0x24003fb0

08011dd4 <realloc>:
 8011dd4:	4b02      	ldr	r3, [pc, #8]	@ (8011de0 <realloc+0xc>)
 8011dd6:	460a      	mov	r2, r1
 8011dd8:	4601      	mov	r1, r0
 8011dda:	6818      	ldr	r0, [r3, #0]
 8011ddc:	f000 b802 	b.w	8011de4 <_realloc_r>
 8011de0:	240001d4 	.word	0x240001d4

08011de4 <_realloc_r>:
 8011de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011de8:	4607      	mov	r7, r0
 8011dea:	4614      	mov	r4, r2
 8011dec:	460d      	mov	r5, r1
 8011dee:	b921      	cbnz	r1, 8011dfa <_realloc_r+0x16>
 8011df0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011df4:	4611      	mov	r1, r2
 8011df6:	f7ff bf61 	b.w	8011cbc <_malloc_r>
 8011dfa:	b92a      	cbnz	r2, 8011e08 <_realloc_r+0x24>
 8011dfc:	f001 fda2 	bl	8013944 <_free_r>
 8011e00:	4625      	mov	r5, r4
 8011e02:	4628      	mov	r0, r5
 8011e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e08:	f002 f972 	bl	80140f0 <_malloc_usable_size_r>
 8011e0c:	4284      	cmp	r4, r0
 8011e0e:	4606      	mov	r6, r0
 8011e10:	d802      	bhi.n	8011e18 <_realloc_r+0x34>
 8011e12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011e16:	d8f4      	bhi.n	8011e02 <_realloc_r+0x1e>
 8011e18:	4621      	mov	r1, r4
 8011e1a:	4638      	mov	r0, r7
 8011e1c:	f7ff ff4e 	bl	8011cbc <_malloc_r>
 8011e20:	4680      	mov	r8, r0
 8011e22:	b908      	cbnz	r0, 8011e28 <_realloc_r+0x44>
 8011e24:	4645      	mov	r5, r8
 8011e26:	e7ec      	b.n	8011e02 <_realloc_r+0x1e>
 8011e28:	42b4      	cmp	r4, r6
 8011e2a:	4622      	mov	r2, r4
 8011e2c:	4629      	mov	r1, r5
 8011e2e:	bf28      	it	cs
 8011e30:	4632      	movcs	r2, r6
 8011e32:	f000 ff90 	bl	8012d56 <memcpy>
 8011e36:	4629      	mov	r1, r5
 8011e38:	4638      	mov	r0, r7
 8011e3a:	f001 fd83 	bl	8013944 <_free_r>
 8011e3e:	e7f1      	b.n	8011e24 <_realloc_r+0x40>

08011e40 <__cvt>:
 8011e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e42:	ed2d 8b02 	vpush	{d8}
 8011e46:	eeb0 8b40 	vmov.f64	d8, d0
 8011e4a:	b085      	sub	sp, #20
 8011e4c:	4617      	mov	r7, r2
 8011e4e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8011e50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011e52:	ee18 2a90 	vmov	r2, s17
 8011e56:	f025 0520 	bic.w	r5, r5, #32
 8011e5a:	2a00      	cmp	r2, #0
 8011e5c:	bfb6      	itet	lt
 8011e5e:	222d      	movlt	r2, #45	@ 0x2d
 8011e60:	2200      	movge	r2, #0
 8011e62:	eeb1 8b40 	vneglt.f64	d8, d0
 8011e66:	2d46      	cmp	r5, #70	@ 0x46
 8011e68:	460c      	mov	r4, r1
 8011e6a:	701a      	strb	r2, [r3, #0]
 8011e6c:	d004      	beq.n	8011e78 <__cvt+0x38>
 8011e6e:	2d45      	cmp	r5, #69	@ 0x45
 8011e70:	d100      	bne.n	8011e74 <__cvt+0x34>
 8011e72:	3401      	adds	r4, #1
 8011e74:	2102      	movs	r1, #2
 8011e76:	e000      	b.n	8011e7a <__cvt+0x3a>
 8011e78:	2103      	movs	r1, #3
 8011e7a:	ab03      	add	r3, sp, #12
 8011e7c:	9301      	str	r3, [sp, #4]
 8011e7e:	ab02      	add	r3, sp, #8
 8011e80:	9300      	str	r3, [sp, #0]
 8011e82:	4622      	mov	r2, r4
 8011e84:	4633      	mov	r3, r6
 8011e86:	eeb0 0b48 	vmov.f64	d0, d8
 8011e8a:	f000 fffd 	bl	8012e88 <_dtoa_r>
 8011e8e:	2d47      	cmp	r5, #71	@ 0x47
 8011e90:	d114      	bne.n	8011ebc <__cvt+0x7c>
 8011e92:	07fb      	lsls	r3, r7, #31
 8011e94:	d50a      	bpl.n	8011eac <__cvt+0x6c>
 8011e96:	1902      	adds	r2, r0, r4
 8011e98:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ea0:	bf08      	it	eq
 8011ea2:	9203      	streq	r2, [sp, #12]
 8011ea4:	2130      	movs	r1, #48	@ 0x30
 8011ea6:	9b03      	ldr	r3, [sp, #12]
 8011ea8:	4293      	cmp	r3, r2
 8011eaa:	d319      	bcc.n	8011ee0 <__cvt+0xa0>
 8011eac:	9b03      	ldr	r3, [sp, #12]
 8011eae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011eb0:	1a1b      	subs	r3, r3, r0
 8011eb2:	6013      	str	r3, [r2, #0]
 8011eb4:	b005      	add	sp, #20
 8011eb6:	ecbd 8b02 	vpop	{d8}
 8011eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ebc:	2d46      	cmp	r5, #70	@ 0x46
 8011ebe:	eb00 0204 	add.w	r2, r0, r4
 8011ec2:	d1e9      	bne.n	8011e98 <__cvt+0x58>
 8011ec4:	7803      	ldrb	r3, [r0, #0]
 8011ec6:	2b30      	cmp	r3, #48	@ 0x30
 8011ec8:	d107      	bne.n	8011eda <__cvt+0x9a>
 8011eca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ed2:	bf1c      	itt	ne
 8011ed4:	f1c4 0401 	rsbne	r4, r4, #1
 8011ed8:	6034      	strne	r4, [r6, #0]
 8011eda:	6833      	ldr	r3, [r6, #0]
 8011edc:	441a      	add	r2, r3
 8011ede:	e7db      	b.n	8011e98 <__cvt+0x58>
 8011ee0:	1c5c      	adds	r4, r3, #1
 8011ee2:	9403      	str	r4, [sp, #12]
 8011ee4:	7019      	strb	r1, [r3, #0]
 8011ee6:	e7de      	b.n	8011ea6 <__cvt+0x66>

08011ee8 <__exponent>:
 8011ee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011eea:	2900      	cmp	r1, #0
 8011eec:	bfba      	itte	lt
 8011eee:	4249      	neglt	r1, r1
 8011ef0:	232d      	movlt	r3, #45	@ 0x2d
 8011ef2:	232b      	movge	r3, #43	@ 0x2b
 8011ef4:	2909      	cmp	r1, #9
 8011ef6:	7002      	strb	r2, [r0, #0]
 8011ef8:	7043      	strb	r3, [r0, #1]
 8011efa:	dd29      	ble.n	8011f50 <__exponent+0x68>
 8011efc:	f10d 0307 	add.w	r3, sp, #7
 8011f00:	461d      	mov	r5, r3
 8011f02:	270a      	movs	r7, #10
 8011f04:	461a      	mov	r2, r3
 8011f06:	fbb1 f6f7 	udiv	r6, r1, r7
 8011f0a:	fb07 1416 	mls	r4, r7, r6, r1
 8011f0e:	3430      	adds	r4, #48	@ 0x30
 8011f10:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011f14:	460c      	mov	r4, r1
 8011f16:	2c63      	cmp	r4, #99	@ 0x63
 8011f18:	f103 33ff 	add.w	r3, r3, #4294967295
 8011f1c:	4631      	mov	r1, r6
 8011f1e:	dcf1      	bgt.n	8011f04 <__exponent+0x1c>
 8011f20:	3130      	adds	r1, #48	@ 0x30
 8011f22:	1e94      	subs	r4, r2, #2
 8011f24:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011f28:	1c41      	adds	r1, r0, #1
 8011f2a:	4623      	mov	r3, r4
 8011f2c:	42ab      	cmp	r3, r5
 8011f2e:	d30a      	bcc.n	8011f46 <__exponent+0x5e>
 8011f30:	f10d 0309 	add.w	r3, sp, #9
 8011f34:	1a9b      	subs	r3, r3, r2
 8011f36:	42ac      	cmp	r4, r5
 8011f38:	bf88      	it	hi
 8011f3a:	2300      	movhi	r3, #0
 8011f3c:	3302      	adds	r3, #2
 8011f3e:	4403      	add	r3, r0
 8011f40:	1a18      	subs	r0, r3, r0
 8011f42:	b003      	add	sp, #12
 8011f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f46:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011f4a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011f4e:	e7ed      	b.n	8011f2c <__exponent+0x44>
 8011f50:	2330      	movs	r3, #48	@ 0x30
 8011f52:	3130      	adds	r1, #48	@ 0x30
 8011f54:	7083      	strb	r3, [r0, #2]
 8011f56:	70c1      	strb	r1, [r0, #3]
 8011f58:	1d03      	adds	r3, r0, #4
 8011f5a:	e7f1      	b.n	8011f40 <__exponent+0x58>
 8011f5c:	0000      	movs	r0, r0
	...

08011f60 <_printf_float>:
 8011f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f64:	b08d      	sub	sp, #52	@ 0x34
 8011f66:	460c      	mov	r4, r1
 8011f68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011f6c:	4616      	mov	r6, r2
 8011f6e:	461f      	mov	r7, r3
 8011f70:	4605      	mov	r5, r0
 8011f72:	f000 fe69 	bl	8012c48 <_localeconv_r>
 8011f76:	f8d0 b000 	ldr.w	fp, [r0]
 8011f7a:	4658      	mov	r0, fp
 8011f7c:	f7ee fa00 	bl	8000380 <strlen>
 8011f80:	2300      	movs	r3, #0
 8011f82:	930a      	str	r3, [sp, #40]	@ 0x28
 8011f84:	f8d8 3000 	ldr.w	r3, [r8]
 8011f88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011f8c:	6822      	ldr	r2, [r4, #0]
 8011f8e:	9005      	str	r0, [sp, #20]
 8011f90:	3307      	adds	r3, #7
 8011f92:	f023 0307 	bic.w	r3, r3, #7
 8011f96:	f103 0108 	add.w	r1, r3, #8
 8011f9a:	f8c8 1000 	str.w	r1, [r8]
 8011f9e:	ed93 0b00 	vldr	d0, [r3]
 8011fa2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012200 <_printf_float+0x2a0>
 8011fa6:	eeb0 7bc0 	vabs.f64	d7, d0
 8011faa:	eeb4 7b46 	vcmp.f64	d7, d6
 8011fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fb2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8011fb6:	dd24      	ble.n	8012002 <_printf_float+0xa2>
 8011fb8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc0:	d502      	bpl.n	8011fc8 <_printf_float+0x68>
 8011fc2:	232d      	movs	r3, #45	@ 0x2d
 8011fc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011fc8:	498f      	ldr	r1, [pc, #572]	@ (8012208 <_printf_float+0x2a8>)
 8011fca:	4b90      	ldr	r3, [pc, #576]	@ (801220c <_printf_float+0x2ac>)
 8011fcc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8011fd0:	bf8c      	ite	hi
 8011fd2:	4688      	movhi	r8, r1
 8011fd4:	4698      	movls	r8, r3
 8011fd6:	f022 0204 	bic.w	r2, r2, #4
 8011fda:	2303      	movs	r3, #3
 8011fdc:	6123      	str	r3, [r4, #16]
 8011fde:	6022      	str	r2, [r4, #0]
 8011fe0:	f04f 0a00 	mov.w	sl, #0
 8011fe4:	9700      	str	r7, [sp, #0]
 8011fe6:	4633      	mov	r3, r6
 8011fe8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011fea:	4621      	mov	r1, r4
 8011fec:	4628      	mov	r0, r5
 8011fee:	f000 f9d1 	bl	8012394 <_printf_common>
 8011ff2:	3001      	adds	r0, #1
 8011ff4:	f040 8089 	bne.w	801210a <_printf_float+0x1aa>
 8011ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8011ffc:	b00d      	add	sp, #52	@ 0x34
 8011ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012002:	eeb4 0b40 	vcmp.f64	d0, d0
 8012006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801200a:	d709      	bvc.n	8012020 <_printf_float+0xc0>
 801200c:	ee10 3a90 	vmov	r3, s1
 8012010:	2b00      	cmp	r3, #0
 8012012:	bfbc      	itt	lt
 8012014:	232d      	movlt	r3, #45	@ 0x2d
 8012016:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801201a:	497d      	ldr	r1, [pc, #500]	@ (8012210 <_printf_float+0x2b0>)
 801201c:	4b7d      	ldr	r3, [pc, #500]	@ (8012214 <_printf_float+0x2b4>)
 801201e:	e7d5      	b.n	8011fcc <_printf_float+0x6c>
 8012020:	6863      	ldr	r3, [r4, #4]
 8012022:	1c59      	adds	r1, r3, #1
 8012024:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012028:	d139      	bne.n	801209e <_printf_float+0x13e>
 801202a:	2306      	movs	r3, #6
 801202c:	6063      	str	r3, [r4, #4]
 801202e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012032:	2300      	movs	r3, #0
 8012034:	6022      	str	r2, [r4, #0]
 8012036:	9303      	str	r3, [sp, #12]
 8012038:	ab0a      	add	r3, sp, #40	@ 0x28
 801203a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801203e:	ab09      	add	r3, sp, #36	@ 0x24
 8012040:	9300      	str	r3, [sp, #0]
 8012042:	6861      	ldr	r1, [r4, #4]
 8012044:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012048:	4628      	mov	r0, r5
 801204a:	f7ff fef9 	bl	8011e40 <__cvt>
 801204e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012052:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012054:	4680      	mov	r8, r0
 8012056:	d129      	bne.n	80120ac <_printf_float+0x14c>
 8012058:	1cc8      	adds	r0, r1, #3
 801205a:	db02      	blt.n	8012062 <_printf_float+0x102>
 801205c:	6863      	ldr	r3, [r4, #4]
 801205e:	4299      	cmp	r1, r3
 8012060:	dd41      	ble.n	80120e6 <_printf_float+0x186>
 8012062:	f1a9 0902 	sub.w	r9, r9, #2
 8012066:	fa5f f989 	uxtb.w	r9, r9
 801206a:	3901      	subs	r1, #1
 801206c:	464a      	mov	r2, r9
 801206e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012072:	9109      	str	r1, [sp, #36]	@ 0x24
 8012074:	f7ff ff38 	bl	8011ee8 <__exponent>
 8012078:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801207a:	1813      	adds	r3, r2, r0
 801207c:	2a01      	cmp	r2, #1
 801207e:	4682      	mov	sl, r0
 8012080:	6123      	str	r3, [r4, #16]
 8012082:	dc02      	bgt.n	801208a <_printf_float+0x12a>
 8012084:	6822      	ldr	r2, [r4, #0]
 8012086:	07d2      	lsls	r2, r2, #31
 8012088:	d501      	bpl.n	801208e <_printf_float+0x12e>
 801208a:	3301      	adds	r3, #1
 801208c:	6123      	str	r3, [r4, #16]
 801208e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012092:	2b00      	cmp	r3, #0
 8012094:	d0a6      	beq.n	8011fe4 <_printf_float+0x84>
 8012096:	232d      	movs	r3, #45	@ 0x2d
 8012098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801209c:	e7a2      	b.n	8011fe4 <_printf_float+0x84>
 801209e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80120a2:	d1c4      	bne.n	801202e <_printf_float+0xce>
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d1c2      	bne.n	801202e <_printf_float+0xce>
 80120a8:	2301      	movs	r3, #1
 80120aa:	e7bf      	b.n	801202c <_printf_float+0xcc>
 80120ac:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80120b0:	d9db      	bls.n	801206a <_printf_float+0x10a>
 80120b2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80120b6:	d118      	bne.n	80120ea <_printf_float+0x18a>
 80120b8:	2900      	cmp	r1, #0
 80120ba:	6863      	ldr	r3, [r4, #4]
 80120bc:	dd0b      	ble.n	80120d6 <_printf_float+0x176>
 80120be:	6121      	str	r1, [r4, #16]
 80120c0:	b913      	cbnz	r3, 80120c8 <_printf_float+0x168>
 80120c2:	6822      	ldr	r2, [r4, #0]
 80120c4:	07d0      	lsls	r0, r2, #31
 80120c6:	d502      	bpl.n	80120ce <_printf_float+0x16e>
 80120c8:	3301      	adds	r3, #1
 80120ca:	440b      	add	r3, r1
 80120cc:	6123      	str	r3, [r4, #16]
 80120ce:	65a1      	str	r1, [r4, #88]	@ 0x58
 80120d0:	f04f 0a00 	mov.w	sl, #0
 80120d4:	e7db      	b.n	801208e <_printf_float+0x12e>
 80120d6:	b913      	cbnz	r3, 80120de <_printf_float+0x17e>
 80120d8:	6822      	ldr	r2, [r4, #0]
 80120da:	07d2      	lsls	r2, r2, #31
 80120dc:	d501      	bpl.n	80120e2 <_printf_float+0x182>
 80120de:	3302      	adds	r3, #2
 80120e0:	e7f4      	b.n	80120cc <_printf_float+0x16c>
 80120e2:	2301      	movs	r3, #1
 80120e4:	e7f2      	b.n	80120cc <_printf_float+0x16c>
 80120e6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80120ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80120ec:	4299      	cmp	r1, r3
 80120ee:	db05      	blt.n	80120fc <_printf_float+0x19c>
 80120f0:	6823      	ldr	r3, [r4, #0]
 80120f2:	6121      	str	r1, [r4, #16]
 80120f4:	07d8      	lsls	r0, r3, #31
 80120f6:	d5ea      	bpl.n	80120ce <_printf_float+0x16e>
 80120f8:	1c4b      	adds	r3, r1, #1
 80120fa:	e7e7      	b.n	80120cc <_printf_float+0x16c>
 80120fc:	2900      	cmp	r1, #0
 80120fe:	bfd4      	ite	le
 8012100:	f1c1 0202 	rsble	r2, r1, #2
 8012104:	2201      	movgt	r2, #1
 8012106:	4413      	add	r3, r2
 8012108:	e7e0      	b.n	80120cc <_printf_float+0x16c>
 801210a:	6823      	ldr	r3, [r4, #0]
 801210c:	055a      	lsls	r2, r3, #21
 801210e:	d407      	bmi.n	8012120 <_printf_float+0x1c0>
 8012110:	6923      	ldr	r3, [r4, #16]
 8012112:	4642      	mov	r2, r8
 8012114:	4631      	mov	r1, r6
 8012116:	4628      	mov	r0, r5
 8012118:	47b8      	blx	r7
 801211a:	3001      	adds	r0, #1
 801211c:	d12a      	bne.n	8012174 <_printf_float+0x214>
 801211e:	e76b      	b.n	8011ff8 <_printf_float+0x98>
 8012120:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012124:	f240 80e0 	bls.w	80122e8 <_printf_float+0x388>
 8012128:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801212c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012134:	d133      	bne.n	801219e <_printf_float+0x23e>
 8012136:	4a38      	ldr	r2, [pc, #224]	@ (8012218 <_printf_float+0x2b8>)
 8012138:	2301      	movs	r3, #1
 801213a:	4631      	mov	r1, r6
 801213c:	4628      	mov	r0, r5
 801213e:	47b8      	blx	r7
 8012140:	3001      	adds	r0, #1
 8012142:	f43f af59 	beq.w	8011ff8 <_printf_float+0x98>
 8012146:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801214a:	4543      	cmp	r3, r8
 801214c:	db02      	blt.n	8012154 <_printf_float+0x1f4>
 801214e:	6823      	ldr	r3, [r4, #0]
 8012150:	07d8      	lsls	r0, r3, #31
 8012152:	d50f      	bpl.n	8012174 <_printf_float+0x214>
 8012154:	9b05      	ldr	r3, [sp, #20]
 8012156:	465a      	mov	r2, fp
 8012158:	4631      	mov	r1, r6
 801215a:	4628      	mov	r0, r5
 801215c:	47b8      	blx	r7
 801215e:	3001      	adds	r0, #1
 8012160:	f43f af4a 	beq.w	8011ff8 <_printf_float+0x98>
 8012164:	f04f 0900 	mov.w	r9, #0
 8012168:	f108 38ff 	add.w	r8, r8, #4294967295
 801216c:	f104 0a1a 	add.w	sl, r4, #26
 8012170:	45c8      	cmp	r8, r9
 8012172:	dc09      	bgt.n	8012188 <_printf_float+0x228>
 8012174:	6823      	ldr	r3, [r4, #0]
 8012176:	079b      	lsls	r3, r3, #30
 8012178:	f100 8107 	bmi.w	801238a <_printf_float+0x42a>
 801217c:	68e0      	ldr	r0, [r4, #12]
 801217e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012180:	4298      	cmp	r0, r3
 8012182:	bfb8      	it	lt
 8012184:	4618      	movlt	r0, r3
 8012186:	e739      	b.n	8011ffc <_printf_float+0x9c>
 8012188:	2301      	movs	r3, #1
 801218a:	4652      	mov	r2, sl
 801218c:	4631      	mov	r1, r6
 801218e:	4628      	mov	r0, r5
 8012190:	47b8      	blx	r7
 8012192:	3001      	adds	r0, #1
 8012194:	f43f af30 	beq.w	8011ff8 <_printf_float+0x98>
 8012198:	f109 0901 	add.w	r9, r9, #1
 801219c:	e7e8      	b.n	8012170 <_printf_float+0x210>
 801219e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	dc3b      	bgt.n	801221c <_printf_float+0x2bc>
 80121a4:	4a1c      	ldr	r2, [pc, #112]	@ (8012218 <_printf_float+0x2b8>)
 80121a6:	2301      	movs	r3, #1
 80121a8:	4631      	mov	r1, r6
 80121aa:	4628      	mov	r0, r5
 80121ac:	47b8      	blx	r7
 80121ae:	3001      	adds	r0, #1
 80121b0:	f43f af22 	beq.w	8011ff8 <_printf_float+0x98>
 80121b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80121b8:	ea59 0303 	orrs.w	r3, r9, r3
 80121bc:	d102      	bne.n	80121c4 <_printf_float+0x264>
 80121be:	6823      	ldr	r3, [r4, #0]
 80121c0:	07d9      	lsls	r1, r3, #31
 80121c2:	d5d7      	bpl.n	8012174 <_printf_float+0x214>
 80121c4:	9b05      	ldr	r3, [sp, #20]
 80121c6:	465a      	mov	r2, fp
 80121c8:	4631      	mov	r1, r6
 80121ca:	4628      	mov	r0, r5
 80121cc:	47b8      	blx	r7
 80121ce:	3001      	adds	r0, #1
 80121d0:	f43f af12 	beq.w	8011ff8 <_printf_float+0x98>
 80121d4:	f04f 0a00 	mov.w	sl, #0
 80121d8:	f104 0b1a 	add.w	fp, r4, #26
 80121dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121de:	425b      	negs	r3, r3
 80121e0:	4553      	cmp	r3, sl
 80121e2:	dc01      	bgt.n	80121e8 <_printf_float+0x288>
 80121e4:	464b      	mov	r3, r9
 80121e6:	e794      	b.n	8012112 <_printf_float+0x1b2>
 80121e8:	2301      	movs	r3, #1
 80121ea:	465a      	mov	r2, fp
 80121ec:	4631      	mov	r1, r6
 80121ee:	4628      	mov	r0, r5
 80121f0:	47b8      	blx	r7
 80121f2:	3001      	adds	r0, #1
 80121f4:	f43f af00 	beq.w	8011ff8 <_printf_float+0x98>
 80121f8:	f10a 0a01 	add.w	sl, sl, #1
 80121fc:	e7ee      	b.n	80121dc <_printf_float+0x27c>
 80121fe:	bf00      	nop
 8012200:	ffffffff 	.word	0xffffffff
 8012204:	7fefffff 	.word	0x7fefffff
 8012208:	08015a89 	.word	0x08015a89
 801220c:	08015a85 	.word	0x08015a85
 8012210:	08015a91 	.word	0x08015a91
 8012214:	08015a8d 	.word	0x08015a8d
 8012218:	08015bce 	.word	0x08015bce
 801221c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801221e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012222:	4553      	cmp	r3, sl
 8012224:	bfa8      	it	ge
 8012226:	4653      	movge	r3, sl
 8012228:	2b00      	cmp	r3, #0
 801222a:	4699      	mov	r9, r3
 801222c:	dc37      	bgt.n	801229e <_printf_float+0x33e>
 801222e:	2300      	movs	r3, #0
 8012230:	9307      	str	r3, [sp, #28]
 8012232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012236:	f104 021a 	add.w	r2, r4, #26
 801223a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801223c:	9907      	ldr	r1, [sp, #28]
 801223e:	9306      	str	r3, [sp, #24]
 8012240:	eba3 0309 	sub.w	r3, r3, r9
 8012244:	428b      	cmp	r3, r1
 8012246:	dc31      	bgt.n	80122ac <_printf_float+0x34c>
 8012248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801224a:	459a      	cmp	sl, r3
 801224c:	dc3b      	bgt.n	80122c6 <_printf_float+0x366>
 801224e:	6823      	ldr	r3, [r4, #0]
 8012250:	07da      	lsls	r2, r3, #31
 8012252:	d438      	bmi.n	80122c6 <_printf_float+0x366>
 8012254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012256:	ebaa 0903 	sub.w	r9, sl, r3
 801225a:	9b06      	ldr	r3, [sp, #24]
 801225c:	ebaa 0303 	sub.w	r3, sl, r3
 8012260:	4599      	cmp	r9, r3
 8012262:	bfa8      	it	ge
 8012264:	4699      	movge	r9, r3
 8012266:	f1b9 0f00 	cmp.w	r9, #0
 801226a:	dc34      	bgt.n	80122d6 <_printf_float+0x376>
 801226c:	f04f 0800 	mov.w	r8, #0
 8012270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012274:	f104 0b1a 	add.w	fp, r4, #26
 8012278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801227a:	ebaa 0303 	sub.w	r3, sl, r3
 801227e:	eba3 0309 	sub.w	r3, r3, r9
 8012282:	4543      	cmp	r3, r8
 8012284:	f77f af76 	ble.w	8012174 <_printf_float+0x214>
 8012288:	2301      	movs	r3, #1
 801228a:	465a      	mov	r2, fp
 801228c:	4631      	mov	r1, r6
 801228e:	4628      	mov	r0, r5
 8012290:	47b8      	blx	r7
 8012292:	3001      	adds	r0, #1
 8012294:	f43f aeb0 	beq.w	8011ff8 <_printf_float+0x98>
 8012298:	f108 0801 	add.w	r8, r8, #1
 801229c:	e7ec      	b.n	8012278 <_printf_float+0x318>
 801229e:	4642      	mov	r2, r8
 80122a0:	4631      	mov	r1, r6
 80122a2:	4628      	mov	r0, r5
 80122a4:	47b8      	blx	r7
 80122a6:	3001      	adds	r0, #1
 80122a8:	d1c1      	bne.n	801222e <_printf_float+0x2ce>
 80122aa:	e6a5      	b.n	8011ff8 <_printf_float+0x98>
 80122ac:	2301      	movs	r3, #1
 80122ae:	4631      	mov	r1, r6
 80122b0:	4628      	mov	r0, r5
 80122b2:	9206      	str	r2, [sp, #24]
 80122b4:	47b8      	blx	r7
 80122b6:	3001      	adds	r0, #1
 80122b8:	f43f ae9e 	beq.w	8011ff8 <_printf_float+0x98>
 80122bc:	9b07      	ldr	r3, [sp, #28]
 80122be:	9a06      	ldr	r2, [sp, #24]
 80122c0:	3301      	adds	r3, #1
 80122c2:	9307      	str	r3, [sp, #28]
 80122c4:	e7b9      	b.n	801223a <_printf_float+0x2da>
 80122c6:	9b05      	ldr	r3, [sp, #20]
 80122c8:	465a      	mov	r2, fp
 80122ca:	4631      	mov	r1, r6
 80122cc:	4628      	mov	r0, r5
 80122ce:	47b8      	blx	r7
 80122d0:	3001      	adds	r0, #1
 80122d2:	d1bf      	bne.n	8012254 <_printf_float+0x2f4>
 80122d4:	e690      	b.n	8011ff8 <_printf_float+0x98>
 80122d6:	9a06      	ldr	r2, [sp, #24]
 80122d8:	464b      	mov	r3, r9
 80122da:	4442      	add	r2, r8
 80122dc:	4631      	mov	r1, r6
 80122de:	4628      	mov	r0, r5
 80122e0:	47b8      	blx	r7
 80122e2:	3001      	adds	r0, #1
 80122e4:	d1c2      	bne.n	801226c <_printf_float+0x30c>
 80122e6:	e687      	b.n	8011ff8 <_printf_float+0x98>
 80122e8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80122ec:	f1b9 0f01 	cmp.w	r9, #1
 80122f0:	dc01      	bgt.n	80122f6 <_printf_float+0x396>
 80122f2:	07db      	lsls	r3, r3, #31
 80122f4:	d536      	bpl.n	8012364 <_printf_float+0x404>
 80122f6:	2301      	movs	r3, #1
 80122f8:	4642      	mov	r2, r8
 80122fa:	4631      	mov	r1, r6
 80122fc:	4628      	mov	r0, r5
 80122fe:	47b8      	blx	r7
 8012300:	3001      	adds	r0, #1
 8012302:	f43f ae79 	beq.w	8011ff8 <_printf_float+0x98>
 8012306:	9b05      	ldr	r3, [sp, #20]
 8012308:	465a      	mov	r2, fp
 801230a:	4631      	mov	r1, r6
 801230c:	4628      	mov	r0, r5
 801230e:	47b8      	blx	r7
 8012310:	3001      	adds	r0, #1
 8012312:	f43f ae71 	beq.w	8011ff8 <_printf_float+0x98>
 8012316:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801231a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012322:	f109 39ff 	add.w	r9, r9, #4294967295
 8012326:	d018      	beq.n	801235a <_printf_float+0x3fa>
 8012328:	464b      	mov	r3, r9
 801232a:	f108 0201 	add.w	r2, r8, #1
 801232e:	4631      	mov	r1, r6
 8012330:	4628      	mov	r0, r5
 8012332:	47b8      	blx	r7
 8012334:	3001      	adds	r0, #1
 8012336:	d10c      	bne.n	8012352 <_printf_float+0x3f2>
 8012338:	e65e      	b.n	8011ff8 <_printf_float+0x98>
 801233a:	2301      	movs	r3, #1
 801233c:	465a      	mov	r2, fp
 801233e:	4631      	mov	r1, r6
 8012340:	4628      	mov	r0, r5
 8012342:	47b8      	blx	r7
 8012344:	3001      	adds	r0, #1
 8012346:	f43f ae57 	beq.w	8011ff8 <_printf_float+0x98>
 801234a:	f108 0801 	add.w	r8, r8, #1
 801234e:	45c8      	cmp	r8, r9
 8012350:	dbf3      	blt.n	801233a <_printf_float+0x3da>
 8012352:	4653      	mov	r3, sl
 8012354:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012358:	e6dc      	b.n	8012114 <_printf_float+0x1b4>
 801235a:	f04f 0800 	mov.w	r8, #0
 801235e:	f104 0b1a 	add.w	fp, r4, #26
 8012362:	e7f4      	b.n	801234e <_printf_float+0x3ee>
 8012364:	2301      	movs	r3, #1
 8012366:	4642      	mov	r2, r8
 8012368:	e7e1      	b.n	801232e <_printf_float+0x3ce>
 801236a:	2301      	movs	r3, #1
 801236c:	464a      	mov	r2, r9
 801236e:	4631      	mov	r1, r6
 8012370:	4628      	mov	r0, r5
 8012372:	47b8      	blx	r7
 8012374:	3001      	adds	r0, #1
 8012376:	f43f ae3f 	beq.w	8011ff8 <_printf_float+0x98>
 801237a:	f108 0801 	add.w	r8, r8, #1
 801237e:	68e3      	ldr	r3, [r4, #12]
 8012380:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012382:	1a5b      	subs	r3, r3, r1
 8012384:	4543      	cmp	r3, r8
 8012386:	dcf0      	bgt.n	801236a <_printf_float+0x40a>
 8012388:	e6f8      	b.n	801217c <_printf_float+0x21c>
 801238a:	f04f 0800 	mov.w	r8, #0
 801238e:	f104 0919 	add.w	r9, r4, #25
 8012392:	e7f4      	b.n	801237e <_printf_float+0x41e>

08012394 <_printf_common>:
 8012394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012398:	4616      	mov	r6, r2
 801239a:	4698      	mov	r8, r3
 801239c:	688a      	ldr	r2, [r1, #8]
 801239e:	690b      	ldr	r3, [r1, #16]
 80123a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80123a4:	4293      	cmp	r3, r2
 80123a6:	bfb8      	it	lt
 80123a8:	4613      	movlt	r3, r2
 80123aa:	6033      	str	r3, [r6, #0]
 80123ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80123b0:	4607      	mov	r7, r0
 80123b2:	460c      	mov	r4, r1
 80123b4:	b10a      	cbz	r2, 80123ba <_printf_common+0x26>
 80123b6:	3301      	adds	r3, #1
 80123b8:	6033      	str	r3, [r6, #0]
 80123ba:	6823      	ldr	r3, [r4, #0]
 80123bc:	0699      	lsls	r1, r3, #26
 80123be:	bf42      	ittt	mi
 80123c0:	6833      	ldrmi	r3, [r6, #0]
 80123c2:	3302      	addmi	r3, #2
 80123c4:	6033      	strmi	r3, [r6, #0]
 80123c6:	6825      	ldr	r5, [r4, #0]
 80123c8:	f015 0506 	ands.w	r5, r5, #6
 80123cc:	d106      	bne.n	80123dc <_printf_common+0x48>
 80123ce:	f104 0a19 	add.w	sl, r4, #25
 80123d2:	68e3      	ldr	r3, [r4, #12]
 80123d4:	6832      	ldr	r2, [r6, #0]
 80123d6:	1a9b      	subs	r3, r3, r2
 80123d8:	42ab      	cmp	r3, r5
 80123da:	dc26      	bgt.n	801242a <_printf_common+0x96>
 80123dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80123e0:	6822      	ldr	r2, [r4, #0]
 80123e2:	3b00      	subs	r3, #0
 80123e4:	bf18      	it	ne
 80123e6:	2301      	movne	r3, #1
 80123e8:	0692      	lsls	r2, r2, #26
 80123ea:	d42b      	bmi.n	8012444 <_printf_common+0xb0>
 80123ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80123f0:	4641      	mov	r1, r8
 80123f2:	4638      	mov	r0, r7
 80123f4:	47c8      	blx	r9
 80123f6:	3001      	adds	r0, #1
 80123f8:	d01e      	beq.n	8012438 <_printf_common+0xa4>
 80123fa:	6823      	ldr	r3, [r4, #0]
 80123fc:	6922      	ldr	r2, [r4, #16]
 80123fe:	f003 0306 	and.w	r3, r3, #6
 8012402:	2b04      	cmp	r3, #4
 8012404:	bf02      	ittt	eq
 8012406:	68e5      	ldreq	r5, [r4, #12]
 8012408:	6833      	ldreq	r3, [r6, #0]
 801240a:	1aed      	subeq	r5, r5, r3
 801240c:	68a3      	ldr	r3, [r4, #8]
 801240e:	bf0c      	ite	eq
 8012410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012414:	2500      	movne	r5, #0
 8012416:	4293      	cmp	r3, r2
 8012418:	bfc4      	itt	gt
 801241a:	1a9b      	subgt	r3, r3, r2
 801241c:	18ed      	addgt	r5, r5, r3
 801241e:	2600      	movs	r6, #0
 8012420:	341a      	adds	r4, #26
 8012422:	42b5      	cmp	r5, r6
 8012424:	d11a      	bne.n	801245c <_printf_common+0xc8>
 8012426:	2000      	movs	r0, #0
 8012428:	e008      	b.n	801243c <_printf_common+0xa8>
 801242a:	2301      	movs	r3, #1
 801242c:	4652      	mov	r2, sl
 801242e:	4641      	mov	r1, r8
 8012430:	4638      	mov	r0, r7
 8012432:	47c8      	blx	r9
 8012434:	3001      	adds	r0, #1
 8012436:	d103      	bne.n	8012440 <_printf_common+0xac>
 8012438:	f04f 30ff 	mov.w	r0, #4294967295
 801243c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012440:	3501      	adds	r5, #1
 8012442:	e7c6      	b.n	80123d2 <_printf_common+0x3e>
 8012444:	18e1      	adds	r1, r4, r3
 8012446:	1c5a      	adds	r2, r3, #1
 8012448:	2030      	movs	r0, #48	@ 0x30
 801244a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801244e:	4422      	add	r2, r4
 8012450:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012458:	3302      	adds	r3, #2
 801245a:	e7c7      	b.n	80123ec <_printf_common+0x58>
 801245c:	2301      	movs	r3, #1
 801245e:	4622      	mov	r2, r4
 8012460:	4641      	mov	r1, r8
 8012462:	4638      	mov	r0, r7
 8012464:	47c8      	blx	r9
 8012466:	3001      	adds	r0, #1
 8012468:	d0e6      	beq.n	8012438 <_printf_common+0xa4>
 801246a:	3601      	adds	r6, #1
 801246c:	e7d9      	b.n	8012422 <_printf_common+0x8e>
	...

08012470 <_printf_i>:
 8012470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012474:	7e0f      	ldrb	r7, [r1, #24]
 8012476:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012478:	2f78      	cmp	r7, #120	@ 0x78
 801247a:	4691      	mov	r9, r2
 801247c:	4680      	mov	r8, r0
 801247e:	460c      	mov	r4, r1
 8012480:	469a      	mov	sl, r3
 8012482:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012486:	d807      	bhi.n	8012498 <_printf_i+0x28>
 8012488:	2f62      	cmp	r7, #98	@ 0x62
 801248a:	d80a      	bhi.n	80124a2 <_printf_i+0x32>
 801248c:	2f00      	cmp	r7, #0
 801248e:	f000 80d1 	beq.w	8012634 <_printf_i+0x1c4>
 8012492:	2f58      	cmp	r7, #88	@ 0x58
 8012494:	f000 80b8 	beq.w	8012608 <_printf_i+0x198>
 8012498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801249c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80124a0:	e03a      	b.n	8012518 <_printf_i+0xa8>
 80124a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80124a6:	2b15      	cmp	r3, #21
 80124a8:	d8f6      	bhi.n	8012498 <_printf_i+0x28>
 80124aa:	a101      	add	r1, pc, #4	@ (adr r1, 80124b0 <_printf_i+0x40>)
 80124ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80124b0:	08012509 	.word	0x08012509
 80124b4:	0801251d 	.word	0x0801251d
 80124b8:	08012499 	.word	0x08012499
 80124bc:	08012499 	.word	0x08012499
 80124c0:	08012499 	.word	0x08012499
 80124c4:	08012499 	.word	0x08012499
 80124c8:	0801251d 	.word	0x0801251d
 80124cc:	08012499 	.word	0x08012499
 80124d0:	08012499 	.word	0x08012499
 80124d4:	08012499 	.word	0x08012499
 80124d8:	08012499 	.word	0x08012499
 80124dc:	0801261b 	.word	0x0801261b
 80124e0:	08012547 	.word	0x08012547
 80124e4:	080125d5 	.word	0x080125d5
 80124e8:	08012499 	.word	0x08012499
 80124ec:	08012499 	.word	0x08012499
 80124f0:	0801263d 	.word	0x0801263d
 80124f4:	08012499 	.word	0x08012499
 80124f8:	08012547 	.word	0x08012547
 80124fc:	08012499 	.word	0x08012499
 8012500:	08012499 	.word	0x08012499
 8012504:	080125dd 	.word	0x080125dd
 8012508:	6833      	ldr	r3, [r6, #0]
 801250a:	1d1a      	adds	r2, r3, #4
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	6032      	str	r2, [r6, #0]
 8012510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012514:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012518:	2301      	movs	r3, #1
 801251a:	e09c      	b.n	8012656 <_printf_i+0x1e6>
 801251c:	6833      	ldr	r3, [r6, #0]
 801251e:	6820      	ldr	r0, [r4, #0]
 8012520:	1d19      	adds	r1, r3, #4
 8012522:	6031      	str	r1, [r6, #0]
 8012524:	0606      	lsls	r6, r0, #24
 8012526:	d501      	bpl.n	801252c <_printf_i+0xbc>
 8012528:	681d      	ldr	r5, [r3, #0]
 801252a:	e003      	b.n	8012534 <_printf_i+0xc4>
 801252c:	0645      	lsls	r5, r0, #25
 801252e:	d5fb      	bpl.n	8012528 <_printf_i+0xb8>
 8012530:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012534:	2d00      	cmp	r5, #0
 8012536:	da03      	bge.n	8012540 <_printf_i+0xd0>
 8012538:	232d      	movs	r3, #45	@ 0x2d
 801253a:	426d      	negs	r5, r5
 801253c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012540:	4858      	ldr	r0, [pc, #352]	@ (80126a4 <_printf_i+0x234>)
 8012542:	230a      	movs	r3, #10
 8012544:	e011      	b.n	801256a <_printf_i+0xfa>
 8012546:	6821      	ldr	r1, [r4, #0]
 8012548:	6833      	ldr	r3, [r6, #0]
 801254a:	0608      	lsls	r0, r1, #24
 801254c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012550:	d402      	bmi.n	8012558 <_printf_i+0xe8>
 8012552:	0649      	lsls	r1, r1, #25
 8012554:	bf48      	it	mi
 8012556:	b2ad      	uxthmi	r5, r5
 8012558:	2f6f      	cmp	r7, #111	@ 0x6f
 801255a:	4852      	ldr	r0, [pc, #328]	@ (80126a4 <_printf_i+0x234>)
 801255c:	6033      	str	r3, [r6, #0]
 801255e:	bf14      	ite	ne
 8012560:	230a      	movne	r3, #10
 8012562:	2308      	moveq	r3, #8
 8012564:	2100      	movs	r1, #0
 8012566:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801256a:	6866      	ldr	r6, [r4, #4]
 801256c:	60a6      	str	r6, [r4, #8]
 801256e:	2e00      	cmp	r6, #0
 8012570:	db05      	blt.n	801257e <_printf_i+0x10e>
 8012572:	6821      	ldr	r1, [r4, #0]
 8012574:	432e      	orrs	r6, r5
 8012576:	f021 0104 	bic.w	r1, r1, #4
 801257a:	6021      	str	r1, [r4, #0]
 801257c:	d04b      	beq.n	8012616 <_printf_i+0x1a6>
 801257e:	4616      	mov	r6, r2
 8012580:	fbb5 f1f3 	udiv	r1, r5, r3
 8012584:	fb03 5711 	mls	r7, r3, r1, r5
 8012588:	5dc7      	ldrb	r7, [r0, r7]
 801258a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801258e:	462f      	mov	r7, r5
 8012590:	42bb      	cmp	r3, r7
 8012592:	460d      	mov	r5, r1
 8012594:	d9f4      	bls.n	8012580 <_printf_i+0x110>
 8012596:	2b08      	cmp	r3, #8
 8012598:	d10b      	bne.n	80125b2 <_printf_i+0x142>
 801259a:	6823      	ldr	r3, [r4, #0]
 801259c:	07df      	lsls	r7, r3, #31
 801259e:	d508      	bpl.n	80125b2 <_printf_i+0x142>
 80125a0:	6923      	ldr	r3, [r4, #16]
 80125a2:	6861      	ldr	r1, [r4, #4]
 80125a4:	4299      	cmp	r1, r3
 80125a6:	bfde      	ittt	le
 80125a8:	2330      	movle	r3, #48	@ 0x30
 80125aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80125ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80125b2:	1b92      	subs	r2, r2, r6
 80125b4:	6122      	str	r2, [r4, #16]
 80125b6:	f8cd a000 	str.w	sl, [sp]
 80125ba:	464b      	mov	r3, r9
 80125bc:	aa03      	add	r2, sp, #12
 80125be:	4621      	mov	r1, r4
 80125c0:	4640      	mov	r0, r8
 80125c2:	f7ff fee7 	bl	8012394 <_printf_common>
 80125c6:	3001      	adds	r0, #1
 80125c8:	d14a      	bne.n	8012660 <_printf_i+0x1f0>
 80125ca:	f04f 30ff 	mov.w	r0, #4294967295
 80125ce:	b004      	add	sp, #16
 80125d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125d4:	6823      	ldr	r3, [r4, #0]
 80125d6:	f043 0320 	orr.w	r3, r3, #32
 80125da:	6023      	str	r3, [r4, #0]
 80125dc:	4832      	ldr	r0, [pc, #200]	@ (80126a8 <_printf_i+0x238>)
 80125de:	2778      	movs	r7, #120	@ 0x78
 80125e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80125e4:	6823      	ldr	r3, [r4, #0]
 80125e6:	6831      	ldr	r1, [r6, #0]
 80125e8:	061f      	lsls	r7, r3, #24
 80125ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80125ee:	d402      	bmi.n	80125f6 <_printf_i+0x186>
 80125f0:	065f      	lsls	r7, r3, #25
 80125f2:	bf48      	it	mi
 80125f4:	b2ad      	uxthmi	r5, r5
 80125f6:	6031      	str	r1, [r6, #0]
 80125f8:	07d9      	lsls	r1, r3, #31
 80125fa:	bf44      	itt	mi
 80125fc:	f043 0320 	orrmi.w	r3, r3, #32
 8012600:	6023      	strmi	r3, [r4, #0]
 8012602:	b11d      	cbz	r5, 801260c <_printf_i+0x19c>
 8012604:	2310      	movs	r3, #16
 8012606:	e7ad      	b.n	8012564 <_printf_i+0xf4>
 8012608:	4826      	ldr	r0, [pc, #152]	@ (80126a4 <_printf_i+0x234>)
 801260a:	e7e9      	b.n	80125e0 <_printf_i+0x170>
 801260c:	6823      	ldr	r3, [r4, #0]
 801260e:	f023 0320 	bic.w	r3, r3, #32
 8012612:	6023      	str	r3, [r4, #0]
 8012614:	e7f6      	b.n	8012604 <_printf_i+0x194>
 8012616:	4616      	mov	r6, r2
 8012618:	e7bd      	b.n	8012596 <_printf_i+0x126>
 801261a:	6833      	ldr	r3, [r6, #0]
 801261c:	6825      	ldr	r5, [r4, #0]
 801261e:	6961      	ldr	r1, [r4, #20]
 8012620:	1d18      	adds	r0, r3, #4
 8012622:	6030      	str	r0, [r6, #0]
 8012624:	062e      	lsls	r6, r5, #24
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	d501      	bpl.n	801262e <_printf_i+0x1be>
 801262a:	6019      	str	r1, [r3, #0]
 801262c:	e002      	b.n	8012634 <_printf_i+0x1c4>
 801262e:	0668      	lsls	r0, r5, #25
 8012630:	d5fb      	bpl.n	801262a <_printf_i+0x1ba>
 8012632:	8019      	strh	r1, [r3, #0]
 8012634:	2300      	movs	r3, #0
 8012636:	6123      	str	r3, [r4, #16]
 8012638:	4616      	mov	r6, r2
 801263a:	e7bc      	b.n	80125b6 <_printf_i+0x146>
 801263c:	6833      	ldr	r3, [r6, #0]
 801263e:	1d1a      	adds	r2, r3, #4
 8012640:	6032      	str	r2, [r6, #0]
 8012642:	681e      	ldr	r6, [r3, #0]
 8012644:	6862      	ldr	r2, [r4, #4]
 8012646:	2100      	movs	r1, #0
 8012648:	4630      	mov	r0, r6
 801264a:	f7ed fe49 	bl	80002e0 <memchr>
 801264e:	b108      	cbz	r0, 8012654 <_printf_i+0x1e4>
 8012650:	1b80      	subs	r0, r0, r6
 8012652:	6060      	str	r0, [r4, #4]
 8012654:	6863      	ldr	r3, [r4, #4]
 8012656:	6123      	str	r3, [r4, #16]
 8012658:	2300      	movs	r3, #0
 801265a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801265e:	e7aa      	b.n	80125b6 <_printf_i+0x146>
 8012660:	6923      	ldr	r3, [r4, #16]
 8012662:	4632      	mov	r2, r6
 8012664:	4649      	mov	r1, r9
 8012666:	4640      	mov	r0, r8
 8012668:	47d0      	blx	sl
 801266a:	3001      	adds	r0, #1
 801266c:	d0ad      	beq.n	80125ca <_printf_i+0x15a>
 801266e:	6823      	ldr	r3, [r4, #0]
 8012670:	079b      	lsls	r3, r3, #30
 8012672:	d413      	bmi.n	801269c <_printf_i+0x22c>
 8012674:	68e0      	ldr	r0, [r4, #12]
 8012676:	9b03      	ldr	r3, [sp, #12]
 8012678:	4298      	cmp	r0, r3
 801267a:	bfb8      	it	lt
 801267c:	4618      	movlt	r0, r3
 801267e:	e7a6      	b.n	80125ce <_printf_i+0x15e>
 8012680:	2301      	movs	r3, #1
 8012682:	4632      	mov	r2, r6
 8012684:	4649      	mov	r1, r9
 8012686:	4640      	mov	r0, r8
 8012688:	47d0      	blx	sl
 801268a:	3001      	adds	r0, #1
 801268c:	d09d      	beq.n	80125ca <_printf_i+0x15a>
 801268e:	3501      	adds	r5, #1
 8012690:	68e3      	ldr	r3, [r4, #12]
 8012692:	9903      	ldr	r1, [sp, #12]
 8012694:	1a5b      	subs	r3, r3, r1
 8012696:	42ab      	cmp	r3, r5
 8012698:	dcf2      	bgt.n	8012680 <_printf_i+0x210>
 801269a:	e7eb      	b.n	8012674 <_printf_i+0x204>
 801269c:	2500      	movs	r5, #0
 801269e:	f104 0619 	add.w	r6, r4, #25
 80126a2:	e7f5      	b.n	8012690 <_printf_i+0x220>
 80126a4:	08015a95 	.word	0x08015a95
 80126a8:	08015aa6 	.word	0x08015aa6

080126ac <std>:
 80126ac:	2300      	movs	r3, #0
 80126ae:	b510      	push	{r4, lr}
 80126b0:	4604      	mov	r4, r0
 80126b2:	e9c0 3300 	strd	r3, r3, [r0]
 80126b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80126ba:	6083      	str	r3, [r0, #8]
 80126bc:	8181      	strh	r1, [r0, #12]
 80126be:	6643      	str	r3, [r0, #100]	@ 0x64
 80126c0:	81c2      	strh	r2, [r0, #14]
 80126c2:	6183      	str	r3, [r0, #24]
 80126c4:	4619      	mov	r1, r3
 80126c6:	2208      	movs	r2, #8
 80126c8:	305c      	adds	r0, #92	@ 0x5c
 80126ca:	f000 fa7f 	bl	8012bcc <memset>
 80126ce:	4b0d      	ldr	r3, [pc, #52]	@ (8012704 <std+0x58>)
 80126d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80126d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012708 <std+0x5c>)
 80126d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80126d6:	4b0d      	ldr	r3, [pc, #52]	@ (801270c <std+0x60>)
 80126d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80126da:	4b0d      	ldr	r3, [pc, #52]	@ (8012710 <std+0x64>)
 80126dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80126de:	4b0d      	ldr	r3, [pc, #52]	@ (8012714 <std+0x68>)
 80126e0:	6224      	str	r4, [r4, #32]
 80126e2:	429c      	cmp	r4, r3
 80126e4:	d006      	beq.n	80126f4 <std+0x48>
 80126e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80126ea:	4294      	cmp	r4, r2
 80126ec:	d002      	beq.n	80126f4 <std+0x48>
 80126ee:	33d0      	adds	r3, #208	@ 0xd0
 80126f0:	429c      	cmp	r4, r3
 80126f2:	d105      	bne.n	8012700 <std+0x54>
 80126f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80126f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126fc:	f000 bb28 	b.w	8012d50 <__retarget_lock_init_recursive>
 8012700:	bd10      	pop	{r4, pc}
 8012702:	bf00      	nop
 8012704:	08012a19 	.word	0x08012a19
 8012708:	08012a3f 	.word	0x08012a3f
 801270c:	08012a77 	.word	0x08012a77
 8012710:	08012a9b 	.word	0x08012a9b
 8012714:	24003e70 	.word	0x24003e70

08012718 <stdio_exit_handler>:
 8012718:	4a02      	ldr	r2, [pc, #8]	@ (8012724 <stdio_exit_handler+0xc>)
 801271a:	4903      	ldr	r1, [pc, #12]	@ (8012728 <stdio_exit_handler+0x10>)
 801271c:	4803      	ldr	r0, [pc, #12]	@ (801272c <stdio_exit_handler+0x14>)
 801271e:	f000 b869 	b.w	80127f4 <_fwalk_sglue>
 8012722:	bf00      	nop
 8012724:	2400005c 	.word	0x2400005c
 8012728:	08014d91 	.word	0x08014d91
 801272c:	240001d8 	.word	0x240001d8

08012730 <cleanup_stdio>:
 8012730:	6841      	ldr	r1, [r0, #4]
 8012732:	4b0c      	ldr	r3, [pc, #48]	@ (8012764 <cleanup_stdio+0x34>)
 8012734:	4299      	cmp	r1, r3
 8012736:	b510      	push	{r4, lr}
 8012738:	4604      	mov	r4, r0
 801273a:	d001      	beq.n	8012740 <cleanup_stdio+0x10>
 801273c:	f002 fb28 	bl	8014d90 <_fflush_r>
 8012740:	68a1      	ldr	r1, [r4, #8]
 8012742:	4b09      	ldr	r3, [pc, #36]	@ (8012768 <cleanup_stdio+0x38>)
 8012744:	4299      	cmp	r1, r3
 8012746:	d002      	beq.n	801274e <cleanup_stdio+0x1e>
 8012748:	4620      	mov	r0, r4
 801274a:	f002 fb21 	bl	8014d90 <_fflush_r>
 801274e:	68e1      	ldr	r1, [r4, #12]
 8012750:	4b06      	ldr	r3, [pc, #24]	@ (801276c <cleanup_stdio+0x3c>)
 8012752:	4299      	cmp	r1, r3
 8012754:	d004      	beq.n	8012760 <cleanup_stdio+0x30>
 8012756:	4620      	mov	r0, r4
 8012758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801275c:	f002 bb18 	b.w	8014d90 <_fflush_r>
 8012760:	bd10      	pop	{r4, pc}
 8012762:	bf00      	nop
 8012764:	24003e70 	.word	0x24003e70
 8012768:	24003ed8 	.word	0x24003ed8
 801276c:	24003f40 	.word	0x24003f40

08012770 <global_stdio_init.part.0>:
 8012770:	b510      	push	{r4, lr}
 8012772:	4b0b      	ldr	r3, [pc, #44]	@ (80127a0 <global_stdio_init.part.0+0x30>)
 8012774:	4c0b      	ldr	r4, [pc, #44]	@ (80127a4 <global_stdio_init.part.0+0x34>)
 8012776:	4a0c      	ldr	r2, [pc, #48]	@ (80127a8 <global_stdio_init.part.0+0x38>)
 8012778:	601a      	str	r2, [r3, #0]
 801277a:	4620      	mov	r0, r4
 801277c:	2200      	movs	r2, #0
 801277e:	2104      	movs	r1, #4
 8012780:	f7ff ff94 	bl	80126ac <std>
 8012784:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012788:	2201      	movs	r2, #1
 801278a:	2109      	movs	r1, #9
 801278c:	f7ff ff8e 	bl	80126ac <std>
 8012790:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012794:	2202      	movs	r2, #2
 8012796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801279a:	2112      	movs	r1, #18
 801279c:	f7ff bf86 	b.w	80126ac <std>
 80127a0:	24003fa8 	.word	0x24003fa8
 80127a4:	24003e70 	.word	0x24003e70
 80127a8:	08012719 	.word	0x08012719

080127ac <__sfp_lock_acquire>:
 80127ac:	4801      	ldr	r0, [pc, #4]	@ (80127b4 <__sfp_lock_acquire+0x8>)
 80127ae:	f000 bad0 	b.w	8012d52 <__retarget_lock_acquire_recursive>
 80127b2:	bf00      	nop
 80127b4:	24003fb1 	.word	0x24003fb1

080127b8 <__sfp_lock_release>:
 80127b8:	4801      	ldr	r0, [pc, #4]	@ (80127c0 <__sfp_lock_release+0x8>)
 80127ba:	f000 bacb 	b.w	8012d54 <__retarget_lock_release_recursive>
 80127be:	bf00      	nop
 80127c0:	24003fb1 	.word	0x24003fb1

080127c4 <__sinit>:
 80127c4:	b510      	push	{r4, lr}
 80127c6:	4604      	mov	r4, r0
 80127c8:	f7ff fff0 	bl	80127ac <__sfp_lock_acquire>
 80127cc:	6a23      	ldr	r3, [r4, #32]
 80127ce:	b11b      	cbz	r3, 80127d8 <__sinit+0x14>
 80127d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127d4:	f7ff bff0 	b.w	80127b8 <__sfp_lock_release>
 80127d8:	4b04      	ldr	r3, [pc, #16]	@ (80127ec <__sinit+0x28>)
 80127da:	6223      	str	r3, [r4, #32]
 80127dc:	4b04      	ldr	r3, [pc, #16]	@ (80127f0 <__sinit+0x2c>)
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d1f5      	bne.n	80127d0 <__sinit+0xc>
 80127e4:	f7ff ffc4 	bl	8012770 <global_stdio_init.part.0>
 80127e8:	e7f2      	b.n	80127d0 <__sinit+0xc>
 80127ea:	bf00      	nop
 80127ec:	08012731 	.word	0x08012731
 80127f0:	24003fa8 	.word	0x24003fa8

080127f4 <_fwalk_sglue>:
 80127f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127f8:	4607      	mov	r7, r0
 80127fa:	4688      	mov	r8, r1
 80127fc:	4614      	mov	r4, r2
 80127fe:	2600      	movs	r6, #0
 8012800:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012804:	f1b9 0901 	subs.w	r9, r9, #1
 8012808:	d505      	bpl.n	8012816 <_fwalk_sglue+0x22>
 801280a:	6824      	ldr	r4, [r4, #0]
 801280c:	2c00      	cmp	r4, #0
 801280e:	d1f7      	bne.n	8012800 <_fwalk_sglue+0xc>
 8012810:	4630      	mov	r0, r6
 8012812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012816:	89ab      	ldrh	r3, [r5, #12]
 8012818:	2b01      	cmp	r3, #1
 801281a:	d907      	bls.n	801282c <_fwalk_sglue+0x38>
 801281c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012820:	3301      	adds	r3, #1
 8012822:	d003      	beq.n	801282c <_fwalk_sglue+0x38>
 8012824:	4629      	mov	r1, r5
 8012826:	4638      	mov	r0, r7
 8012828:	47c0      	blx	r8
 801282a:	4306      	orrs	r6, r0
 801282c:	3568      	adds	r5, #104	@ 0x68
 801282e:	e7e9      	b.n	8012804 <_fwalk_sglue+0x10>

08012830 <iprintf>:
 8012830:	b40f      	push	{r0, r1, r2, r3}
 8012832:	b507      	push	{r0, r1, r2, lr}
 8012834:	4906      	ldr	r1, [pc, #24]	@ (8012850 <iprintf+0x20>)
 8012836:	ab04      	add	r3, sp, #16
 8012838:	6808      	ldr	r0, [r1, #0]
 801283a:	f853 2b04 	ldr.w	r2, [r3], #4
 801283e:	6881      	ldr	r1, [r0, #8]
 8012840:	9301      	str	r3, [sp, #4]
 8012842:	f001 ffbb 	bl	80147bc <_vfiprintf_r>
 8012846:	b003      	add	sp, #12
 8012848:	f85d eb04 	ldr.w	lr, [sp], #4
 801284c:	b004      	add	sp, #16
 801284e:	4770      	bx	lr
 8012850:	240001d4 	.word	0x240001d4

08012854 <_puts_r>:
 8012854:	6a03      	ldr	r3, [r0, #32]
 8012856:	b570      	push	{r4, r5, r6, lr}
 8012858:	6884      	ldr	r4, [r0, #8]
 801285a:	4605      	mov	r5, r0
 801285c:	460e      	mov	r6, r1
 801285e:	b90b      	cbnz	r3, 8012864 <_puts_r+0x10>
 8012860:	f7ff ffb0 	bl	80127c4 <__sinit>
 8012864:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012866:	07db      	lsls	r3, r3, #31
 8012868:	d405      	bmi.n	8012876 <_puts_r+0x22>
 801286a:	89a3      	ldrh	r3, [r4, #12]
 801286c:	0598      	lsls	r0, r3, #22
 801286e:	d402      	bmi.n	8012876 <_puts_r+0x22>
 8012870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012872:	f000 fa6e 	bl	8012d52 <__retarget_lock_acquire_recursive>
 8012876:	89a3      	ldrh	r3, [r4, #12]
 8012878:	0719      	lsls	r1, r3, #28
 801287a:	d502      	bpl.n	8012882 <_puts_r+0x2e>
 801287c:	6923      	ldr	r3, [r4, #16]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d135      	bne.n	80128ee <_puts_r+0x9a>
 8012882:	4621      	mov	r1, r4
 8012884:	4628      	mov	r0, r5
 8012886:	f000 f94b 	bl	8012b20 <__swsetup_r>
 801288a:	b380      	cbz	r0, 80128ee <_puts_r+0x9a>
 801288c:	f04f 35ff 	mov.w	r5, #4294967295
 8012890:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012892:	07da      	lsls	r2, r3, #31
 8012894:	d405      	bmi.n	80128a2 <_puts_r+0x4e>
 8012896:	89a3      	ldrh	r3, [r4, #12]
 8012898:	059b      	lsls	r3, r3, #22
 801289a:	d402      	bmi.n	80128a2 <_puts_r+0x4e>
 801289c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801289e:	f000 fa59 	bl	8012d54 <__retarget_lock_release_recursive>
 80128a2:	4628      	mov	r0, r5
 80128a4:	bd70      	pop	{r4, r5, r6, pc}
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	da04      	bge.n	80128b4 <_puts_r+0x60>
 80128aa:	69a2      	ldr	r2, [r4, #24]
 80128ac:	429a      	cmp	r2, r3
 80128ae:	dc17      	bgt.n	80128e0 <_puts_r+0x8c>
 80128b0:	290a      	cmp	r1, #10
 80128b2:	d015      	beq.n	80128e0 <_puts_r+0x8c>
 80128b4:	6823      	ldr	r3, [r4, #0]
 80128b6:	1c5a      	adds	r2, r3, #1
 80128b8:	6022      	str	r2, [r4, #0]
 80128ba:	7019      	strb	r1, [r3, #0]
 80128bc:	68a3      	ldr	r3, [r4, #8]
 80128be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80128c2:	3b01      	subs	r3, #1
 80128c4:	60a3      	str	r3, [r4, #8]
 80128c6:	2900      	cmp	r1, #0
 80128c8:	d1ed      	bne.n	80128a6 <_puts_r+0x52>
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	da11      	bge.n	80128f2 <_puts_r+0x9e>
 80128ce:	4622      	mov	r2, r4
 80128d0:	210a      	movs	r1, #10
 80128d2:	4628      	mov	r0, r5
 80128d4:	f000 f8e5 	bl	8012aa2 <__swbuf_r>
 80128d8:	3001      	adds	r0, #1
 80128da:	d0d7      	beq.n	801288c <_puts_r+0x38>
 80128dc:	250a      	movs	r5, #10
 80128de:	e7d7      	b.n	8012890 <_puts_r+0x3c>
 80128e0:	4622      	mov	r2, r4
 80128e2:	4628      	mov	r0, r5
 80128e4:	f000 f8dd 	bl	8012aa2 <__swbuf_r>
 80128e8:	3001      	adds	r0, #1
 80128ea:	d1e7      	bne.n	80128bc <_puts_r+0x68>
 80128ec:	e7ce      	b.n	801288c <_puts_r+0x38>
 80128ee:	3e01      	subs	r6, #1
 80128f0:	e7e4      	b.n	80128bc <_puts_r+0x68>
 80128f2:	6823      	ldr	r3, [r4, #0]
 80128f4:	1c5a      	adds	r2, r3, #1
 80128f6:	6022      	str	r2, [r4, #0]
 80128f8:	220a      	movs	r2, #10
 80128fa:	701a      	strb	r2, [r3, #0]
 80128fc:	e7ee      	b.n	80128dc <_puts_r+0x88>
	...

08012900 <puts>:
 8012900:	4b02      	ldr	r3, [pc, #8]	@ (801290c <puts+0xc>)
 8012902:	4601      	mov	r1, r0
 8012904:	6818      	ldr	r0, [r3, #0]
 8012906:	f7ff bfa5 	b.w	8012854 <_puts_r>
 801290a:	bf00      	nop
 801290c:	240001d4 	.word	0x240001d4

08012910 <sniprintf>:
 8012910:	b40c      	push	{r2, r3}
 8012912:	b530      	push	{r4, r5, lr}
 8012914:	4b18      	ldr	r3, [pc, #96]	@ (8012978 <sniprintf+0x68>)
 8012916:	1e0c      	subs	r4, r1, #0
 8012918:	681d      	ldr	r5, [r3, #0]
 801291a:	b09d      	sub	sp, #116	@ 0x74
 801291c:	da08      	bge.n	8012930 <sniprintf+0x20>
 801291e:	238b      	movs	r3, #139	@ 0x8b
 8012920:	602b      	str	r3, [r5, #0]
 8012922:	f04f 30ff 	mov.w	r0, #4294967295
 8012926:	b01d      	add	sp, #116	@ 0x74
 8012928:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801292c:	b002      	add	sp, #8
 801292e:	4770      	bx	lr
 8012930:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012934:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012938:	f04f 0300 	mov.w	r3, #0
 801293c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801293e:	bf14      	ite	ne
 8012940:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012944:	4623      	moveq	r3, r4
 8012946:	9304      	str	r3, [sp, #16]
 8012948:	9307      	str	r3, [sp, #28]
 801294a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801294e:	9002      	str	r0, [sp, #8]
 8012950:	9006      	str	r0, [sp, #24]
 8012952:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012956:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012958:	ab21      	add	r3, sp, #132	@ 0x84
 801295a:	a902      	add	r1, sp, #8
 801295c:	4628      	mov	r0, r5
 801295e:	9301      	str	r3, [sp, #4]
 8012960:	f001 fc36 	bl	80141d0 <_svfiprintf_r>
 8012964:	1c43      	adds	r3, r0, #1
 8012966:	bfbc      	itt	lt
 8012968:	238b      	movlt	r3, #139	@ 0x8b
 801296a:	602b      	strlt	r3, [r5, #0]
 801296c:	2c00      	cmp	r4, #0
 801296e:	d0da      	beq.n	8012926 <sniprintf+0x16>
 8012970:	9b02      	ldr	r3, [sp, #8]
 8012972:	2200      	movs	r2, #0
 8012974:	701a      	strb	r2, [r3, #0]
 8012976:	e7d6      	b.n	8012926 <sniprintf+0x16>
 8012978:	240001d4 	.word	0x240001d4

0801297c <siprintf>:
 801297c:	b40e      	push	{r1, r2, r3}
 801297e:	b510      	push	{r4, lr}
 8012980:	b09d      	sub	sp, #116	@ 0x74
 8012982:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012984:	9002      	str	r0, [sp, #8]
 8012986:	9006      	str	r0, [sp, #24]
 8012988:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801298c:	480a      	ldr	r0, [pc, #40]	@ (80129b8 <siprintf+0x3c>)
 801298e:	9107      	str	r1, [sp, #28]
 8012990:	9104      	str	r1, [sp, #16]
 8012992:	490a      	ldr	r1, [pc, #40]	@ (80129bc <siprintf+0x40>)
 8012994:	f853 2b04 	ldr.w	r2, [r3], #4
 8012998:	9105      	str	r1, [sp, #20]
 801299a:	2400      	movs	r4, #0
 801299c:	a902      	add	r1, sp, #8
 801299e:	6800      	ldr	r0, [r0, #0]
 80129a0:	9301      	str	r3, [sp, #4]
 80129a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80129a4:	f001 fc14 	bl	80141d0 <_svfiprintf_r>
 80129a8:	9b02      	ldr	r3, [sp, #8]
 80129aa:	701c      	strb	r4, [r3, #0]
 80129ac:	b01d      	add	sp, #116	@ 0x74
 80129ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129b2:	b003      	add	sp, #12
 80129b4:	4770      	bx	lr
 80129b6:	bf00      	nop
 80129b8:	240001d4 	.word	0x240001d4
 80129bc:	ffff0208 	.word	0xffff0208

080129c0 <siscanf>:
 80129c0:	b40e      	push	{r1, r2, r3}
 80129c2:	b570      	push	{r4, r5, r6, lr}
 80129c4:	b09d      	sub	sp, #116	@ 0x74
 80129c6:	ac21      	add	r4, sp, #132	@ 0x84
 80129c8:	2500      	movs	r5, #0
 80129ca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80129ce:	f854 6b04 	ldr.w	r6, [r4], #4
 80129d2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80129d6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80129d8:	9002      	str	r0, [sp, #8]
 80129da:	9006      	str	r0, [sp, #24]
 80129dc:	f7ed fcd0 	bl	8000380 <strlen>
 80129e0:	4b0b      	ldr	r3, [pc, #44]	@ (8012a10 <siscanf+0x50>)
 80129e2:	9003      	str	r0, [sp, #12]
 80129e4:	9007      	str	r0, [sp, #28]
 80129e6:	480b      	ldr	r0, [pc, #44]	@ (8012a14 <siscanf+0x54>)
 80129e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80129ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80129ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80129f2:	4632      	mov	r2, r6
 80129f4:	4623      	mov	r3, r4
 80129f6:	a902      	add	r1, sp, #8
 80129f8:	6800      	ldr	r0, [r0, #0]
 80129fa:	950f      	str	r5, [sp, #60]	@ 0x3c
 80129fc:	9514      	str	r5, [sp, #80]	@ 0x50
 80129fe:	9401      	str	r4, [sp, #4]
 8012a00:	f001 fd3c 	bl	801447c <__ssvfiscanf_r>
 8012a04:	b01d      	add	sp, #116	@ 0x74
 8012a06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012a0a:	b003      	add	sp, #12
 8012a0c:	4770      	bx	lr
 8012a0e:	bf00      	nop
 8012a10:	08012a3b 	.word	0x08012a3b
 8012a14:	240001d4 	.word	0x240001d4

08012a18 <__sread>:
 8012a18:	b510      	push	{r4, lr}
 8012a1a:	460c      	mov	r4, r1
 8012a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a20:	f000 f938 	bl	8012c94 <_read_r>
 8012a24:	2800      	cmp	r0, #0
 8012a26:	bfab      	itete	ge
 8012a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8012a2c:	181b      	addge	r3, r3, r0
 8012a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012a32:	bfac      	ite	ge
 8012a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012a36:	81a3      	strhlt	r3, [r4, #12]
 8012a38:	bd10      	pop	{r4, pc}

08012a3a <__seofread>:
 8012a3a:	2000      	movs	r0, #0
 8012a3c:	4770      	bx	lr

08012a3e <__swrite>:
 8012a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a42:	461f      	mov	r7, r3
 8012a44:	898b      	ldrh	r3, [r1, #12]
 8012a46:	05db      	lsls	r3, r3, #23
 8012a48:	4605      	mov	r5, r0
 8012a4a:	460c      	mov	r4, r1
 8012a4c:	4616      	mov	r6, r2
 8012a4e:	d505      	bpl.n	8012a5c <__swrite+0x1e>
 8012a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a54:	2302      	movs	r3, #2
 8012a56:	2200      	movs	r2, #0
 8012a58:	f000 f90a 	bl	8012c70 <_lseek_r>
 8012a5c:	89a3      	ldrh	r3, [r4, #12]
 8012a5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012a66:	81a3      	strh	r3, [r4, #12]
 8012a68:	4632      	mov	r2, r6
 8012a6a:	463b      	mov	r3, r7
 8012a6c:	4628      	mov	r0, r5
 8012a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012a72:	f000 b931 	b.w	8012cd8 <_write_r>

08012a76 <__sseek>:
 8012a76:	b510      	push	{r4, lr}
 8012a78:	460c      	mov	r4, r1
 8012a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a7e:	f000 f8f7 	bl	8012c70 <_lseek_r>
 8012a82:	1c43      	adds	r3, r0, #1
 8012a84:	89a3      	ldrh	r3, [r4, #12]
 8012a86:	bf15      	itete	ne
 8012a88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012a8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012a8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012a92:	81a3      	strheq	r3, [r4, #12]
 8012a94:	bf18      	it	ne
 8012a96:	81a3      	strhne	r3, [r4, #12]
 8012a98:	bd10      	pop	{r4, pc}

08012a9a <__sclose>:
 8012a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a9e:	f000 b8d7 	b.w	8012c50 <_close_r>

08012aa2 <__swbuf_r>:
 8012aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012aa4:	460e      	mov	r6, r1
 8012aa6:	4614      	mov	r4, r2
 8012aa8:	4605      	mov	r5, r0
 8012aaa:	b118      	cbz	r0, 8012ab4 <__swbuf_r+0x12>
 8012aac:	6a03      	ldr	r3, [r0, #32]
 8012aae:	b90b      	cbnz	r3, 8012ab4 <__swbuf_r+0x12>
 8012ab0:	f7ff fe88 	bl	80127c4 <__sinit>
 8012ab4:	69a3      	ldr	r3, [r4, #24]
 8012ab6:	60a3      	str	r3, [r4, #8]
 8012ab8:	89a3      	ldrh	r3, [r4, #12]
 8012aba:	071a      	lsls	r2, r3, #28
 8012abc:	d501      	bpl.n	8012ac2 <__swbuf_r+0x20>
 8012abe:	6923      	ldr	r3, [r4, #16]
 8012ac0:	b943      	cbnz	r3, 8012ad4 <__swbuf_r+0x32>
 8012ac2:	4621      	mov	r1, r4
 8012ac4:	4628      	mov	r0, r5
 8012ac6:	f000 f82b 	bl	8012b20 <__swsetup_r>
 8012aca:	b118      	cbz	r0, 8012ad4 <__swbuf_r+0x32>
 8012acc:	f04f 37ff 	mov.w	r7, #4294967295
 8012ad0:	4638      	mov	r0, r7
 8012ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ad4:	6823      	ldr	r3, [r4, #0]
 8012ad6:	6922      	ldr	r2, [r4, #16]
 8012ad8:	1a98      	subs	r0, r3, r2
 8012ada:	6963      	ldr	r3, [r4, #20]
 8012adc:	b2f6      	uxtb	r6, r6
 8012ade:	4283      	cmp	r3, r0
 8012ae0:	4637      	mov	r7, r6
 8012ae2:	dc05      	bgt.n	8012af0 <__swbuf_r+0x4e>
 8012ae4:	4621      	mov	r1, r4
 8012ae6:	4628      	mov	r0, r5
 8012ae8:	f002 f952 	bl	8014d90 <_fflush_r>
 8012aec:	2800      	cmp	r0, #0
 8012aee:	d1ed      	bne.n	8012acc <__swbuf_r+0x2a>
 8012af0:	68a3      	ldr	r3, [r4, #8]
 8012af2:	3b01      	subs	r3, #1
 8012af4:	60a3      	str	r3, [r4, #8]
 8012af6:	6823      	ldr	r3, [r4, #0]
 8012af8:	1c5a      	adds	r2, r3, #1
 8012afa:	6022      	str	r2, [r4, #0]
 8012afc:	701e      	strb	r6, [r3, #0]
 8012afe:	6962      	ldr	r2, [r4, #20]
 8012b00:	1c43      	adds	r3, r0, #1
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d004      	beq.n	8012b10 <__swbuf_r+0x6e>
 8012b06:	89a3      	ldrh	r3, [r4, #12]
 8012b08:	07db      	lsls	r3, r3, #31
 8012b0a:	d5e1      	bpl.n	8012ad0 <__swbuf_r+0x2e>
 8012b0c:	2e0a      	cmp	r6, #10
 8012b0e:	d1df      	bne.n	8012ad0 <__swbuf_r+0x2e>
 8012b10:	4621      	mov	r1, r4
 8012b12:	4628      	mov	r0, r5
 8012b14:	f002 f93c 	bl	8014d90 <_fflush_r>
 8012b18:	2800      	cmp	r0, #0
 8012b1a:	d0d9      	beq.n	8012ad0 <__swbuf_r+0x2e>
 8012b1c:	e7d6      	b.n	8012acc <__swbuf_r+0x2a>
	...

08012b20 <__swsetup_r>:
 8012b20:	b538      	push	{r3, r4, r5, lr}
 8012b22:	4b29      	ldr	r3, [pc, #164]	@ (8012bc8 <__swsetup_r+0xa8>)
 8012b24:	4605      	mov	r5, r0
 8012b26:	6818      	ldr	r0, [r3, #0]
 8012b28:	460c      	mov	r4, r1
 8012b2a:	b118      	cbz	r0, 8012b34 <__swsetup_r+0x14>
 8012b2c:	6a03      	ldr	r3, [r0, #32]
 8012b2e:	b90b      	cbnz	r3, 8012b34 <__swsetup_r+0x14>
 8012b30:	f7ff fe48 	bl	80127c4 <__sinit>
 8012b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b38:	0719      	lsls	r1, r3, #28
 8012b3a:	d422      	bmi.n	8012b82 <__swsetup_r+0x62>
 8012b3c:	06da      	lsls	r2, r3, #27
 8012b3e:	d407      	bmi.n	8012b50 <__swsetup_r+0x30>
 8012b40:	2209      	movs	r2, #9
 8012b42:	602a      	str	r2, [r5, #0]
 8012b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b48:	81a3      	strh	r3, [r4, #12]
 8012b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b4e:	e033      	b.n	8012bb8 <__swsetup_r+0x98>
 8012b50:	0758      	lsls	r0, r3, #29
 8012b52:	d512      	bpl.n	8012b7a <__swsetup_r+0x5a>
 8012b54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012b56:	b141      	cbz	r1, 8012b6a <__swsetup_r+0x4a>
 8012b58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012b5c:	4299      	cmp	r1, r3
 8012b5e:	d002      	beq.n	8012b66 <__swsetup_r+0x46>
 8012b60:	4628      	mov	r0, r5
 8012b62:	f000 feef 	bl	8013944 <_free_r>
 8012b66:	2300      	movs	r3, #0
 8012b68:	6363      	str	r3, [r4, #52]	@ 0x34
 8012b6a:	89a3      	ldrh	r3, [r4, #12]
 8012b6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012b70:	81a3      	strh	r3, [r4, #12]
 8012b72:	2300      	movs	r3, #0
 8012b74:	6063      	str	r3, [r4, #4]
 8012b76:	6923      	ldr	r3, [r4, #16]
 8012b78:	6023      	str	r3, [r4, #0]
 8012b7a:	89a3      	ldrh	r3, [r4, #12]
 8012b7c:	f043 0308 	orr.w	r3, r3, #8
 8012b80:	81a3      	strh	r3, [r4, #12]
 8012b82:	6923      	ldr	r3, [r4, #16]
 8012b84:	b94b      	cbnz	r3, 8012b9a <__swsetup_r+0x7a>
 8012b86:	89a3      	ldrh	r3, [r4, #12]
 8012b88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012b90:	d003      	beq.n	8012b9a <__swsetup_r+0x7a>
 8012b92:	4621      	mov	r1, r4
 8012b94:	4628      	mov	r0, r5
 8012b96:	f002 f949 	bl	8014e2c <__smakebuf_r>
 8012b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b9e:	f013 0201 	ands.w	r2, r3, #1
 8012ba2:	d00a      	beq.n	8012bba <__swsetup_r+0x9a>
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	60a2      	str	r2, [r4, #8]
 8012ba8:	6962      	ldr	r2, [r4, #20]
 8012baa:	4252      	negs	r2, r2
 8012bac:	61a2      	str	r2, [r4, #24]
 8012bae:	6922      	ldr	r2, [r4, #16]
 8012bb0:	b942      	cbnz	r2, 8012bc4 <__swsetup_r+0xa4>
 8012bb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012bb6:	d1c5      	bne.n	8012b44 <__swsetup_r+0x24>
 8012bb8:	bd38      	pop	{r3, r4, r5, pc}
 8012bba:	0799      	lsls	r1, r3, #30
 8012bbc:	bf58      	it	pl
 8012bbe:	6962      	ldrpl	r2, [r4, #20]
 8012bc0:	60a2      	str	r2, [r4, #8]
 8012bc2:	e7f4      	b.n	8012bae <__swsetup_r+0x8e>
 8012bc4:	2000      	movs	r0, #0
 8012bc6:	e7f7      	b.n	8012bb8 <__swsetup_r+0x98>
 8012bc8:	240001d4 	.word	0x240001d4

08012bcc <memset>:
 8012bcc:	4402      	add	r2, r0
 8012bce:	4603      	mov	r3, r0
 8012bd0:	4293      	cmp	r3, r2
 8012bd2:	d100      	bne.n	8012bd6 <memset+0xa>
 8012bd4:	4770      	bx	lr
 8012bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8012bda:	e7f9      	b.n	8012bd0 <memset+0x4>

08012bdc <strchr>:
 8012bdc:	b2c9      	uxtb	r1, r1
 8012bde:	4603      	mov	r3, r0
 8012be0:	4618      	mov	r0, r3
 8012be2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012be6:	b112      	cbz	r2, 8012bee <strchr+0x12>
 8012be8:	428a      	cmp	r2, r1
 8012bea:	d1f9      	bne.n	8012be0 <strchr+0x4>
 8012bec:	4770      	bx	lr
 8012bee:	2900      	cmp	r1, #0
 8012bf0:	bf18      	it	ne
 8012bf2:	2000      	movne	r0, #0
 8012bf4:	4770      	bx	lr

08012bf6 <strncpy>:
 8012bf6:	b510      	push	{r4, lr}
 8012bf8:	3901      	subs	r1, #1
 8012bfa:	4603      	mov	r3, r0
 8012bfc:	b132      	cbz	r2, 8012c0c <strncpy+0x16>
 8012bfe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012c02:	f803 4b01 	strb.w	r4, [r3], #1
 8012c06:	3a01      	subs	r2, #1
 8012c08:	2c00      	cmp	r4, #0
 8012c0a:	d1f7      	bne.n	8012bfc <strncpy+0x6>
 8012c0c:	441a      	add	r2, r3
 8012c0e:	2100      	movs	r1, #0
 8012c10:	4293      	cmp	r3, r2
 8012c12:	d100      	bne.n	8012c16 <strncpy+0x20>
 8012c14:	bd10      	pop	{r4, pc}
 8012c16:	f803 1b01 	strb.w	r1, [r3], #1
 8012c1a:	e7f9      	b.n	8012c10 <strncpy+0x1a>

08012c1c <strstr>:
 8012c1c:	780a      	ldrb	r2, [r1, #0]
 8012c1e:	b570      	push	{r4, r5, r6, lr}
 8012c20:	b96a      	cbnz	r2, 8012c3e <strstr+0x22>
 8012c22:	bd70      	pop	{r4, r5, r6, pc}
 8012c24:	429a      	cmp	r2, r3
 8012c26:	d109      	bne.n	8012c3c <strstr+0x20>
 8012c28:	460c      	mov	r4, r1
 8012c2a:	4605      	mov	r5, r0
 8012c2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d0f6      	beq.n	8012c22 <strstr+0x6>
 8012c34:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8012c38:	429e      	cmp	r6, r3
 8012c3a:	d0f7      	beq.n	8012c2c <strstr+0x10>
 8012c3c:	3001      	adds	r0, #1
 8012c3e:	7803      	ldrb	r3, [r0, #0]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d1ef      	bne.n	8012c24 <strstr+0x8>
 8012c44:	4618      	mov	r0, r3
 8012c46:	e7ec      	b.n	8012c22 <strstr+0x6>

08012c48 <_localeconv_r>:
 8012c48:	4800      	ldr	r0, [pc, #0]	@ (8012c4c <_localeconv_r+0x4>)
 8012c4a:	4770      	bx	lr
 8012c4c:	24000158 	.word	0x24000158

08012c50 <_close_r>:
 8012c50:	b538      	push	{r3, r4, r5, lr}
 8012c52:	4d06      	ldr	r5, [pc, #24]	@ (8012c6c <_close_r+0x1c>)
 8012c54:	2300      	movs	r3, #0
 8012c56:	4604      	mov	r4, r0
 8012c58:	4608      	mov	r0, r1
 8012c5a:	602b      	str	r3, [r5, #0]
 8012c5c:	f7f2 fe3e 	bl	80058dc <_close>
 8012c60:	1c43      	adds	r3, r0, #1
 8012c62:	d102      	bne.n	8012c6a <_close_r+0x1a>
 8012c64:	682b      	ldr	r3, [r5, #0]
 8012c66:	b103      	cbz	r3, 8012c6a <_close_r+0x1a>
 8012c68:	6023      	str	r3, [r4, #0]
 8012c6a:	bd38      	pop	{r3, r4, r5, pc}
 8012c6c:	24003fac 	.word	0x24003fac

08012c70 <_lseek_r>:
 8012c70:	b538      	push	{r3, r4, r5, lr}
 8012c72:	4d07      	ldr	r5, [pc, #28]	@ (8012c90 <_lseek_r+0x20>)
 8012c74:	4604      	mov	r4, r0
 8012c76:	4608      	mov	r0, r1
 8012c78:	4611      	mov	r1, r2
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	602a      	str	r2, [r5, #0]
 8012c7e:	461a      	mov	r2, r3
 8012c80:	f7f2 fe53 	bl	800592a <_lseek>
 8012c84:	1c43      	adds	r3, r0, #1
 8012c86:	d102      	bne.n	8012c8e <_lseek_r+0x1e>
 8012c88:	682b      	ldr	r3, [r5, #0]
 8012c8a:	b103      	cbz	r3, 8012c8e <_lseek_r+0x1e>
 8012c8c:	6023      	str	r3, [r4, #0]
 8012c8e:	bd38      	pop	{r3, r4, r5, pc}
 8012c90:	24003fac 	.word	0x24003fac

08012c94 <_read_r>:
 8012c94:	b538      	push	{r3, r4, r5, lr}
 8012c96:	4d07      	ldr	r5, [pc, #28]	@ (8012cb4 <_read_r+0x20>)
 8012c98:	4604      	mov	r4, r0
 8012c9a:	4608      	mov	r0, r1
 8012c9c:	4611      	mov	r1, r2
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	602a      	str	r2, [r5, #0]
 8012ca2:	461a      	mov	r2, r3
 8012ca4:	f7f2 fdfd 	bl	80058a2 <_read>
 8012ca8:	1c43      	adds	r3, r0, #1
 8012caa:	d102      	bne.n	8012cb2 <_read_r+0x1e>
 8012cac:	682b      	ldr	r3, [r5, #0]
 8012cae:	b103      	cbz	r3, 8012cb2 <_read_r+0x1e>
 8012cb0:	6023      	str	r3, [r4, #0]
 8012cb2:	bd38      	pop	{r3, r4, r5, pc}
 8012cb4:	24003fac 	.word	0x24003fac

08012cb8 <_sbrk_r>:
 8012cb8:	b538      	push	{r3, r4, r5, lr}
 8012cba:	4d06      	ldr	r5, [pc, #24]	@ (8012cd4 <_sbrk_r+0x1c>)
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	4604      	mov	r4, r0
 8012cc0:	4608      	mov	r0, r1
 8012cc2:	602b      	str	r3, [r5, #0]
 8012cc4:	f7f2 fe3e 	bl	8005944 <_sbrk>
 8012cc8:	1c43      	adds	r3, r0, #1
 8012cca:	d102      	bne.n	8012cd2 <_sbrk_r+0x1a>
 8012ccc:	682b      	ldr	r3, [r5, #0]
 8012cce:	b103      	cbz	r3, 8012cd2 <_sbrk_r+0x1a>
 8012cd0:	6023      	str	r3, [r4, #0]
 8012cd2:	bd38      	pop	{r3, r4, r5, pc}
 8012cd4:	24003fac 	.word	0x24003fac

08012cd8 <_write_r>:
 8012cd8:	b538      	push	{r3, r4, r5, lr}
 8012cda:	4d07      	ldr	r5, [pc, #28]	@ (8012cf8 <_write_r+0x20>)
 8012cdc:	4604      	mov	r4, r0
 8012cde:	4608      	mov	r0, r1
 8012ce0:	4611      	mov	r1, r2
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	602a      	str	r2, [r5, #0]
 8012ce6:	461a      	mov	r2, r3
 8012ce8:	f7f2 fa0a 	bl	8005100 <_write>
 8012cec:	1c43      	adds	r3, r0, #1
 8012cee:	d102      	bne.n	8012cf6 <_write_r+0x1e>
 8012cf0:	682b      	ldr	r3, [r5, #0]
 8012cf2:	b103      	cbz	r3, 8012cf6 <_write_r+0x1e>
 8012cf4:	6023      	str	r3, [r4, #0]
 8012cf6:	bd38      	pop	{r3, r4, r5, pc}
 8012cf8:	24003fac 	.word	0x24003fac

08012cfc <__errno>:
 8012cfc:	4b01      	ldr	r3, [pc, #4]	@ (8012d04 <__errno+0x8>)
 8012cfe:	6818      	ldr	r0, [r3, #0]
 8012d00:	4770      	bx	lr
 8012d02:	bf00      	nop
 8012d04:	240001d4 	.word	0x240001d4

08012d08 <__libc_init_array>:
 8012d08:	b570      	push	{r4, r5, r6, lr}
 8012d0a:	4d0d      	ldr	r5, [pc, #52]	@ (8012d40 <__libc_init_array+0x38>)
 8012d0c:	4c0d      	ldr	r4, [pc, #52]	@ (8012d44 <__libc_init_array+0x3c>)
 8012d0e:	1b64      	subs	r4, r4, r5
 8012d10:	10a4      	asrs	r4, r4, #2
 8012d12:	2600      	movs	r6, #0
 8012d14:	42a6      	cmp	r6, r4
 8012d16:	d109      	bne.n	8012d2c <__libc_init_array+0x24>
 8012d18:	4d0b      	ldr	r5, [pc, #44]	@ (8012d48 <__libc_init_array+0x40>)
 8012d1a:	4c0c      	ldr	r4, [pc, #48]	@ (8012d4c <__libc_init_array+0x44>)
 8012d1c:	f002 faee 	bl	80152fc <_init>
 8012d20:	1b64      	subs	r4, r4, r5
 8012d22:	10a4      	asrs	r4, r4, #2
 8012d24:	2600      	movs	r6, #0
 8012d26:	42a6      	cmp	r6, r4
 8012d28:	d105      	bne.n	8012d36 <__libc_init_array+0x2e>
 8012d2a:	bd70      	pop	{r4, r5, r6, pc}
 8012d2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d30:	4798      	blx	r3
 8012d32:	3601      	adds	r6, #1
 8012d34:	e7ee      	b.n	8012d14 <__libc_init_array+0xc>
 8012d36:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d3a:	4798      	blx	r3
 8012d3c:	3601      	adds	r6, #1
 8012d3e:	e7f2      	b.n	8012d26 <__libc_init_array+0x1e>
 8012d40:	08015d18 	.word	0x08015d18
 8012d44:	08015d18 	.word	0x08015d18
 8012d48:	08015d18 	.word	0x08015d18
 8012d4c:	08015d1c 	.word	0x08015d1c

08012d50 <__retarget_lock_init_recursive>:
 8012d50:	4770      	bx	lr

08012d52 <__retarget_lock_acquire_recursive>:
 8012d52:	4770      	bx	lr

08012d54 <__retarget_lock_release_recursive>:
 8012d54:	4770      	bx	lr

08012d56 <memcpy>:
 8012d56:	440a      	add	r2, r1
 8012d58:	4291      	cmp	r1, r2
 8012d5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8012d5e:	d100      	bne.n	8012d62 <memcpy+0xc>
 8012d60:	4770      	bx	lr
 8012d62:	b510      	push	{r4, lr}
 8012d64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d6c:	4291      	cmp	r1, r2
 8012d6e:	d1f9      	bne.n	8012d64 <memcpy+0xe>
 8012d70:	bd10      	pop	{r4, pc}

08012d72 <quorem>:
 8012d72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d76:	6903      	ldr	r3, [r0, #16]
 8012d78:	690c      	ldr	r4, [r1, #16]
 8012d7a:	42a3      	cmp	r3, r4
 8012d7c:	4607      	mov	r7, r0
 8012d7e:	db7e      	blt.n	8012e7e <quorem+0x10c>
 8012d80:	3c01      	subs	r4, #1
 8012d82:	f101 0814 	add.w	r8, r1, #20
 8012d86:	00a3      	lsls	r3, r4, #2
 8012d88:	f100 0514 	add.w	r5, r0, #20
 8012d8c:	9300      	str	r3, [sp, #0]
 8012d8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d92:	9301      	str	r3, [sp, #4]
 8012d94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012d98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	429a      	cmp	r2, r3
 8012da0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012da4:	fbb2 f6f3 	udiv	r6, r2, r3
 8012da8:	d32e      	bcc.n	8012e08 <quorem+0x96>
 8012daa:	f04f 0a00 	mov.w	sl, #0
 8012dae:	46c4      	mov	ip, r8
 8012db0:	46ae      	mov	lr, r5
 8012db2:	46d3      	mov	fp, sl
 8012db4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012db8:	b298      	uxth	r0, r3
 8012dba:	fb06 a000 	mla	r0, r6, r0, sl
 8012dbe:	0c02      	lsrs	r2, r0, #16
 8012dc0:	0c1b      	lsrs	r3, r3, #16
 8012dc2:	fb06 2303 	mla	r3, r6, r3, r2
 8012dc6:	f8de 2000 	ldr.w	r2, [lr]
 8012dca:	b280      	uxth	r0, r0
 8012dcc:	b292      	uxth	r2, r2
 8012dce:	1a12      	subs	r2, r2, r0
 8012dd0:	445a      	add	r2, fp
 8012dd2:	f8de 0000 	ldr.w	r0, [lr]
 8012dd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012dda:	b29b      	uxth	r3, r3
 8012ddc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012de0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012de4:	b292      	uxth	r2, r2
 8012de6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012dea:	45e1      	cmp	r9, ip
 8012dec:	f84e 2b04 	str.w	r2, [lr], #4
 8012df0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012df4:	d2de      	bcs.n	8012db4 <quorem+0x42>
 8012df6:	9b00      	ldr	r3, [sp, #0]
 8012df8:	58eb      	ldr	r3, [r5, r3]
 8012dfa:	b92b      	cbnz	r3, 8012e08 <quorem+0x96>
 8012dfc:	9b01      	ldr	r3, [sp, #4]
 8012dfe:	3b04      	subs	r3, #4
 8012e00:	429d      	cmp	r5, r3
 8012e02:	461a      	mov	r2, r3
 8012e04:	d32f      	bcc.n	8012e66 <quorem+0xf4>
 8012e06:	613c      	str	r4, [r7, #16]
 8012e08:	4638      	mov	r0, r7
 8012e0a:	f001 f869 	bl	8013ee0 <__mcmp>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	db25      	blt.n	8012e5e <quorem+0xec>
 8012e12:	4629      	mov	r1, r5
 8012e14:	2000      	movs	r0, #0
 8012e16:	f858 2b04 	ldr.w	r2, [r8], #4
 8012e1a:	f8d1 c000 	ldr.w	ip, [r1]
 8012e1e:	fa1f fe82 	uxth.w	lr, r2
 8012e22:	fa1f f38c 	uxth.w	r3, ip
 8012e26:	eba3 030e 	sub.w	r3, r3, lr
 8012e2a:	4403      	add	r3, r0
 8012e2c:	0c12      	lsrs	r2, r2, #16
 8012e2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012e32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012e36:	b29b      	uxth	r3, r3
 8012e38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e3c:	45c1      	cmp	r9, r8
 8012e3e:	f841 3b04 	str.w	r3, [r1], #4
 8012e42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012e46:	d2e6      	bcs.n	8012e16 <quorem+0xa4>
 8012e48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e50:	b922      	cbnz	r2, 8012e5c <quorem+0xea>
 8012e52:	3b04      	subs	r3, #4
 8012e54:	429d      	cmp	r5, r3
 8012e56:	461a      	mov	r2, r3
 8012e58:	d30b      	bcc.n	8012e72 <quorem+0x100>
 8012e5a:	613c      	str	r4, [r7, #16]
 8012e5c:	3601      	adds	r6, #1
 8012e5e:	4630      	mov	r0, r6
 8012e60:	b003      	add	sp, #12
 8012e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e66:	6812      	ldr	r2, [r2, #0]
 8012e68:	3b04      	subs	r3, #4
 8012e6a:	2a00      	cmp	r2, #0
 8012e6c:	d1cb      	bne.n	8012e06 <quorem+0x94>
 8012e6e:	3c01      	subs	r4, #1
 8012e70:	e7c6      	b.n	8012e00 <quorem+0x8e>
 8012e72:	6812      	ldr	r2, [r2, #0]
 8012e74:	3b04      	subs	r3, #4
 8012e76:	2a00      	cmp	r2, #0
 8012e78:	d1ef      	bne.n	8012e5a <quorem+0xe8>
 8012e7a:	3c01      	subs	r4, #1
 8012e7c:	e7ea      	b.n	8012e54 <quorem+0xe2>
 8012e7e:	2000      	movs	r0, #0
 8012e80:	e7ee      	b.n	8012e60 <quorem+0xee>
 8012e82:	0000      	movs	r0, r0
 8012e84:	0000      	movs	r0, r0
	...

08012e88 <_dtoa_r>:
 8012e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e8c:	ed2d 8b02 	vpush	{d8}
 8012e90:	69c7      	ldr	r7, [r0, #28]
 8012e92:	b091      	sub	sp, #68	@ 0x44
 8012e94:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012e98:	ec55 4b10 	vmov	r4, r5, d0
 8012e9c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012e9e:	9107      	str	r1, [sp, #28]
 8012ea0:	4681      	mov	r9, r0
 8012ea2:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ea4:	930d      	str	r3, [sp, #52]	@ 0x34
 8012ea6:	b97f      	cbnz	r7, 8012ec8 <_dtoa_r+0x40>
 8012ea8:	2010      	movs	r0, #16
 8012eaa:	f7fe fed5 	bl	8011c58 <malloc>
 8012eae:	4602      	mov	r2, r0
 8012eb0:	f8c9 001c 	str.w	r0, [r9, #28]
 8012eb4:	b920      	cbnz	r0, 8012ec0 <_dtoa_r+0x38>
 8012eb6:	4ba0      	ldr	r3, [pc, #640]	@ (8013138 <_dtoa_r+0x2b0>)
 8012eb8:	21ef      	movs	r1, #239	@ 0xef
 8012eba:	48a0      	ldr	r0, [pc, #640]	@ (801313c <_dtoa_r+0x2b4>)
 8012ebc:	f002 f8a2 	bl	8015004 <__assert_func>
 8012ec0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012ec4:	6007      	str	r7, [r0, #0]
 8012ec6:	60c7      	str	r7, [r0, #12]
 8012ec8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ecc:	6819      	ldr	r1, [r3, #0]
 8012ece:	b159      	cbz	r1, 8012ee8 <_dtoa_r+0x60>
 8012ed0:	685a      	ldr	r2, [r3, #4]
 8012ed2:	604a      	str	r2, [r1, #4]
 8012ed4:	2301      	movs	r3, #1
 8012ed6:	4093      	lsls	r3, r2
 8012ed8:	608b      	str	r3, [r1, #8]
 8012eda:	4648      	mov	r0, r9
 8012edc:	f000 fdce 	bl	8013a7c <_Bfree>
 8012ee0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ee4:	2200      	movs	r2, #0
 8012ee6:	601a      	str	r2, [r3, #0]
 8012ee8:	1e2b      	subs	r3, r5, #0
 8012eea:	bfbb      	ittet	lt
 8012eec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012ef0:	9303      	strlt	r3, [sp, #12]
 8012ef2:	2300      	movge	r3, #0
 8012ef4:	2201      	movlt	r2, #1
 8012ef6:	bfac      	ite	ge
 8012ef8:	6033      	strge	r3, [r6, #0]
 8012efa:	6032      	strlt	r2, [r6, #0]
 8012efc:	4b90      	ldr	r3, [pc, #576]	@ (8013140 <_dtoa_r+0x2b8>)
 8012efe:	9e03      	ldr	r6, [sp, #12]
 8012f00:	43b3      	bics	r3, r6
 8012f02:	d110      	bne.n	8012f26 <_dtoa_r+0x9e>
 8012f04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f06:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012f0a:	6013      	str	r3, [r2, #0]
 8012f0c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012f10:	4323      	orrs	r3, r4
 8012f12:	f000 84e6 	beq.w	80138e2 <_dtoa_r+0xa5a>
 8012f16:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012f18:	4f8a      	ldr	r7, [pc, #552]	@ (8013144 <_dtoa_r+0x2bc>)
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	f000 84e8 	beq.w	80138f0 <_dtoa_r+0xa68>
 8012f20:	1cfb      	adds	r3, r7, #3
 8012f22:	f000 bce3 	b.w	80138ec <_dtoa_r+0xa64>
 8012f26:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012f2a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f32:	d10a      	bne.n	8012f4a <_dtoa_r+0xc2>
 8012f34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f36:	2301      	movs	r3, #1
 8012f38:	6013      	str	r3, [r2, #0]
 8012f3a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012f3c:	b113      	cbz	r3, 8012f44 <_dtoa_r+0xbc>
 8012f3e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012f40:	4b81      	ldr	r3, [pc, #516]	@ (8013148 <_dtoa_r+0x2c0>)
 8012f42:	6013      	str	r3, [r2, #0]
 8012f44:	4f81      	ldr	r7, [pc, #516]	@ (801314c <_dtoa_r+0x2c4>)
 8012f46:	f000 bcd3 	b.w	80138f0 <_dtoa_r+0xa68>
 8012f4a:	aa0e      	add	r2, sp, #56	@ 0x38
 8012f4c:	a90f      	add	r1, sp, #60	@ 0x3c
 8012f4e:	4648      	mov	r0, r9
 8012f50:	eeb0 0b48 	vmov.f64	d0, d8
 8012f54:	f001 f874 	bl	8014040 <__d2b>
 8012f58:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012f5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f5e:	9001      	str	r0, [sp, #4]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d045      	beq.n	8012ff0 <_dtoa_r+0x168>
 8012f64:	eeb0 7b48 	vmov.f64	d7, d8
 8012f68:	ee18 1a90 	vmov	r1, s17
 8012f6c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012f70:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8012f74:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012f78:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012f7c:	2500      	movs	r5, #0
 8012f7e:	ee07 1a90 	vmov	s15, r1
 8012f82:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8012f86:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013120 <_dtoa_r+0x298>
 8012f8a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012f8e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013128 <_dtoa_r+0x2a0>
 8012f92:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012f96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013130 <_dtoa_r+0x2a8>
 8012f9a:	ee07 3a90 	vmov	s15, r3
 8012f9e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012fa2:	eeb0 7b46 	vmov.f64	d7, d6
 8012fa6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012faa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012fae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fb6:	ee16 8a90 	vmov	r8, s13
 8012fba:	d508      	bpl.n	8012fce <_dtoa_r+0x146>
 8012fbc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012fc0:	eeb4 6b47 	vcmp.f64	d6, d7
 8012fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fc8:	bf18      	it	ne
 8012fca:	f108 38ff 	addne.w	r8, r8, #4294967295
 8012fce:	f1b8 0f16 	cmp.w	r8, #22
 8012fd2:	d82b      	bhi.n	801302c <_dtoa_r+0x1a4>
 8012fd4:	495e      	ldr	r1, [pc, #376]	@ (8013150 <_dtoa_r+0x2c8>)
 8012fd6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012fda:	ed91 7b00 	vldr	d7, [r1]
 8012fde:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe6:	d501      	bpl.n	8012fec <_dtoa_r+0x164>
 8012fe8:	f108 38ff 	add.w	r8, r8, #4294967295
 8012fec:	2100      	movs	r1, #0
 8012fee:	e01e      	b.n	801302e <_dtoa_r+0x1a6>
 8012ff0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ff2:	4413      	add	r3, r2
 8012ff4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012ff8:	2920      	cmp	r1, #32
 8012ffa:	bfc1      	itttt	gt
 8012ffc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013000:	408e      	lslgt	r6, r1
 8013002:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8013006:	fa24 f101 	lsrgt.w	r1, r4, r1
 801300a:	bfd6      	itet	le
 801300c:	f1c1 0120 	rsble	r1, r1, #32
 8013010:	4331      	orrgt	r1, r6
 8013012:	fa04 f101 	lslle.w	r1, r4, r1
 8013016:	ee07 1a90 	vmov	s15, r1
 801301a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801301e:	3b01      	subs	r3, #1
 8013020:	ee17 1a90 	vmov	r1, s15
 8013024:	2501      	movs	r5, #1
 8013026:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801302a:	e7a8      	b.n	8012f7e <_dtoa_r+0xf6>
 801302c:	2101      	movs	r1, #1
 801302e:	1ad2      	subs	r2, r2, r3
 8013030:	1e53      	subs	r3, r2, #1
 8013032:	9306      	str	r3, [sp, #24]
 8013034:	bf45      	ittet	mi
 8013036:	f1c2 0301 	rsbmi	r3, r2, #1
 801303a:	9304      	strmi	r3, [sp, #16]
 801303c:	2300      	movpl	r3, #0
 801303e:	2300      	movmi	r3, #0
 8013040:	bf4c      	ite	mi
 8013042:	9306      	strmi	r3, [sp, #24]
 8013044:	9304      	strpl	r3, [sp, #16]
 8013046:	f1b8 0f00 	cmp.w	r8, #0
 801304a:	910c      	str	r1, [sp, #48]	@ 0x30
 801304c:	db18      	blt.n	8013080 <_dtoa_r+0x1f8>
 801304e:	9b06      	ldr	r3, [sp, #24]
 8013050:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8013054:	4443      	add	r3, r8
 8013056:	9306      	str	r3, [sp, #24]
 8013058:	2300      	movs	r3, #0
 801305a:	9a07      	ldr	r2, [sp, #28]
 801305c:	2a09      	cmp	r2, #9
 801305e:	d845      	bhi.n	80130ec <_dtoa_r+0x264>
 8013060:	2a05      	cmp	r2, #5
 8013062:	bfc4      	itt	gt
 8013064:	3a04      	subgt	r2, #4
 8013066:	9207      	strgt	r2, [sp, #28]
 8013068:	9a07      	ldr	r2, [sp, #28]
 801306a:	f1a2 0202 	sub.w	r2, r2, #2
 801306e:	bfcc      	ite	gt
 8013070:	2400      	movgt	r4, #0
 8013072:	2401      	movle	r4, #1
 8013074:	2a03      	cmp	r2, #3
 8013076:	d844      	bhi.n	8013102 <_dtoa_r+0x27a>
 8013078:	e8df f002 	tbb	[pc, r2]
 801307c:	0b173634 	.word	0x0b173634
 8013080:	9b04      	ldr	r3, [sp, #16]
 8013082:	2200      	movs	r2, #0
 8013084:	eba3 0308 	sub.w	r3, r3, r8
 8013088:	9304      	str	r3, [sp, #16]
 801308a:	920a      	str	r2, [sp, #40]	@ 0x28
 801308c:	f1c8 0300 	rsb	r3, r8, #0
 8013090:	e7e3      	b.n	801305a <_dtoa_r+0x1d2>
 8013092:	2201      	movs	r2, #1
 8013094:	9208      	str	r2, [sp, #32]
 8013096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013098:	eb08 0b02 	add.w	fp, r8, r2
 801309c:	f10b 0a01 	add.w	sl, fp, #1
 80130a0:	4652      	mov	r2, sl
 80130a2:	2a01      	cmp	r2, #1
 80130a4:	bfb8      	it	lt
 80130a6:	2201      	movlt	r2, #1
 80130a8:	e006      	b.n	80130b8 <_dtoa_r+0x230>
 80130aa:	2201      	movs	r2, #1
 80130ac:	9208      	str	r2, [sp, #32]
 80130ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80130b0:	2a00      	cmp	r2, #0
 80130b2:	dd29      	ble.n	8013108 <_dtoa_r+0x280>
 80130b4:	4693      	mov	fp, r2
 80130b6:	4692      	mov	sl, r2
 80130b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80130bc:	2100      	movs	r1, #0
 80130be:	2004      	movs	r0, #4
 80130c0:	f100 0614 	add.w	r6, r0, #20
 80130c4:	4296      	cmp	r6, r2
 80130c6:	d926      	bls.n	8013116 <_dtoa_r+0x28e>
 80130c8:	6079      	str	r1, [r7, #4]
 80130ca:	4648      	mov	r0, r9
 80130cc:	9305      	str	r3, [sp, #20]
 80130ce:	f000 fc95 	bl	80139fc <_Balloc>
 80130d2:	9b05      	ldr	r3, [sp, #20]
 80130d4:	4607      	mov	r7, r0
 80130d6:	2800      	cmp	r0, #0
 80130d8:	d13e      	bne.n	8013158 <_dtoa_r+0x2d0>
 80130da:	4b1e      	ldr	r3, [pc, #120]	@ (8013154 <_dtoa_r+0x2cc>)
 80130dc:	4602      	mov	r2, r0
 80130de:	f240 11af 	movw	r1, #431	@ 0x1af
 80130e2:	e6ea      	b.n	8012eba <_dtoa_r+0x32>
 80130e4:	2200      	movs	r2, #0
 80130e6:	e7e1      	b.n	80130ac <_dtoa_r+0x224>
 80130e8:	2200      	movs	r2, #0
 80130ea:	e7d3      	b.n	8013094 <_dtoa_r+0x20c>
 80130ec:	2401      	movs	r4, #1
 80130ee:	2200      	movs	r2, #0
 80130f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80130f4:	f04f 3bff 	mov.w	fp, #4294967295
 80130f8:	2100      	movs	r1, #0
 80130fa:	46da      	mov	sl, fp
 80130fc:	2212      	movs	r2, #18
 80130fe:	9109      	str	r1, [sp, #36]	@ 0x24
 8013100:	e7da      	b.n	80130b8 <_dtoa_r+0x230>
 8013102:	2201      	movs	r2, #1
 8013104:	9208      	str	r2, [sp, #32]
 8013106:	e7f5      	b.n	80130f4 <_dtoa_r+0x26c>
 8013108:	f04f 0b01 	mov.w	fp, #1
 801310c:	46da      	mov	sl, fp
 801310e:	465a      	mov	r2, fp
 8013110:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013114:	e7d0      	b.n	80130b8 <_dtoa_r+0x230>
 8013116:	3101      	adds	r1, #1
 8013118:	0040      	lsls	r0, r0, #1
 801311a:	e7d1      	b.n	80130c0 <_dtoa_r+0x238>
 801311c:	f3af 8000 	nop.w
 8013120:	636f4361 	.word	0x636f4361
 8013124:	3fd287a7 	.word	0x3fd287a7
 8013128:	8b60c8b3 	.word	0x8b60c8b3
 801312c:	3fc68a28 	.word	0x3fc68a28
 8013130:	509f79fb 	.word	0x509f79fb
 8013134:	3fd34413 	.word	0x3fd34413
 8013138:	08015ace 	.word	0x08015ace
 801313c:	08015ae5 	.word	0x08015ae5
 8013140:	7ff00000 	.word	0x7ff00000
 8013144:	08015aca 	.word	0x08015aca
 8013148:	08015bcf 	.word	0x08015bcf
 801314c:	08015bce 	.word	0x08015bce
 8013150:	08015c48 	.word	0x08015c48
 8013154:	08015b3d 	.word	0x08015b3d
 8013158:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801315c:	f1ba 0f0e 	cmp.w	sl, #14
 8013160:	6010      	str	r0, [r2, #0]
 8013162:	d86e      	bhi.n	8013242 <_dtoa_r+0x3ba>
 8013164:	2c00      	cmp	r4, #0
 8013166:	d06c      	beq.n	8013242 <_dtoa_r+0x3ba>
 8013168:	f1b8 0f00 	cmp.w	r8, #0
 801316c:	f340 80b4 	ble.w	80132d8 <_dtoa_r+0x450>
 8013170:	4ac8      	ldr	r2, [pc, #800]	@ (8013494 <_dtoa_r+0x60c>)
 8013172:	f008 010f 	and.w	r1, r8, #15
 8013176:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801317a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801317e:	ed92 7b00 	vldr	d7, [r2]
 8013182:	ea4f 1128 	mov.w	r1, r8, asr #4
 8013186:	f000 809b 	beq.w	80132c0 <_dtoa_r+0x438>
 801318a:	4ac3      	ldr	r2, [pc, #780]	@ (8013498 <_dtoa_r+0x610>)
 801318c:	ed92 6b08 	vldr	d6, [r2, #32]
 8013190:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8013194:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013198:	f001 010f 	and.w	r1, r1, #15
 801319c:	2203      	movs	r2, #3
 801319e:	48be      	ldr	r0, [pc, #760]	@ (8013498 <_dtoa_r+0x610>)
 80131a0:	2900      	cmp	r1, #0
 80131a2:	f040 808f 	bne.w	80132c4 <_dtoa_r+0x43c>
 80131a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80131aa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80131ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 80131b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80131b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80131b8:	2900      	cmp	r1, #0
 80131ba:	f000 80b3 	beq.w	8013324 <_dtoa_r+0x49c>
 80131be:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80131c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80131c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131ca:	f140 80ab 	bpl.w	8013324 <_dtoa_r+0x49c>
 80131ce:	f1ba 0f00 	cmp.w	sl, #0
 80131d2:	f000 80a7 	beq.w	8013324 <_dtoa_r+0x49c>
 80131d6:	f1bb 0f00 	cmp.w	fp, #0
 80131da:	dd30      	ble.n	801323e <_dtoa_r+0x3b6>
 80131dc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80131e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80131e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80131e8:	f108 31ff 	add.w	r1, r8, #4294967295
 80131ec:	9105      	str	r1, [sp, #20]
 80131ee:	3201      	adds	r2, #1
 80131f0:	465c      	mov	r4, fp
 80131f2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80131f6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80131fa:	ee07 2a90 	vmov	s15, r2
 80131fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013202:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013206:	ee15 2a90 	vmov	r2, s11
 801320a:	ec51 0b15 	vmov	r0, r1, d5
 801320e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8013212:	2c00      	cmp	r4, #0
 8013214:	f040 808a 	bne.w	801332c <_dtoa_r+0x4a4>
 8013218:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801321c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013220:	ec41 0b17 	vmov	d7, r0, r1
 8013224:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801322c:	f300 826a 	bgt.w	8013704 <_dtoa_r+0x87c>
 8013230:	eeb1 7b47 	vneg.f64	d7, d7
 8013234:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801323c:	d423      	bmi.n	8013286 <_dtoa_r+0x3fe>
 801323e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013242:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013244:	2a00      	cmp	r2, #0
 8013246:	f2c0 8129 	blt.w	801349c <_dtoa_r+0x614>
 801324a:	f1b8 0f0e 	cmp.w	r8, #14
 801324e:	f300 8125 	bgt.w	801349c <_dtoa_r+0x614>
 8013252:	4b90      	ldr	r3, [pc, #576]	@ (8013494 <_dtoa_r+0x60c>)
 8013254:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013258:	ed93 6b00 	vldr	d6, [r3]
 801325c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801325e:	2b00      	cmp	r3, #0
 8013260:	f280 80c8 	bge.w	80133f4 <_dtoa_r+0x56c>
 8013264:	f1ba 0f00 	cmp.w	sl, #0
 8013268:	f300 80c4 	bgt.w	80133f4 <_dtoa_r+0x56c>
 801326c:	d10b      	bne.n	8013286 <_dtoa_r+0x3fe>
 801326e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013272:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013276:	ed9d 7b02 	vldr	d7, [sp, #8]
 801327a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801327e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013282:	f2c0 823c 	blt.w	80136fe <_dtoa_r+0x876>
 8013286:	2400      	movs	r4, #0
 8013288:	4625      	mov	r5, r4
 801328a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801328c:	43db      	mvns	r3, r3
 801328e:	9305      	str	r3, [sp, #20]
 8013290:	463e      	mov	r6, r7
 8013292:	f04f 0800 	mov.w	r8, #0
 8013296:	4621      	mov	r1, r4
 8013298:	4648      	mov	r0, r9
 801329a:	f000 fbef 	bl	8013a7c <_Bfree>
 801329e:	2d00      	cmp	r5, #0
 80132a0:	f000 80a2 	beq.w	80133e8 <_dtoa_r+0x560>
 80132a4:	f1b8 0f00 	cmp.w	r8, #0
 80132a8:	d005      	beq.n	80132b6 <_dtoa_r+0x42e>
 80132aa:	45a8      	cmp	r8, r5
 80132ac:	d003      	beq.n	80132b6 <_dtoa_r+0x42e>
 80132ae:	4641      	mov	r1, r8
 80132b0:	4648      	mov	r0, r9
 80132b2:	f000 fbe3 	bl	8013a7c <_Bfree>
 80132b6:	4629      	mov	r1, r5
 80132b8:	4648      	mov	r0, r9
 80132ba:	f000 fbdf 	bl	8013a7c <_Bfree>
 80132be:	e093      	b.n	80133e8 <_dtoa_r+0x560>
 80132c0:	2202      	movs	r2, #2
 80132c2:	e76c      	b.n	801319e <_dtoa_r+0x316>
 80132c4:	07cc      	lsls	r4, r1, #31
 80132c6:	d504      	bpl.n	80132d2 <_dtoa_r+0x44a>
 80132c8:	ed90 6b00 	vldr	d6, [r0]
 80132cc:	3201      	adds	r2, #1
 80132ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80132d2:	1049      	asrs	r1, r1, #1
 80132d4:	3008      	adds	r0, #8
 80132d6:	e763      	b.n	80131a0 <_dtoa_r+0x318>
 80132d8:	d022      	beq.n	8013320 <_dtoa_r+0x498>
 80132da:	f1c8 0100 	rsb	r1, r8, #0
 80132de:	4a6d      	ldr	r2, [pc, #436]	@ (8013494 <_dtoa_r+0x60c>)
 80132e0:	f001 000f 	and.w	r0, r1, #15
 80132e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80132e8:	ed92 7b00 	vldr	d7, [r2]
 80132ec:	ee28 7b07 	vmul.f64	d7, d8, d7
 80132f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80132f4:	4868      	ldr	r0, [pc, #416]	@ (8013498 <_dtoa_r+0x610>)
 80132f6:	1109      	asrs	r1, r1, #4
 80132f8:	2400      	movs	r4, #0
 80132fa:	2202      	movs	r2, #2
 80132fc:	b929      	cbnz	r1, 801330a <_dtoa_r+0x482>
 80132fe:	2c00      	cmp	r4, #0
 8013300:	f43f af57 	beq.w	80131b2 <_dtoa_r+0x32a>
 8013304:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013308:	e753      	b.n	80131b2 <_dtoa_r+0x32a>
 801330a:	07ce      	lsls	r6, r1, #31
 801330c:	d505      	bpl.n	801331a <_dtoa_r+0x492>
 801330e:	ed90 6b00 	vldr	d6, [r0]
 8013312:	3201      	adds	r2, #1
 8013314:	2401      	movs	r4, #1
 8013316:	ee27 7b06 	vmul.f64	d7, d7, d6
 801331a:	1049      	asrs	r1, r1, #1
 801331c:	3008      	adds	r0, #8
 801331e:	e7ed      	b.n	80132fc <_dtoa_r+0x474>
 8013320:	2202      	movs	r2, #2
 8013322:	e746      	b.n	80131b2 <_dtoa_r+0x32a>
 8013324:	f8cd 8014 	str.w	r8, [sp, #20]
 8013328:	4654      	mov	r4, sl
 801332a:	e762      	b.n	80131f2 <_dtoa_r+0x36a>
 801332c:	4a59      	ldr	r2, [pc, #356]	@ (8013494 <_dtoa_r+0x60c>)
 801332e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013332:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013336:	9a08      	ldr	r2, [sp, #32]
 8013338:	ec41 0b17 	vmov	d7, r0, r1
 801333c:	443c      	add	r4, r7
 801333e:	b34a      	cbz	r2, 8013394 <_dtoa_r+0x50c>
 8013340:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013344:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013348:	463e      	mov	r6, r7
 801334a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801334e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013352:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013356:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801335a:	ee14 2a90 	vmov	r2, s9
 801335e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013362:	3230      	adds	r2, #48	@ 0x30
 8013364:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013368:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801336c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013370:	f806 2b01 	strb.w	r2, [r6], #1
 8013374:	d438      	bmi.n	80133e8 <_dtoa_r+0x560>
 8013376:	ee32 5b46 	vsub.f64	d5, d2, d6
 801337a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801337e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013382:	d46e      	bmi.n	8013462 <_dtoa_r+0x5da>
 8013384:	42a6      	cmp	r6, r4
 8013386:	f43f af5a 	beq.w	801323e <_dtoa_r+0x3b6>
 801338a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801338e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013392:	e7e0      	b.n	8013356 <_dtoa_r+0x4ce>
 8013394:	4621      	mov	r1, r4
 8013396:	463e      	mov	r6, r7
 8013398:	ee27 7b04 	vmul.f64	d7, d7, d4
 801339c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80133a0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80133a4:	ee14 2a90 	vmov	r2, s9
 80133a8:	3230      	adds	r2, #48	@ 0x30
 80133aa:	f806 2b01 	strb.w	r2, [r6], #1
 80133ae:	42a6      	cmp	r6, r4
 80133b0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80133b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80133b8:	d119      	bne.n	80133ee <_dtoa_r+0x566>
 80133ba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80133be:	ee37 4b05 	vadd.f64	d4, d7, d5
 80133c2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80133c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ca:	dc4a      	bgt.n	8013462 <_dtoa_r+0x5da>
 80133cc:	ee35 5b47 	vsub.f64	d5, d5, d7
 80133d0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80133d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133d8:	f57f af31 	bpl.w	801323e <_dtoa_r+0x3b6>
 80133dc:	460e      	mov	r6, r1
 80133de:	3901      	subs	r1, #1
 80133e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80133e4:	2b30      	cmp	r3, #48	@ 0x30
 80133e6:	d0f9      	beq.n	80133dc <_dtoa_r+0x554>
 80133e8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80133ec:	e027      	b.n	801343e <_dtoa_r+0x5b6>
 80133ee:	ee26 6b03 	vmul.f64	d6, d6, d3
 80133f2:	e7d5      	b.n	80133a0 <_dtoa_r+0x518>
 80133f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80133f8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80133fc:	463e      	mov	r6, r7
 80133fe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013402:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013406:	ee15 3a10 	vmov	r3, s10
 801340a:	3330      	adds	r3, #48	@ 0x30
 801340c:	f806 3b01 	strb.w	r3, [r6], #1
 8013410:	1bf3      	subs	r3, r6, r7
 8013412:	459a      	cmp	sl, r3
 8013414:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013418:	eea3 7b46 	vfms.f64	d7, d3, d6
 801341c:	d132      	bne.n	8013484 <_dtoa_r+0x5fc>
 801341e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013422:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801342a:	dc18      	bgt.n	801345e <_dtoa_r+0x5d6>
 801342c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013434:	d103      	bne.n	801343e <_dtoa_r+0x5b6>
 8013436:	ee15 3a10 	vmov	r3, s10
 801343a:	07db      	lsls	r3, r3, #31
 801343c:	d40f      	bmi.n	801345e <_dtoa_r+0x5d6>
 801343e:	9901      	ldr	r1, [sp, #4]
 8013440:	4648      	mov	r0, r9
 8013442:	f000 fb1b 	bl	8013a7c <_Bfree>
 8013446:	2300      	movs	r3, #0
 8013448:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801344a:	7033      	strb	r3, [r6, #0]
 801344c:	f108 0301 	add.w	r3, r8, #1
 8013450:	6013      	str	r3, [r2, #0]
 8013452:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013454:	2b00      	cmp	r3, #0
 8013456:	f000 824b 	beq.w	80138f0 <_dtoa_r+0xa68>
 801345a:	601e      	str	r6, [r3, #0]
 801345c:	e248      	b.n	80138f0 <_dtoa_r+0xa68>
 801345e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013462:	4633      	mov	r3, r6
 8013464:	461e      	mov	r6, r3
 8013466:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801346a:	2a39      	cmp	r2, #57	@ 0x39
 801346c:	d106      	bne.n	801347c <_dtoa_r+0x5f4>
 801346e:	429f      	cmp	r7, r3
 8013470:	d1f8      	bne.n	8013464 <_dtoa_r+0x5dc>
 8013472:	9a05      	ldr	r2, [sp, #20]
 8013474:	3201      	adds	r2, #1
 8013476:	9205      	str	r2, [sp, #20]
 8013478:	2230      	movs	r2, #48	@ 0x30
 801347a:	703a      	strb	r2, [r7, #0]
 801347c:	781a      	ldrb	r2, [r3, #0]
 801347e:	3201      	adds	r2, #1
 8013480:	701a      	strb	r2, [r3, #0]
 8013482:	e7b1      	b.n	80133e8 <_dtoa_r+0x560>
 8013484:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013488:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801348c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013490:	d1b5      	bne.n	80133fe <_dtoa_r+0x576>
 8013492:	e7d4      	b.n	801343e <_dtoa_r+0x5b6>
 8013494:	08015c48 	.word	0x08015c48
 8013498:	08015c20 	.word	0x08015c20
 801349c:	9908      	ldr	r1, [sp, #32]
 801349e:	2900      	cmp	r1, #0
 80134a0:	f000 80e9 	beq.w	8013676 <_dtoa_r+0x7ee>
 80134a4:	9907      	ldr	r1, [sp, #28]
 80134a6:	2901      	cmp	r1, #1
 80134a8:	f300 80cb 	bgt.w	8013642 <_dtoa_r+0x7ba>
 80134ac:	2d00      	cmp	r5, #0
 80134ae:	f000 80c4 	beq.w	801363a <_dtoa_r+0x7b2>
 80134b2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80134b6:	9e04      	ldr	r6, [sp, #16]
 80134b8:	461c      	mov	r4, r3
 80134ba:	9305      	str	r3, [sp, #20]
 80134bc:	9b04      	ldr	r3, [sp, #16]
 80134be:	4413      	add	r3, r2
 80134c0:	9304      	str	r3, [sp, #16]
 80134c2:	9b06      	ldr	r3, [sp, #24]
 80134c4:	2101      	movs	r1, #1
 80134c6:	4413      	add	r3, r2
 80134c8:	4648      	mov	r0, r9
 80134ca:	9306      	str	r3, [sp, #24]
 80134cc:	f000 fb8a 	bl	8013be4 <__i2b>
 80134d0:	9b05      	ldr	r3, [sp, #20]
 80134d2:	4605      	mov	r5, r0
 80134d4:	b166      	cbz	r6, 80134f0 <_dtoa_r+0x668>
 80134d6:	9a06      	ldr	r2, [sp, #24]
 80134d8:	2a00      	cmp	r2, #0
 80134da:	dd09      	ble.n	80134f0 <_dtoa_r+0x668>
 80134dc:	42b2      	cmp	r2, r6
 80134de:	9904      	ldr	r1, [sp, #16]
 80134e0:	bfa8      	it	ge
 80134e2:	4632      	movge	r2, r6
 80134e4:	1a89      	subs	r1, r1, r2
 80134e6:	9104      	str	r1, [sp, #16]
 80134e8:	9906      	ldr	r1, [sp, #24]
 80134ea:	1ab6      	subs	r6, r6, r2
 80134ec:	1a8a      	subs	r2, r1, r2
 80134ee:	9206      	str	r2, [sp, #24]
 80134f0:	b30b      	cbz	r3, 8013536 <_dtoa_r+0x6ae>
 80134f2:	9a08      	ldr	r2, [sp, #32]
 80134f4:	2a00      	cmp	r2, #0
 80134f6:	f000 80c5 	beq.w	8013684 <_dtoa_r+0x7fc>
 80134fa:	2c00      	cmp	r4, #0
 80134fc:	f000 80bf 	beq.w	801367e <_dtoa_r+0x7f6>
 8013500:	4629      	mov	r1, r5
 8013502:	4622      	mov	r2, r4
 8013504:	4648      	mov	r0, r9
 8013506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013508:	f000 fc24 	bl	8013d54 <__pow5mult>
 801350c:	9a01      	ldr	r2, [sp, #4]
 801350e:	4601      	mov	r1, r0
 8013510:	4605      	mov	r5, r0
 8013512:	4648      	mov	r0, r9
 8013514:	f000 fb7c 	bl	8013c10 <__multiply>
 8013518:	9901      	ldr	r1, [sp, #4]
 801351a:	9005      	str	r0, [sp, #20]
 801351c:	4648      	mov	r0, r9
 801351e:	f000 faad 	bl	8013a7c <_Bfree>
 8013522:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013524:	1b1b      	subs	r3, r3, r4
 8013526:	f000 80b0 	beq.w	801368a <_dtoa_r+0x802>
 801352a:	9905      	ldr	r1, [sp, #20]
 801352c:	461a      	mov	r2, r3
 801352e:	4648      	mov	r0, r9
 8013530:	f000 fc10 	bl	8013d54 <__pow5mult>
 8013534:	9001      	str	r0, [sp, #4]
 8013536:	2101      	movs	r1, #1
 8013538:	4648      	mov	r0, r9
 801353a:	f000 fb53 	bl	8013be4 <__i2b>
 801353e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013540:	4604      	mov	r4, r0
 8013542:	2b00      	cmp	r3, #0
 8013544:	f000 81da 	beq.w	80138fc <_dtoa_r+0xa74>
 8013548:	461a      	mov	r2, r3
 801354a:	4601      	mov	r1, r0
 801354c:	4648      	mov	r0, r9
 801354e:	f000 fc01 	bl	8013d54 <__pow5mult>
 8013552:	9b07      	ldr	r3, [sp, #28]
 8013554:	2b01      	cmp	r3, #1
 8013556:	4604      	mov	r4, r0
 8013558:	f300 80a0 	bgt.w	801369c <_dtoa_r+0x814>
 801355c:	9b02      	ldr	r3, [sp, #8]
 801355e:	2b00      	cmp	r3, #0
 8013560:	f040 8096 	bne.w	8013690 <_dtoa_r+0x808>
 8013564:	9b03      	ldr	r3, [sp, #12]
 8013566:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801356a:	2a00      	cmp	r2, #0
 801356c:	f040 8092 	bne.w	8013694 <_dtoa_r+0x80c>
 8013570:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013574:	0d12      	lsrs	r2, r2, #20
 8013576:	0512      	lsls	r2, r2, #20
 8013578:	2a00      	cmp	r2, #0
 801357a:	f000 808d 	beq.w	8013698 <_dtoa_r+0x810>
 801357e:	9b04      	ldr	r3, [sp, #16]
 8013580:	3301      	adds	r3, #1
 8013582:	9304      	str	r3, [sp, #16]
 8013584:	9b06      	ldr	r3, [sp, #24]
 8013586:	3301      	adds	r3, #1
 8013588:	9306      	str	r3, [sp, #24]
 801358a:	2301      	movs	r3, #1
 801358c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801358e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013590:	2b00      	cmp	r3, #0
 8013592:	f000 81b9 	beq.w	8013908 <_dtoa_r+0xa80>
 8013596:	6922      	ldr	r2, [r4, #16]
 8013598:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801359c:	6910      	ldr	r0, [r2, #16]
 801359e:	f000 fad5 	bl	8013b4c <__hi0bits>
 80135a2:	f1c0 0020 	rsb	r0, r0, #32
 80135a6:	9b06      	ldr	r3, [sp, #24]
 80135a8:	4418      	add	r0, r3
 80135aa:	f010 001f 	ands.w	r0, r0, #31
 80135ae:	f000 8081 	beq.w	80136b4 <_dtoa_r+0x82c>
 80135b2:	f1c0 0220 	rsb	r2, r0, #32
 80135b6:	2a04      	cmp	r2, #4
 80135b8:	dd73      	ble.n	80136a2 <_dtoa_r+0x81a>
 80135ba:	9b04      	ldr	r3, [sp, #16]
 80135bc:	f1c0 001c 	rsb	r0, r0, #28
 80135c0:	4403      	add	r3, r0
 80135c2:	9304      	str	r3, [sp, #16]
 80135c4:	9b06      	ldr	r3, [sp, #24]
 80135c6:	4406      	add	r6, r0
 80135c8:	4403      	add	r3, r0
 80135ca:	9306      	str	r3, [sp, #24]
 80135cc:	9b04      	ldr	r3, [sp, #16]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	dd05      	ble.n	80135de <_dtoa_r+0x756>
 80135d2:	9901      	ldr	r1, [sp, #4]
 80135d4:	461a      	mov	r2, r3
 80135d6:	4648      	mov	r0, r9
 80135d8:	f000 fc16 	bl	8013e08 <__lshift>
 80135dc:	9001      	str	r0, [sp, #4]
 80135de:	9b06      	ldr	r3, [sp, #24]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	dd05      	ble.n	80135f0 <_dtoa_r+0x768>
 80135e4:	4621      	mov	r1, r4
 80135e6:	461a      	mov	r2, r3
 80135e8:	4648      	mov	r0, r9
 80135ea:	f000 fc0d 	bl	8013e08 <__lshift>
 80135ee:	4604      	mov	r4, r0
 80135f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d060      	beq.n	80136b8 <_dtoa_r+0x830>
 80135f6:	9801      	ldr	r0, [sp, #4]
 80135f8:	4621      	mov	r1, r4
 80135fa:	f000 fc71 	bl	8013ee0 <__mcmp>
 80135fe:	2800      	cmp	r0, #0
 8013600:	da5a      	bge.n	80136b8 <_dtoa_r+0x830>
 8013602:	f108 33ff 	add.w	r3, r8, #4294967295
 8013606:	9305      	str	r3, [sp, #20]
 8013608:	9901      	ldr	r1, [sp, #4]
 801360a:	2300      	movs	r3, #0
 801360c:	220a      	movs	r2, #10
 801360e:	4648      	mov	r0, r9
 8013610:	f000 fa56 	bl	8013ac0 <__multadd>
 8013614:	9b08      	ldr	r3, [sp, #32]
 8013616:	9001      	str	r0, [sp, #4]
 8013618:	2b00      	cmp	r3, #0
 801361a:	f000 8177 	beq.w	801390c <_dtoa_r+0xa84>
 801361e:	4629      	mov	r1, r5
 8013620:	2300      	movs	r3, #0
 8013622:	220a      	movs	r2, #10
 8013624:	4648      	mov	r0, r9
 8013626:	f000 fa4b 	bl	8013ac0 <__multadd>
 801362a:	f1bb 0f00 	cmp.w	fp, #0
 801362e:	4605      	mov	r5, r0
 8013630:	dc6e      	bgt.n	8013710 <_dtoa_r+0x888>
 8013632:	9b07      	ldr	r3, [sp, #28]
 8013634:	2b02      	cmp	r3, #2
 8013636:	dc48      	bgt.n	80136ca <_dtoa_r+0x842>
 8013638:	e06a      	b.n	8013710 <_dtoa_r+0x888>
 801363a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801363c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013640:	e739      	b.n	80134b6 <_dtoa_r+0x62e>
 8013642:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013646:	42a3      	cmp	r3, r4
 8013648:	db07      	blt.n	801365a <_dtoa_r+0x7d2>
 801364a:	f1ba 0f00 	cmp.w	sl, #0
 801364e:	eba3 0404 	sub.w	r4, r3, r4
 8013652:	db0b      	blt.n	801366c <_dtoa_r+0x7e4>
 8013654:	9e04      	ldr	r6, [sp, #16]
 8013656:	4652      	mov	r2, sl
 8013658:	e72f      	b.n	80134ba <_dtoa_r+0x632>
 801365a:	1ae2      	subs	r2, r4, r3
 801365c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801365e:	9e04      	ldr	r6, [sp, #16]
 8013660:	4413      	add	r3, r2
 8013662:	930a      	str	r3, [sp, #40]	@ 0x28
 8013664:	4652      	mov	r2, sl
 8013666:	4623      	mov	r3, r4
 8013668:	2400      	movs	r4, #0
 801366a:	e726      	b.n	80134ba <_dtoa_r+0x632>
 801366c:	9a04      	ldr	r2, [sp, #16]
 801366e:	eba2 060a 	sub.w	r6, r2, sl
 8013672:	2200      	movs	r2, #0
 8013674:	e721      	b.n	80134ba <_dtoa_r+0x632>
 8013676:	9e04      	ldr	r6, [sp, #16]
 8013678:	9d08      	ldr	r5, [sp, #32]
 801367a:	461c      	mov	r4, r3
 801367c:	e72a      	b.n	80134d4 <_dtoa_r+0x64c>
 801367e:	9a01      	ldr	r2, [sp, #4]
 8013680:	9205      	str	r2, [sp, #20]
 8013682:	e752      	b.n	801352a <_dtoa_r+0x6a2>
 8013684:	9901      	ldr	r1, [sp, #4]
 8013686:	461a      	mov	r2, r3
 8013688:	e751      	b.n	801352e <_dtoa_r+0x6a6>
 801368a:	9b05      	ldr	r3, [sp, #20]
 801368c:	9301      	str	r3, [sp, #4]
 801368e:	e752      	b.n	8013536 <_dtoa_r+0x6ae>
 8013690:	2300      	movs	r3, #0
 8013692:	e77b      	b.n	801358c <_dtoa_r+0x704>
 8013694:	9b02      	ldr	r3, [sp, #8]
 8013696:	e779      	b.n	801358c <_dtoa_r+0x704>
 8013698:	920b      	str	r2, [sp, #44]	@ 0x2c
 801369a:	e778      	b.n	801358e <_dtoa_r+0x706>
 801369c:	2300      	movs	r3, #0
 801369e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80136a0:	e779      	b.n	8013596 <_dtoa_r+0x70e>
 80136a2:	d093      	beq.n	80135cc <_dtoa_r+0x744>
 80136a4:	9b04      	ldr	r3, [sp, #16]
 80136a6:	321c      	adds	r2, #28
 80136a8:	4413      	add	r3, r2
 80136aa:	9304      	str	r3, [sp, #16]
 80136ac:	9b06      	ldr	r3, [sp, #24]
 80136ae:	4416      	add	r6, r2
 80136b0:	4413      	add	r3, r2
 80136b2:	e78a      	b.n	80135ca <_dtoa_r+0x742>
 80136b4:	4602      	mov	r2, r0
 80136b6:	e7f5      	b.n	80136a4 <_dtoa_r+0x81c>
 80136b8:	f1ba 0f00 	cmp.w	sl, #0
 80136bc:	f8cd 8014 	str.w	r8, [sp, #20]
 80136c0:	46d3      	mov	fp, sl
 80136c2:	dc21      	bgt.n	8013708 <_dtoa_r+0x880>
 80136c4:	9b07      	ldr	r3, [sp, #28]
 80136c6:	2b02      	cmp	r3, #2
 80136c8:	dd1e      	ble.n	8013708 <_dtoa_r+0x880>
 80136ca:	f1bb 0f00 	cmp.w	fp, #0
 80136ce:	f47f addc 	bne.w	801328a <_dtoa_r+0x402>
 80136d2:	4621      	mov	r1, r4
 80136d4:	465b      	mov	r3, fp
 80136d6:	2205      	movs	r2, #5
 80136d8:	4648      	mov	r0, r9
 80136da:	f000 f9f1 	bl	8013ac0 <__multadd>
 80136de:	4601      	mov	r1, r0
 80136e0:	4604      	mov	r4, r0
 80136e2:	9801      	ldr	r0, [sp, #4]
 80136e4:	f000 fbfc 	bl	8013ee0 <__mcmp>
 80136e8:	2800      	cmp	r0, #0
 80136ea:	f77f adce 	ble.w	801328a <_dtoa_r+0x402>
 80136ee:	463e      	mov	r6, r7
 80136f0:	2331      	movs	r3, #49	@ 0x31
 80136f2:	f806 3b01 	strb.w	r3, [r6], #1
 80136f6:	9b05      	ldr	r3, [sp, #20]
 80136f8:	3301      	adds	r3, #1
 80136fa:	9305      	str	r3, [sp, #20]
 80136fc:	e5c9      	b.n	8013292 <_dtoa_r+0x40a>
 80136fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8013702:	4654      	mov	r4, sl
 8013704:	4625      	mov	r5, r4
 8013706:	e7f2      	b.n	80136ee <_dtoa_r+0x866>
 8013708:	9b08      	ldr	r3, [sp, #32]
 801370a:	2b00      	cmp	r3, #0
 801370c:	f000 8102 	beq.w	8013914 <_dtoa_r+0xa8c>
 8013710:	2e00      	cmp	r6, #0
 8013712:	dd05      	ble.n	8013720 <_dtoa_r+0x898>
 8013714:	4629      	mov	r1, r5
 8013716:	4632      	mov	r2, r6
 8013718:	4648      	mov	r0, r9
 801371a:	f000 fb75 	bl	8013e08 <__lshift>
 801371e:	4605      	mov	r5, r0
 8013720:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013722:	2b00      	cmp	r3, #0
 8013724:	d058      	beq.n	80137d8 <_dtoa_r+0x950>
 8013726:	6869      	ldr	r1, [r5, #4]
 8013728:	4648      	mov	r0, r9
 801372a:	f000 f967 	bl	80139fc <_Balloc>
 801372e:	4606      	mov	r6, r0
 8013730:	b928      	cbnz	r0, 801373e <_dtoa_r+0x8b6>
 8013732:	4b82      	ldr	r3, [pc, #520]	@ (801393c <_dtoa_r+0xab4>)
 8013734:	4602      	mov	r2, r0
 8013736:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801373a:	f7ff bbbe 	b.w	8012eba <_dtoa_r+0x32>
 801373e:	692a      	ldr	r2, [r5, #16]
 8013740:	3202      	adds	r2, #2
 8013742:	0092      	lsls	r2, r2, #2
 8013744:	f105 010c 	add.w	r1, r5, #12
 8013748:	300c      	adds	r0, #12
 801374a:	f7ff fb04 	bl	8012d56 <memcpy>
 801374e:	2201      	movs	r2, #1
 8013750:	4631      	mov	r1, r6
 8013752:	4648      	mov	r0, r9
 8013754:	f000 fb58 	bl	8013e08 <__lshift>
 8013758:	1c7b      	adds	r3, r7, #1
 801375a:	9304      	str	r3, [sp, #16]
 801375c:	eb07 030b 	add.w	r3, r7, fp
 8013760:	9309      	str	r3, [sp, #36]	@ 0x24
 8013762:	9b02      	ldr	r3, [sp, #8]
 8013764:	f003 0301 	and.w	r3, r3, #1
 8013768:	46a8      	mov	r8, r5
 801376a:	9308      	str	r3, [sp, #32]
 801376c:	4605      	mov	r5, r0
 801376e:	9b04      	ldr	r3, [sp, #16]
 8013770:	9801      	ldr	r0, [sp, #4]
 8013772:	4621      	mov	r1, r4
 8013774:	f103 3bff 	add.w	fp, r3, #4294967295
 8013778:	f7ff fafb 	bl	8012d72 <quorem>
 801377c:	4641      	mov	r1, r8
 801377e:	9002      	str	r0, [sp, #8]
 8013780:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013784:	9801      	ldr	r0, [sp, #4]
 8013786:	f000 fbab 	bl	8013ee0 <__mcmp>
 801378a:	462a      	mov	r2, r5
 801378c:	9006      	str	r0, [sp, #24]
 801378e:	4621      	mov	r1, r4
 8013790:	4648      	mov	r0, r9
 8013792:	f000 fbc1 	bl	8013f18 <__mdiff>
 8013796:	68c2      	ldr	r2, [r0, #12]
 8013798:	4606      	mov	r6, r0
 801379a:	b9fa      	cbnz	r2, 80137dc <_dtoa_r+0x954>
 801379c:	4601      	mov	r1, r0
 801379e:	9801      	ldr	r0, [sp, #4]
 80137a0:	f000 fb9e 	bl	8013ee0 <__mcmp>
 80137a4:	4602      	mov	r2, r0
 80137a6:	4631      	mov	r1, r6
 80137a8:	4648      	mov	r0, r9
 80137aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80137ac:	f000 f966 	bl	8013a7c <_Bfree>
 80137b0:	9b07      	ldr	r3, [sp, #28]
 80137b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80137b4:	9e04      	ldr	r6, [sp, #16]
 80137b6:	ea42 0103 	orr.w	r1, r2, r3
 80137ba:	9b08      	ldr	r3, [sp, #32]
 80137bc:	4319      	orrs	r1, r3
 80137be:	d10f      	bne.n	80137e0 <_dtoa_r+0x958>
 80137c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80137c4:	d028      	beq.n	8013818 <_dtoa_r+0x990>
 80137c6:	9b06      	ldr	r3, [sp, #24]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	dd02      	ble.n	80137d2 <_dtoa_r+0x94a>
 80137cc:	9b02      	ldr	r3, [sp, #8]
 80137ce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80137d2:	f88b a000 	strb.w	sl, [fp]
 80137d6:	e55e      	b.n	8013296 <_dtoa_r+0x40e>
 80137d8:	4628      	mov	r0, r5
 80137da:	e7bd      	b.n	8013758 <_dtoa_r+0x8d0>
 80137dc:	2201      	movs	r2, #1
 80137de:	e7e2      	b.n	80137a6 <_dtoa_r+0x91e>
 80137e0:	9b06      	ldr	r3, [sp, #24]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	db04      	blt.n	80137f0 <_dtoa_r+0x968>
 80137e6:	9907      	ldr	r1, [sp, #28]
 80137e8:	430b      	orrs	r3, r1
 80137ea:	9908      	ldr	r1, [sp, #32]
 80137ec:	430b      	orrs	r3, r1
 80137ee:	d120      	bne.n	8013832 <_dtoa_r+0x9aa>
 80137f0:	2a00      	cmp	r2, #0
 80137f2:	ddee      	ble.n	80137d2 <_dtoa_r+0x94a>
 80137f4:	9901      	ldr	r1, [sp, #4]
 80137f6:	2201      	movs	r2, #1
 80137f8:	4648      	mov	r0, r9
 80137fa:	f000 fb05 	bl	8013e08 <__lshift>
 80137fe:	4621      	mov	r1, r4
 8013800:	9001      	str	r0, [sp, #4]
 8013802:	f000 fb6d 	bl	8013ee0 <__mcmp>
 8013806:	2800      	cmp	r0, #0
 8013808:	dc03      	bgt.n	8013812 <_dtoa_r+0x98a>
 801380a:	d1e2      	bne.n	80137d2 <_dtoa_r+0x94a>
 801380c:	f01a 0f01 	tst.w	sl, #1
 8013810:	d0df      	beq.n	80137d2 <_dtoa_r+0x94a>
 8013812:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013816:	d1d9      	bne.n	80137cc <_dtoa_r+0x944>
 8013818:	2339      	movs	r3, #57	@ 0x39
 801381a:	f88b 3000 	strb.w	r3, [fp]
 801381e:	4633      	mov	r3, r6
 8013820:	461e      	mov	r6, r3
 8013822:	3b01      	subs	r3, #1
 8013824:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013828:	2a39      	cmp	r2, #57	@ 0x39
 801382a:	d052      	beq.n	80138d2 <_dtoa_r+0xa4a>
 801382c:	3201      	adds	r2, #1
 801382e:	701a      	strb	r2, [r3, #0]
 8013830:	e531      	b.n	8013296 <_dtoa_r+0x40e>
 8013832:	2a00      	cmp	r2, #0
 8013834:	dd07      	ble.n	8013846 <_dtoa_r+0x9be>
 8013836:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801383a:	d0ed      	beq.n	8013818 <_dtoa_r+0x990>
 801383c:	f10a 0301 	add.w	r3, sl, #1
 8013840:	f88b 3000 	strb.w	r3, [fp]
 8013844:	e527      	b.n	8013296 <_dtoa_r+0x40e>
 8013846:	9b04      	ldr	r3, [sp, #16]
 8013848:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801384a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801384e:	4293      	cmp	r3, r2
 8013850:	d029      	beq.n	80138a6 <_dtoa_r+0xa1e>
 8013852:	9901      	ldr	r1, [sp, #4]
 8013854:	2300      	movs	r3, #0
 8013856:	220a      	movs	r2, #10
 8013858:	4648      	mov	r0, r9
 801385a:	f000 f931 	bl	8013ac0 <__multadd>
 801385e:	45a8      	cmp	r8, r5
 8013860:	9001      	str	r0, [sp, #4]
 8013862:	f04f 0300 	mov.w	r3, #0
 8013866:	f04f 020a 	mov.w	r2, #10
 801386a:	4641      	mov	r1, r8
 801386c:	4648      	mov	r0, r9
 801386e:	d107      	bne.n	8013880 <_dtoa_r+0x9f8>
 8013870:	f000 f926 	bl	8013ac0 <__multadd>
 8013874:	4680      	mov	r8, r0
 8013876:	4605      	mov	r5, r0
 8013878:	9b04      	ldr	r3, [sp, #16]
 801387a:	3301      	adds	r3, #1
 801387c:	9304      	str	r3, [sp, #16]
 801387e:	e776      	b.n	801376e <_dtoa_r+0x8e6>
 8013880:	f000 f91e 	bl	8013ac0 <__multadd>
 8013884:	4629      	mov	r1, r5
 8013886:	4680      	mov	r8, r0
 8013888:	2300      	movs	r3, #0
 801388a:	220a      	movs	r2, #10
 801388c:	4648      	mov	r0, r9
 801388e:	f000 f917 	bl	8013ac0 <__multadd>
 8013892:	4605      	mov	r5, r0
 8013894:	e7f0      	b.n	8013878 <_dtoa_r+0x9f0>
 8013896:	f1bb 0f00 	cmp.w	fp, #0
 801389a:	bfcc      	ite	gt
 801389c:	465e      	movgt	r6, fp
 801389e:	2601      	movle	r6, #1
 80138a0:	443e      	add	r6, r7
 80138a2:	f04f 0800 	mov.w	r8, #0
 80138a6:	9901      	ldr	r1, [sp, #4]
 80138a8:	2201      	movs	r2, #1
 80138aa:	4648      	mov	r0, r9
 80138ac:	f000 faac 	bl	8013e08 <__lshift>
 80138b0:	4621      	mov	r1, r4
 80138b2:	9001      	str	r0, [sp, #4]
 80138b4:	f000 fb14 	bl	8013ee0 <__mcmp>
 80138b8:	2800      	cmp	r0, #0
 80138ba:	dcb0      	bgt.n	801381e <_dtoa_r+0x996>
 80138bc:	d102      	bne.n	80138c4 <_dtoa_r+0xa3c>
 80138be:	f01a 0f01 	tst.w	sl, #1
 80138c2:	d1ac      	bne.n	801381e <_dtoa_r+0x996>
 80138c4:	4633      	mov	r3, r6
 80138c6:	461e      	mov	r6, r3
 80138c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80138cc:	2a30      	cmp	r2, #48	@ 0x30
 80138ce:	d0fa      	beq.n	80138c6 <_dtoa_r+0xa3e>
 80138d0:	e4e1      	b.n	8013296 <_dtoa_r+0x40e>
 80138d2:	429f      	cmp	r7, r3
 80138d4:	d1a4      	bne.n	8013820 <_dtoa_r+0x998>
 80138d6:	9b05      	ldr	r3, [sp, #20]
 80138d8:	3301      	adds	r3, #1
 80138da:	9305      	str	r3, [sp, #20]
 80138dc:	2331      	movs	r3, #49	@ 0x31
 80138de:	703b      	strb	r3, [r7, #0]
 80138e0:	e4d9      	b.n	8013296 <_dtoa_r+0x40e>
 80138e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80138e4:	4f16      	ldr	r7, [pc, #88]	@ (8013940 <_dtoa_r+0xab8>)
 80138e6:	b11b      	cbz	r3, 80138f0 <_dtoa_r+0xa68>
 80138e8:	f107 0308 	add.w	r3, r7, #8
 80138ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80138ee:	6013      	str	r3, [r2, #0]
 80138f0:	4638      	mov	r0, r7
 80138f2:	b011      	add	sp, #68	@ 0x44
 80138f4:	ecbd 8b02 	vpop	{d8}
 80138f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138fc:	9b07      	ldr	r3, [sp, #28]
 80138fe:	2b01      	cmp	r3, #1
 8013900:	f77f ae2c 	ble.w	801355c <_dtoa_r+0x6d4>
 8013904:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013906:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013908:	2001      	movs	r0, #1
 801390a:	e64c      	b.n	80135a6 <_dtoa_r+0x71e>
 801390c:	f1bb 0f00 	cmp.w	fp, #0
 8013910:	f77f aed8 	ble.w	80136c4 <_dtoa_r+0x83c>
 8013914:	463e      	mov	r6, r7
 8013916:	9801      	ldr	r0, [sp, #4]
 8013918:	4621      	mov	r1, r4
 801391a:	f7ff fa2a 	bl	8012d72 <quorem>
 801391e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013922:	f806 ab01 	strb.w	sl, [r6], #1
 8013926:	1bf2      	subs	r2, r6, r7
 8013928:	4593      	cmp	fp, r2
 801392a:	ddb4      	ble.n	8013896 <_dtoa_r+0xa0e>
 801392c:	9901      	ldr	r1, [sp, #4]
 801392e:	2300      	movs	r3, #0
 8013930:	220a      	movs	r2, #10
 8013932:	4648      	mov	r0, r9
 8013934:	f000 f8c4 	bl	8013ac0 <__multadd>
 8013938:	9001      	str	r0, [sp, #4]
 801393a:	e7ec      	b.n	8013916 <_dtoa_r+0xa8e>
 801393c:	08015b3d 	.word	0x08015b3d
 8013940:	08015ac1 	.word	0x08015ac1

08013944 <_free_r>:
 8013944:	b538      	push	{r3, r4, r5, lr}
 8013946:	4605      	mov	r5, r0
 8013948:	2900      	cmp	r1, #0
 801394a:	d041      	beq.n	80139d0 <_free_r+0x8c>
 801394c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013950:	1f0c      	subs	r4, r1, #4
 8013952:	2b00      	cmp	r3, #0
 8013954:	bfb8      	it	lt
 8013956:	18e4      	addlt	r4, r4, r3
 8013958:	f7fe fa30 	bl	8011dbc <__malloc_lock>
 801395c:	4a1d      	ldr	r2, [pc, #116]	@ (80139d4 <_free_r+0x90>)
 801395e:	6813      	ldr	r3, [r2, #0]
 8013960:	b933      	cbnz	r3, 8013970 <_free_r+0x2c>
 8013962:	6063      	str	r3, [r4, #4]
 8013964:	6014      	str	r4, [r2, #0]
 8013966:	4628      	mov	r0, r5
 8013968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801396c:	f7fe ba2c 	b.w	8011dc8 <__malloc_unlock>
 8013970:	42a3      	cmp	r3, r4
 8013972:	d908      	bls.n	8013986 <_free_r+0x42>
 8013974:	6820      	ldr	r0, [r4, #0]
 8013976:	1821      	adds	r1, r4, r0
 8013978:	428b      	cmp	r3, r1
 801397a:	bf01      	itttt	eq
 801397c:	6819      	ldreq	r1, [r3, #0]
 801397e:	685b      	ldreq	r3, [r3, #4]
 8013980:	1809      	addeq	r1, r1, r0
 8013982:	6021      	streq	r1, [r4, #0]
 8013984:	e7ed      	b.n	8013962 <_free_r+0x1e>
 8013986:	461a      	mov	r2, r3
 8013988:	685b      	ldr	r3, [r3, #4]
 801398a:	b10b      	cbz	r3, 8013990 <_free_r+0x4c>
 801398c:	42a3      	cmp	r3, r4
 801398e:	d9fa      	bls.n	8013986 <_free_r+0x42>
 8013990:	6811      	ldr	r1, [r2, #0]
 8013992:	1850      	adds	r0, r2, r1
 8013994:	42a0      	cmp	r0, r4
 8013996:	d10b      	bne.n	80139b0 <_free_r+0x6c>
 8013998:	6820      	ldr	r0, [r4, #0]
 801399a:	4401      	add	r1, r0
 801399c:	1850      	adds	r0, r2, r1
 801399e:	4283      	cmp	r3, r0
 80139a0:	6011      	str	r1, [r2, #0]
 80139a2:	d1e0      	bne.n	8013966 <_free_r+0x22>
 80139a4:	6818      	ldr	r0, [r3, #0]
 80139a6:	685b      	ldr	r3, [r3, #4]
 80139a8:	6053      	str	r3, [r2, #4]
 80139aa:	4408      	add	r0, r1
 80139ac:	6010      	str	r0, [r2, #0]
 80139ae:	e7da      	b.n	8013966 <_free_r+0x22>
 80139b0:	d902      	bls.n	80139b8 <_free_r+0x74>
 80139b2:	230c      	movs	r3, #12
 80139b4:	602b      	str	r3, [r5, #0]
 80139b6:	e7d6      	b.n	8013966 <_free_r+0x22>
 80139b8:	6820      	ldr	r0, [r4, #0]
 80139ba:	1821      	adds	r1, r4, r0
 80139bc:	428b      	cmp	r3, r1
 80139be:	bf04      	itt	eq
 80139c0:	6819      	ldreq	r1, [r3, #0]
 80139c2:	685b      	ldreq	r3, [r3, #4]
 80139c4:	6063      	str	r3, [r4, #4]
 80139c6:	bf04      	itt	eq
 80139c8:	1809      	addeq	r1, r1, r0
 80139ca:	6021      	streq	r1, [r4, #0]
 80139cc:	6054      	str	r4, [r2, #4]
 80139ce:	e7ca      	b.n	8013966 <_free_r+0x22>
 80139d0:	bd38      	pop	{r3, r4, r5, pc}
 80139d2:	bf00      	nop
 80139d4:	24003e6c 	.word	0x24003e6c

080139d8 <__ascii_mbtowc>:
 80139d8:	b082      	sub	sp, #8
 80139da:	b901      	cbnz	r1, 80139de <__ascii_mbtowc+0x6>
 80139dc:	a901      	add	r1, sp, #4
 80139de:	b142      	cbz	r2, 80139f2 <__ascii_mbtowc+0x1a>
 80139e0:	b14b      	cbz	r3, 80139f6 <__ascii_mbtowc+0x1e>
 80139e2:	7813      	ldrb	r3, [r2, #0]
 80139e4:	600b      	str	r3, [r1, #0]
 80139e6:	7812      	ldrb	r2, [r2, #0]
 80139e8:	1e10      	subs	r0, r2, #0
 80139ea:	bf18      	it	ne
 80139ec:	2001      	movne	r0, #1
 80139ee:	b002      	add	sp, #8
 80139f0:	4770      	bx	lr
 80139f2:	4610      	mov	r0, r2
 80139f4:	e7fb      	b.n	80139ee <__ascii_mbtowc+0x16>
 80139f6:	f06f 0001 	mvn.w	r0, #1
 80139fa:	e7f8      	b.n	80139ee <__ascii_mbtowc+0x16>

080139fc <_Balloc>:
 80139fc:	b570      	push	{r4, r5, r6, lr}
 80139fe:	69c6      	ldr	r6, [r0, #28]
 8013a00:	4604      	mov	r4, r0
 8013a02:	460d      	mov	r5, r1
 8013a04:	b976      	cbnz	r6, 8013a24 <_Balloc+0x28>
 8013a06:	2010      	movs	r0, #16
 8013a08:	f7fe f926 	bl	8011c58 <malloc>
 8013a0c:	4602      	mov	r2, r0
 8013a0e:	61e0      	str	r0, [r4, #28]
 8013a10:	b920      	cbnz	r0, 8013a1c <_Balloc+0x20>
 8013a12:	4b18      	ldr	r3, [pc, #96]	@ (8013a74 <_Balloc+0x78>)
 8013a14:	4818      	ldr	r0, [pc, #96]	@ (8013a78 <_Balloc+0x7c>)
 8013a16:	216b      	movs	r1, #107	@ 0x6b
 8013a18:	f001 faf4 	bl	8015004 <__assert_func>
 8013a1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a20:	6006      	str	r6, [r0, #0]
 8013a22:	60c6      	str	r6, [r0, #12]
 8013a24:	69e6      	ldr	r6, [r4, #28]
 8013a26:	68f3      	ldr	r3, [r6, #12]
 8013a28:	b183      	cbz	r3, 8013a4c <_Balloc+0x50>
 8013a2a:	69e3      	ldr	r3, [r4, #28]
 8013a2c:	68db      	ldr	r3, [r3, #12]
 8013a2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013a32:	b9b8      	cbnz	r0, 8013a64 <_Balloc+0x68>
 8013a34:	2101      	movs	r1, #1
 8013a36:	fa01 f605 	lsl.w	r6, r1, r5
 8013a3a:	1d72      	adds	r2, r6, #5
 8013a3c:	0092      	lsls	r2, r2, #2
 8013a3e:	4620      	mov	r0, r4
 8013a40:	f001 fafe 	bl	8015040 <_calloc_r>
 8013a44:	b160      	cbz	r0, 8013a60 <_Balloc+0x64>
 8013a46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013a4a:	e00e      	b.n	8013a6a <_Balloc+0x6e>
 8013a4c:	2221      	movs	r2, #33	@ 0x21
 8013a4e:	2104      	movs	r1, #4
 8013a50:	4620      	mov	r0, r4
 8013a52:	f001 faf5 	bl	8015040 <_calloc_r>
 8013a56:	69e3      	ldr	r3, [r4, #28]
 8013a58:	60f0      	str	r0, [r6, #12]
 8013a5a:	68db      	ldr	r3, [r3, #12]
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d1e4      	bne.n	8013a2a <_Balloc+0x2e>
 8013a60:	2000      	movs	r0, #0
 8013a62:	bd70      	pop	{r4, r5, r6, pc}
 8013a64:	6802      	ldr	r2, [r0, #0]
 8013a66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013a70:	e7f7      	b.n	8013a62 <_Balloc+0x66>
 8013a72:	bf00      	nop
 8013a74:	08015ace 	.word	0x08015ace
 8013a78:	08015b4e 	.word	0x08015b4e

08013a7c <_Bfree>:
 8013a7c:	b570      	push	{r4, r5, r6, lr}
 8013a7e:	69c6      	ldr	r6, [r0, #28]
 8013a80:	4605      	mov	r5, r0
 8013a82:	460c      	mov	r4, r1
 8013a84:	b976      	cbnz	r6, 8013aa4 <_Bfree+0x28>
 8013a86:	2010      	movs	r0, #16
 8013a88:	f7fe f8e6 	bl	8011c58 <malloc>
 8013a8c:	4602      	mov	r2, r0
 8013a8e:	61e8      	str	r0, [r5, #28]
 8013a90:	b920      	cbnz	r0, 8013a9c <_Bfree+0x20>
 8013a92:	4b09      	ldr	r3, [pc, #36]	@ (8013ab8 <_Bfree+0x3c>)
 8013a94:	4809      	ldr	r0, [pc, #36]	@ (8013abc <_Bfree+0x40>)
 8013a96:	218f      	movs	r1, #143	@ 0x8f
 8013a98:	f001 fab4 	bl	8015004 <__assert_func>
 8013a9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013aa0:	6006      	str	r6, [r0, #0]
 8013aa2:	60c6      	str	r6, [r0, #12]
 8013aa4:	b13c      	cbz	r4, 8013ab6 <_Bfree+0x3a>
 8013aa6:	69eb      	ldr	r3, [r5, #28]
 8013aa8:	6862      	ldr	r2, [r4, #4]
 8013aaa:	68db      	ldr	r3, [r3, #12]
 8013aac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013ab0:	6021      	str	r1, [r4, #0]
 8013ab2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013ab6:	bd70      	pop	{r4, r5, r6, pc}
 8013ab8:	08015ace 	.word	0x08015ace
 8013abc:	08015b4e 	.word	0x08015b4e

08013ac0 <__multadd>:
 8013ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ac4:	690d      	ldr	r5, [r1, #16]
 8013ac6:	4607      	mov	r7, r0
 8013ac8:	460c      	mov	r4, r1
 8013aca:	461e      	mov	r6, r3
 8013acc:	f101 0c14 	add.w	ip, r1, #20
 8013ad0:	2000      	movs	r0, #0
 8013ad2:	f8dc 3000 	ldr.w	r3, [ip]
 8013ad6:	b299      	uxth	r1, r3
 8013ad8:	fb02 6101 	mla	r1, r2, r1, r6
 8013adc:	0c1e      	lsrs	r6, r3, #16
 8013ade:	0c0b      	lsrs	r3, r1, #16
 8013ae0:	fb02 3306 	mla	r3, r2, r6, r3
 8013ae4:	b289      	uxth	r1, r1
 8013ae6:	3001      	adds	r0, #1
 8013ae8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013aec:	4285      	cmp	r5, r0
 8013aee:	f84c 1b04 	str.w	r1, [ip], #4
 8013af2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013af6:	dcec      	bgt.n	8013ad2 <__multadd+0x12>
 8013af8:	b30e      	cbz	r6, 8013b3e <__multadd+0x7e>
 8013afa:	68a3      	ldr	r3, [r4, #8]
 8013afc:	42ab      	cmp	r3, r5
 8013afe:	dc19      	bgt.n	8013b34 <__multadd+0x74>
 8013b00:	6861      	ldr	r1, [r4, #4]
 8013b02:	4638      	mov	r0, r7
 8013b04:	3101      	adds	r1, #1
 8013b06:	f7ff ff79 	bl	80139fc <_Balloc>
 8013b0a:	4680      	mov	r8, r0
 8013b0c:	b928      	cbnz	r0, 8013b1a <__multadd+0x5a>
 8013b0e:	4602      	mov	r2, r0
 8013b10:	4b0c      	ldr	r3, [pc, #48]	@ (8013b44 <__multadd+0x84>)
 8013b12:	480d      	ldr	r0, [pc, #52]	@ (8013b48 <__multadd+0x88>)
 8013b14:	21ba      	movs	r1, #186	@ 0xba
 8013b16:	f001 fa75 	bl	8015004 <__assert_func>
 8013b1a:	6922      	ldr	r2, [r4, #16]
 8013b1c:	3202      	adds	r2, #2
 8013b1e:	f104 010c 	add.w	r1, r4, #12
 8013b22:	0092      	lsls	r2, r2, #2
 8013b24:	300c      	adds	r0, #12
 8013b26:	f7ff f916 	bl	8012d56 <memcpy>
 8013b2a:	4621      	mov	r1, r4
 8013b2c:	4638      	mov	r0, r7
 8013b2e:	f7ff ffa5 	bl	8013a7c <_Bfree>
 8013b32:	4644      	mov	r4, r8
 8013b34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013b38:	3501      	adds	r5, #1
 8013b3a:	615e      	str	r6, [r3, #20]
 8013b3c:	6125      	str	r5, [r4, #16]
 8013b3e:	4620      	mov	r0, r4
 8013b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b44:	08015b3d 	.word	0x08015b3d
 8013b48:	08015b4e 	.word	0x08015b4e

08013b4c <__hi0bits>:
 8013b4c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013b50:	4603      	mov	r3, r0
 8013b52:	bf36      	itet	cc
 8013b54:	0403      	lslcc	r3, r0, #16
 8013b56:	2000      	movcs	r0, #0
 8013b58:	2010      	movcc	r0, #16
 8013b5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013b5e:	bf3c      	itt	cc
 8013b60:	021b      	lslcc	r3, r3, #8
 8013b62:	3008      	addcc	r0, #8
 8013b64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013b68:	bf3c      	itt	cc
 8013b6a:	011b      	lslcc	r3, r3, #4
 8013b6c:	3004      	addcc	r0, #4
 8013b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013b72:	bf3c      	itt	cc
 8013b74:	009b      	lslcc	r3, r3, #2
 8013b76:	3002      	addcc	r0, #2
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	db05      	blt.n	8013b88 <__hi0bits+0x3c>
 8013b7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013b80:	f100 0001 	add.w	r0, r0, #1
 8013b84:	bf08      	it	eq
 8013b86:	2020      	moveq	r0, #32
 8013b88:	4770      	bx	lr

08013b8a <__lo0bits>:
 8013b8a:	6803      	ldr	r3, [r0, #0]
 8013b8c:	4602      	mov	r2, r0
 8013b8e:	f013 0007 	ands.w	r0, r3, #7
 8013b92:	d00b      	beq.n	8013bac <__lo0bits+0x22>
 8013b94:	07d9      	lsls	r1, r3, #31
 8013b96:	d421      	bmi.n	8013bdc <__lo0bits+0x52>
 8013b98:	0798      	lsls	r0, r3, #30
 8013b9a:	bf49      	itett	mi
 8013b9c:	085b      	lsrmi	r3, r3, #1
 8013b9e:	089b      	lsrpl	r3, r3, #2
 8013ba0:	2001      	movmi	r0, #1
 8013ba2:	6013      	strmi	r3, [r2, #0]
 8013ba4:	bf5c      	itt	pl
 8013ba6:	6013      	strpl	r3, [r2, #0]
 8013ba8:	2002      	movpl	r0, #2
 8013baa:	4770      	bx	lr
 8013bac:	b299      	uxth	r1, r3
 8013bae:	b909      	cbnz	r1, 8013bb4 <__lo0bits+0x2a>
 8013bb0:	0c1b      	lsrs	r3, r3, #16
 8013bb2:	2010      	movs	r0, #16
 8013bb4:	b2d9      	uxtb	r1, r3
 8013bb6:	b909      	cbnz	r1, 8013bbc <__lo0bits+0x32>
 8013bb8:	3008      	adds	r0, #8
 8013bba:	0a1b      	lsrs	r3, r3, #8
 8013bbc:	0719      	lsls	r1, r3, #28
 8013bbe:	bf04      	itt	eq
 8013bc0:	091b      	lsreq	r3, r3, #4
 8013bc2:	3004      	addeq	r0, #4
 8013bc4:	0799      	lsls	r1, r3, #30
 8013bc6:	bf04      	itt	eq
 8013bc8:	089b      	lsreq	r3, r3, #2
 8013bca:	3002      	addeq	r0, #2
 8013bcc:	07d9      	lsls	r1, r3, #31
 8013bce:	d403      	bmi.n	8013bd8 <__lo0bits+0x4e>
 8013bd0:	085b      	lsrs	r3, r3, #1
 8013bd2:	f100 0001 	add.w	r0, r0, #1
 8013bd6:	d003      	beq.n	8013be0 <__lo0bits+0x56>
 8013bd8:	6013      	str	r3, [r2, #0]
 8013bda:	4770      	bx	lr
 8013bdc:	2000      	movs	r0, #0
 8013bde:	4770      	bx	lr
 8013be0:	2020      	movs	r0, #32
 8013be2:	4770      	bx	lr

08013be4 <__i2b>:
 8013be4:	b510      	push	{r4, lr}
 8013be6:	460c      	mov	r4, r1
 8013be8:	2101      	movs	r1, #1
 8013bea:	f7ff ff07 	bl	80139fc <_Balloc>
 8013bee:	4602      	mov	r2, r0
 8013bf0:	b928      	cbnz	r0, 8013bfe <__i2b+0x1a>
 8013bf2:	4b05      	ldr	r3, [pc, #20]	@ (8013c08 <__i2b+0x24>)
 8013bf4:	4805      	ldr	r0, [pc, #20]	@ (8013c0c <__i2b+0x28>)
 8013bf6:	f240 1145 	movw	r1, #325	@ 0x145
 8013bfa:	f001 fa03 	bl	8015004 <__assert_func>
 8013bfe:	2301      	movs	r3, #1
 8013c00:	6144      	str	r4, [r0, #20]
 8013c02:	6103      	str	r3, [r0, #16]
 8013c04:	bd10      	pop	{r4, pc}
 8013c06:	bf00      	nop
 8013c08:	08015b3d 	.word	0x08015b3d
 8013c0c:	08015b4e 	.word	0x08015b4e

08013c10 <__multiply>:
 8013c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c14:	4617      	mov	r7, r2
 8013c16:	690a      	ldr	r2, [r1, #16]
 8013c18:	693b      	ldr	r3, [r7, #16]
 8013c1a:	429a      	cmp	r2, r3
 8013c1c:	bfa8      	it	ge
 8013c1e:	463b      	movge	r3, r7
 8013c20:	4689      	mov	r9, r1
 8013c22:	bfa4      	itt	ge
 8013c24:	460f      	movge	r7, r1
 8013c26:	4699      	movge	r9, r3
 8013c28:	693d      	ldr	r5, [r7, #16]
 8013c2a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	6879      	ldr	r1, [r7, #4]
 8013c32:	eb05 060a 	add.w	r6, r5, sl
 8013c36:	42b3      	cmp	r3, r6
 8013c38:	b085      	sub	sp, #20
 8013c3a:	bfb8      	it	lt
 8013c3c:	3101      	addlt	r1, #1
 8013c3e:	f7ff fedd 	bl	80139fc <_Balloc>
 8013c42:	b930      	cbnz	r0, 8013c52 <__multiply+0x42>
 8013c44:	4602      	mov	r2, r0
 8013c46:	4b41      	ldr	r3, [pc, #260]	@ (8013d4c <__multiply+0x13c>)
 8013c48:	4841      	ldr	r0, [pc, #260]	@ (8013d50 <__multiply+0x140>)
 8013c4a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013c4e:	f001 f9d9 	bl	8015004 <__assert_func>
 8013c52:	f100 0414 	add.w	r4, r0, #20
 8013c56:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013c5a:	4623      	mov	r3, r4
 8013c5c:	2200      	movs	r2, #0
 8013c5e:	4573      	cmp	r3, lr
 8013c60:	d320      	bcc.n	8013ca4 <__multiply+0x94>
 8013c62:	f107 0814 	add.w	r8, r7, #20
 8013c66:	f109 0114 	add.w	r1, r9, #20
 8013c6a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013c6e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013c72:	9302      	str	r3, [sp, #8]
 8013c74:	1beb      	subs	r3, r5, r7
 8013c76:	3b15      	subs	r3, #21
 8013c78:	f023 0303 	bic.w	r3, r3, #3
 8013c7c:	3304      	adds	r3, #4
 8013c7e:	3715      	adds	r7, #21
 8013c80:	42bd      	cmp	r5, r7
 8013c82:	bf38      	it	cc
 8013c84:	2304      	movcc	r3, #4
 8013c86:	9301      	str	r3, [sp, #4]
 8013c88:	9b02      	ldr	r3, [sp, #8]
 8013c8a:	9103      	str	r1, [sp, #12]
 8013c8c:	428b      	cmp	r3, r1
 8013c8e:	d80c      	bhi.n	8013caa <__multiply+0x9a>
 8013c90:	2e00      	cmp	r6, #0
 8013c92:	dd03      	ble.n	8013c9c <__multiply+0x8c>
 8013c94:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d055      	beq.n	8013d48 <__multiply+0x138>
 8013c9c:	6106      	str	r6, [r0, #16]
 8013c9e:	b005      	add	sp, #20
 8013ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ca4:	f843 2b04 	str.w	r2, [r3], #4
 8013ca8:	e7d9      	b.n	8013c5e <__multiply+0x4e>
 8013caa:	f8b1 a000 	ldrh.w	sl, [r1]
 8013cae:	f1ba 0f00 	cmp.w	sl, #0
 8013cb2:	d01f      	beq.n	8013cf4 <__multiply+0xe4>
 8013cb4:	46c4      	mov	ip, r8
 8013cb6:	46a1      	mov	r9, r4
 8013cb8:	2700      	movs	r7, #0
 8013cba:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013cbe:	f8d9 3000 	ldr.w	r3, [r9]
 8013cc2:	fa1f fb82 	uxth.w	fp, r2
 8013cc6:	b29b      	uxth	r3, r3
 8013cc8:	fb0a 330b 	mla	r3, sl, fp, r3
 8013ccc:	443b      	add	r3, r7
 8013cce:	f8d9 7000 	ldr.w	r7, [r9]
 8013cd2:	0c12      	lsrs	r2, r2, #16
 8013cd4:	0c3f      	lsrs	r7, r7, #16
 8013cd6:	fb0a 7202 	mla	r2, sl, r2, r7
 8013cda:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013cde:	b29b      	uxth	r3, r3
 8013ce0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013ce4:	4565      	cmp	r5, ip
 8013ce6:	f849 3b04 	str.w	r3, [r9], #4
 8013cea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013cee:	d8e4      	bhi.n	8013cba <__multiply+0xaa>
 8013cf0:	9b01      	ldr	r3, [sp, #4]
 8013cf2:	50e7      	str	r7, [r4, r3]
 8013cf4:	9b03      	ldr	r3, [sp, #12]
 8013cf6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013cfa:	3104      	adds	r1, #4
 8013cfc:	f1b9 0f00 	cmp.w	r9, #0
 8013d00:	d020      	beq.n	8013d44 <__multiply+0x134>
 8013d02:	6823      	ldr	r3, [r4, #0]
 8013d04:	4647      	mov	r7, r8
 8013d06:	46a4      	mov	ip, r4
 8013d08:	f04f 0a00 	mov.w	sl, #0
 8013d0c:	f8b7 b000 	ldrh.w	fp, [r7]
 8013d10:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013d14:	fb09 220b 	mla	r2, r9, fp, r2
 8013d18:	4452      	add	r2, sl
 8013d1a:	b29b      	uxth	r3, r3
 8013d1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013d20:	f84c 3b04 	str.w	r3, [ip], #4
 8013d24:	f857 3b04 	ldr.w	r3, [r7], #4
 8013d28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d2c:	f8bc 3000 	ldrh.w	r3, [ip]
 8013d30:	fb09 330a 	mla	r3, r9, sl, r3
 8013d34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013d38:	42bd      	cmp	r5, r7
 8013d3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d3e:	d8e5      	bhi.n	8013d0c <__multiply+0xfc>
 8013d40:	9a01      	ldr	r2, [sp, #4]
 8013d42:	50a3      	str	r3, [r4, r2]
 8013d44:	3404      	adds	r4, #4
 8013d46:	e79f      	b.n	8013c88 <__multiply+0x78>
 8013d48:	3e01      	subs	r6, #1
 8013d4a:	e7a1      	b.n	8013c90 <__multiply+0x80>
 8013d4c:	08015b3d 	.word	0x08015b3d
 8013d50:	08015b4e 	.word	0x08015b4e

08013d54 <__pow5mult>:
 8013d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d58:	4615      	mov	r5, r2
 8013d5a:	f012 0203 	ands.w	r2, r2, #3
 8013d5e:	4607      	mov	r7, r0
 8013d60:	460e      	mov	r6, r1
 8013d62:	d007      	beq.n	8013d74 <__pow5mult+0x20>
 8013d64:	4c25      	ldr	r4, [pc, #148]	@ (8013dfc <__pow5mult+0xa8>)
 8013d66:	3a01      	subs	r2, #1
 8013d68:	2300      	movs	r3, #0
 8013d6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d6e:	f7ff fea7 	bl	8013ac0 <__multadd>
 8013d72:	4606      	mov	r6, r0
 8013d74:	10ad      	asrs	r5, r5, #2
 8013d76:	d03d      	beq.n	8013df4 <__pow5mult+0xa0>
 8013d78:	69fc      	ldr	r4, [r7, #28]
 8013d7a:	b97c      	cbnz	r4, 8013d9c <__pow5mult+0x48>
 8013d7c:	2010      	movs	r0, #16
 8013d7e:	f7fd ff6b 	bl	8011c58 <malloc>
 8013d82:	4602      	mov	r2, r0
 8013d84:	61f8      	str	r0, [r7, #28]
 8013d86:	b928      	cbnz	r0, 8013d94 <__pow5mult+0x40>
 8013d88:	4b1d      	ldr	r3, [pc, #116]	@ (8013e00 <__pow5mult+0xac>)
 8013d8a:	481e      	ldr	r0, [pc, #120]	@ (8013e04 <__pow5mult+0xb0>)
 8013d8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013d90:	f001 f938 	bl	8015004 <__assert_func>
 8013d94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013d98:	6004      	str	r4, [r0, #0]
 8013d9a:	60c4      	str	r4, [r0, #12]
 8013d9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013da0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013da4:	b94c      	cbnz	r4, 8013dba <__pow5mult+0x66>
 8013da6:	f240 2171 	movw	r1, #625	@ 0x271
 8013daa:	4638      	mov	r0, r7
 8013dac:	f7ff ff1a 	bl	8013be4 <__i2b>
 8013db0:	2300      	movs	r3, #0
 8013db2:	f8c8 0008 	str.w	r0, [r8, #8]
 8013db6:	4604      	mov	r4, r0
 8013db8:	6003      	str	r3, [r0, #0]
 8013dba:	f04f 0900 	mov.w	r9, #0
 8013dbe:	07eb      	lsls	r3, r5, #31
 8013dc0:	d50a      	bpl.n	8013dd8 <__pow5mult+0x84>
 8013dc2:	4631      	mov	r1, r6
 8013dc4:	4622      	mov	r2, r4
 8013dc6:	4638      	mov	r0, r7
 8013dc8:	f7ff ff22 	bl	8013c10 <__multiply>
 8013dcc:	4631      	mov	r1, r6
 8013dce:	4680      	mov	r8, r0
 8013dd0:	4638      	mov	r0, r7
 8013dd2:	f7ff fe53 	bl	8013a7c <_Bfree>
 8013dd6:	4646      	mov	r6, r8
 8013dd8:	106d      	asrs	r5, r5, #1
 8013dda:	d00b      	beq.n	8013df4 <__pow5mult+0xa0>
 8013ddc:	6820      	ldr	r0, [r4, #0]
 8013dde:	b938      	cbnz	r0, 8013df0 <__pow5mult+0x9c>
 8013de0:	4622      	mov	r2, r4
 8013de2:	4621      	mov	r1, r4
 8013de4:	4638      	mov	r0, r7
 8013de6:	f7ff ff13 	bl	8013c10 <__multiply>
 8013dea:	6020      	str	r0, [r4, #0]
 8013dec:	f8c0 9000 	str.w	r9, [r0]
 8013df0:	4604      	mov	r4, r0
 8013df2:	e7e4      	b.n	8013dbe <__pow5mult+0x6a>
 8013df4:	4630      	mov	r0, r6
 8013df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dfa:	bf00      	nop
 8013dfc:	08015c10 	.word	0x08015c10
 8013e00:	08015ace 	.word	0x08015ace
 8013e04:	08015b4e 	.word	0x08015b4e

08013e08 <__lshift>:
 8013e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e0c:	460c      	mov	r4, r1
 8013e0e:	6849      	ldr	r1, [r1, #4]
 8013e10:	6923      	ldr	r3, [r4, #16]
 8013e12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013e16:	68a3      	ldr	r3, [r4, #8]
 8013e18:	4607      	mov	r7, r0
 8013e1a:	4691      	mov	r9, r2
 8013e1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013e20:	f108 0601 	add.w	r6, r8, #1
 8013e24:	42b3      	cmp	r3, r6
 8013e26:	db0b      	blt.n	8013e40 <__lshift+0x38>
 8013e28:	4638      	mov	r0, r7
 8013e2a:	f7ff fde7 	bl	80139fc <_Balloc>
 8013e2e:	4605      	mov	r5, r0
 8013e30:	b948      	cbnz	r0, 8013e46 <__lshift+0x3e>
 8013e32:	4602      	mov	r2, r0
 8013e34:	4b28      	ldr	r3, [pc, #160]	@ (8013ed8 <__lshift+0xd0>)
 8013e36:	4829      	ldr	r0, [pc, #164]	@ (8013edc <__lshift+0xd4>)
 8013e38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013e3c:	f001 f8e2 	bl	8015004 <__assert_func>
 8013e40:	3101      	adds	r1, #1
 8013e42:	005b      	lsls	r3, r3, #1
 8013e44:	e7ee      	b.n	8013e24 <__lshift+0x1c>
 8013e46:	2300      	movs	r3, #0
 8013e48:	f100 0114 	add.w	r1, r0, #20
 8013e4c:	f100 0210 	add.w	r2, r0, #16
 8013e50:	4618      	mov	r0, r3
 8013e52:	4553      	cmp	r3, sl
 8013e54:	db33      	blt.n	8013ebe <__lshift+0xb6>
 8013e56:	6920      	ldr	r0, [r4, #16]
 8013e58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013e5c:	f104 0314 	add.w	r3, r4, #20
 8013e60:	f019 091f 	ands.w	r9, r9, #31
 8013e64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e6c:	d02b      	beq.n	8013ec6 <__lshift+0xbe>
 8013e6e:	f1c9 0e20 	rsb	lr, r9, #32
 8013e72:	468a      	mov	sl, r1
 8013e74:	2200      	movs	r2, #0
 8013e76:	6818      	ldr	r0, [r3, #0]
 8013e78:	fa00 f009 	lsl.w	r0, r0, r9
 8013e7c:	4310      	orrs	r0, r2
 8013e7e:	f84a 0b04 	str.w	r0, [sl], #4
 8013e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e86:	459c      	cmp	ip, r3
 8013e88:	fa22 f20e 	lsr.w	r2, r2, lr
 8013e8c:	d8f3      	bhi.n	8013e76 <__lshift+0x6e>
 8013e8e:	ebac 0304 	sub.w	r3, ip, r4
 8013e92:	3b15      	subs	r3, #21
 8013e94:	f023 0303 	bic.w	r3, r3, #3
 8013e98:	3304      	adds	r3, #4
 8013e9a:	f104 0015 	add.w	r0, r4, #21
 8013e9e:	4560      	cmp	r0, ip
 8013ea0:	bf88      	it	hi
 8013ea2:	2304      	movhi	r3, #4
 8013ea4:	50ca      	str	r2, [r1, r3]
 8013ea6:	b10a      	cbz	r2, 8013eac <__lshift+0xa4>
 8013ea8:	f108 0602 	add.w	r6, r8, #2
 8013eac:	3e01      	subs	r6, #1
 8013eae:	4638      	mov	r0, r7
 8013eb0:	612e      	str	r6, [r5, #16]
 8013eb2:	4621      	mov	r1, r4
 8013eb4:	f7ff fde2 	bl	8013a7c <_Bfree>
 8013eb8:	4628      	mov	r0, r5
 8013eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ebe:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ec2:	3301      	adds	r3, #1
 8013ec4:	e7c5      	b.n	8013e52 <__lshift+0x4a>
 8013ec6:	3904      	subs	r1, #4
 8013ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ecc:	f841 2f04 	str.w	r2, [r1, #4]!
 8013ed0:	459c      	cmp	ip, r3
 8013ed2:	d8f9      	bhi.n	8013ec8 <__lshift+0xc0>
 8013ed4:	e7ea      	b.n	8013eac <__lshift+0xa4>
 8013ed6:	bf00      	nop
 8013ed8:	08015b3d 	.word	0x08015b3d
 8013edc:	08015b4e 	.word	0x08015b4e

08013ee0 <__mcmp>:
 8013ee0:	690a      	ldr	r2, [r1, #16]
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	6900      	ldr	r0, [r0, #16]
 8013ee6:	1a80      	subs	r0, r0, r2
 8013ee8:	b530      	push	{r4, r5, lr}
 8013eea:	d10e      	bne.n	8013f0a <__mcmp+0x2a>
 8013eec:	3314      	adds	r3, #20
 8013eee:	3114      	adds	r1, #20
 8013ef0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013ef4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013ef8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013efc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013f00:	4295      	cmp	r5, r2
 8013f02:	d003      	beq.n	8013f0c <__mcmp+0x2c>
 8013f04:	d205      	bcs.n	8013f12 <__mcmp+0x32>
 8013f06:	f04f 30ff 	mov.w	r0, #4294967295
 8013f0a:	bd30      	pop	{r4, r5, pc}
 8013f0c:	42a3      	cmp	r3, r4
 8013f0e:	d3f3      	bcc.n	8013ef8 <__mcmp+0x18>
 8013f10:	e7fb      	b.n	8013f0a <__mcmp+0x2a>
 8013f12:	2001      	movs	r0, #1
 8013f14:	e7f9      	b.n	8013f0a <__mcmp+0x2a>
	...

08013f18 <__mdiff>:
 8013f18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f1c:	4689      	mov	r9, r1
 8013f1e:	4606      	mov	r6, r0
 8013f20:	4611      	mov	r1, r2
 8013f22:	4648      	mov	r0, r9
 8013f24:	4614      	mov	r4, r2
 8013f26:	f7ff ffdb 	bl	8013ee0 <__mcmp>
 8013f2a:	1e05      	subs	r5, r0, #0
 8013f2c:	d112      	bne.n	8013f54 <__mdiff+0x3c>
 8013f2e:	4629      	mov	r1, r5
 8013f30:	4630      	mov	r0, r6
 8013f32:	f7ff fd63 	bl	80139fc <_Balloc>
 8013f36:	4602      	mov	r2, r0
 8013f38:	b928      	cbnz	r0, 8013f46 <__mdiff+0x2e>
 8013f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8014038 <__mdiff+0x120>)
 8013f3c:	f240 2137 	movw	r1, #567	@ 0x237
 8013f40:	483e      	ldr	r0, [pc, #248]	@ (801403c <__mdiff+0x124>)
 8013f42:	f001 f85f 	bl	8015004 <__assert_func>
 8013f46:	2301      	movs	r3, #1
 8013f48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013f4c:	4610      	mov	r0, r2
 8013f4e:	b003      	add	sp, #12
 8013f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f54:	bfbc      	itt	lt
 8013f56:	464b      	movlt	r3, r9
 8013f58:	46a1      	movlt	r9, r4
 8013f5a:	4630      	mov	r0, r6
 8013f5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013f60:	bfba      	itte	lt
 8013f62:	461c      	movlt	r4, r3
 8013f64:	2501      	movlt	r5, #1
 8013f66:	2500      	movge	r5, #0
 8013f68:	f7ff fd48 	bl	80139fc <_Balloc>
 8013f6c:	4602      	mov	r2, r0
 8013f6e:	b918      	cbnz	r0, 8013f78 <__mdiff+0x60>
 8013f70:	4b31      	ldr	r3, [pc, #196]	@ (8014038 <__mdiff+0x120>)
 8013f72:	f240 2145 	movw	r1, #581	@ 0x245
 8013f76:	e7e3      	b.n	8013f40 <__mdiff+0x28>
 8013f78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013f7c:	6926      	ldr	r6, [r4, #16]
 8013f7e:	60c5      	str	r5, [r0, #12]
 8013f80:	f109 0310 	add.w	r3, r9, #16
 8013f84:	f109 0514 	add.w	r5, r9, #20
 8013f88:	f104 0e14 	add.w	lr, r4, #20
 8013f8c:	f100 0b14 	add.w	fp, r0, #20
 8013f90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013f94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013f98:	9301      	str	r3, [sp, #4]
 8013f9a:	46d9      	mov	r9, fp
 8013f9c:	f04f 0c00 	mov.w	ip, #0
 8013fa0:	9b01      	ldr	r3, [sp, #4]
 8013fa2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013fa6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013faa:	9301      	str	r3, [sp, #4]
 8013fac:	fa1f f38a 	uxth.w	r3, sl
 8013fb0:	4619      	mov	r1, r3
 8013fb2:	b283      	uxth	r3, r0
 8013fb4:	1acb      	subs	r3, r1, r3
 8013fb6:	0c00      	lsrs	r0, r0, #16
 8013fb8:	4463      	add	r3, ip
 8013fba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013fbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013fc2:	b29b      	uxth	r3, r3
 8013fc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013fc8:	4576      	cmp	r6, lr
 8013fca:	f849 3b04 	str.w	r3, [r9], #4
 8013fce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013fd2:	d8e5      	bhi.n	8013fa0 <__mdiff+0x88>
 8013fd4:	1b33      	subs	r3, r6, r4
 8013fd6:	3b15      	subs	r3, #21
 8013fd8:	f023 0303 	bic.w	r3, r3, #3
 8013fdc:	3415      	adds	r4, #21
 8013fde:	3304      	adds	r3, #4
 8013fe0:	42a6      	cmp	r6, r4
 8013fe2:	bf38      	it	cc
 8013fe4:	2304      	movcc	r3, #4
 8013fe6:	441d      	add	r5, r3
 8013fe8:	445b      	add	r3, fp
 8013fea:	461e      	mov	r6, r3
 8013fec:	462c      	mov	r4, r5
 8013fee:	4544      	cmp	r4, r8
 8013ff0:	d30e      	bcc.n	8014010 <__mdiff+0xf8>
 8013ff2:	f108 0103 	add.w	r1, r8, #3
 8013ff6:	1b49      	subs	r1, r1, r5
 8013ff8:	f021 0103 	bic.w	r1, r1, #3
 8013ffc:	3d03      	subs	r5, #3
 8013ffe:	45a8      	cmp	r8, r5
 8014000:	bf38      	it	cc
 8014002:	2100      	movcc	r1, #0
 8014004:	440b      	add	r3, r1
 8014006:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801400a:	b191      	cbz	r1, 8014032 <__mdiff+0x11a>
 801400c:	6117      	str	r7, [r2, #16]
 801400e:	e79d      	b.n	8013f4c <__mdiff+0x34>
 8014010:	f854 1b04 	ldr.w	r1, [r4], #4
 8014014:	46e6      	mov	lr, ip
 8014016:	0c08      	lsrs	r0, r1, #16
 8014018:	fa1c fc81 	uxtah	ip, ip, r1
 801401c:	4471      	add	r1, lr
 801401e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014022:	b289      	uxth	r1, r1
 8014024:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014028:	f846 1b04 	str.w	r1, [r6], #4
 801402c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014030:	e7dd      	b.n	8013fee <__mdiff+0xd6>
 8014032:	3f01      	subs	r7, #1
 8014034:	e7e7      	b.n	8014006 <__mdiff+0xee>
 8014036:	bf00      	nop
 8014038:	08015b3d 	.word	0x08015b3d
 801403c:	08015b4e 	.word	0x08015b4e

08014040 <__d2b>:
 8014040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014044:	460f      	mov	r7, r1
 8014046:	2101      	movs	r1, #1
 8014048:	ec59 8b10 	vmov	r8, r9, d0
 801404c:	4616      	mov	r6, r2
 801404e:	f7ff fcd5 	bl	80139fc <_Balloc>
 8014052:	4604      	mov	r4, r0
 8014054:	b930      	cbnz	r0, 8014064 <__d2b+0x24>
 8014056:	4602      	mov	r2, r0
 8014058:	4b23      	ldr	r3, [pc, #140]	@ (80140e8 <__d2b+0xa8>)
 801405a:	4824      	ldr	r0, [pc, #144]	@ (80140ec <__d2b+0xac>)
 801405c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014060:	f000 ffd0 	bl	8015004 <__assert_func>
 8014064:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014068:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801406c:	b10d      	cbz	r5, 8014072 <__d2b+0x32>
 801406e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014072:	9301      	str	r3, [sp, #4]
 8014074:	f1b8 0300 	subs.w	r3, r8, #0
 8014078:	d023      	beq.n	80140c2 <__d2b+0x82>
 801407a:	4668      	mov	r0, sp
 801407c:	9300      	str	r3, [sp, #0]
 801407e:	f7ff fd84 	bl	8013b8a <__lo0bits>
 8014082:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014086:	b1d0      	cbz	r0, 80140be <__d2b+0x7e>
 8014088:	f1c0 0320 	rsb	r3, r0, #32
 801408c:	fa02 f303 	lsl.w	r3, r2, r3
 8014090:	430b      	orrs	r3, r1
 8014092:	40c2      	lsrs	r2, r0
 8014094:	6163      	str	r3, [r4, #20]
 8014096:	9201      	str	r2, [sp, #4]
 8014098:	9b01      	ldr	r3, [sp, #4]
 801409a:	61a3      	str	r3, [r4, #24]
 801409c:	2b00      	cmp	r3, #0
 801409e:	bf0c      	ite	eq
 80140a0:	2201      	moveq	r2, #1
 80140a2:	2202      	movne	r2, #2
 80140a4:	6122      	str	r2, [r4, #16]
 80140a6:	b1a5      	cbz	r5, 80140d2 <__d2b+0x92>
 80140a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80140ac:	4405      	add	r5, r0
 80140ae:	603d      	str	r5, [r7, #0]
 80140b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80140b4:	6030      	str	r0, [r6, #0]
 80140b6:	4620      	mov	r0, r4
 80140b8:	b003      	add	sp, #12
 80140ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140be:	6161      	str	r1, [r4, #20]
 80140c0:	e7ea      	b.n	8014098 <__d2b+0x58>
 80140c2:	a801      	add	r0, sp, #4
 80140c4:	f7ff fd61 	bl	8013b8a <__lo0bits>
 80140c8:	9b01      	ldr	r3, [sp, #4]
 80140ca:	6163      	str	r3, [r4, #20]
 80140cc:	3020      	adds	r0, #32
 80140ce:	2201      	movs	r2, #1
 80140d0:	e7e8      	b.n	80140a4 <__d2b+0x64>
 80140d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80140d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80140da:	6038      	str	r0, [r7, #0]
 80140dc:	6918      	ldr	r0, [r3, #16]
 80140de:	f7ff fd35 	bl	8013b4c <__hi0bits>
 80140e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80140e6:	e7e5      	b.n	80140b4 <__d2b+0x74>
 80140e8:	08015b3d 	.word	0x08015b3d
 80140ec:	08015b4e 	.word	0x08015b4e

080140f0 <_malloc_usable_size_r>:
 80140f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140f4:	1f18      	subs	r0, r3, #4
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	bfbc      	itt	lt
 80140fa:	580b      	ldrlt	r3, [r1, r0]
 80140fc:	18c0      	addlt	r0, r0, r3
 80140fe:	4770      	bx	lr

08014100 <__ascii_wctomb>:
 8014100:	4603      	mov	r3, r0
 8014102:	4608      	mov	r0, r1
 8014104:	b141      	cbz	r1, 8014118 <__ascii_wctomb+0x18>
 8014106:	2aff      	cmp	r2, #255	@ 0xff
 8014108:	d904      	bls.n	8014114 <__ascii_wctomb+0x14>
 801410a:	228a      	movs	r2, #138	@ 0x8a
 801410c:	601a      	str	r2, [r3, #0]
 801410e:	f04f 30ff 	mov.w	r0, #4294967295
 8014112:	4770      	bx	lr
 8014114:	700a      	strb	r2, [r1, #0]
 8014116:	2001      	movs	r0, #1
 8014118:	4770      	bx	lr

0801411a <__ssputs_r>:
 801411a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801411e:	688e      	ldr	r6, [r1, #8]
 8014120:	461f      	mov	r7, r3
 8014122:	42be      	cmp	r6, r7
 8014124:	680b      	ldr	r3, [r1, #0]
 8014126:	4682      	mov	sl, r0
 8014128:	460c      	mov	r4, r1
 801412a:	4690      	mov	r8, r2
 801412c:	d82d      	bhi.n	801418a <__ssputs_r+0x70>
 801412e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014132:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014136:	d026      	beq.n	8014186 <__ssputs_r+0x6c>
 8014138:	6965      	ldr	r5, [r4, #20]
 801413a:	6909      	ldr	r1, [r1, #16]
 801413c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014140:	eba3 0901 	sub.w	r9, r3, r1
 8014144:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014148:	1c7b      	adds	r3, r7, #1
 801414a:	444b      	add	r3, r9
 801414c:	106d      	asrs	r5, r5, #1
 801414e:	429d      	cmp	r5, r3
 8014150:	bf38      	it	cc
 8014152:	461d      	movcc	r5, r3
 8014154:	0553      	lsls	r3, r2, #21
 8014156:	d527      	bpl.n	80141a8 <__ssputs_r+0x8e>
 8014158:	4629      	mov	r1, r5
 801415a:	f7fd fdaf 	bl	8011cbc <_malloc_r>
 801415e:	4606      	mov	r6, r0
 8014160:	b360      	cbz	r0, 80141bc <__ssputs_r+0xa2>
 8014162:	6921      	ldr	r1, [r4, #16]
 8014164:	464a      	mov	r2, r9
 8014166:	f7fe fdf6 	bl	8012d56 <memcpy>
 801416a:	89a3      	ldrh	r3, [r4, #12]
 801416c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014170:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014174:	81a3      	strh	r3, [r4, #12]
 8014176:	6126      	str	r6, [r4, #16]
 8014178:	6165      	str	r5, [r4, #20]
 801417a:	444e      	add	r6, r9
 801417c:	eba5 0509 	sub.w	r5, r5, r9
 8014180:	6026      	str	r6, [r4, #0]
 8014182:	60a5      	str	r5, [r4, #8]
 8014184:	463e      	mov	r6, r7
 8014186:	42be      	cmp	r6, r7
 8014188:	d900      	bls.n	801418c <__ssputs_r+0x72>
 801418a:	463e      	mov	r6, r7
 801418c:	6820      	ldr	r0, [r4, #0]
 801418e:	4632      	mov	r2, r6
 8014190:	4641      	mov	r1, r8
 8014192:	f000 fefa 	bl	8014f8a <memmove>
 8014196:	68a3      	ldr	r3, [r4, #8]
 8014198:	1b9b      	subs	r3, r3, r6
 801419a:	60a3      	str	r3, [r4, #8]
 801419c:	6823      	ldr	r3, [r4, #0]
 801419e:	4433      	add	r3, r6
 80141a0:	6023      	str	r3, [r4, #0]
 80141a2:	2000      	movs	r0, #0
 80141a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141a8:	462a      	mov	r2, r5
 80141aa:	f7fd fe1b 	bl	8011de4 <_realloc_r>
 80141ae:	4606      	mov	r6, r0
 80141b0:	2800      	cmp	r0, #0
 80141b2:	d1e0      	bne.n	8014176 <__ssputs_r+0x5c>
 80141b4:	6921      	ldr	r1, [r4, #16]
 80141b6:	4650      	mov	r0, sl
 80141b8:	f7ff fbc4 	bl	8013944 <_free_r>
 80141bc:	230c      	movs	r3, #12
 80141be:	f8ca 3000 	str.w	r3, [sl]
 80141c2:	89a3      	ldrh	r3, [r4, #12]
 80141c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80141c8:	81a3      	strh	r3, [r4, #12]
 80141ca:	f04f 30ff 	mov.w	r0, #4294967295
 80141ce:	e7e9      	b.n	80141a4 <__ssputs_r+0x8a>

080141d0 <_svfiprintf_r>:
 80141d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d4:	4698      	mov	r8, r3
 80141d6:	898b      	ldrh	r3, [r1, #12]
 80141d8:	061b      	lsls	r3, r3, #24
 80141da:	b09d      	sub	sp, #116	@ 0x74
 80141dc:	4607      	mov	r7, r0
 80141de:	460d      	mov	r5, r1
 80141e0:	4614      	mov	r4, r2
 80141e2:	d510      	bpl.n	8014206 <_svfiprintf_r+0x36>
 80141e4:	690b      	ldr	r3, [r1, #16]
 80141e6:	b973      	cbnz	r3, 8014206 <_svfiprintf_r+0x36>
 80141e8:	2140      	movs	r1, #64	@ 0x40
 80141ea:	f7fd fd67 	bl	8011cbc <_malloc_r>
 80141ee:	6028      	str	r0, [r5, #0]
 80141f0:	6128      	str	r0, [r5, #16]
 80141f2:	b930      	cbnz	r0, 8014202 <_svfiprintf_r+0x32>
 80141f4:	230c      	movs	r3, #12
 80141f6:	603b      	str	r3, [r7, #0]
 80141f8:	f04f 30ff 	mov.w	r0, #4294967295
 80141fc:	b01d      	add	sp, #116	@ 0x74
 80141fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014202:	2340      	movs	r3, #64	@ 0x40
 8014204:	616b      	str	r3, [r5, #20]
 8014206:	2300      	movs	r3, #0
 8014208:	9309      	str	r3, [sp, #36]	@ 0x24
 801420a:	2320      	movs	r3, #32
 801420c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014210:	f8cd 800c 	str.w	r8, [sp, #12]
 8014214:	2330      	movs	r3, #48	@ 0x30
 8014216:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80143b4 <_svfiprintf_r+0x1e4>
 801421a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801421e:	f04f 0901 	mov.w	r9, #1
 8014222:	4623      	mov	r3, r4
 8014224:	469a      	mov	sl, r3
 8014226:	f813 2b01 	ldrb.w	r2, [r3], #1
 801422a:	b10a      	cbz	r2, 8014230 <_svfiprintf_r+0x60>
 801422c:	2a25      	cmp	r2, #37	@ 0x25
 801422e:	d1f9      	bne.n	8014224 <_svfiprintf_r+0x54>
 8014230:	ebba 0b04 	subs.w	fp, sl, r4
 8014234:	d00b      	beq.n	801424e <_svfiprintf_r+0x7e>
 8014236:	465b      	mov	r3, fp
 8014238:	4622      	mov	r2, r4
 801423a:	4629      	mov	r1, r5
 801423c:	4638      	mov	r0, r7
 801423e:	f7ff ff6c 	bl	801411a <__ssputs_r>
 8014242:	3001      	adds	r0, #1
 8014244:	f000 80a7 	beq.w	8014396 <_svfiprintf_r+0x1c6>
 8014248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801424a:	445a      	add	r2, fp
 801424c:	9209      	str	r2, [sp, #36]	@ 0x24
 801424e:	f89a 3000 	ldrb.w	r3, [sl]
 8014252:	2b00      	cmp	r3, #0
 8014254:	f000 809f 	beq.w	8014396 <_svfiprintf_r+0x1c6>
 8014258:	2300      	movs	r3, #0
 801425a:	f04f 32ff 	mov.w	r2, #4294967295
 801425e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014262:	f10a 0a01 	add.w	sl, sl, #1
 8014266:	9304      	str	r3, [sp, #16]
 8014268:	9307      	str	r3, [sp, #28]
 801426a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801426e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014270:	4654      	mov	r4, sl
 8014272:	2205      	movs	r2, #5
 8014274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014278:	484e      	ldr	r0, [pc, #312]	@ (80143b4 <_svfiprintf_r+0x1e4>)
 801427a:	f7ec f831 	bl	80002e0 <memchr>
 801427e:	9a04      	ldr	r2, [sp, #16]
 8014280:	b9d8      	cbnz	r0, 80142ba <_svfiprintf_r+0xea>
 8014282:	06d0      	lsls	r0, r2, #27
 8014284:	bf44      	itt	mi
 8014286:	2320      	movmi	r3, #32
 8014288:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801428c:	0711      	lsls	r1, r2, #28
 801428e:	bf44      	itt	mi
 8014290:	232b      	movmi	r3, #43	@ 0x2b
 8014292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014296:	f89a 3000 	ldrb.w	r3, [sl]
 801429a:	2b2a      	cmp	r3, #42	@ 0x2a
 801429c:	d015      	beq.n	80142ca <_svfiprintf_r+0xfa>
 801429e:	9a07      	ldr	r2, [sp, #28]
 80142a0:	4654      	mov	r4, sl
 80142a2:	2000      	movs	r0, #0
 80142a4:	f04f 0c0a 	mov.w	ip, #10
 80142a8:	4621      	mov	r1, r4
 80142aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80142ae:	3b30      	subs	r3, #48	@ 0x30
 80142b0:	2b09      	cmp	r3, #9
 80142b2:	d94b      	bls.n	801434c <_svfiprintf_r+0x17c>
 80142b4:	b1b0      	cbz	r0, 80142e4 <_svfiprintf_r+0x114>
 80142b6:	9207      	str	r2, [sp, #28]
 80142b8:	e014      	b.n	80142e4 <_svfiprintf_r+0x114>
 80142ba:	eba0 0308 	sub.w	r3, r0, r8
 80142be:	fa09 f303 	lsl.w	r3, r9, r3
 80142c2:	4313      	orrs	r3, r2
 80142c4:	9304      	str	r3, [sp, #16]
 80142c6:	46a2      	mov	sl, r4
 80142c8:	e7d2      	b.n	8014270 <_svfiprintf_r+0xa0>
 80142ca:	9b03      	ldr	r3, [sp, #12]
 80142cc:	1d19      	adds	r1, r3, #4
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	9103      	str	r1, [sp, #12]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	bfbb      	ittet	lt
 80142d6:	425b      	neglt	r3, r3
 80142d8:	f042 0202 	orrlt.w	r2, r2, #2
 80142dc:	9307      	strge	r3, [sp, #28]
 80142de:	9307      	strlt	r3, [sp, #28]
 80142e0:	bfb8      	it	lt
 80142e2:	9204      	strlt	r2, [sp, #16]
 80142e4:	7823      	ldrb	r3, [r4, #0]
 80142e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80142e8:	d10a      	bne.n	8014300 <_svfiprintf_r+0x130>
 80142ea:	7863      	ldrb	r3, [r4, #1]
 80142ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80142ee:	d132      	bne.n	8014356 <_svfiprintf_r+0x186>
 80142f0:	9b03      	ldr	r3, [sp, #12]
 80142f2:	1d1a      	adds	r2, r3, #4
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	9203      	str	r2, [sp, #12]
 80142f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80142fc:	3402      	adds	r4, #2
 80142fe:	9305      	str	r3, [sp, #20]
 8014300:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80143c4 <_svfiprintf_r+0x1f4>
 8014304:	7821      	ldrb	r1, [r4, #0]
 8014306:	2203      	movs	r2, #3
 8014308:	4650      	mov	r0, sl
 801430a:	f7eb ffe9 	bl	80002e0 <memchr>
 801430e:	b138      	cbz	r0, 8014320 <_svfiprintf_r+0x150>
 8014310:	9b04      	ldr	r3, [sp, #16]
 8014312:	eba0 000a 	sub.w	r0, r0, sl
 8014316:	2240      	movs	r2, #64	@ 0x40
 8014318:	4082      	lsls	r2, r0
 801431a:	4313      	orrs	r3, r2
 801431c:	3401      	adds	r4, #1
 801431e:	9304      	str	r3, [sp, #16]
 8014320:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014324:	4824      	ldr	r0, [pc, #144]	@ (80143b8 <_svfiprintf_r+0x1e8>)
 8014326:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801432a:	2206      	movs	r2, #6
 801432c:	f7eb ffd8 	bl	80002e0 <memchr>
 8014330:	2800      	cmp	r0, #0
 8014332:	d036      	beq.n	80143a2 <_svfiprintf_r+0x1d2>
 8014334:	4b21      	ldr	r3, [pc, #132]	@ (80143bc <_svfiprintf_r+0x1ec>)
 8014336:	bb1b      	cbnz	r3, 8014380 <_svfiprintf_r+0x1b0>
 8014338:	9b03      	ldr	r3, [sp, #12]
 801433a:	3307      	adds	r3, #7
 801433c:	f023 0307 	bic.w	r3, r3, #7
 8014340:	3308      	adds	r3, #8
 8014342:	9303      	str	r3, [sp, #12]
 8014344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014346:	4433      	add	r3, r6
 8014348:	9309      	str	r3, [sp, #36]	@ 0x24
 801434a:	e76a      	b.n	8014222 <_svfiprintf_r+0x52>
 801434c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014350:	460c      	mov	r4, r1
 8014352:	2001      	movs	r0, #1
 8014354:	e7a8      	b.n	80142a8 <_svfiprintf_r+0xd8>
 8014356:	2300      	movs	r3, #0
 8014358:	3401      	adds	r4, #1
 801435a:	9305      	str	r3, [sp, #20]
 801435c:	4619      	mov	r1, r3
 801435e:	f04f 0c0a 	mov.w	ip, #10
 8014362:	4620      	mov	r0, r4
 8014364:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014368:	3a30      	subs	r2, #48	@ 0x30
 801436a:	2a09      	cmp	r2, #9
 801436c:	d903      	bls.n	8014376 <_svfiprintf_r+0x1a6>
 801436e:	2b00      	cmp	r3, #0
 8014370:	d0c6      	beq.n	8014300 <_svfiprintf_r+0x130>
 8014372:	9105      	str	r1, [sp, #20]
 8014374:	e7c4      	b.n	8014300 <_svfiprintf_r+0x130>
 8014376:	fb0c 2101 	mla	r1, ip, r1, r2
 801437a:	4604      	mov	r4, r0
 801437c:	2301      	movs	r3, #1
 801437e:	e7f0      	b.n	8014362 <_svfiprintf_r+0x192>
 8014380:	ab03      	add	r3, sp, #12
 8014382:	9300      	str	r3, [sp, #0]
 8014384:	462a      	mov	r2, r5
 8014386:	4b0e      	ldr	r3, [pc, #56]	@ (80143c0 <_svfiprintf_r+0x1f0>)
 8014388:	a904      	add	r1, sp, #16
 801438a:	4638      	mov	r0, r7
 801438c:	f7fd fde8 	bl	8011f60 <_printf_float>
 8014390:	1c42      	adds	r2, r0, #1
 8014392:	4606      	mov	r6, r0
 8014394:	d1d6      	bne.n	8014344 <_svfiprintf_r+0x174>
 8014396:	89ab      	ldrh	r3, [r5, #12]
 8014398:	065b      	lsls	r3, r3, #25
 801439a:	f53f af2d 	bmi.w	80141f8 <_svfiprintf_r+0x28>
 801439e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80143a0:	e72c      	b.n	80141fc <_svfiprintf_r+0x2c>
 80143a2:	ab03      	add	r3, sp, #12
 80143a4:	9300      	str	r3, [sp, #0]
 80143a6:	462a      	mov	r2, r5
 80143a8:	4b05      	ldr	r3, [pc, #20]	@ (80143c0 <_svfiprintf_r+0x1f0>)
 80143aa:	a904      	add	r1, sp, #16
 80143ac:	4638      	mov	r0, r7
 80143ae:	f7fe f85f 	bl	8012470 <_printf_i>
 80143b2:	e7ed      	b.n	8014390 <_svfiprintf_r+0x1c0>
 80143b4:	08015ba7 	.word	0x08015ba7
 80143b8:	08015bb1 	.word	0x08015bb1
 80143bc:	08011f61 	.word	0x08011f61
 80143c0:	0801411b 	.word	0x0801411b
 80143c4:	08015bad 	.word	0x08015bad

080143c8 <_sungetc_r>:
 80143c8:	b538      	push	{r3, r4, r5, lr}
 80143ca:	1c4b      	adds	r3, r1, #1
 80143cc:	4614      	mov	r4, r2
 80143ce:	d103      	bne.n	80143d8 <_sungetc_r+0x10>
 80143d0:	f04f 35ff 	mov.w	r5, #4294967295
 80143d4:	4628      	mov	r0, r5
 80143d6:	bd38      	pop	{r3, r4, r5, pc}
 80143d8:	8993      	ldrh	r3, [r2, #12]
 80143da:	f023 0320 	bic.w	r3, r3, #32
 80143de:	8193      	strh	r3, [r2, #12]
 80143e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80143e2:	6852      	ldr	r2, [r2, #4]
 80143e4:	b2cd      	uxtb	r5, r1
 80143e6:	b18b      	cbz	r3, 801440c <_sungetc_r+0x44>
 80143e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80143ea:	4293      	cmp	r3, r2
 80143ec:	dd08      	ble.n	8014400 <_sungetc_r+0x38>
 80143ee:	6823      	ldr	r3, [r4, #0]
 80143f0:	1e5a      	subs	r2, r3, #1
 80143f2:	6022      	str	r2, [r4, #0]
 80143f4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80143f8:	6863      	ldr	r3, [r4, #4]
 80143fa:	3301      	adds	r3, #1
 80143fc:	6063      	str	r3, [r4, #4]
 80143fe:	e7e9      	b.n	80143d4 <_sungetc_r+0xc>
 8014400:	4621      	mov	r1, r4
 8014402:	f000 fd88 	bl	8014f16 <__submore>
 8014406:	2800      	cmp	r0, #0
 8014408:	d0f1      	beq.n	80143ee <_sungetc_r+0x26>
 801440a:	e7e1      	b.n	80143d0 <_sungetc_r+0x8>
 801440c:	6921      	ldr	r1, [r4, #16]
 801440e:	6823      	ldr	r3, [r4, #0]
 8014410:	b151      	cbz	r1, 8014428 <_sungetc_r+0x60>
 8014412:	4299      	cmp	r1, r3
 8014414:	d208      	bcs.n	8014428 <_sungetc_r+0x60>
 8014416:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801441a:	42a9      	cmp	r1, r5
 801441c:	d104      	bne.n	8014428 <_sungetc_r+0x60>
 801441e:	3b01      	subs	r3, #1
 8014420:	3201      	adds	r2, #1
 8014422:	6023      	str	r3, [r4, #0]
 8014424:	6062      	str	r2, [r4, #4]
 8014426:	e7d5      	b.n	80143d4 <_sungetc_r+0xc>
 8014428:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801442c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014430:	6363      	str	r3, [r4, #52]	@ 0x34
 8014432:	2303      	movs	r3, #3
 8014434:	63a3      	str	r3, [r4, #56]	@ 0x38
 8014436:	4623      	mov	r3, r4
 8014438:	f803 5f46 	strb.w	r5, [r3, #70]!
 801443c:	6023      	str	r3, [r4, #0]
 801443e:	2301      	movs	r3, #1
 8014440:	e7dc      	b.n	80143fc <_sungetc_r+0x34>

08014442 <__ssrefill_r>:
 8014442:	b510      	push	{r4, lr}
 8014444:	460c      	mov	r4, r1
 8014446:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014448:	b169      	cbz	r1, 8014466 <__ssrefill_r+0x24>
 801444a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801444e:	4299      	cmp	r1, r3
 8014450:	d001      	beq.n	8014456 <__ssrefill_r+0x14>
 8014452:	f7ff fa77 	bl	8013944 <_free_r>
 8014456:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014458:	6063      	str	r3, [r4, #4]
 801445a:	2000      	movs	r0, #0
 801445c:	6360      	str	r0, [r4, #52]	@ 0x34
 801445e:	b113      	cbz	r3, 8014466 <__ssrefill_r+0x24>
 8014460:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8014462:	6023      	str	r3, [r4, #0]
 8014464:	bd10      	pop	{r4, pc}
 8014466:	6923      	ldr	r3, [r4, #16]
 8014468:	6023      	str	r3, [r4, #0]
 801446a:	2300      	movs	r3, #0
 801446c:	6063      	str	r3, [r4, #4]
 801446e:	89a3      	ldrh	r3, [r4, #12]
 8014470:	f043 0320 	orr.w	r3, r3, #32
 8014474:	81a3      	strh	r3, [r4, #12]
 8014476:	f04f 30ff 	mov.w	r0, #4294967295
 801447a:	e7f3      	b.n	8014464 <__ssrefill_r+0x22>

0801447c <__ssvfiscanf_r>:
 801447c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014480:	460c      	mov	r4, r1
 8014482:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8014486:	2100      	movs	r1, #0
 8014488:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801448c:	49a6      	ldr	r1, [pc, #664]	@ (8014728 <__ssvfiscanf_r+0x2ac>)
 801448e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8014490:	f10d 0804 	add.w	r8, sp, #4
 8014494:	49a5      	ldr	r1, [pc, #660]	@ (801472c <__ssvfiscanf_r+0x2b0>)
 8014496:	4fa6      	ldr	r7, [pc, #664]	@ (8014730 <__ssvfiscanf_r+0x2b4>)
 8014498:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801449c:	4606      	mov	r6, r0
 801449e:	91a1      	str	r1, [sp, #644]	@ 0x284
 80144a0:	9300      	str	r3, [sp, #0]
 80144a2:	f892 9000 	ldrb.w	r9, [r2]
 80144a6:	f1b9 0f00 	cmp.w	r9, #0
 80144aa:	f000 8158 	beq.w	801475e <__ssvfiscanf_r+0x2e2>
 80144ae:	f817 3009 	ldrb.w	r3, [r7, r9]
 80144b2:	f013 0308 	ands.w	r3, r3, #8
 80144b6:	f102 0501 	add.w	r5, r2, #1
 80144ba:	d019      	beq.n	80144f0 <__ssvfiscanf_r+0x74>
 80144bc:	6863      	ldr	r3, [r4, #4]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	dd0f      	ble.n	80144e2 <__ssvfiscanf_r+0x66>
 80144c2:	6823      	ldr	r3, [r4, #0]
 80144c4:	781a      	ldrb	r2, [r3, #0]
 80144c6:	5cba      	ldrb	r2, [r7, r2]
 80144c8:	0712      	lsls	r2, r2, #28
 80144ca:	d401      	bmi.n	80144d0 <__ssvfiscanf_r+0x54>
 80144cc:	462a      	mov	r2, r5
 80144ce:	e7e8      	b.n	80144a2 <__ssvfiscanf_r+0x26>
 80144d0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80144d2:	3201      	adds	r2, #1
 80144d4:	9245      	str	r2, [sp, #276]	@ 0x114
 80144d6:	6862      	ldr	r2, [r4, #4]
 80144d8:	3301      	adds	r3, #1
 80144da:	3a01      	subs	r2, #1
 80144dc:	6062      	str	r2, [r4, #4]
 80144de:	6023      	str	r3, [r4, #0]
 80144e0:	e7ec      	b.n	80144bc <__ssvfiscanf_r+0x40>
 80144e2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80144e4:	4621      	mov	r1, r4
 80144e6:	4630      	mov	r0, r6
 80144e8:	4798      	blx	r3
 80144ea:	2800      	cmp	r0, #0
 80144ec:	d0e9      	beq.n	80144c2 <__ssvfiscanf_r+0x46>
 80144ee:	e7ed      	b.n	80144cc <__ssvfiscanf_r+0x50>
 80144f0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80144f4:	f040 8085 	bne.w	8014602 <__ssvfiscanf_r+0x186>
 80144f8:	9341      	str	r3, [sp, #260]	@ 0x104
 80144fa:	9343      	str	r3, [sp, #268]	@ 0x10c
 80144fc:	7853      	ldrb	r3, [r2, #1]
 80144fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8014500:	bf02      	ittt	eq
 8014502:	2310      	moveq	r3, #16
 8014504:	1c95      	addeq	r5, r2, #2
 8014506:	9341      	streq	r3, [sp, #260]	@ 0x104
 8014508:	220a      	movs	r2, #10
 801450a:	46aa      	mov	sl, r5
 801450c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8014510:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8014514:	2b09      	cmp	r3, #9
 8014516:	d91e      	bls.n	8014556 <__ssvfiscanf_r+0xda>
 8014518:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8014734 <__ssvfiscanf_r+0x2b8>
 801451c:	2203      	movs	r2, #3
 801451e:	4658      	mov	r0, fp
 8014520:	f7eb fede 	bl	80002e0 <memchr>
 8014524:	b138      	cbz	r0, 8014536 <__ssvfiscanf_r+0xba>
 8014526:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014528:	eba0 000b 	sub.w	r0, r0, fp
 801452c:	2301      	movs	r3, #1
 801452e:	4083      	lsls	r3, r0
 8014530:	4313      	orrs	r3, r2
 8014532:	9341      	str	r3, [sp, #260]	@ 0x104
 8014534:	4655      	mov	r5, sl
 8014536:	f815 3b01 	ldrb.w	r3, [r5], #1
 801453a:	2b78      	cmp	r3, #120	@ 0x78
 801453c:	d806      	bhi.n	801454c <__ssvfiscanf_r+0xd0>
 801453e:	2b57      	cmp	r3, #87	@ 0x57
 8014540:	d810      	bhi.n	8014564 <__ssvfiscanf_r+0xe8>
 8014542:	2b25      	cmp	r3, #37	@ 0x25
 8014544:	d05d      	beq.n	8014602 <__ssvfiscanf_r+0x186>
 8014546:	d857      	bhi.n	80145f8 <__ssvfiscanf_r+0x17c>
 8014548:	2b00      	cmp	r3, #0
 801454a:	d075      	beq.n	8014638 <__ssvfiscanf_r+0x1bc>
 801454c:	2303      	movs	r3, #3
 801454e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014550:	230a      	movs	r3, #10
 8014552:	9342      	str	r3, [sp, #264]	@ 0x108
 8014554:	e088      	b.n	8014668 <__ssvfiscanf_r+0x1ec>
 8014556:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8014558:	fb02 1103 	mla	r1, r2, r3, r1
 801455c:	3930      	subs	r1, #48	@ 0x30
 801455e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014560:	4655      	mov	r5, sl
 8014562:	e7d2      	b.n	801450a <__ssvfiscanf_r+0x8e>
 8014564:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8014568:	2a20      	cmp	r2, #32
 801456a:	d8ef      	bhi.n	801454c <__ssvfiscanf_r+0xd0>
 801456c:	a101      	add	r1, pc, #4	@ (adr r1, 8014574 <__ssvfiscanf_r+0xf8>)
 801456e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014572:	bf00      	nop
 8014574:	08014647 	.word	0x08014647
 8014578:	0801454d 	.word	0x0801454d
 801457c:	0801454d 	.word	0x0801454d
 8014580:	080146a1 	.word	0x080146a1
 8014584:	0801454d 	.word	0x0801454d
 8014588:	0801454d 	.word	0x0801454d
 801458c:	0801454d 	.word	0x0801454d
 8014590:	0801454d 	.word	0x0801454d
 8014594:	0801454d 	.word	0x0801454d
 8014598:	0801454d 	.word	0x0801454d
 801459c:	0801454d 	.word	0x0801454d
 80145a0:	080146b7 	.word	0x080146b7
 80145a4:	0801469d 	.word	0x0801469d
 80145a8:	080145ff 	.word	0x080145ff
 80145ac:	080145ff 	.word	0x080145ff
 80145b0:	080145ff 	.word	0x080145ff
 80145b4:	0801454d 	.word	0x0801454d
 80145b8:	08014659 	.word	0x08014659
 80145bc:	0801454d 	.word	0x0801454d
 80145c0:	0801454d 	.word	0x0801454d
 80145c4:	0801454d 	.word	0x0801454d
 80145c8:	0801454d 	.word	0x0801454d
 80145cc:	080146c7 	.word	0x080146c7
 80145d0:	08014661 	.word	0x08014661
 80145d4:	0801463f 	.word	0x0801463f
 80145d8:	0801454d 	.word	0x0801454d
 80145dc:	0801454d 	.word	0x0801454d
 80145e0:	080146c3 	.word	0x080146c3
 80145e4:	0801454d 	.word	0x0801454d
 80145e8:	0801469d 	.word	0x0801469d
 80145ec:	0801454d 	.word	0x0801454d
 80145f0:	0801454d 	.word	0x0801454d
 80145f4:	08014647 	.word	0x08014647
 80145f8:	3b45      	subs	r3, #69	@ 0x45
 80145fa:	2b02      	cmp	r3, #2
 80145fc:	d8a6      	bhi.n	801454c <__ssvfiscanf_r+0xd0>
 80145fe:	2305      	movs	r3, #5
 8014600:	e031      	b.n	8014666 <__ssvfiscanf_r+0x1ea>
 8014602:	6863      	ldr	r3, [r4, #4]
 8014604:	2b00      	cmp	r3, #0
 8014606:	dd0d      	ble.n	8014624 <__ssvfiscanf_r+0x1a8>
 8014608:	6823      	ldr	r3, [r4, #0]
 801460a:	781a      	ldrb	r2, [r3, #0]
 801460c:	454a      	cmp	r2, r9
 801460e:	f040 80a6 	bne.w	801475e <__ssvfiscanf_r+0x2e2>
 8014612:	3301      	adds	r3, #1
 8014614:	6862      	ldr	r2, [r4, #4]
 8014616:	6023      	str	r3, [r4, #0]
 8014618:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801461a:	3a01      	subs	r2, #1
 801461c:	3301      	adds	r3, #1
 801461e:	6062      	str	r2, [r4, #4]
 8014620:	9345      	str	r3, [sp, #276]	@ 0x114
 8014622:	e753      	b.n	80144cc <__ssvfiscanf_r+0x50>
 8014624:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014626:	4621      	mov	r1, r4
 8014628:	4630      	mov	r0, r6
 801462a:	4798      	blx	r3
 801462c:	2800      	cmp	r0, #0
 801462e:	d0eb      	beq.n	8014608 <__ssvfiscanf_r+0x18c>
 8014630:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014632:	2800      	cmp	r0, #0
 8014634:	f040 808b 	bne.w	801474e <__ssvfiscanf_r+0x2d2>
 8014638:	f04f 30ff 	mov.w	r0, #4294967295
 801463c:	e08b      	b.n	8014756 <__ssvfiscanf_r+0x2da>
 801463e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014640:	f042 0220 	orr.w	r2, r2, #32
 8014644:	9241      	str	r2, [sp, #260]	@ 0x104
 8014646:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801464c:	9241      	str	r2, [sp, #260]	@ 0x104
 801464e:	2210      	movs	r2, #16
 8014650:	2b6e      	cmp	r3, #110	@ 0x6e
 8014652:	9242      	str	r2, [sp, #264]	@ 0x108
 8014654:	d902      	bls.n	801465c <__ssvfiscanf_r+0x1e0>
 8014656:	e005      	b.n	8014664 <__ssvfiscanf_r+0x1e8>
 8014658:	2300      	movs	r3, #0
 801465a:	9342      	str	r3, [sp, #264]	@ 0x108
 801465c:	2303      	movs	r3, #3
 801465e:	e002      	b.n	8014666 <__ssvfiscanf_r+0x1ea>
 8014660:	2308      	movs	r3, #8
 8014662:	9342      	str	r3, [sp, #264]	@ 0x108
 8014664:	2304      	movs	r3, #4
 8014666:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014668:	6863      	ldr	r3, [r4, #4]
 801466a:	2b00      	cmp	r3, #0
 801466c:	dd39      	ble.n	80146e2 <__ssvfiscanf_r+0x266>
 801466e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014670:	0659      	lsls	r1, r3, #25
 8014672:	d404      	bmi.n	801467e <__ssvfiscanf_r+0x202>
 8014674:	6823      	ldr	r3, [r4, #0]
 8014676:	781a      	ldrb	r2, [r3, #0]
 8014678:	5cba      	ldrb	r2, [r7, r2]
 801467a:	0712      	lsls	r2, r2, #28
 801467c:	d438      	bmi.n	80146f0 <__ssvfiscanf_r+0x274>
 801467e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014680:	2b02      	cmp	r3, #2
 8014682:	dc47      	bgt.n	8014714 <__ssvfiscanf_r+0x298>
 8014684:	466b      	mov	r3, sp
 8014686:	4622      	mov	r2, r4
 8014688:	a941      	add	r1, sp, #260	@ 0x104
 801468a:	4630      	mov	r0, r6
 801468c:	f000 f9ae 	bl	80149ec <_scanf_chars>
 8014690:	2801      	cmp	r0, #1
 8014692:	d064      	beq.n	801475e <__ssvfiscanf_r+0x2e2>
 8014694:	2802      	cmp	r0, #2
 8014696:	f47f af19 	bne.w	80144cc <__ssvfiscanf_r+0x50>
 801469a:	e7c9      	b.n	8014630 <__ssvfiscanf_r+0x1b4>
 801469c:	220a      	movs	r2, #10
 801469e:	e7d7      	b.n	8014650 <__ssvfiscanf_r+0x1d4>
 80146a0:	4629      	mov	r1, r5
 80146a2:	4640      	mov	r0, r8
 80146a4:	f000 fbfe 	bl	8014ea4 <__sccl>
 80146a8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80146aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146ae:	9341      	str	r3, [sp, #260]	@ 0x104
 80146b0:	4605      	mov	r5, r0
 80146b2:	2301      	movs	r3, #1
 80146b4:	e7d7      	b.n	8014666 <__ssvfiscanf_r+0x1ea>
 80146b6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80146b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146bc:	9341      	str	r3, [sp, #260]	@ 0x104
 80146be:	2300      	movs	r3, #0
 80146c0:	e7d1      	b.n	8014666 <__ssvfiscanf_r+0x1ea>
 80146c2:	2302      	movs	r3, #2
 80146c4:	e7cf      	b.n	8014666 <__ssvfiscanf_r+0x1ea>
 80146c6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80146c8:	06c3      	lsls	r3, r0, #27
 80146ca:	f53f aeff 	bmi.w	80144cc <__ssvfiscanf_r+0x50>
 80146ce:	9b00      	ldr	r3, [sp, #0]
 80146d0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80146d2:	1d19      	adds	r1, r3, #4
 80146d4:	9100      	str	r1, [sp, #0]
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	07c0      	lsls	r0, r0, #31
 80146da:	bf4c      	ite	mi
 80146dc:	801a      	strhmi	r2, [r3, #0]
 80146de:	601a      	strpl	r2, [r3, #0]
 80146e0:	e6f4      	b.n	80144cc <__ssvfiscanf_r+0x50>
 80146e2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80146e4:	4621      	mov	r1, r4
 80146e6:	4630      	mov	r0, r6
 80146e8:	4798      	blx	r3
 80146ea:	2800      	cmp	r0, #0
 80146ec:	d0bf      	beq.n	801466e <__ssvfiscanf_r+0x1f2>
 80146ee:	e79f      	b.n	8014630 <__ssvfiscanf_r+0x1b4>
 80146f0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80146f2:	3201      	adds	r2, #1
 80146f4:	9245      	str	r2, [sp, #276]	@ 0x114
 80146f6:	6862      	ldr	r2, [r4, #4]
 80146f8:	3a01      	subs	r2, #1
 80146fa:	2a00      	cmp	r2, #0
 80146fc:	6062      	str	r2, [r4, #4]
 80146fe:	dd02      	ble.n	8014706 <__ssvfiscanf_r+0x28a>
 8014700:	3301      	adds	r3, #1
 8014702:	6023      	str	r3, [r4, #0]
 8014704:	e7b6      	b.n	8014674 <__ssvfiscanf_r+0x1f8>
 8014706:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014708:	4621      	mov	r1, r4
 801470a:	4630      	mov	r0, r6
 801470c:	4798      	blx	r3
 801470e:	2800      	cmp	r0, #0
 8014710:	d0b0      	beq.n	8014674 <__ssvfiscanf_r+0x1f8>
 8014712:	e78d      	b.n	8014630 <__ssvfiscanf_r+0x1b4>
 8014714:	2b04      	cmp	r3, #4
 8014716:	dc0f      	bgt.n	8014738 <__ssvfiscanf_r+0x2bc>
 8014718:	466b      	mov	r3, sp
 801471a:	4622      	mov	r2, r4
 801471c:	a941      	add	r1, sp, #260	@ 0x104
 801471e:	4630      	mov	r0, r6
 8014720:	f000 f9be 	bl	8014aa0 <_scanf_i>
 8014724:	e7b4      	b.n	8014690 <__ssvfiscanf_r+0x214>
 8014726:	bf00      	nop
 8014728:	080143c9 	.word	0x080143c9
 801472c:	08014443 	.word	0x08014443
 8014730:	08015985 	.word	0x08015985
 8014734:	08015bad 	.word	0x08015bad
 8014738:	4b0a      	ldr	r3, [pc, #40]	@ (8014764 <__ssvfiscanf_r+0x2e8>)
 801473a:	2b00      	cmp	r3, #0
 801473c:	f43f aec6 	beq.w	80144cc <__ssvfiscanf_r+0x50>
 8014740:	466b      	mov	r3, sp
 8014742:	4622      	mov	r2, r4
 8014744:	a941      	add	r1, sp, #260	@ 0x104
 8014746:	4630      	mov	r0, r6
 8014748:	f3af 8000 	nop.w
 801474c:	e7a0      	b.n	8014690 <__ssvfiscanf_r+0x214>
 801474e:	89a3      	ldrh	r3, [r4, #12]
 8014750:	065b      	lsls	r3, r3, #25
 8014752:	f53f af71 	bmi.w	8014638 <__ssvfiscanf_r+0x1bc>
 8014756:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801475a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801475e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014760:	e7f9      	b.n	8014756 <__ssvfiscanf_r+0x2da>
 8014762:	bf00      	nop
 8014764:	00000000 	.word	0x00000000

08014768 <__sfputc_r>:
 8014768:	6893      	ldr	r3, [r2, #8]
 801476a:	3b01      	subs	r3, #1
 801476c:	2b00      	cmp	r3, #0
 801476e:	b410      	push	{r4}
 8014770:	6093      	str	r3, [r2, #8]
 8014772:	da08      	bge.n	8014786 <__sfputc_r+0x1e>
 8014774:	6994      	ldr	r4, [r2, #24]
 8014776:	42a3      	cmp	r3, r4
 8014778:	db01      	blt.n	801477e <__sfputc_r+0x16>
 801477a:	290a      	cmp	r1, #10
 801477c:	d103      	bne.n	8014786 <__sfputc_r+0x1e>
 801477e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014782:	f7fe b98e 	b.w	8012aa2 <__swbuf_r>
 8014786:	6813      	ldr	r3, [r2, #0]
 8014788:	1c58      	adds	r0, r3, #1
 801478a:	6010      	str	r0, [r2, #0]
 801478c:	7019      	strb	r1, [r3, #0]
 801478e:	4608      	mov	r0, r1
 8014790:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014794:	4770      	bx	lr

08014796 <__sfputs_r>:
 8014796:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014798:	4606      	mov	r6, r0
 801479a:	460f      	mov	r7, r1
 801479c:	4614      	mov	r4, r2
 801479e:	18d5      	adds	r5, r2, r3
 80147a0:	42ac      	cmp	r4, r5
 80147a2:	d101      	bne.n	80147a8 <__sfputs_r+0x12>
 80147a4:	2000      	movs	r0, #0
 80147a6:	e007      	b.n	80147b8 <__sfputs_r+0x22>
 80147a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147ac:	463a      	mov	r2, r7
 80147ae:	4630      	mov	r0, r6
 80147b0:	f7ff ffda 	bl	8014768 <__sfputc_r>
 80147b4:	1c43      	adds	r3, r0, #1
 80147b6:	d1f3      	bne.n	80147a0 <__sfputs_r+0xa>
 80147b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080147bc <_vfiprintf_r>:
 80147bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147c0:	460d      	mov	r5, r1
 80147c2:	b09d      	sub	sp, #116	@ 0x74
 80147c4:	4614      	mov	r4, r2
 80147c6:	4698      	mov	r8, r3
 80147c8:	4606      	mov	r6, r0
 80147ca:	b118      	cbz	r0, 80147d4 <_vfiprintf_r+0x18>
 80147cc:	6a03      	ldr	r3, [r0, #32]
 80147ce:	b90b      	cbnz	r3, 80147d4 <_vfiprintf_r+0x18>
 80147d0:	f7fd fff8 	bl	80127c4 <__sinit>
 80147d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80147d6:	07d9      	lsls	r1, r3, #31
 80147d8:	d405      	bmi.n	80147e6 <_vfiprintf_r+0x2a>
 80147da:	89ab      	ldrh	r3, [r5, #12]
 80147dc:	059a      	lsls	r2, r3, #22
 80147de:	d402      	bmi.n	80147e6 <_vfiprintf_r+0x2a>
 80147e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80147e2:	f7fe fab6 	bl	8012d52 <__retarget_lock_acquire_recursive>
 80147e6:	89ab      	ldrh	r3, [r5, #12]
 80147e8:	071b      	lsls	r3, r3, #28
 80147ea:	d501      	bpl.n	80147f0 <_vfiprintf_r+0x34>
 80147ec:	692b      	ldr	r3, [r5, #16]
 80147ee:	b99b      	cbnz	r3, 8014818 <_vfiprintf_r+0x5c>
 80147f0:	4629      	mov	r1, r5
 80147f2:	4630      	mov	r0, r6
 80147f4:	f7fe f994 	bl	8012b20 <__swsetup_r>
 80147f8:	b170      	cbz	r0, 8014818 <_vfiprintf_r+0x5c>
 80147fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80147fc:	07dc      	lsls	r4, r3, #31
 80147fe:	d504      	bpl.n	801480a <_vfiprintf_r+0x4e>
 8014800:	f04f 30ff 	mov.w	r0, #4294967295
 8014804:	b01d      	add	sp, #116	@ 0x74
 8014806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801480a:	89ab      	ldrh	r3, [r5, #12]
 801480c:	0598      	lsls	r0, r3, #22
 801480e:	d4f7      	bmi.n	8014800 <_vfiprintf_r+0x44>
 8014810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014812:	f7fe fa9f 	bl	8012d54 <__retarget_lock_release_recursive>
 8014816:	e7f3      	b.n	8014800 <_vfiprintf_r+0x44>
 8014818:	2300      	movs	r3, #0
 801481a:	9309      	str	r3, [sp, #36]	@ 0x24
 801481c:	2320      	movs	r3, #32
 801481e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014822:	f8cd 800c 	str.w	r8, [sp, #12]
 8014826:	2330      	movs	r3, #48	@ 0x30
 8014828:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80149d8 <_vfiprintf_r+0x21c>
 801482c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014830:	f04f 0901 	mov.w	r9, #1
 8014834:	4623      	mov	r3, r4
 8014836:	469a      	mov	sl, r3
 8014838:	f813 2b01 	ldrb.w	r2, [r3], #1
 801483c:	b10a      	cbz	r2, 8014842 <_vfiprintf_r+0x86>
 801483e:	2a25      	cmp	r2, #37	@ 0x25
 8014840:	d1f9      	bne.n	8014836 <_vfiprintf_r+0x7a>
 8014842:	ebba 0b04 	subs.w	fp, sl, r4
 8014846:	d00b      	beq.n	8014860 <_vfiprintf_r+0xa4>
 8014848:	465b      	mov	r3, fp
 801484a:	4622      	mov	r2, r4
 801484c:	4629      	mov	r1, r5
 801484e:	4630      	mov	r0, r6
 8014850:	f7ff ffa1 	bl	8014796 <__sfputs_r>
 8014854:	3001      	adds	r0, #1
 8014856:	f000 80a7 	beq.w	80149a8 <_vfiprintf_r+0x1ec>
 801485a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801485c:	445a      	add	r2, fp
 801485e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014860:	f89a 3000 	ldrb.w	r3, [sl]
 8014864:	2b00      	cmp	r3, #0
 8014866:	f000 809f 	beq.w	80149a8 <_vfiprintf_r+0x1ec>
 801486a:	2300      	movs	r3, #0
 801486c:	f04f 32ff 	mov.w	r2, #4294967295
 8014870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014874:	f10a 0a01 	add.w	sl, sl, #1
 8014878:	9304      	str	r3, [sp, #16]
 801487a:	9307      	str	r3, [sp, #28]
 801487c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014880:	931a      	str	r3, [sp, #104]	@ 0x68
 8014882:	4654      	mov	r4, sl
 8014884:	2205      	movs	r2, #5
 8014886:	f814 1b01 	ldrb.w	r1, [r4], #1
 801488a:	4853      	ldr	r0, [pc, #332]	@ (80149d8 <_vfiprintf_r+0x21c>)
 801488c:	f7eb fd28 	bl	80002e0 <memchr>
 8014890:	9a04      	ldr	r2, [sp, #16]
 8014892:	b9d8      	cbnz	r0, 80148cc <_vfiprintf_r+0x110>
 8014894:	06d1      	lsls	r1, r2, #27
 8014896:	bf44      	itt	mi
 8014898:	2320      	movmi	r3, #32
 801489a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801489e:	0713      	lsls	r3, r2, #28
 80148a0:	bf44      	itt	mi
 80148a2:	232b      	movmi	r3, #43	@ 0x2b
 80148a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148a8:	f89a 3000 	ldrb.w	r3, [sl]
 80148ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80148ae:	d015      	beq.n	80148dc <_vfiprintf_r+0x120>
 80148b0:	9a07      	ldr	r2, [sp, #28]
 80148b2:	4654      	mov	r4, sl
 80148b4:	2000      	movs	r0, #0
 80148b6:	f04f 0c0a 	mov.w	ip, #10
 80148ba:	4621      	mov	r1, r4
 80148bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80148c0:	3b30      	subs	r3, #48	@ 0x30
 80148c2:	2b09      	cmp	r3, #9
 80148c4:	d94b      	bls.n	801495e <_vfiprintf_r+0x1a2>
 80148c6:	b1b0      	cbz	r0, 80148f6 <_vfiprintf_r+0x13a>
 80148c8:	9207      	str	r2, [sp, #28]
 80148ca:	e014      	b.n	80148f6 <_vfiprintf_r+0x13a>
 80148cc:	eba0 0308 	sub.w	r3, r0, r8
 80148d0:	fa09 f303 	lsl.w	r3, r9, r3
 80148d4:	4313      	orrs	r3, r2
 80148d6:	9304      	str	r3, [sp, #16]
 80148d8:	46a2      	mov	sl, r4
 80148da:	e7d2      	b.n	8014882 <_vfiprintf_r+0xc6>
 80148dc:	9b03      	ldr	r3, [sp, #12]
 80148de:	1d19      	adds	r1, r3, #4
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	9103      	str	r1, [sp, #12]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	bfbb      	ittet	lt
 80148e8:	425b      	neglt	r3, r3
 80148ea:	f042 0202 	orrlt.w	r2, r2, #2
 80148ee:	9307      	strge	r3, [sp, #28]
 80148f0:	9307      	strlt	r3, [sp, #28]
 80148f2:	bfb8      	it	lt
 80148f4:	9204      	strlt	r2, [sp, #16]
 80148f6:	7823      	ldrb	r3, [r4, #0]
 80148f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80148fa:	d10a      	bne.n	8014912 <_vfiprintf_r+0x156>
 80148fc:	7863      	ldrb	r3, [r4, #1]
 80148fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8014900:	d132      	bne.n	8014968 <_vfiprintf_r+0x1ac>
 8014902:	9b03      	ldr	r3, [sp, #12]
 8014904:	1d1a      	adds	r2, r3, #4
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	9203      	str	r2, [sp, #12]
 801490a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801490e:	3402      	adds	r4, #2
 8014910:	9305      	str	r3, [sp, #20]
 8014912:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80149e8 <_vfiprintf_r+0x22c>
 8014916:	7821      	ldrb	r1, [r4, #0]
 8014918:	2203      	movs	r2, #3
 801491a:	4650      	mov	r0, sl
 801491c:	f7eb fce0 	bl	80002e0 <memchr>
 8014920:	b138      	cbz	r0, 8014932 <_vfiprintf_r+0x176>
 8014922:	9b04      	ldr	r3, [sp, #16]
 8014924:	eba0 000a 	sub.w	r0, r0, sl
 8014928:	2240      	movs	r2, #64	@ 0x40
 801492a:	4082      	lsls	r2, r0
 801492c:	4313      	orrs	r3, r2
 801492e:	3401      	adds	r4, #1
 8014930:	9304      	str	r3, [sp, #16]
 8014932:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014936:	4829      	ldr	r0, [pc, #164]	@ (80149dc <_vfiprintf_r+0x220>)
 8014938:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801493c:	2206      	movs	r2, #6
 801493e:	f7eb fccf 	bl	80002e0 <memchr>
 8014942:	2800      	cmp	r0, #0
 8014944:	d03f      	beq.n	80149c6 <_vfiprintf_r+0x20a>
 8014946:	4b26      	ldr	r3, [pc, #152]	@ (80149e0 <_vfiprintf_r+0x224>)
 8014948:	bb1b      	cbnz	r3, 8014992 <_vfiprintf_r+0x1d6>
 801494a:	9b03      	ldr	r3, [sp, #12]
 801494c:	3307      	adds	r3, #7
 801494e:	f023 0307 	bic.w	r3, r3, #7
 8014952:	3308      	adds	r3, #8
 8014954:	9303      	str	r3, [sp, #12]
 8014956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014958:	443b      	add	r3, r7
 801495a:	9309      	str	r3, [sp, #36]	@ 0x24
 801495c:	e76a      	b.n	8014834 <_vfiprintf_r+0x78>
 801495e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014962:	460c      	mov	r4, r1
 8014964:	2001      	movs	r0, #1
 8014966:	e7a8      	b.n	80148ba <_vfiprintf_r+0xfe>
 8014968:	2300      	movs	r3, #0
 801496a:	3401      	adds	r4, #1
 801496c:	9305      	str	r3, [sp, #20]
 801496e:	4619      	mov	r1, r3
 8014970:	f04f 0c0a 	mov.w	ip, #10
 8014974:	4620      	mov	r0, r4
 8014976:	f810 2b01 	ldrb.w	r2, [r0], #1
 801497a:	3a30      	subs	r2, #48	@ 0x30
 801497c:	2a09      	cmp	r2, #9
 801497e:	d903      	bls.n	8014988 <_vfiprintf_r+0x1cc>
 8014980:	2b00      	cmp	r3, #0
 8014982:	d0c6      	beq.n	8014912 <_vfiprintf_r+0x156>
 8014984:	9105      	str	r1, [sp, #20]
 8014986:	e7c4      	b.n	8014912 <_vfiprintf_r+0x156>
 8014988:	fb0c 2101 	mla	r1, ip, r1, r2
 801498c:	4604      	mov	r4, r0
 801498e:	2301      	movs	r3, #1
 8014990:	e7f0      	b.n	8014974 <_vfiprintf_r+0x1b8>
 8014992:	ab03      	add	r3, sp, #12
 8014994:	9300      	str	r3, [sp, #0]
 8014996:	462a      	mov	r2, r5
 8014998:	4b12      	ldr	r3, [pc, #72]	@ (80149e4 <_vfiprintf_r+0x228>)
 801499a:	a904      	add	r1, sp, #16
 801499c:	4630      	mov	r0, r6
 801499e:	f7fd fadf 	bl	8011f60 <_printf_float>
 80149a2:	4607      	mov	r7, r0
 80149a4:	1c78      	adds	r0, r7, #1
 80149a6:	d1d6      	bne.n	8014956 <_vfiprintf_r+0x19a>
 80149a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80149aa:	07d9      	lsls	r1, r3, #31
 80149ac:	d405      	bmi.n	80149ba <_vfiprintf_r+0x1fe>
 80149ae:	89ab      	ldrh	r3, [r5, #12]
 80149b0:	059a      	lsls	r2, r3, #22
 80149b2:	d402      	bmi.n	80149ba <_vfiprintf_r+0x1fe>
 80149b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80149b6:	f7fe f9cd 	bl	8012d54 <__retarget_lock_release_recursive>
 80149ba:	89ab      	ldrh	r3, [r5, #12]
 80149bc:	065b      	lsls	r3, r3, #25
 80149be:	f53f af1f 	bmi.w	8014800 <_vfiprintf_r+0x44>
 80149c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80149c4:	e71e      	b.n	8014804 <_vfiprintf_r+0x48>
 80149c6:	ab03      	add	r3, sp, #12
 80149c8:	9300      	str	r3, [sp, #0]
 80149ca:	462a      	mov	r2, r5
 80149cc:	4b05      	ldr	r3, [pc, #20]	@ (80149e4 <_vfiprintf_r+0x228>)
 80149ce:	a904      	add	r1, sp, #16
 80149d0:	4630      	mov	r0, r6
 80149d2:	f7fd fd4d 	bl	8012470 <_printf_i>
 80149d6:	e7e4      	b.n	80149a2 <_vfiprintf_r+0x1e6>
 80149d8:	08015ba7 	.word	0x08015ba7
 80149dc:	08015bb1 	.word	0x08015bb1
 80149e0:	08011f61 	.word	0x08011f61
 80149e4:	08014797 	.word	0x08014797
 80149e8:	08015bad 	.word	0x08015bad

080149ec <_scanf_chars>:
 80149ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80149f0:	4615      	mov	r5, r2
 80149f2:	688a      	ldr	r2, [r1, #8]
 80149f4:	4680      	mov	r8, r0
 80149f6:	460c      	mov	r4, r1
 80149f8:	b932      	cbnz	r2, 8014a08 <_scanf_chars+0x1c>
 80149fa:	698a      	ldr	r2, [r1, #24]
 80149fc:	2a00      	cmp	r2, #0
 80149fe:	bf14      	ite	ne
 8014a00:	f04f 32ff 	movne.w	r2, #4294967295
 8014a04:	2201      	moveq	r2, #1
 8014a06:	608a      	str	r2, [r1, #8]
 8014a08:	6822      	ldr	r2, [r4, #0]
 8014a0a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014a9c <_scanf_chars+0xb0>
 8014a0e:	06d1      	lsls	r1, r2, #27
 8014a10:	bf5f      	itttt	pl
 8014a12:	681a      	ldrpl	r2, [r3, #0]
 8014a14:	1d11      	addpl	r1, r2, #4
 8014a16:	6019      	strpl	r1, [r3, #0]
 8014a18:	6816      	ldrpl	r6, [r2, #0]
 8014a1a:	2700      	movs	r7, #0
 8014a1c:	69a0      	ldr	r0, [r4, #24]
 8014a1e:	b188      	cbz	r0, 8014a44 <_scanf_chars+0x58>
 8014a20:	2801      	cmp	r0, #1
 8014a22:	d107      	bne.n	8014a34 <_scanf_chars+0x48>
 8014a24:	682b      	ldr	r3, [r5, #0]
 8014a26:	781a      	ldrb	r2, [r3, #0]
 8014a28:	6963      	ldr	r3, [r4, #20]
 8014a2a:	5c9b      	ldrb	r3, [r3, r2]
 8014a2c:	b953      	cbnz	r3, 8014a44 <_scanf_chars+0x58>
 8014a2e:	2f00      	cmp	r7, #0
 8014a30:	d031      	beq.n	8014a96 <_scanf_chars+0xaa>
 8014a32:	e022      	b.n	8014a7a <_scanf_chars+0x8e>
 8014a34:	2802      	cmp	r0, #2
 8014a36:	d120      	bne.n	8014a7a <_scanf_chars+0x8e>
 8014a38:	682b      	ldr	r3, [r5, #0]
 8014a3a:	781b      	ldrb	r3, [r3, #0]
 8014a3c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014a40:	071b      	lsls	r3, r3, #28
 8014a42:	d41a      	bmi.n	8014a7a <_scanf_chars+0x8e>
 8014a44:	6823      	ldr	r3, [r4, #0]
 8014a46:	06da      	lsls	r2, r3, #27
 8014a48:	bf5e      	ittt	pl
 8014a4a:	682b      	ldrpl	r3, [r5, #0]
 8014a4c:	781b      	ldrbpl	r3, [r3, #0]
 8014a4e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014a52:	682a      	ldr	r2, [r5, #0]
 8014a54:	686b      	ldr	r3, [r5, #4]
 8014a56:	3201      	adds	r2, #1
 8014a58:	602a      	str	r2, [r5, #0]
 8014a5a:	68a2      	ldr	r2, [r4, #8]
 8014a5c:	3b01      	subs	r3, #1
 8014a5e:	3a01      	subs	r2, #1
 8014a60:	606b      	str	r3, [r5, #4]
 8014a62:	3701      	adds	r7, #1
 8014a64:	60a2      	str	r2, [r4, #8]
 8014a66:	b142      	cbz	r2, 8014a7a <_scanf_chars+0x8e>
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	dcd7      	bgt.n	8014a1c <_scanf_chars+0x30>
 8014a6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014a70:	4629      	mov	r1, r5
 8014a72:	4640      	mov	r0, r8
 8014a74:	4798      	blx	r3
 8014a76:	2800      	cmp	r0, #0
 8014a78:	d0d0      	beq.n	8014a1c <_scanf_chars+0x30>
 8014a7a:	6823      	ldr	r3, [r4, #0]
 8014a7c:	f013 0310 	ands.w	r3, r3, #16
 8014a80:	d105      	bne.n	8014a8e <_scanf_chars+0xa2>
 8014a82:	68e2      	ldr	r2, [r4, #12]
 8014a84:	3201      	adds	r2, #1
 8014a86:	60e2      	str	r2, [r4, #12]
 8014a88:	69a2      	ldr	r2, [r4, #24]
 8014a8a:	b102      	cbz	r2, 8014a8e <_scanf_chars+0xa2>
 8014a8c:	7033      	strb	r3, [r6, #0]
 8014a8e:	6923      	ldr	r3, [r4, #16]
 8014a90:	443b      	add	r3, r7
 8014a92:	6123      	str	r3, [r4, #16]
 8014a94:	2000      	movs	r0, #0
 8014a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a9a:	bf00      	nop
 8014a9c:	08015985 	.word	0x08015985

08014aa0 <_scanf_i>:
 8014aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aa4:	4698      	mov	r8, r3
 8014aa6:	4b74      	ldr	r3, [pc, #464]	@ (8014c78 <_scanf_i+0x1d8>)
 8014aa8:	460c      	mov	r4, r1
 8014aaa:	4682      	mov	sl, r0
 8014aac:	4616      	mov	r6, r2
 8014aae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014ab2:	b087      	sub	sp, #28
 8014ab4:	ab03      	add	r3, sp, #12
 8014ab6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014aba:	4b70      	ldr	r3, [pc, #448]	@ (8014c7c <_scanf_i+0x1dc>)
 8014abc:	69a1      	ldr	r1, [r4, #24]
 8014abe:	4a70      	ldr	r2, [pc, #448]	@ (8014c80 <_scanf_i+0x1e0>)
 8014ac0:	2903      	cmp	r1, #3
 8014ac2:	bf08      	it	eq
 8014ac4:	461a      	moveq	r2, r3
 8014ac6:	68a3      	ldr	r3, [r4, #8]
 8014ac8:	9201      	str	r2, [sp, #4]
 8014aca:	1e5a      	subs	r2, r3, #1
 8014acc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014ad0:	bf88      	it	hi
 8014ad2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014ad6:	4627      	mov	r7, r4
 8014ad8:	bf82      	ittt	hi
 8014ada:	eb03 0905 	addhi.w	r9, r3, r5
 8014ade:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014ae2:	60a3      	strhi	r3, [r4, #8]
 8014ae4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8014ae8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8014aec:	bf98      	it	ls
 8014aee:	f04f 0900 	movls.w	r9, #0
 8014af2:	6023      	str	r3, [r4, #0]
 8014af4:	463d      	mov	r5, r7
 8014af6:	f04f 0b00 	mov.w	fp, #0
 8014afa:	6831      	ldr	r1, [r6, #0]
 8014afc:	ab03      	add	r3, sp, #12
 8014afe:	7809      	ldrb	r1, [r1, #0]
 8014b00:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8014b04:	2202      	movs	r2, #2
 8014b06:	f7eb fbeb 	bl	80002e0 <memchr>
 8014b0a:	b328      	cbz	r0, 8014b58 <_scanf_i+0xb8>
 8014b0c:	f1bb 0f01 	cmp.w	fp, #1
 8014b10:	d159      	bne.n	8014bc6 <_scanf_i+0x126>
 8014b12:	6862      	ldr	r2, [r4, #4]
 8014b14:	b92a      	cbnz	r2, 8014b22 <_scanf_i+0x82>
 8014b16:	6822      	ldr	r2, [r4, #0]
 8014b18:	2108      	movs	r1, #8
 8014b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014b1e:	6061      	str	r1, [r4, #4]
 8014b20:	6022      	str	r2, [r4, #0]
 8014b22:	6822      	ldr	r2, [r4, #0]
 8014b24:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014b28:	6022      	str	r2, [r4, #0]
 8014b2a:	68a2      	ldr	r2, [r4, #8]
 8014b2c:	1e51      	subs	r1, r2, #1
 8014b2e:	60a1      	str	r1, [r4, #8]
 8014b30:	b192      	cbz	r2, 8014b58 <_scanf_i+0xb8>
 8014b32:	6832      	ldr	r2, [r6, #0]
 8014b34:	1c51      	adds	r1, r2, #1
 8014b36:	6031      	str	r1, [r6, #0]
 8014b38:	7812      	ldrb	r2, [r2, #0]
 8014b3a:	f805 2b01 	strb.w	r2, [r5], #1
 8014b3e:	6872      	ldr	r2, [r6, #4]
 8014b40:	3a01      	subs	r2, #1
 8014b42:	2a00      	cmp	r2, #0
 8014b44:	6072      	str	r2, [r6, #4]
 8014b46:	dc07      	bgt.n	8014b58 <_scanf_i+0xb8>
 8014b48:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8014b4c:	4631      	mov	r1, r6
 8014b4e:	4650      	mov	r0, sl
 8014b50:	4790      	blx	r2
 8014b52:	2800      	cmp	r0, #0
 8014b54:	f040 8085 	bne.w	8014c62 <_scanf_i+0x1c2>
 8014b58:	f10b 0b01 	add.w	fp, fp, #1
 8014b5c:	f1bb 0f03 	cmp.w	fp, #3
 8014b60:	d1cb      	bne.n	8014afa <_scanf_i+0x5a>
 8014b62:	6863      	ldr	r3, [r4, #4]
 8014b64:	b90b      	cbnz	r3, 8014b6a <_scanf_i+0xca>
 8014b66:	230a      	movs	r3, #10
 8014b68:	6063      	str	r3, [r4, #4]
 8014b6a:	6863      	ldr	r3, [r4, #4]
 8014b6c:	4945      	ldr	r1, [pc, #276]	@ (8014c84 <_scanf_i+0x1e4>)
 8014b6e:	6960      	ldr	r0, [r4, #20]
 8014b70:	1ac9      	subs	r1, r1, r3
 8014b72:	f000 f997 	bl	8014ea4 <__sccl>
 8014b76:	f04f 0b00 	mov.w	fp, #0
 8014b7a:	68a3      	ldr	r3, [r4, #8]
 8014b7c:	6822      	ldr	r2, [r4, #0]
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d03d      	beq.n	8014bfe <_scanf_i+0x15e>
 8014b82:	6831      	ldr	r1, [r6, #0]
 8014b84:	6960      	ldr	r0, [r4, #20]
 8014b86:	f891 c000 	ldrb.w	ip, [r1]
 8014b8a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014b8e:	2800      	cmp	r0, #0
 8014b90:	d035      	beq.n	8014bfe <_scanf_i+0x15e>
 8014b92:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014b96:	d124      	bne.n	8014be2 <_scanf_i+0x142>
 8014b98:	0510      	lsls	r0, r2, #20
 8014b9a:	d522      	bpl.n	8014be2 <_scanf_i+0x142>
 8014b9c:	f10b 0b01 	add.w	fp, fp, #1
 8014ba0:	f1b9 0f00 	cmp.w	r9, #0
 8014ba4:	d003      	beq.n	8014bae <_scanf_i+0x10e>
 8014ba6:	3301      	adds	r3, #1
 8014ba8:	f109 39ff 	add.w	r9, r9, #4294967295
 8014bac:	60a3      	str	r3, [r4, #8]
 8014bae:	6873      	ldr	r3, [r6, #4]
 8014bb0:	3b01      	subs	r3, #1
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	6073      	str	r3, [r6, #4]
 8014bb6:	dd1b      	ble.n	8014bf0 <_scanf_i+0x150>
 8014bb8:	6833      	ldr	r3, [r6, #0]
 8014bba:	3301      	adds	r3, #1
 8014bbc:	6033      	str	r3, [r6, #0]
 8014bbe:	68a3      	ldr	r3, [r4, #8]
 8014bc0:	3b01      	subs	r3, #1
 8014bc2:	60a3      	str	r3, [r4, #8]
 8014bc4:	e7d9      	b.n	8014b7a <_scanf_i+0xda>
 8014bc6:	f1bb 0f02 	cmp.w	fp, #2
 8014bca:	d1ae      	bne.n	8014b2a <_scanf_i+0x8a>
 8014bcc:	6822      	ldr	r2, [r4, #0]
 8014bce:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8014bd2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8014bd6:	d1c4      	bne.n	8014b62 <_scanf_i+0xc2>
 8014bd8:	2110      	movs	r1, #16
 8014bda:	6061      	str	r1, [r4, #4]
 8014bdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8014be0:	e7a2      	b.n	8014b28 <_scanf_i+0x88>
 8014be2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8014be6:	6022      	str	r2, [r4, #0]
 8014be8:	780b      	ldrb	r3, [r1, #0]
 8014bea:	f805 3b01 	strb.w	r3, [r5], #1
 8014bee:	e7de      	b.n	8014bae <_scanf_i+0x10e>
 8014bf0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014bf4:	4631      	mov	r1, r6
 8014bf6:	4650      	mov	r0, sl
 8014bf8:	4798      	blx	r3
 8014bfa:	2800      	cmp	r0, #0
 8014bfc:	d0df      	beq.n	8014bbe <_scanf_i+0x11e>
 8014bfe:	6823      	ldr	r3, [r4, #0]
 8014c00:	05d9      	lsls	r1, r3, #23
 8014c02:	d50d      	bpl.n	8014c20 <_scanf_i+0x180>
 8014c04:	42bd      	cmp	r5, r7
 8014c06:	d909      	bls.n	8014c1c <_scanf_i+0x17c>
 8014c08:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014c0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014c10:	4632      	mov	r2, r6
 8014c12:	4650      	mov	r0, sl
 8014c14:	4798      	blx	r3
 8014c16:	f105 39ff 	add.w	r9, r5, #4294967295
 8014c1a:	464d      	mov	r5, r9
 8014c1c:	42bd      	cmp	r5, r7
 8014c1e:	d028      	beq.n	8014c72 <_scanf_i+0x1d2>
 8014c20:	6822      	ldr	r2, [r4, #0]
 8014c22:	f012 0210 	ands.w	r2, r2, #16
 8014c26:	d113      	bne.n	8014c50 <_scanf_i+0x1b0>
 8014c28:	702a      	strb	r2, [r5, #0]
 8014c2a:	6863      	ldr	r3, [r4, #4]
 8014c2c:	9e01      	ldr	r6, [sp, #4]
 8014c2e:	4639      	mov	r1, r7
 8014c30:	4650      	mov	r0, sl
 8014c32:	47b0      	blx	r6
 8014c34:	f8d8 3000 	ldr.w	r3, [r8]
 8014c38:	6821      	ldr	r1, [r4, #0]
 8014c3a:	1d1a      	adds	r2, r3, #4
 8014c3c:	f8c8 2000 	str.w	r2, [r8]
 8014c40:	f011 0f20 	tst.w	r1, #32
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	d00f      	beq.n	8014c68 <_scanf_i+0x1c8>
 8014c48:	6018      	str	r0, [r3, #0]
 8014c4a:	68e3      	ldr	r3, [r4, #12]
 8014c4c:	3301      	adds	r3, #1
 8014c4e:	60e3      	str	r3, [r4, #12]
 8014c50:	6923      	ldr	r3, [r4, #16]
 8014c52:	1bed      	subs	r5, r5, r7
 8014c54:	445d      	add	r5, fp
 8014c56:	442b      	add	r3, r5
 8014c58:	6123      	str	r3, [r4, #16]
 8014c5a:	2000      	movs	r0, #0
 8014c5c:	b007      	add	sp, #28
 8014c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c62:	f04f 0b00 	mov.w	fp, #0
 8014c66:	e7ca      	b.n	8014bfe <_scanf_i+0x15e>
 8014c68:	07ca      	lsls	r2, r1, #31
 8014c6a:	bf4c      	ite	mi
 8014c6c:	8018      	strhmi	r0, [r3, #0]
 8014c6e:	6018      	strpl	r0, [r3, #0]
 8014c70:	e7eb      	b.n	8014c4a <_scanf_i+0x1aa>
 8014c72:	2001      	movs	r0, #1
 8014c74:	e7f2      	b.n	8014c5c <_scanf_i+0x1bc>
 8014c76:	bf00      	nop
 8014c78:	080158cc 	.word	0x080158cc
 8014c7c:	0801515d 	.word	0x0801515d
 8014c80:	0801523d 	.word	0x0801523d
 8014c84:	08015bc8 	.word	0x08015bc8

08014c88 <__sflush_r>:
 8014c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c90:	0716      	lsls	r6, r2, #28
 8014c92:	4605      	mov	r5, r0
 8014c94:	460c      	mov	r4, r1
 8014c96:	d454      	bmi.n	8014d42 <__sflush_r+0xba>
 8014c98:	684b      	ldr	r3, [r1, #4]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	dc02      	bgt.n	8014ca4 <__sflush_r+0x1c>
 8014c9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	dd48      	ble.n	8014d36 <__sflush_r+0xae>
 8014ca4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014ca6:	2e00      	cmp	r6, #0
 8014ca8:	d045      	beq.n	8014d36 <__sflush_r+0xae>
 8014caa:	2300      	movs	r3, #0
 8014cac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014cb0:	682f      	ldr	r7, [r5, #0]
 8014cb2:	6a21      	ldr	r1, [r4, #32]
 8014cb4:	602b      	str	r3, [r5, #0]
 8014cb6:	d030      	beq.n	8014d1a <__sflush_r+0x92>
 8014cb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014cba:	89a3      	ldrh	r3, [r4, #12]
 8014cbc:	0759      	lsls	r1, r3, #29
 8014cbe:	d505      	bpl.n	8014ccc <__sflush_r+0x44>
 8014cc0:	6863      	ldr	r3, [r4, #4]
 8014cc2:	1ad2      	subs	r2, r2, r3
 8014cc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014cc6:	b10b      	cbz	r3, 8014ccc <__sflush_r+0x44>
 8014cc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014cca:	1ad2      	subs	r2, r2, r3
 8014ccc:	2300      	movs	r3, #0
 8014cce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014cd0:	6a21      	ldr	r1, [r4, #32]
 8014cd2:	4628      	mov	r0, r5
 8014cd4:	47b0      	blx	r6
 8014cd6:	1c43      	adds	r3, r0, #1
 8014cd8:	89a3      	ldrh	r3, [r4, #12]
 8014cda:	d106      	bne.n	8014cea <__sflush_r+0x62>
 8014cdc:	6829      	ldr	r1, [r5, #0]
 8014cde:	291d      	cmp	r1, #29
 8014ce0:	d82b      	bhi.n	8014d3a <__sflush_r+0xb2>
 8014ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8014d8c <__sflush_r+0x104>)
 8014ce4:	40ca      	lsrs	r2, r1
 8014ce6:	07d6      	lsls	r6, r2, #31
 8014ce8:	d527      	bpl.n	8014d3a <__sflush_r+0xb2>
 8014cea:	2200      	movs	r2, #0
 8014cec:	6062      	str	r2, [r4, #4]
 8014cee:	04d9      	lsls	r1, r3, #19
 8014cf0:	6922      	ldr	r2, [r4, #16]
 8014cf2:	6022      	str	r2, [r4, #0]
 8014cf4:	d504      	bpl.n	8014d00 <__sflush_r+0x78>
 8014cf6:	1c42      	adds	r2, r0, #1
 8014cf8:	d101      	bne.n	8014cfe <__sflush_r+0x76>
 8014cfa:	682b      	ldr	r3, [r5, #0]
 8014cfc:	b903      	cbnz	r3, 8014d00 <__sflush_r+0x78>
 8014cfe:	6560      	str	r0, [r4, #84]	@ 0x54
 8014d00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d02:	602f      	str	r7, [r5, #0]
 8014d04:	b1b9      	cbz	r1, 8014d36 <__sflush_r+0xae>
 8014d06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014d0a:	4299      	cmp	r1, r3
 8014d0c:	d002      	beq.n	8014d14 <__sflush_r+0x8c>
 8014d0e:	4628      	mov	r0, r5
 8014d10:	f7fe fe18 	bl	8013944 <_free_r>
 8014d14:	2300      	movs	r3, #0
 8014d16:	6363      	str	r3, [r4, #52]	@ 0x34
 8014d18:	e00d      	b.n	8014d36 <__sflush_r+0xae>
 8014d1a:	2301      	movs	r3, #1
 8014d1c:	4628      	mov	r0, r5
 8014d1e:	47b0      	blx	r6
 8014d20:	4602      	mov	r2, r0
 8014d22:	1c50      	adds	r0, r2, #1
 8014d24:	d1c9      	bne.n	8014cba <__sflush_r+0x32>
 8014d26:	682b      	ldr	r3, [r5, #0]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d0c6      	beq.n	8014cba <__sflush_r+0x32>
 8014d2c:	2b1d      	cmp	r3, #29
 8014d2e:	d001      	beq.n	8014d34 <__sflush_r+0xac>
 8014d30:	2b16      	cmp	r3, #22
 8014d32:	d11e      	bne.n	8014d72 <__sflush_r+0xea>
 8014d34:	602f      	str	r7, [r5, #0]
 8014d36:	2000      	movs	r0, #0
 8014d38:	e022      	b.n	8014d80 <__sflush_r+0xf8>
 8014d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d3e:	b21b      	sxth	r3, r3
 8014d40:	e01b      	b.n	8014d7a <__sflush_r+0xf2>
 8014d42:	690f      	ldr	r7, [r1, #16]
 8014d44:	2f00      	cmp	r7, #0
 8014d46:	d0f6      	beq.n	8014d36 <__sflush_r+0xae>
 8014d48:	0793      	lsls	r3, r2, #30
 8014d4a:	680e      	ldr	r6, [r1, #0]
 8014d4c:	bf08      	it	eq
 8014d4e:	694b      	ldreq	r3, [r1, #20]
 8014d50:	600f      	str	r7, [r1, #0]
 8014d52:	bf18      	it	ne
 8014d54:	2300      	movne	r3, #0
 8014d56:	eba6 0807 	sub.w	r8, r6, r7
 8014d5a:	608b      	str	r3, [r1, #8]
 8014d5c:	f1b8 0f00 	cmp.w	r8, #0
 8014d60:	dde9      	ble.n	8014d36 <__sflush_r+0xae>
 8014d62:	6a21      	ldr	r1, [r4, #32]
 8014d64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014d66:	4643      	mov	r3, r8
 8014d68:	463a      	mov	r2, r7
 8014d6a:	4628      	mov	r0, r5
 8014d6c:	47b0      	blx	r6
 8014d6e:	2800      	cmp	r0, #0
 8014d70:	dc08      	bgt.n	8014d84 <__sflush_r+0xfc>
 8014d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d7a:	81a3      	strh	r3, [r4, #12]
 8014d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8014d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d84:	4407      	add	r7, r0
 8014d86:	eba8 0800 	sub.w	r8, r8, r0
 8014d8a:	e7e7      	b.n	8014d5c <__sflush_r+0xd4>
 8014d8c:	20400001 	.word	0x20400001

08014d90 <_fflush_r>:
 8014d90:	b538      	push	{r3, r4, r5, lr}
 8014d92:	690b      	ldr	r3, [r1, #16]
 8014d94:	4605      	mov	r5, r0
 8014d96:	460c      	mov	r4, r1
 8014d98:	b913      	cbnz	r3, 8014da0 <_fflush_r+0x10>
 8014d9a:	2500      	movs	r5, #0
 8014d9c:	4628      	mov	r0, r5
 8014d9e:	bd38      	pop	{r3, r4, r5, pc}
 8014da0:	b118      	cbz	r0, 8014daa <_fflush_r+0x1a>
 8014da2:	6a03      	ldr	r3, [r0, #32]
 8014da4:	b90b      	cbnz	r3, 8014daa <_fflush_r+0x1a>
 8014da6:	f7fd fd0d 	bl	80127c4 <__sinit>
 8014daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d0f3      	beq.n	8014d9a <_fflush_r+0xa>
 8014db2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014db4:	07d0      	lsls	r0, r2, #31
 8014db6:	d404      	bmi.n	8014dc2 <_fflush_r+0x32>
 8014db8:	0599      	lsls	r1, r3, #22
 8014dba:	d402      	bmi.n	8014dc2 <_fflush_r+0x32>
 8014dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014dbe:	f7fd ffc8 	bl	8012d52 <__retarget_lock_acquire_recursive>
 8014dc2:	4628      	mov	r0, r5
 8014dc4:	4621      	mov	r1, r4
 8014dc6:	f7ff ff5f 	bl	8014c88 <__sflush_r>
 8014dca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014dcc:	07da      	lsls	r2, r3, #31
 8014dce:	4605      	mov	r5, r0
 8014dd0:	d4e4      	bmi.n	8014d9c <_fflush_r+0xc>
 8014dd2:	89a3      	ldrh	r3, [r4, #12]
 8014dd4:	059b      	lsls	r3, r3, #22
 8014dd6:	d4e1      	bmi.n	8014d9c <_fflush_r+0xc>
 8014dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014dda:	f7fd ffbb 	bl	8012d54 <__retarget_lock_release_recursive>
 8014dde:	e7dd      	b.n	8014d9c <_fflush_r+0xc>

08014de0 <__swhatbuf_r>:
 8014de0:	b570      	push	{r4, r5, r6, lr}
 8014de2:	460c      	mov	r4, r1
 8014de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014de8:	2900      	cmp	r1, #0
 8014dea:	b096      	sub	sp, #88	@ 0x58
 8014dec:	4615      	mov	r5, r2
 8014dee:	461e      	mov	r6, r3
 8014df0:	da0d      	bge.n	8014e0e <__swhatbuf_r+0x2e>
 8014df2:	89a3      	ldrh	r3, [r4, #12]
 8014df4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014df8:	f04f 0100 	mov.w	r1, #0
 8014dfc:	bf14      	ite	ne
 8014dfe:	2340      	movne	r3, #64	@ 0x40
 8014e00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014e04:	2000      	movs	r0, #0
 8014e06:	6031      	str	r1, [r6, #0]
 8014e08:	602b      	str	r3, [r5, #0]
 8014e0a:	b016      	add	sp, #88	@ 0x58
 8014e0c:	bd70      	pop	{r4, r5, r6, pc}
 8014e0e:	466a      	mov	r2, sp
 8014e10:	f000 f8d6 	bl	8014fc0 <_fstat_r>
 8014e14:	2800      	cmp	r0, #0
 8014e16:	dbec      	blt.n	8014df2 <__swhatbuf_r+0x12>
 8014e18:	9901      	ldr	r1, [sp, #4]
 8014e1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014e1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014e22:	4259      	negs	r1, r3
 8014e24:	4159      	adcs	r1, r3
 8014e26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014e2a:	e7eb      	b.n	8014e04 <__swhatbuf_r+0x24>

08014e2c <__smakebuf_r>:
 8014e2c:	898b      	ldrh	r3, [r1, #12]
 8014e2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014e30:	079d      	lsls	r5, r3, #30
 8014e32:	4606      	mov	r6, r0
 8014e34:	460c      	mov	r4, r1
 8014e36:	d507      	bpl.n	8014e48 <__smakebuf_r+0x1c>
 8014e38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014e3c:	6023      	str	r3, [r4, #0]
 8014e3e:	6123      	str	r3, [r4, #16]
 8014e40:	2301      	movs	r3, #1
 8014e42:	6163      	str	r3, [r4, #20]
 8014e44:	b003      	add	sp, #12
 8014e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e48:	ab01      	add	r3, sp, #4
 8014e4a:	466a      	mov	r2, sp
 8014e4c:	f7ff ffc8 	bl	8014de0 <__swhatbuf_r>
 8014e50:	9f00      	ldr	r7, [sp, #0]
 8014e52:	4605      	mov	r5, r0
 8014e54:	4639      	mov	r1, r7
 8014e56:	4630      	mov	r0, r6
 8014e58:	f7fc ff30 	bl	8011cbc <_malloc_r>
 8014e5c:	b948      	cbnz	r0, 8014e72 <__smakebuf_r+0x46>
 8014e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e62:	059a      	lsls	r2, r3, #22
 8014e64:	d4ee      	bmi.n	8014e44 <__smakebuf_r+0x18>
 8014e66:	f023 0303 	bic.w	r3, r3, #3
 8014e6a:	f043 0302 	orr.w	r3, r3, #2
 8014e6e:	81a3      	strh	r3, [r4, #12]
 8014e70:	e7e2      	b.n	8014e38 <__smakebuf_r+0xc>
 8014e72:	89a3      	ldrh	r3, [r4, #12]
 8014e74:	6020      	str	r0, [r4, #0]
 8014e76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e7a:	81a3      	strh	r3, [r4, #12]
 8014e7c:	9b01      	ldr	r3, [sp, #4]
 8014e7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014e82:	b15b      	cbz	r3, 8014e9c <__smakebuf_r+0x70>
 8014e84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014e88:	4630      	mov	r0, r6
 8014e8a:	f000 f8ab 	bl	8014fe4 <_isatty_r>
 8014e8e:	b128      	cbz	r0, 8014e9c <__smakebuf_r+0x70>
 8014e90:	89a3      	ldrh	r3, [r4, #12]
 8014e92:	f023 0303 	bic.w	r3, r3, #3
 8014e96:	f043 0301 	orr.w	r3, r3, #1
 8014e9a:	81a3      	strh	r3, [r4, #12]
 8014e9c:	89a3      	ldrh	r3, [r4, #12]
 8014e9e:	431d      	orrs	r5, r3
 8014ea0:	81a5      	strh	r5, [r4, #12]
 8014ea2:	e7cf      	b.n	8014e44 <__smakebuf_r+0x18>

08014ea4 <__sccl>:
 8014ea4:	b570      	push	{r4, r5, r6, lr}
 8014ea6:	780b      	ldrb	r3, [r1, #0]
 8014ea8:	4604      	mov	r4, r0
 8014eaa:	2b5e      	cmp	r3, #94	@ 0x5e
 8014eac:	bf0b      	itete	eq
 8014eae:	784b      	ldrbeq	r3, [r1, #1]
 8014eb0:	1c4a      	addne	r2, r1, #1
 8014eb2:	1c8a      	addeq	r2, r1, #2
 8014eb4:	2100      	movne	r1, #0
 8014eb6:	bf08      	it	eq
 8014eb8:	2101      	moveq	r1, #1
 8014eba:	3801      	subs	r0, #1
 8014ebc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8014ec0:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014ec4:	42a8      	cmp	r0, r5
 8014ec6:	d1fb      	bne.n	8014ec0 <__sccl+0x1c>
 8014ec8:	b90b      	cbnz	r3, 8014ece <__sccl+0x2a>
 8014eca:	1e50      	subs	r0, r2, #1
 8014ecc:	bd70      	pop	{r4, r5, r6, pc}
 8014ece:	f081 0101 	eor.w	r1, r1, #1
 8014ed2:	54e1      	strb	r1, [r4, r3]
 8014ed4:	4610      	mov	r0, r2
 8014ed6:	4602      	mov	r2, r0
 8014ed8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014edc:	2d2d      	cmp	r5, #45	@ 0x2d
 8014ede:	d005      	beq.n	8014eec <__sccl+0x48>
 8014ee0:	2d5d      	cmp	r5, #93	@ 0x5d
 8014ee2:	d016      	beq.n	8014f12 <__sccl+0x6e>
 8014ee4:	2d00      	cmp	r5, #0
 8014ee6:	d0f1      	beq.n	8014ecc <__sccl+0x28>
 8014ee8:	462b      	mov	r3, r5
 8014eea:	e7f2      	b.n	8014ed2 <__sccl+0x2e>
 8014eec:	7846      	ldrb	r6, [r0, #1]
 8014eee:	2e5d      	cmp	r6, #93	@ 0x5d
 8014ef0:	d0fa      	beq.n	8014ee8 <__sccl+0x44>
 8014ef2:	42b3      	cmp	r3, r6
 8014ef4:	dcf8      	bgt.n	8014ee8 <__sccl+0x44>
 8014ef6:	3002      	adds	r0, #2
 8014ef8:	461a      	mov	r2, r3
 8014efa:	3201      	adds	r2, #1
 8014efc:	4296      	cmp	r6, r2
 8014efe:	54a1      	strb	r1, [r4, r2]
 8014f00:	dcfb      	bgt.n	8014efa <__sccl+0x56>
 8014f02:	1af2      	subs	r2, r6, r3
 8014f04:	3a01      	subs	r2, #1
 8014f06:	1c5d      	adds	r5, r3, #1
 8014f08:	42b3      	cmp	r3, r6
 8014f0a:	bfa8      	it	ge
 8014f0c:	2200      	movge	r2, #0
 8014f0e:	18ab      	adds	r3, r5, r2
 8014f10:	e7e1      	b.n	8014ed6 <__sccl+0x32>
 8014f12:	4610      	mov	r0, r2
 8014f14:	e7da      	b.n	8014ecc <__sccl+0x28>

08014f16 <__submore>:
 8014f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f1a:	460c      	mov	r4, r1
 8014f1c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014f1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014f22:	4299      	cmp	r1, r3
 8014f24:	d11d      	bne.n	8014f62 <__submore+0x4c>
 8014f26:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014f2a:	f7fc fec7 	bl	8011cbc <_malloc_r>
 8014f2e:	b918      	cbnz	r0, 8014f38 <__submore+0x22>
 8014f30:	f04f 30ff 	mov.w	r0, #4294967295
 8014f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014f3c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8014f3e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8014f42:	6360      	str	r0, [r4, #52]	@ 0x34
 8014f44:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8014f48:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8014f4c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8014f50:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8014f54:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8014f58:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8014f5c:	6020      	str	r0, [r4, #0]
 8014f5e:	2000      	movs	r0, #0
 8014f60:	e7e8      	b.n	8014f34 <__submore+0x1e>
 8014f62:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8014f64:	0077      	lsls	r7, r6, #1
 8014f66:	463a      	mov	r2, r7
 8014f68:	f7fc ff3c 	bl	8011de4 <_realloc_r>
 8014f6c:	4605      	mov	r5, r0
 8014f6e:	2800      	cmp	r0, #0
 8014f70:	d0de      	beq.n	8014f30 <__submore+0x1a>
 8014f72:	eb00 0806 	add.w	r8, r0, r6
 8014f76:	4601      	mov	r1, r0
 8014f78:	4632      	mov	r2, r6
 8014f7a:	4640      	mov	r0, r8
 8014f7c:	f7fd feeb 	bl	8012d56 <memcpy>
 8014f80:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8014f84:	f8c4 8000 	str.w	r8, [r4]
 8014f88:	e7e9      	b.n	8014f5e <__submore+0x48>

08014f8a <memmove>:
 8014f8a:	4288      	cmp	r0, r1
 8014f8c:	b510      	push	{r4, lr}
 8014f8e:	eb01 0402 	add.w	r4, r1, r2
 8014f92:	d902      	bls.n	8014f9a <memmove+0x10>
 8014f94:	4284      	cmp	r4, r0
 8014f96:	4623      	mov	r3, r4
 8014f98:	d807      	bhi.n	8014faa <memmove+0x20>
 8014f9a:	1e43      	subs	r3, r0, #1
 8014f9c:	42a1      	cmp	r1, r4
 8014f9e:	d008      	beq.n	8014fb2 <memmove+0x28>
 8014fa0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014fa4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014fa8:	e7f8      	b.n	8014f9c <memmove+0x12>
 8014faa:	4402      	add	r2, r0
 8014fac:	4601      	mov	r1, r0
 8014fae:	428a      	cmp	r2, r1
 8014fb0:	d100      	bne.n	8014fb4 <memmove+0x2a>
 8014fb2:	bd10      	pop	{r4, pc}
 8014fb4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014fb8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014fbc:	e7f7      	b.n	8014fae <memmove+0x24>
	...

08014fc0 <_fstat_r>:
 8014fc0:	b538      	push	{r3, r4, r5, lr}
 8014fc2:	4d07      	ldr	r5, [pc, #28]	@ (8014fe0 <_fstat_r+0x20>)
 8014fc4:	2300      	movs	r3, #0
 8014fc6:	4604      	mov	r4, r0
 8014fc8:	4608      	mov	r0, r1
 8014fca:	4611      	mov	r1, r2
 8014fcc:	602b      	str	r3, [r5, #0]
 8014fce:	f7f0 fc91 	bl	80058f4 <_fstat>
 8014fd2:	1c43      	adds	r3, r0, #1
 8014fd4:	d102      	bne.n	8014fdc <_fstat_r+0x1c>
 8014fd6:	682b      	ldr	r3, [r5, #0]
 8014fd8:	b103      	cbz	r3, 8014fdc <_fstat_r+0x1c>
 8014fda:	6023      	str	r3, [r4, #0]
 8014fdc:	bd38      	pop	{r3, r4, r5, pc}
 8014fde:	bf00      	nop
 8014fe0:	24003fac 	.word	0x24003fac

08014fe4 <_isatty_r>:
 8014fe4:	b538      	push	{r3, r4, r5, lr}
 8014fe6:	4d06      	ldr	r5, [pc, #24]	@ (8015000 <_isatty_r+0x1c>)
 8014fe8:	2300      	movs	r3, #0
 8014fea:	4604      	mov	r4, r0
 8014fec:	4608      	mov	r0, r1
 8014fee:	602b      	str	r3, [r5, #0]
 8014ff0:	f7f0 fc90 	bl	8005914 <_isatty>
 8014ff4:	1c43      	adds	r3, r0, #1
 8014ff6:	d102      	bne.n	8014ffe <_isatty_r+0x1a>
 8014ff8:	682b      	ldr	r3, [r5, #0]
 8014ffa:	b103      	cbz	r3, 8014ffe <_isatty_r+0x1a>
 8014ffc:	6023      	str	r3, [r4, #0]
 8014ffe:	bd38      	pop	{r3, r4, r5, pc}
 8015000:	24003fac 	.word	0x24003fac

08015004 <__assert_func>:
 8015004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015006:	4614      	mov	r4, r2
 8015008:	461a      	mov	r2, r3
 801500a:	4b09      	ldr	r3, [pc, #36]	@ (8015030 <__assert_func+0x2c>)
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	4605      	mov	r5, r0
 8015010:	68d8      	ldr	r0, [r3, #12]
 8015012:	b14c      	cbz	r4, 8015028 <__assert_func+0x24>
 8015014:	4b07      	ldr	r3, [pc, #28]	@ (8015034 <__assert_func+0x30>)
 8015016:	9100      	str	r1, [sp, #0]
 8015018:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801501c:	4906      	ldr	r1, [pc, #24]	@ (8015038 <__assert_func+0x34>)
 801501e:	462b      	mov	r3, r5
 8015020:	f000 f90e 	bl	8015240 <fiprintf>
 8015024:	f000 f91e 	bl	8015264 <abort>
 8015028:	4b04      	ldr	r3, [pc, #16]	@ (801503c <__assert_func+0x38>)
 801502a:	461c      	mov	r4, r3
 801502c:	e7f3      	b.n	8015016 <__assert_func+0x12>
 801502e:	bf00      	nop
 8015030:	240001d4 	.word	0x240001d4
 8015034:	08015bd3 	.word	0x08015bd3
 8015038:	08015be0 	.word	0x08015be0
 801503c:	08015c0e 	.word	0x08015c0e

08015040 <_calloc_r>:
 8015040:	b570      	push	{r4, r5, r6, lr}
 8015042:	fba1 5402 	umull	r5, r4, r1, r2
 8015046:	b934      	cbnz	r4, 8015056 <_calloc_r+0x16>
 8015048:	4629      	mov	r1, r5
 801504a:	f7fc fe37 	bl	8011cbc <_malloc_r>
 801504e:	4606      	mov	r6, r0
 8015050:	b928      	cbnz	r0, 801505e <_calloc_r+0x1e>
 8015052:	4630      	mov	r0, r6
 8015054:	bd70      	pop	{r4, r5, r6, pc}
 8015056:	220c      	movs	r2, #12
 8015058:	6002      	str	r2, [r0, #0]
 801505a:	2600      	movs	r6, #0
 801505c:	e7f9      	b.n	8015052 <_calloc_r+0x12>
 801505e:	462a      	mov	r2, r5
 8015060:	4621      	mov	r1, r4
 8015062:	f7fd fdb3 	bl	8012bcc <memset>
 8015066:	e7f4      	b.n	8015052 <_calloc_r+0x12>

08015068 <_strtol_l.isra.0>:
 8015068:	2b24      	cmp	r3, #36	@ 0x24
 801506a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801506e:	4686      	mov	lr, r0
 8015070:	4690      	mov	r8, r2
 8015072:	d801      	bhi.n	8015078 <_strtol_l.isra.0+0x10>
 8015074:	2b01      	cmp	r3, #1
 8015076:	d106      	bne.n	8015086 <_strtol_l.isra.0+0x1e>
 8015078:	f7fd fe40 	bl	8012cfc <__errno>
 801507c:	2316      	movs	r3, #22
 801507e:	6003      	str	r3, [r0, #0]
 8015080:	2000      	movs	r0, #0
 8015082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015086:	4834      	ldr	r0, [pc, #208]	@ (8015158 <_strtol_l.isra.0+0xf0>)
 8015088:	460d      	mov	r5, r1
 801508a:	462a      	mov	r2, r5
 801508c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015090:	5d06      	ldrb	r6, [r0, r4]
 8015092:	f016 0608 	ands.w	r6, r6, #8
 8015096:	d1f8      	bne.n	801508a <_strtol_l.isra.0+0x22>
 8015098:	2c2d      	cmp	r4, #45	@ 0x2d
 801509a:	d110      	bne.n	80150be <_strtol_l.isra.0+0x56>
 801509c:	782c      	ldrb	r4, [r5, #0]
 801509e:	2601      	movs	r6, #1
 80150a0:	1c95      	adds	r5, r2, #2
 80150a2:	f033 0210 	bics.w	r2, r3, #16
 80150a6:	d115      	bne.n	80150d4 <_strtol_l.isra.0+0x6c>
 80150a8:	2c30      	cmp	r4, #48	@ 0x30
 80150aa:	d10d      	bne.n	80150c8 <_strtol_l.isra.0+0x60>
 80150ac:	782a      	ldrb	r2, [r5, #0]
 80150ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80150b2:	2a58      	cmp	r2, #88	@ 0x58
 80150b4:	d108      	bne.n	80150c8 <_strtol_l.isra.0+0x60>
 80150b6:	786c      	ldrb	r4, [r5, #1]
 80150b8:	3502      	adds	r5, #2
 80150ba:	2310      	movs	r3, #16
 80150bc:	e00a      	b.n	80150d4 <_strtol_l.isra.0+0x6c>
 80150be:	2c2b      	cmp	r4, #43	@ 0x2b
 80150c0:	bf04      	itt	eq
 80150c2:	782c      	ldrbeq	r4, [r5, #0]
 80150c4:	1c95      	addeq	r5, r2, #2
 80150c6:	e7ec      	b.n	80150a2 <_strtol_l.isra.0+0x3a>
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d1f6      	bne.n	80150ba <_strtol_l.isra.0+0x52>
 80150cc:	2c30      	cmp	r4, #48	@ 0x30
 80150ce:	bf14      	ite	ne
 80150d0:	230a      	movne	r3, #10
 80150d2:	2308      	moveq	r3, #8
 80150d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80150d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80150dc:	2200      	movs	r2, #0
 80150de:	fbbc f9f3 	udiv	r9, ip, r3
 80150e2:	4610      	mov	r0, r2
 80150e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80150e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80150ec:	2f09      	cmp	r7, #9
 80150ee:	d80f      	bhi.n	8015110 <_strtol_l.isra.0+0xa8>
 80150f0:	463c      	mov	r4, r7
 80150f2:	42a3      	cmp	r3, r4
 80150f4:	dd1b      	ble.n	801512e <_strtol_l.isra.0+0xc6>
 80150f6:	1c57      	adds	r7, r2, #1
 80150f8:	d007      	beq.n	801510a <_strtol_l.isra.0+0xa2>
 80150fa:	4581      	cmp	r9, r0
 80150fc:	d314      	bcc.n	8015128 <_strtol_l.isra.0+0xc0>
 80150fe:	d101      	bne.n	8015104 <_strtol_l.isra.0+0x9c>
 8015100:	45a2      	cmp	sl, r4
 8015102:	db11      	blt.n	8015128 <_strtol_l.isra.0+0xc0>
 8015104:	fb00 4003 	mla	r0, r0, r3, r4
 8015108:	2201      	movs	r2, #1
 801510a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801510e:	e7eb      	b.n	80150e8 <_strtol_l.isra.0+0x80>
 8015110:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015114:	2f19      	cmp	r7, #25
 8015116:	d801      	bhi.n	801511c <_strtol_l.isra.0+0xb4>
 8015118:	3c37      	subs	r4, #55	@ 0x37
 801511a:	e7ea      	b.n	80150f2 <_strtol_l.isra.0+0x8a>
 801511c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015120:	2f19      	cmp	r7, #25
 8015122:	d804      	bhi.n	801512e <_strtol_l.isra.0+0xc6>
 8015124:	3c57      	subs	r4, #87	@ 0x57
 8015126:	e7e4      	b.n	80150f2 <_strtol_l.isra.0+0x8a>
 8015128:	f04f 32ff 	mov.w	r2, #4294967295
 801512c:	e7ed      	b.n	801510a <_strtol_l.isra.0+0xa2>
 801512e:	1c53      	adds	r3, r2, #1
 8015130:	d108      	bne.n	8015144 <_strtol_l.isra.0+0xdc>
 8015132:	2322      	movs	r3, #34	@ 0x22
 8015134:	f8ce 3000 	str.w	r3, [lr]
 8015138:	4660      	mov	r0, ip
 801513a:	f1b8 0f00 	cmp.w	r8, #0
 801513e:	d0a0      	beq.n	8015082 <_strtol_l.isra.0+0x1a>
 8015140:	1e69      	subs	r1, r5, #1
 8015142:	e006      	b.n	8015152 <_strtol_l.isra.0+0xea>
 8015144:	b106      	cbz	r6, 8015148 <_strtol_l.isra.0+0xe0>
 8015146:	4240      	negs	r0, r0
 8015148:	f1b8 0f00 	cmp.w	r8, #0
 801514c:	d099      	beq.n	8015082 <_strtol_l.isra.0+0x1a>
 801514e:	2a00      	cmp	r2, #0
 8015150:	d1f6      	bne.n	8015140 <_strtol_l.isra.0+0xd8>
 8015152:	f8c8 1000 	str.w	r1, [r8]
 8015156:	e794      	b.n	8015082 <_strtol_l.isra.0+0x1a>
 8015158:	08015985 	.word	0x08015985

0801515c <_strtol_r>:
 801515c:	f7ff bf84 	b.w	8015068 <_strtol_l.isra.0>

08015160 <_strtoul_l.isra.0>:
 8015160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015164:	4e34      	ldr	r6, [pc, #208]	@ (8015238 <_strtoul_l.isra.0+0xd8>)
 8015166:	4686      	mov	lr, r0
 8015168:	460d      	mov	r5, r1
 801516a:	4628      	mov	r0, r5
 801516c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015170:	5d37      	ldrb	r7, [r6, r4]
 8015172:	f017 0708 	ands.w	r7, r7, #8
 8015176:	d1f8      	bne.n	801516a <_strtoul_l.isra.0+0xa>
 8015178:	2c2d      	cmp	r4, #45	@ 0x2d
 801517a:	d110      	bne.n	801519e <_strtoul_l.isra.0+0x3e>
 801517c:	782c      	ldrb	r4, [r5, #0]
 801517e:	2701      	movs	r7, #1
 8015180:	1c85      	adds	r5, r0, #2
 8015182:	f033 0010 	bics.w	r0, r3, #16
 8015186:	d115      	bne.n	80151b4 <_strtoul_l.isra.0+0x54>
 8015188:	2c30      	cmp	r4, #48	@ 0x30
 801518a:	d10d      	bne.n	80151a8 <_strtoul_l.isra.0+0x48>
 801518c:	7828      	ldrb	r0, [r5, #0]
 801518e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8015192:	2858      	cmp	r0, #88	@ 0x58
 8015194:	d108      	bne.n	80151a8 <_strtoul_l.isra.0+0x48>
 8015196:	786c      	ldrb	r4, [r5, #1]
 8015198:	3502      	adds	r5, #2
 801519a:	2310      	movs	r3, #16
 801519c:	e00a      	b.n	80151b4 <_strtoul_l.isra.0+0x54>
 801519e:	2c2b      	cmp	r4, #43	@ 0x2b
 80151a0:	bf04      	itt	eq
 80151a2:	782c      	ldrbeq	r4, [r5, #0]
 80151a4:	1c85      	addeq	r5, r0, #2
 80151a6:	e7ec      	b.n	8015182 <_strtoul_l.isra.0+0x22>
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d1f6      	bne.n	801519a <_strtoul_l.isra.0+0x3a>
 80151ac:	2c30      	cmp	r4, #48	@ 0x30
 80151ae:	bf14      	ite	ne
 80151b0:	230a      	movne	r3, #10
 80151b2:	2308      	moveq	r3, #8
 80151b4:	f04f 38ff 	mov.w	r8, #4294967295
 80151b8:	2600      	movs	r6, #0
 80151ba:	fbb8 f8f3 	udiv	r8, r8, r3
 80151be:	fb03 f908 	mul.w	r9, r3, r8
 80151c2:	ea6f 0909 	mvn.w	r9, r9
 80151c6:	4630      	mov	r0, r6
 80151c8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80151cc:	f1bc 0f09 	cmp.w	ip, #9
 80151d0:	d810      	bhi.n	80151f4 <_strtoul_l.isra.0+0x94>
 80151d2:	4664      	mov	r4, ip
 80151d4:	42a3      	cmp	r3, r4
 80151d6:	dd1e      	ble.n	8015216 <_strtoul_l.isra.0+0xb6>
 80151d8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80151dc:	d007      	beq.n	80151ee <_strtoul_l.isra.0+0x8e>
 80151de:	4580      	cmp	r8, r0
 80151e0:	d316      	bcc.n	8015210 <_strtoul_l.isra.0+0xb0>
 80151e2:	d101      	bne.n	80151e8 <_strtoul_l.isra.0+0x88>
 80151e4:	45a1      	cmp	r9, r4
 80151e6:	db13      	blt.n	8015210 <_strtoul_l.isra.0+0xb0>
 80151e8:	fb00 4003 	mla	r0, r0, r3, r4
 80151ec:	2601      	movs	r6, #1
 80151ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80151f2:	e7e9      	b.n	80151c8 <_strtoul_l.isra.0+0x68>
 80151f4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80151f8:	f1bc 0f19 	cmp.w	ip, #25
 80151fc:	d801      	bhi.n	8015202 <_strtoul_l.isra.0+0xa2>
 80151fe:	3c37      	subs	r4, #55	@ 0x37
 8015200:	e7e8      	b.n	80151d4 <_strtoul_l.isra.0+0x74>
 8015202:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8015206:	f1bc 0f19 	cmp.w	ip, #25
 801520a:	d804      	bhi.n	8015216 <_strtoul_l.isra.0+0xb6>
 801520c:	3c57      	subs	r4, #87	@ 0x57
 801520e:	e7e1      	b.n	80151d4 <_strtoul_l.isra.0+0x74>
 8015210:	f04f 36ff 	mov.w	r6, #4294967295
 8015214:	e7eb      	b.n	80151ee <_strtoul_l.isra.0+0x8e>
 8015216:	1c73      	adds	r3, r6, #1
 8015218:	d106      	bne.n	8015228 <_strtoul_l.isra.0+0xc8>
 801521a:	2322      	movs	r3, #34	@ 0x22
 801521c:	f8ce 3000 	str.w	r3, [lr]
 8015220:	4630      	mov	r0, r6
 8015222:	b932      	cbnz	r2, 8015232 <_strtoul_l.isra.0+0xd2>
 8015224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015228:	b107      	cbz	r7, 801522c <_strtoul_l.isra.0+0xcc>
 801522a:	4240      	negs	r0, r0
 801522c:	2a00      	cmp	r2, #0
 801522e:	d0f9      	beq.n	8015224 <_strtoul_l.isra.0+0xc4>
 8015230:	b106      	cbz	r6, 8015234 <_strtoul_l.isra.0+0xd4>
 8015232:	1e69      	subs	r1, r5, #1
 8015234:	6011      	str	r1, [r2, #0]
 8015236:	e7f5      	b.n	8015224 <_strtoul_l.isra.0+0xc4>
 8015238:	08015985 	.word	0x08015985

0801523c <_strtoul_r>:
 801523c:	f7ff bf90 	b.w	8015160 <_strtoul_l.isra.0>

08015240 <fiprintf>:
 8015240:	b40e      	push	{r1, r2, r3}
 8015242:	b503      	push	{r0, r1, lr}
 8015244:	4601      	mov	r1, r0
 8015246:	ab03      	add	r3, sp, #12
 8015248:	4805      	ldr	r0, [pc, #20]	@ (8015260 <fiprintf+0x20>)
 801524a:	f853 2b04 	ldr.w	r2, [r3], #4
 801524e:	6800      	ldr	r0, [r0, #0]
 8015250:	9301      	str	r3, [sp, #4]
 8015252:	f7ff fab3 	bl	80147bc <_vfiprintf_r>
 8015256:	b002      	add	sp, #8
 8015258:	f85d eb04 	ldr.w	lr, [sp], #4
 801525c:	b003      	add	sp, #12
 801525e:	4770      	bx	lr
 8015260:	240001d4 	.word	0x240001d4

08015264 <abort>:
 8015264:	b508      	push	{r3, lr}
 8015266:	2006      	movs	r0, #6
 8015268:	f000 f82c 	bl	80152c4 <raise>
 801526c:	2001      	movs	r0, #1
 801526e:	f7f0 fb0d 	bl	800588c <_exit>

08015272 <_raise_r>:
 8015272:	291f      	cmp	r1, #31
 8015274:	b538      	push	{r3, r4, r5, lr}
 8015276:	4605      	mov	r5, r0
 8015278:	460c      	mov	r4, r1
 801527a:	d904      	bls.n	8015286 <_raise_r+0x14>
 801527c:	2316      	movs	r3, #22
 801527e:	6003      	str	r3, [r0, #0]
 8015280:	f04f 30ff 	mov.w	r0, #4294967295
 8015284:	bd38      	pop	{r3, r4, r5, pc}
 8015286:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015288:	b112      	cbz	r2, 8015290 <_raise_r+0x1e>
 801528a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801528e:	b94b      	cbnz	r3, 80152a4 <_raise_r+0x32>
 8015290:	4628      	mov	r0, r5
 8015292:	f000 f831 	bl	80152f8 <_getpid_r>
 8015296:	4622      	mov	r2, r4
 8015298:	4601      	mov	r1, r0
 801529a:	4628      	mov	r0, r5
 801529c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80152a0:	f000 b818 	b.w	80152d4 <_kill_r>
 80152a4:	2b01      	cmp	r3, #1
 80152a6:	d00a      	beq.n	80152be <_raise_r+0x4c>
 80152a8:	1c59      	adds	r1, r3, #1
 80152aa:	d103      	bne.n	80152b4 <_raise_r+0x42>
 80152ac:	2316      	movs	r3, #22
 80152ae:	6003      	str	r3, [r0, #0]
 80152b0:	2001      	movs	r0, #1
 80152b2:	e7e7      	b.n	8015284 <_raise_r+0x12>
 80152b4:	2100      	movs	r1, #0
 80152b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80152ba:	4620      	mov	r0, r4
 80152bc:	4798      	blx	r3
 80152be:	2000      	movs	r0, #0
 80152c0:	e7e0      	b.n	8015284 <_raise_r+0x12>
	...

080152c4 <raise>:
 80152c4:	4b02      	ldr	r3, [pc, #8]	@ (80152d0 <raise+0xc>)
 80152c6:	4601      	mov	r1, r0
 80152c8:	6818      	ldr	r0, [r3, #0]
 80152ca:	f7ff bfd2 	b.w	8015272 <_raise_r>
 80152ce:	bf00      	nop
 80152d0:	240001d4 	.word	0x240001d4

080152d4 <_kill_r>:
 80152d4:	b538      	push	{r3, r4, r5, lr}
 80152d6:	4d07      	ldr	r5, [pc, #28]	@ (80152f4 <_kill_r+0x20>)
 80152d8:	2300      	movs	r3, #0
 80152da:	4604      	mov	r4, r0
 80152dc:	4608      	mov	r0, r1
 80152de:	4611      	mov	r1, r2
 80152e0:	602b      	str	r3, [r5, #0]
 80152e2:	f7f0 fac3 	bl	800586c <_kill>
 80152e6:	1c43      	adds	r3, r0, #1
 80152e8:	d102      	bne.n	80152f0 <_kill_r+0x1c>
 80152ea:	682b      	ldr	r3, [r5, #0]
 80152ec:	b103      	cbz	r3, 80152f0 <_kill_r+0x1c>
 80152ee:	6023      	str	r3, [r4, #0]
 80152f0:	bd38      	pop	{r3, r4, r5, pc}
 80152f2:	bf00      	nop
 80152f4:	24003fac 	.word	0x24003fac

080152f8 <_getpid_r>:
 80152f8:	f7f0 bab0 	b.w	800585c <_getpid>

080152fc <_init>:
 80152fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152fe:	bf00      	nop
 8015300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015302:	bc08      	pop	{r3}
 8015304:	469e      	mov	lr, r3
 8015306:	4770      	bx	lr

08015308 <_fini>:
 8015308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801530a:	bf00      	nop
 801530c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801530e:	bc08      	pop	{r3}
 8015310:	469e      	mov	lr, r3
 8015312:	4770      	bx	lr
