# 8-Bit-ALU-Design
This is a simple Arithmetic and Logic Unit to test a few Logical Operations.<br>
Here is the overview how the ALU Looks:<br><br>
<p align="center"><kbd><img src="https://user-images.githubusercontent.com/56502015/204123947-620cb75e-1eeb-4526-b449-52ca9141c2d7.png"></kbd></p>

The Table of OPCodes are as follows:
| Sl. No. |    Operation   | OpCode |
|---------|----------------|--------|
|    1    |    Addition    |   000  |
|    2    |   Subtraction  |   001  |
|    3    | Multiplication |   010  |
|    4    |   Left Shift   |   011  |
|    5    |   Right Shift  |   100  |
|    6    |   Logical AND  |   101  |
|    7    |   Logical OR   |   110  |
|    8    |   Logical XOR  |   111  |



Here is the expected schematic:<br><br>
![schematic_page-0001](https://user-images.githubusercontent.com/56502015/204123835-b2740333-5787-4ca4-afc4-b39334de15a3.jpg)


Here is the expected waveform after successful simulation:<br><br>
![image](https://user-images.githubusercontent.com/56502015/204123883-8e242116-bbd5-445c-bd30-2cb62f5685c3.png)
