List of CLB Tiles
CLEM_X13Y227
CLEL_R_X13Y227
CLEL_L_X11Y228
CLEL_R_X11Y228
CLEM_X4Y210
CLEL_R_X4Y210
CLEM_X10Y208
CLEL_R_X10Y208
CLEM_X21Y220
CLEL_R_X21Y220
CLEM_X10Y184
CLEL_R_X10Y184
CLEM_X15Y195
CLEL_R_X15Y195
CLEL_L_X11Y190
CLEL_R_X11Y190
CLEM_R_X39Y226
CLEL_R_X39Y226
CLEM_X28Y230

List of Congested Nets
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/C[38]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aligned_mant_add[10]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aligned_mant_add[9]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aligned_mant_add[6]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aligned_mant_add[42]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_wstrb[0]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_1_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/DOUTBDOUT[8]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_int_inferred_i_34_n_0
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_int_inferred_i_125_n_0
design_1_i/proc_sys_reset_150m/U0/peripheral_aresetn[0]_bufg_place_replica
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_corrected[14]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_corrected[4]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[31]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/sts_idle
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_CMDSTS/err_i_reg_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_corrected[8]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs[2]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs[0]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/dmacntrl_cs[1]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[0]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/frame_sync_reg
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/mem_data1
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/long_pkt_out_reg_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/data/csi_mem_group1
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[36]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/dmacntrl_ns1__13
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/dmacntrl_ns14_out__0
design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]_0[2]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rx_state__0[2]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rx_state__0[3]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_reg_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rx_state__0[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rx_state__0[1]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_i_6__0_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/s_level_out_d2
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/dl_en_hs_rx_term_i_5_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_i_7__0_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_rdvld_reg_2
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_rdvld_reg_1
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[21]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[15]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig[5]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig[4]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig[3]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_s2mm_cdc_tig[2]
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_10_r
design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[1]_i_4__0_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/LINE_BUF_WR_64.mem_data_l32[27]_i_2_n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/data_wip_reg_reg
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/exp_crc_r[0]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[16]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrdata_cdc_tig[28]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]_0[24]
design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_int_inferred_i_50_n_0
design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/Q[0]
design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/Q[2]
design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/Q[1]
design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/Q[4]
design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/Q[5]
design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]_0[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_data_l32_d[8]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_data_l32[8]
design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]_0[29]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[8]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/gen_rd_b.doutb_reg_reg[37][9]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[5]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[2]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[4]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[6]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_single_frst_c2p/syncstages_ff[2]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_data_l32[14]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[1]
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_CS_fsm[5]_i_14_n_1
design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height_reg[15]_0[7]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i__n_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[1]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]_0[6]
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/waddr_reg_n_1_[2]
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/waddr_reg_n_1_[5]
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/waddr_reg_n_1_[3]
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ier[1]_i_2_n_1
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[15]_i_11_n_1
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[1]_i_6_n_1
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_gie_i_2_n_1
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_gie_reg_n_1
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_reg_401_reg[16]_0[0]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_reg_401_reg[16]_0[12]
design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/data0[2]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_3922_reg[0]_0
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_4_reg_651[9]_i_3_n_1
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_4_reg_651[9]_i_4_n_1
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_4_fu_340[8]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln499_reg_4441[11]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln499_reg_4441[12]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln499_reg_4441[14]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln499_reg_4441[16]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_4_fu_340_reg[7]_0[3]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_4_fu_340_reg[7]_0[0]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_4_fu_340_reg[7]_0[1]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_4_fu_340_reg[9]_0[0]
design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/zext_ln68_22_fu_1504_p1[9]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/align_dist[0]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/align_dist[1]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]_0
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__0_n_4
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_BLK/abs_dist_mux__0[1]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0_n_4
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3__0_n_4
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_4__0_n_4
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dadd_64ns_64ns_64_5_full_dsp_1_U30/contrastadj_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_3__0_n_4
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]_0[3]
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]_0[4]
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]_0[5]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/reset_released
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[42]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[43]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[5]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[10]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[31]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[32]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[33]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[34]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[0]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[13]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[17]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[26]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[6]
design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fptrunc_64ns_32_2_no_dsp_1_U26/din0_buf1[24]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/rd_req
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[0]
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_req
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_bvalid_reg_0
design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in[2]

