

================================================================
== Vivado HLS Report for 'tensor_weight_y'
================================================================
* Date:           Wed Jun 24 04:23:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  4475755|  105160555|  4475755|  105160555|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |                     |       Latency       |    Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |    max    |     Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |- Loop 1             |  4475754|  105160554| 10242 ~ 240642 |          -|          -|   437|    no    |
        | + Loop 1.1          |    10240|     240640|    10 ~ 235    |          -|          -|  1024|    no    |
        |  ++ Loop 1.1.1      |        6|          6|               1|          -|          -|     6|    no    |
        |  ++ Loop 1.1.2      |      222|        222|              74|          -|          -|     3|    no    |
        |   +++ Loop 1.1.2.1  |       72|         72|              12|          -|          -|     6|    no    |
        +---------------------+---------+-----------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 21 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc_val = alloca [6 x float], align 4" [optical_flow_sw.cpp:157]   --->   Operation 22 'alloca' 'acc_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_val_addr = getelementptr [6 x float]* %acc_val, i64 0, i64 0" [optical_flow_sw.cpp:175]   --->   Operation 23 'getelementptr' 'acc_val_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_val_addr_1 = getelementptr [6 x float]* %acc_val, i64 0, i64 1" [optical_flow_sw.cpp:175]   --->   Operation 24 'getelementptr' 'acc_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_val_addr_2 = getelementptr [6 x float]* %acc_val, i64 0, i64 2" [optical_flow_sw.cpp:175]   --->   Operation 25 'getelementptr' 'acc_val_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_val_addr_3 = getelementptr [6 x float]* %acc_val, i64 0, i64 3" [optical_flow_sw.cpp:175]   --->   Operation 26 'getelementptr' 'acc_val_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_val_addr_4 = getelementptr [6 x float]* %acc_val, i64 0, i64 4" [optical_flow_sw.cpp:175]   --->   Operation 27 'getelementptr' 'acc_val_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_val_addr_5 = getelementptr [6 x float]* %acc_val, i64 0, i64 5" [optical_flow_sw.cpp:175]   --->   Operation 28 'getelementptr' 'acc_val_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.06ns)   --->   "br label %.loopexit4" [optical_flow_sw.cpp:153]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit4.loopexit ]"   --->   Operation 30 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i9 %r_0 to i10" [optical_flow_sw.cpp:153]   --->   Operation 31 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.25ns)   --->   "%icmp_ln153 = icmp eq i9 %r_0, -75" [optical_flow_sw.cpp:153]   --->   Operation 32 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 437, i64 437, i64 437)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:153]   --->   Operation 34 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %5, label %.preheader3.preheader" [optical_flow_sw.cpp:153]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_0, i32 1, i32 8)" [optical_flow_sw.cpp:163]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.22ns)   --->   "%icmp_ln163 = icmp ne i8 %tmp_4, 0" [optical_flow_sw.cpp:163]   --->   Operation 37 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln153)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.25ns)   --->   "%icmp_ln163_1 = icmp ult i9 %r_0, -76" [optical_flow_sw.cpp:163]   --->   Operation 38 'icmp' 'icmp_ln163_1' <Predicate = (!icmp_ln153)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%and_ln163 = and i1 %icmp_ln163, %icmp_ln163_1" [optical_flow_sw.cpp:163]   --->   Operation 39 'and' 'and_ln163' <Predicate = (!icmp_ln153)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.25ns)   --->   "%icmp_ln173 = icmp eq i9 %r_0, 0" [optical_flow_sw.cpp:173]   --->   Operation 40 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln153)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.40ns)   --->   "%add_ln175 = add i10 %zext_ln153, -1" [optical_flow_sw.cpp:175]   --->   Operation 41 'add' 'add_ln175' <Predicate = (!icmp_ln153)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %add_ln175, i10 0)" [optical_flow_sw.cpp:175]   --->   Operation 42 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i20 %tmp_2 to i21" [optical_flow_sw.cpp:155]   --->   Operation 43 'sext' 'sext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.06ns)   --->   "br label %.preheader3" [optical_flow_sw.cpp:155]   --->   Operation 44 'br' <Predicate = (!icmp_ln153)> <Delay = 1.06>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:179]   --->   Operation 45 'ret' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %.loopexit._crit_edge ], [ 0, %.preheader3.preheader ]"   --->   Operation 46 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.32ns)   --->   "%icmp_ln155 = icmp eq i11 %c_0, -1024" [optical_flow_sw.cpp:155]   --->   Operation 47 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 48 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:155]   --->   Operation 49 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.loopexit4.loopexit, label %.preheader2.preheader" [optical_flow_sw.cpp:155]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.06ns)   --->   "br label %.preheader2" [optical_flow_sw.cpp:158]   --->   Operation 51 'br' <Predicate = (!icmp_ln155)> <Delay = 1.06>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 52 'br' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 53 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.86ns)   --->   "%icmp_ln158 = icmp eq i3 %k_0, -2" [optical_flow_sw.cpp:158]   --->   Operation 54 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 55 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.16ns)   --->   "%k = add i3 %k_0, 1" [optical_flow_sw.cpp:158]   --->   Operation 56 'add' 'k' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %2, label %1" [optical_flow_sw.cpp:158]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i3 %k_0 to i64" [optical_flow_sw.cpp:160]   --->   Operation 58 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%acc_val_addr_6 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln160" [optical_flow_sw.cpp:160]   --->   Operation 59 'getelementptr' 'acc_val_addr_6' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.42ns)   --->   "store float 0.000000e+00, float* %acc_val_addr_6, align 4" [optical_flow_sw.cpp:160]   --->   Operation 60 'store' <Predicate = (!icmp_ln158)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader2" [optical_flow_sw.cpp:158]   --->   Operation 61 'br' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %and_ln163, label %.preheader1.preheader, label %.loopexit" [optical_flow_sw.cpp:163]   --->   Operation 62 'br' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i11 %c_0 to i20" [optical_flow_sw.cpp:165]   --->   Operation 63 'zext' 'zext_ln165_1' <Predicate = (icmp_ln158 & and_ln163)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.06ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:165]   --->   Operation 64 'br' <Predicate = (icmp_ln158 & and_ln163)> <Delay = 1.06>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]"   --->   Operation 65 'phi' 'i_0' <Predicate = (and_ln163)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i2 %i_0 to i9" [optical_flow_sw.cpp:165]   --->   Operation 66 'zext' 'zext_ln165' <Predicate = (and_ln163)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.64ns)   --->   "%icmp_ln165 = icmp eq i2 %i_0, -1" [optical_flow_sw.cpp:165]   --->   Operation 67 'icmp' 'icmp_ln165' <Predicate = (and_ln163)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 68 'speclooptripcount' 'empty_9' <Predicate = (and_ln163)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.00ns)   --->   "%i = add i2 %i_0, 1" [optical_flow_sw.cpp:165]   --->   Operation 69 'add' 'i' <Predicate = (and_ln163)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %.loopexit.loopexit, label %.preheader.preheader" [optical_flow_sw.cpp:165]   --->   Operation 70 'br' <Predicate = (and_ln163)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.40ns)   --->   "%sub_ln169 = sub i9 %r_0, %zext_ln165" [optical_flow_sw.cpp:169]   --->   Operation 71 'sub' 'sub_ln169' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %sub_ln169, i10 0)" [optical_flow_sw.cpp:169]   --->   Operation 72 'bitconcatenate' 'tmp_3' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i19 %tmp_3 to i20" [optical_flow_sw.cpp:169]   --->   Operation 73 'zext' 'zext_ln169' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln169 = add i20 %zext_ln169, %zext_ln165_1" [optical_flow_sw.cpp:169]   --->   Operation 74 'add' 'add_ln169' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %add_ln169, i3 0)" [optical_flow_sw.cpp:169]   --->   Operation 75 'bitconcatenate' 'p_shl_cast' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln169, i1 false)" [optical_flow_sw.cpp:169]   --->   Operation 76 'bitconcatenate' 'tmp_5' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i21 %tmp_5 to i23" [optical_flow_sw.cpp:169]   --->   Operation 77 'zext' 'zext_ln169_1' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.61ns)   --->   "%sub_ln169_1 = sub i23 %p_shl_cast, %zext_ln169_1" [optical_flow_sw.cpp:169]   --->   Operation 78 'sub' 'sub_ln169_1' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.64ns)   --->   "%icmp_ln7 = icmp eq i2 %i_0, 1" [aesl_mux_load.3floatP.i2:7->optical_flow_sw.cpp:169]   --->   Operation 79 'icmp' 'icmp_ln7' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.63ns)   --->   "%select_ln7 = select i1 %icmp_ln7, float 0x3FD67BB300000000, float 0x3FD4C154C0000000" [aesl_mux_load.3floatP.i2:7->optical_flow_sw.cpp:169]   --->   Operation 80 'select' 'select_ln7' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:167]   --->   Operation 81 'br' <Predicate = (and_ln163 & !icmp_ln165)> <Delay = 1.06>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (and_ln163 & icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %.loopexit._crit_edge, label %4" [optical_flow_sw.cpp:173]   --->   Operation 83 'br' <Predicate = (icmp_ln165) | (!and_ln163)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i11 %c_0 to i21" [optical_flow_sw.cpp:175]   --->   Operation 84 'zext' 'zext_ln175' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.56ns)   --->   "%add_ln175_1 = add i21 %sext_ln155, %zext_ln175" [optical_flow_sw.cpp:175]   --->   Operation 85 'add' 'add_ln175_1' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i21 %add_ln175_1 to i20" [optical_flow_sw.cpp:175]   --->   Operation 86 'trunc' 'trunc_ln175' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %trunc_ln175, i3 0)" [optical_flow_sw.cpp:175]   --->   Operation 87 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %add_ln175_1, i1 false)" [optical_flow_sw.cpp:175]   --->   Operation 88 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i22 %tmp_6 to i23" [optical_flow_sw.cpp:175]   --->   Operation 89 'sext' 'sext_ln175' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.61ns)   --->   "%sub_ln175 = sub i23 %p_shl2_cast, %sext_ln175" [optical_flow_sw.cpp:175]   --->   Operation 90 'sub' 'sub_ln175' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (1.42ns)   --->   "%acc_val_load = load float* %acc_val_addr, align 4" [optical_flow_sw.cpp:175]   --->   Operation 91 'load' 'acc_val_load' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_5 : Operation 92 [2/2] (1.42ns)   --->   "%acc_val_load_1 = load float* %acc_val_addr_1, align 4" [optical_flow_sw.cpp:175]   --->   Operation 92 'load' 'acc_val_load_1' <Predicate = (icmp_ln165 & !icmp_ln173) | (!and_ln163 & !icmp_ln173)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 6 <SV = 5> <Delay = 4.28>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%component_0 = phi i3 [ %component, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 93 'phi' 'component_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln167 = icmp eq i3 %component_0, -2" [optical_flow_sw.cpp:167]   --->   Operation 94 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 95 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.16ns)   --->   "%component = add i3 %component_0, 1" [optical_flow_sw.cpp:167]   --->   Operation 96 'add' 'component' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %.preheader1.loopexit, label %3" [optical_flow_sw.cpp:167]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i3 %component_0 to i23" [optical_flow_sw.cpp:169]   --->   Operation 98 'zext' 'zext_ln169_3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.61ns)   --->   "%add_ln169_1 = add i23 %sub_ln169_1, %zext_ln169_3" [optical_flow_sw.cpp:169]   --->   Operation 99 'add' 'add_ln169_1' <Predicate = (!icmp_ln167)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln169_4 = zext i23 %add_ln169_1 to i64" [optical_flow_sw.cpp:169]   --->   Operation 100 'zext' 'zext_ln169_4' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%out_product_val_addr = getelementptr [2678784 x float]* @out_product_val, i64 0, i64 %zext_ln169_4" [optical_flow_sw.cpp:169]   --->   Operation 101 'getelementptr' 'out_product_val_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 102 [4/4] (2.66ns)   --->   "%out_product_val_load = load float* %out_product_val_addr, align 4" [optical_flow_sw.cpp:169]   --->   Operation 102 'load' 'out_product_val_load' <Predicate = (!icmp_ln167)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 103 'br' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 104 [3/4] (2.66ns)   --->   "%out_product_val_load = load float* %out_product_val_addr, align 4" [optical_flow_sw.cpp:169]   --->   Operation 104 'load' 'out_product_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 105 [2/4] (2.66ns)   --->   "%out_product_val_load = load float* %out_product_val_addr, align 4" [optical_flow_sw.cpp:169]   --->   Operation 105 'load' 'out_product_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 106 [1/4] (2.66ns)   --->   "%out_product_val_load = load float* %out_product_val_addr, align 4" [optical_flow_sw.cpp:169]   --->   Operation 106 'load' 'out_product_val_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 10 <SV = 9> <Delay = 8.28>
ST_10 : Operation 107 [3/3] (8.28ns)   --->   "%tmp = fmul float %out_product_val_load, %select_ln7" [optical_flow_sw.cpp:169]   --->   Operation 107 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.28>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i3 %component_0 to i64" [optical_flow_sw.cpp:169]   --->   Operation 108 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/3] (8.28ns)   --->   "%tmp = fmul float %out_product_val_load, %select_ln7" [optical_flow_sw.cpp:169]   --->   Operation 109 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%acc_val_addr_7 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln169_2" [optical_flow_sw.cpp:169]   --->   Operation 110 'getelementptr' 'acc_val_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.42ns)   --->   "%acc_val_load_6 = load float* %acc_val_addr_7, align 4" [optical_flow_sw.cpp:169]   --->   Operation 111 'load' 'acc_val_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 112 [1/3] (8.28ns)   --->   "%tmp = fmul float %out_product_val_load, %select_ln7" [optical_flow_sw.cpp:169]   --->   Operation 112 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/2] (1.42ns)   --->   "%acc_val_load_6 = load float* %acc_val_addr_7, align 4" [optical_flow_sw.cpp:169]   --->   Operation 113 'load' 'acc_val_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 114 [4/4] (7.71ns)   --->   "%tmp_1 = fadd float %acc_val_load_6, %tmp" [optical_flow_sw.cpp:169]   --->   Operation 114 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.71>
ST_14 : Operation 115 [3/4] (7.71ns)   --->   "%tmp_1 = fadd float %acc_val_load_6, %tmp" [optical_flow_sw.cpp:169]   --->   Operation 115 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 116 [2/4] (7.71ns)   --->   "%tmp_1 = fadd float %acc_val_load_6, %tmp" [optical_flow_sw.cpp:169]   --->   Operation 116 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 117 [1/4] (7.71ns)   --->   "%tmp_1 = fadd float %acc_val_load_6, %tmp" [optical_flow_sw.cpp:169]   --->   Operation 117 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 118 [1/1] (1.42ns)   --->   "store float %tmp_1, float* %acc_val_addr_7, align 4" [optical_flow_sw.cpp:169]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:167]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 4.08>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i23 %sub_ln175 to i64" [optical_flow_sw.cpp:175]   --->   Operation 120 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_1" [optical_flow_sw.cpp:175]   --->   Operation 121 'getelementptr' 'tensor_y_val_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln175 = or i23 %sub_ln175, 1" [optical_flow_sw.cpp:175]   --->   Operation 122 'or' 'or_ln175' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i23 %or_ln175 to i64" [optical_flow_sw.cpp:175]   --->   Operation 123 'zext' 'zext_ln175_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr_1 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_2" [optical_flow_sw.cpp:175]   --->   Operation 124 'getelementptr' 'tensor_y_val_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/2] (1.42ns)   --->   "%acc_val_load = load float* %acc_val_addr, align 4" [optical_flow_sw.cpp:175]   --->   Operation 125 'load' 'acc_val_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_18 : Operation 126 [2/2] (2.66ns)   --->   "store float %acc_val_load, float* %tensor_y_val_1_addr, align 4" [optical_flow_sw.cpp:175]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_18 : Operation 127 [1/2] (1.42ns)   --->   "%acc_val_load_1 = load float* %acc_val_addr_1, align 4" [optical_flow_sw.cpp:175]   --->   Operation 127 'load' 'acc_val_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_18 : Operation 128 [2/2] (2.66ns)   --->   "store float %acc_val_load_1, float* %tensor_y_val_1_addr_1, align 4" [optical_flow_sw.cpp:175]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_18 : Operation 129 [2/2] (1.42ns)   --->   "%acc_val_load_2 = load float* %acc_val_addr_2, align 4" [optical_flow_sw.cpp:175]   --->   Operation 129 'load' 'acc_val_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_18 : Operation 130 [2/2] (1.42ns)   --->   "%acc_val_load_3 = load float* %acc_val_addr_3, align 4" [optical_flow_sw.cpp:175]   --->   Operation 130 'load' 'acc_val_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 19 <SV = 6> <Delay = 4.28>
ST_19 : Operation 131 [1/1] (1.61ns)   --->   "%add_ln175_2 = add i23 2, %sub_ln175" [optical_flow_sw.cpp:175]   --->   Operation 131 'add' 'add_ln175_2' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i23 %add_ln175_2 to i64" [optical_flow_sw.cpp:175]   --->   Operation 132 'zext' 'zext_ln175_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr_2 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_3" [optical_flow_sw.cpp:175]   --->   Operation 133 'getelementptr' 'tensor_y_val_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (1.61ns)   --->   "%add_ln175_3 = add i23 3, %sub_ln175" [optical_flow_sw.cpp:175]   --->   Operation 134 'add' 'add_ln175_3' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln175_4 = zext i23 %add_ln175_3 to i64" [optical_flow_sw.cpp:175]   --->   Operation 135 'zext' 'zext_ln175_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr_3 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_4" [optical_flow_sw.cpp:175]   --->   Operation 136 'getelementptr' 'tensor_y_val_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/2] (2.66ns)   --->   "store float %acc_val_load, float* %tensor_y_val_1_addr, align 4" [optical_flow_sw.cpp:175]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 138 [1/2] (2.66ns)   --->   "store float %acc_val_load_1, float* %tensor_y_val_1_addr_1, align 4" [optical_flow_sw.cpp:175]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 139 [1/2] (1.42ns)   --->   "%acc_val_load_2 = load float* %acc_val_addr_2, align 4" [optical_flow_sw.cpp:175]   --->   Operation 139 'load' 'acc_val_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 140 [2/2] (2.66ns)   --->   "store float %acc_val_load_2, float* %tensor_y_val_1_addr_2, align 4" [optical_flow_sw.cpp:175]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 141 [1/2] (1.42ns)   --->   "%acc_val_load_3 = load float* %acc_val_addr_3, align 4" [optical_flow_sw.cpp:175]   --->   Operation 141 'load' 'acc_val_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 142 [2/2] (2.66ns)   --->   "store float %acc_val_load_3, float* %tensor_y_val_1_addr_3, align 4" [optical_flow_sw.cpp:175]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 143 [2/2] (1.42ns)   --->   "%acc_val_load_4 = load float* %acc_val_addr_4, align 4" [optical_flow_sw.cpp:175]   --->   Operation 143 'load' 'acc_val_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_19 : Operation 144 [2/2] (1.42ns)   --->   "%acc_val_load_5 = load float* %acc_val_addr_5, align 4" [optical_flow_sw.cpp:175]   --->   Operation 144 'load' 'acc_val_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 20 <SV = 7> <Delay = 4.28>
ST_20 : Operation 145 [1/1] (1.61ns)   --->   "%add_ln175_4 = add i23 4, %sub_ln175" [optical_flow_sw.cpp:175]   --->   Operation 145 'add' 'add_ln175_4' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln175_5 = zext i23 %add_ln175_4 to i64" [optical_flow_sw.cpp:175]   --->   Operation 146 'zext' 'zext_ln175_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr_4 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_5" [optical_flow_sw.cpp:175]   --->   Operation 147 'getelementptr' 'tensor_y_val_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (1.61ns)   --->   "%add_ln175_5 = add i23 5, %sub_ln175" [optical_flow_sw.cpp:175]   --->   Operation 148 'add' 'add_ln175_5' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln175_6 = zext i23 %add_ln175_5 to i64" [optical_flow_sw.cpp:175]   --->   Operation 149 'zext' 'zext_ln175_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%tensor_y_val_1_addr_5 = getelementptr [2678784 x float]* %tensor_y_val_2, i64 0, i64 %zext_ln175_6" [optical_flow_sw.cpp:175]   --->   Operation 150 'getelementptr' 'tensor_y_val_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/2] (2.66ns)   --->   "store float %acc_val_load_2, float* %tensor_y_val_1_addr_2, align 4" [optical_flow_sw.cpp:175]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_20 : Operation 152 [1/2] (2.66ns)   --->   "store float %acc_val_load_3, float* %tensor_y_val_1_addr_3, align 4" [optical_flow_sw.cpp:175]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_20 : Operation 153 [1/2] (1.42ns)   --->   "%acc_val_load_4 = load float* %acc_val_addr_4, align 4" [optical_flow_sw.cpp:175]   --->   Operation 153 'load' 'acc_val_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_20 : Operation 154 [2/2] (2.66ns)   --->   "store float %acc_val_load_4, float* %tensor_y_val_1_addr_4, align 4" [optical_flow_sw.cpp:175]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_20 : Operation 155 [1/2] (1.42ns)   --->   "%acc_val_load_5 = load float* %acc_val_addr_5, align 4" [optical_flow_sw.cpp:175]   --->   Operation 155 'load' 'acc_val_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_20 : Operation 156 [2/2] (2.66ns)   --->   "store float %acc_val_load_5, float* %tensor_y_val_1_addr_5, align 4" [optical_flow_sw.cpp:175]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>

State 21 <SV = 8> <Delay = 2.66>
ST_21 : Operation 157 [1/2] (2.66ns)   --->   "store float %acc_val_load_4, float* %tensor_y_val_1_addr_4, align 4" [optical_flow_sw.cpp:175]   --->   Operation 157 'store' <Predicate = (!icmp_ln173)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_21 : Operation 158 [1/2] (2.66ns)   --->   "store float %acc_val_load_5, float* %tensor_y_val_1_addr_5, align 4" [optical_flow_sw.cpp:175]   --->   Operation 158 'store' <Predicate = (!icmp_ln173)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2678784> <RAM>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [optical_flow_sw.cpp:176]   --->   Operation 159 'br' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader3" [optical_flow_sw.cpp:155]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:153) [12]  (1.06 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:153) [12]  (0 ns)
	'icmp' operation ('icmp_ln163_1', optical_flow_sw.cpp:163) [21]  (1.26 ns)
	'and' operation ('and_ln163', optical_flow_sw.cpp:163) [22]  (0.616 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', optical_flow_sw.cpp:155) [29]  (0 ns)
	'add' operation ('c', optical_flow_sw.cpp:155) [32]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', optical_flow_sw.cpp:158) [37]  (0 ns)
	'getelementptr' operation ('acc_val_addr_6', optical_flow_sw.cpp:160) [44]  (0 ns)
	'store' operation ('store_ln160', optical_flow_sw.cpp:160) of constant 0 on array 'acc.val', optical_flow_sw.cpp:157 [45]  (1.43 ns)

 <State 5>: 4.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', optical_flow_sw.cpp:165) [53]  (0 ns)
	'sub' operation ('sub_ln169', optical_flow_sw.cpp:169) [60]  (1.4 ns)
	'add' operation ('add_ln169', optical_flow_sw.cpp:169) [63]  (1.54 ns)
	'sub' operation ('sub_ln169_1', optical_flow_sw.cpp:169) [67]  (1.62 ns)

 <State 6>: 4.28ns
The critical path consists of the following:
	'phi' operation ('component') with incoming values : ('component', optical_flow_sw.cpp:167) [72]  (0 ns)
	'add' operation ('add_ln169_1', optical_flow_sw.cpp:169) [80]  (1.62 ns)
	'getelementptr' operation ('out_product_val_addr', optical_flow_sw.cpp:169) [82]  (0 ns)
	'load' operation ('out_product_val_load', optical_flow_sw.cpp:169) on array 'out_product_val' [83]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('out_product_val_load', optical_flow_sw.cpp:169) on array 'out_product_val' [83]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('out_product_val_load', optical_flow_sw.cpp:169) on array 'out_product_val' [83]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'load' operation ('out_product_val_load', optical_flow_sw.cpp:169) on array 'out_product_val' [83]  (2.66 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:169) [84]  (8.29 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:169) [84]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:169) [84]  (8.29 ns)

 <State 13>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', optical_flow_sw.cpp:169) [87]  (7.72 ns)

 <State 14>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', optical_flow_sw.cpp:169) [87]  (7.72 ns)

 <State 15>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', optical_flow_sw.cpp:169) [87]  (7.72 ns)

 <State 16>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', optical_flow_sw.cpp:169) [87]  (7.72 ns)

 <State 17>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln169', optical_flow_sw.cpp:169) of variable 'tmp_1', optical_flow_sw.cpp:169 on array 'acc.val', optical_flow_sw.cpp:157 [88]  (1.43 ns)

 <State 18>: 4.09ns
The critical path consists of the following:
	'load' operation ('acc_val_load', optical_flow_sw.cpp:175) on array 'acc.val', optical_flow_sw.cpp:157 [121]  (1.43 ns)
	'store' operation ('store_ln175', optical_flow_sw.cpp:175) of variable 'acc_val_load', optical_flow_sw.cpp:175 on array 'tensor_y_val_2' [122]  (2.66 ns)

 <State 19>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln175_2', optical_flow_sw.cpp:175) [109]  (1.62 ns)
	'getelementptr' operation ('tensor_y_val_1_addr_2', optical_flow_sw.cpp:175) [111]  (0 ns)
	'store' operation ('store_ln175', optical_flow_sw.cpp:175) of variable 'acc_val_load_2', optical_flow_sw.cpp:175 on array 'tensor_y_val_2' [126]  (2.66 ns)

 <State 20>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln175_4', optical_flow_sw.cpp:175) [115]  (1.62 ns)
	'getelementptr' operation ('tensor_y_val_1_addr_4', optical_flow_sw.cpp:175) [117]  (0 ns)
	'store' operation ('store_ln175', optical_flow_sw.cpp:175) of variable 'acc_val_load_4', optical_flow_sw.cpp:175 on array 'tensor_y_val_2' [130]  (2.66 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln175', optical_flow_sw.cpp:175) of variable 'acc_val_load_4', optical_flow_sw.cpp:175 on array 'tensor_y_val_2' [130]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
