-- VHDL model created from testfile1.sch - Fri Jan 23 21:41:47 2009


library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
-- synopsys translate_off
library UNISIM;
use UNISIM.Vcomponents.ALL;
-- synopsys translate_on

entity testfile1 is
   port ( );
end testfile1;

architecture BEHAVIORAL of testfile1 is
begin
end BEHAVIORAL;


