#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdb6f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe02fd0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xdb5270 .functor NOT 1, L_0xe2d530, C4<0>, C4<0>, C4<0>;
L_0xdceee0 .functor XOR 8, L_0xe2d0c0, L_0xe2d280, C4<00000000>, C4<00000000>;
L_0xe043f0 .functor XOR 8, L_0xdceee0, L_0xe2d3c0, C4<00000000>, C4<00000000>;
v0xe2aca0_0 .net *"_ivl_10", 7 0, L_0xe2d3c0;  1 drivers
v0xe2ada0_0 .net *"_ivl_12", 7 0, L_0xe043f0;  1 drivers
v0xe2ae80_0 .net *"_ivl_2", 7 0, L_0xe2d020;  1 drivers
v0xe2af40_0 .net *"_ivl_4", 7 0, L_0xe2d0c0;  1 drivers
v0xe2b020_0 .net *"_ivl_6", 7 0, L_0xe2d280;  1 drivers
v0xe2b150_0 .net *"_ivl_8", 7 0, L_0xdceee0;  1 drivers
v0xe2b230_0 .net "areset", 0 0, L_0xdb5680;  1 drivers
v0xe2b2d0_0 .var "clk", 0 0;
v0xe2b370_0 .net "predict_history_dut", 6 0, v0xe2a030_0;  1 drivers
v0xe2b4c0_0 .net "predict_history_ref", 6 0, L_0xe2ce90;  1 drivers
v0xe2b560_0 .net "predict_pc", 6 0, L_0xe2c120;  1 drivers
v0xe2b600_0 .net "predict_taken_dut", 0 0, v0xe2a270_0;  1 drivers
v0xe2b6a0_0 .net "predict_taken_ref", 0 0, L_0xe2ccd0;  1 drivers
v0xe2b740_0 .net "predict_valid", 0 0, v0xe27410_0;  1 drivers
v0xe2b7e0_0 .var/2u "stats1", 223 0;
v0xe2b880_0 .var/2u "strobe", 0 0;
v0xe2b940_0 .net "tb_match", 0 0, L_0xe2d530;  1 drivers
v0xe2baf0_0 .net "tb_mismatch", 0 0, L_0xdb5270;  1 drivers
v0xe2bb90_0 .net "train_history", 6 0, L_0xe2c6d0;  1 drivers
v0xe2bc50_0 .net "train_mispredicted", 0 0, L_0xe2c570;  1 drivers
v0xe2bcf0_0 .net "train_pc", 6 0, L_0xe2c860;  1 drivers
v0xe2bdb0_0 .net "train_taken", 0 0, L_0xe2c350;  1 drivers
v0xe2be50_0 .net "train_valid", 0 0, v0xe27d90_0;  1 drivers
v0xe2bef0_0 .net "wavedrom_enable", 0 0, v0xe27e60_0;  1 drivers
v0xe2bf90_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xe27f00_0;  1 drivers
v0xe2c030_0 .net "wavedrom_title", 511 0, v0xe27fe0_0;  1 drivers
L_0xe2d020 .concat [ 7 1 0 0], L_0xe2ce90, L_0xe2ccd0;
L_0xe2d0c0 .concat [ 7 1 0 0], L_0xe2ce90, L_0xe2ccd0;
L_0xe2d280 .concat [ 7 1 0 0], v0xe2a030_0, v0xe2a270_0;
L_0xe2d3c0 .concat [ 7 1 0 0], L_0xe2ce90, L_0xe2ccd0;
L_0xe2d530 .cmp/eeq 8, L_0xe2d020, L_0xe043f0;
S_0xdb45f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xe02fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xe018c0 .param/l "LNT" 0 3 22, C4<01>;
P_0xe01900 .param/l "LT" 0 3 22, C4<10>;
P_0xe01940 .param/l "SNT" 0 3 22, C4<00>;
P_0xe01980 .param/l "ST" 0 3 22, C4<11>;
P_0xe019c0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xdb5b60 .functor XOR 7, v0xe255b0_0, L_0xe2c120, C4<0000000>, C4<0000000>;
L_0xde0170 .functor XOR 7, L_0xe2c6d0, L_0xe2c860, C4<0000000>, C4<0000000>;
v0xdf2aa0_0 .net *"_ivl_11", 0 0, L_0xe2cbe0;  1 drivers
L_0x7fdb7ea881c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdf2d70_0 .net *"_ivl_12", 0 0, L_0x7fdb7ea881c8;  1 drivers
L_0x7fdb7ea88210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xdb52e0_0 .net *"_ivl_16", 6 0, L_0x7fdb7ea88210;  1 drivers
v0xdb5520_0 .net *"_ivl_4", 1 0, L_0xe2c9f0;  1 drivers
v0xdb56f0_0 .net *"_ivl_6", 8 0, L_0xe2caf0;  1 drivers
L_0x7fdb7ea88180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xdb5c50_0 .net *"_ivl_9", 1 0, L_0x7fdb7ea88180;  1 drivers
v0xe25290_0 .net "areset", 0 0, L_0xdb5680;  alias, 1 drivers
v0xe25350_0 .net "clk", 0 0, v0xe2b2d0_0;  1 drivers
v0xe25410 .array "pht", 0 127, 1 0;
v0xe254d0_0 .net "predict_history", 6 0, L_0xe2ce90;  alias, 1 drivers
v0xe255b0_0 .var "predict_history_r", 6 0;
v0xe25690_0 .net "predict_index", 6 0, L_0xdb5b60;  1 drivers
v0xe25770_0 .net "predict_pc", 6 0, L_0xe2c120;  alias, 1 drivers
v0xe25850_0 .net "predict_taken", 0 0, L_0xe2ccd0;  alias, 1 drivers
v0xe25910_0 .net "predict_valid", 0 0, v0xe27410_0;  alias, 1 drivers
v0xe259d0_0 .net "train_history", 6 0, L_0xe2c6d0;  alias, 1 drivers
v0xe25ab0_0 .net "train_index", 6 0, L_0xde0170;  1 drivers
v0xe25b90_0 .net "train_mispredicted", 0 0, L_0xe2c570;  alias, 1 drivers
v0xe25c50_0 .net "train_pc", 6 0, L_0xe2c860;  alias, 1 drivers
v0xe25d30_0 .net "train_taken", 0 0, L_0xe2c350;  alias, 1 drivers
v0xe25df0_0 .net "train_valid", 0 0, v0xe27d90_0;  alias, 1 drivers
E_0xdc5b60 .event posedge, v0xe25290_0, v0xe25350_0;
L_0xe2c9f0 .array/port v0xe25410, L_0xe2caf0;
L_0xe2caf0 .concat [ 7 2 0 0], L_0xdb5b60, L_0x7fdb7ea88180;
L_0xe2cbe0 .part L_0xe2c9f0, 1, 1;
L_0xe2ccd0 .functor MUXZ 1, L_0x7fdb7ea881c8, L_0xe2cbe0, v0xe27410_0, C4<>;
L_0xe2ce90 .functor MUXZ 7, L_0x7fdb7ea88210, v0xe255b0_0, v0xe27410_0, C4<>;
S_0xdba9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xdb45f0;
 .timescale -12 -12;
v0xdf2680_0 .var/i "i", 31 0;
S_0xe26010 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xe02fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xe261c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xdb5680 .functor BUFZ 1, v0xe274e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdb7ea880a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe26ca0_0 .net *"_ivl_10", 0 0, L_0x7fdb7ea880a8;  1 drivers
L_0x7fdb7ea880f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe26d80_0 .net *"_ivl_14", 6 0, L_0x7fdb7ea880f0;  1 drivers
L_0x7fdb7ea88138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe26e60_0 .net *"_ivl_18", 6 0, L_0x7fdb7ea88138;  1 drivers
L_0x7fdb7ea88018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe26f20_0 .net *"_ivl_2", 6 0, L_0x7fdb7ea88018;  1 drivers
L_0x7fdb7ea88060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe27000_0 .net *"_ivl_6", 0 0, L_0x7fdb7ea88060;  1 drivers
v0xe27130_0 .net "areset", 0 0, L_0xdb5680;  alias, 1 drivers
v0xe271d0_0 .net "clk", 0 0, v0xe2b2d0_0;  alias, 1 drivers
v0xe272a0_0 .net "predict_pc", 6 0, L_0xe2c120;  alias, 1 drivers
v0xe27370_0 .var "predict_pc_r", 6 0;
v0xe27410_0 .var "predict_valid", 0 0;
v0xe274e0_0 .var "reset", 0 0;
v0xe27580_0 .net "tb_match", 0 0, L_0xe2d530;  alias, 1 drivers
v0xe27640_0 .net "train_history", 6 0, L_0xe2c6d0;  alias, 1 drivers
v0xe27730_0 .var "train_history_r", 6 0;
v0xe277f0_0 .net "train_mispredicted", 0 0, L_0xe2c570;  alias, 1 drivers
v0xe278c0_0 .var "train_mispredicted_r", 0 0;
v0xe27960_0 .net "train_pc", 6 0, L_0xe2c860;  alias, 1 drivers
v0xe27b60_0 .var "train_pc_r", 6 0;
v0xe27c20_0 .net "train_taken", 0 0, L_0xe2c350;  alias, 1 drivers
v0xe27cf0_0 .var "train_taken_r", 0 0;
v0xe27d90_0 .var "train_valid", 0 0;
v0xe27e60_0 .var "wavedrom_enable", 0 0;
v0xe27f00_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xe27fe0_0 .var "wavedrom_title", 511 0;
E_0xdc5000/0 .event negedge, v0xe25350_0;
E_0xdc5000/1 .event posedge, v0xe25350_0;
E_0xdc5000 .event/or E_0xdc5000/0, E_0xdc5000/1;
L_0xe2c120 .functor MUXZ 7, L_0x7fdb7ea88018, v0xe27370_0, v0xe27410_0, C4<>;
L_0xe2c350 .functor MUXZ 1, L_0x7fdb7ea88060, v0xe27cf0_0, v0xe27d90_0, C4<>;
L_0xe2c570 .functor MUXZ 1, L_0x7fdb7ea880a8, v0xe278c0_0, v0xe27d90_0, C4<>;
L_0xe2c6d0 .functor MUXZ 7, L_0x7fdb7ea880f0, v0xe27730_0, v0xe27d90_0, C4<>;
L_0xe2c860 .functor MUXZ 7, L_0x7fdb7ea88138, v0xe27b60_0, v0xe27d90_0, C4<>;
S_0xe26280 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xe26010;
 .timescale -12 -12;
v0xe264e0_0 .var/2u "arfail", 0 0;
v0xe265c0_0 .var "async", 0 0;
v0xe26680_0 .var/2u "datafail", 0 0;
v0xe26720_0 .var/2u "srfail", 0 0;
E_0xdc4db0 .event posedge, v0xe25350_0;
E_0xda79f0 .event negedge, v0xe25350_0;
TD_tb.stim1.reset_test ;
    %wait E_0xdc4db0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc4db0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xda79f0;
    %load/vec4 v0xe27580_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe26680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %wait E_0xdc4db0;
    %load/vec4 v0xe27580_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe264e0_0, 0, 1;
    %wait E_0xdc4db0;
    %load/vec4 v0xe27580_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe26720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %load/vec4 v0xe26720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe264e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe265c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe26680_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe265c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe267e0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xe26010;
 .timescale -12 -12;
v0xe269e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe26ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xe26010;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe28260 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xe02fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xe28cb0_0 .net "areset", 0 0, L_0xdb5680;  alias, 1 drivers
v0xe28dc0_0 .net "clk", 0 0, v0xe2b2d0_0;  alias, 1 drivers
v0xe28ed0_0 .var "global_history", 6 0;
v0xe28f70 .array "pht", 0 127, 1 0;
v0xe2a030_0 .var "predict_history", 6 0;
v0xe2a160_0 .net "predict_pc", 6 0, L_0xe2c120;  alias, 1 drivers
v0xe2a270_0 .var "predict_taken", 0 0;
v0xe2a330_0 .net "predict_valid", 0 0, v0xe27410_0;  alias, 1 drivers
v0xe2a420_0 .net "train_history", 6 0, L_0xe2c6d0;  alias, 1 drivers
v0xe2a4e0_0 .net "train_mispredicted", 0 0, L_0xe2c570;  alias, 1 drivers
v0xe2a5d0_0 .net "train_pc", 6 0, L_0xe2c860;  alias, 1 drivers
v0xe2a6e0_0 .net "train_taken", 0 0, L_0xe2c350;  alias, 1 drivers
v0xe2a7d0_0 .net "train_valid", 0 0, v0xe27d90_0;  alias, 1 drivers
v0xe28f70_0 .array/port v0xe28f70, 0;
E_0xe0ae50/0 .event anyedge, v0xe25910_0, v0xe28ed0_0, v0xe25770_0, v0xe28f70_0;
v0xe28f70_1 .array/port v0xe28f70, 1;
v0xe28f70_2 .array/port v0xe28f70, 2;
v0xe28f70_3 .array/port v0xe28f70, 3;
v0xe28f70_4 .array/port v0xe28f70, 4;
E_0xe0ae50/1 .event anyedge, v0xe28f70_1, v0xe28f70_2, v0xe28f70_3, v0xe28f70_4;
v0xe28f70_5 .array/port v0xe28f70, 5;
v0xe28f70_6 .array/port v0xe28f70, 6;
v0xe28f70_7 .array/port v0xe28f70, 7;
v0xe28f70_8 .array/port v0xe28f70, 8;
E_0xe0ae50/2 .event anyedge, v0xe28f70_5, v0xe28f70_6, v0xe28f70_7, v0xe28f70_8;
v0xe28f70_9 .array/port v0xe28f70, 9;
v0xe28f70_10 .array/port v0xe28f70, 10;
v0xe28f70_11 .array/port v0xe28f70, 11;
v0xe28f70_12 .array/port v0xe28f70, 12;
E_0xe0ae50/3 .event anyedge, v0xe28f70_9, v0xe28f70_10, v0xe28f70_11, v0xe28f70_12;
v0xe28f70_13 .array/port v0xe28f70, 13;
v0xe28f70_14 .array/port v0xe28f70, 14;
v0xe28f70_15 .array/port v0xe28f70, 15;
v0xe28f70_16 .array/port v0xe28f70, 16;
E_0xe0ae50/4 .event anyedge, v0xe28f70_13, v0xe28f70_14, v0xe28f70_15, v0xe28f70_16;
v0xe28f70_17 .array/port v0xe28f70, 17;
v0xe28f70_18 .array/port v0xe28f70, 18;
v0xe28f70_19 .array/port v0xe28f70, 19;
v0xe28f70_20 .array/port v0xe28f70, 20;
E_0xe0ae50/5 .event anyedge, v0xe28f70_17, v0xe28f70_18, v0xe28f70_19, v0xe28f70_20;
v0xe28f70_21 .array/port v0xe28f70, 21;
v0xe28f70_22 .array/port v0xe28f70, 22;
v0xe28f70_23 .array/port v0xe28f70, 23;
v0xe28f70_24 .array/port v0xe28f70, 24;
E_0xe0ae50/6 .event anyedge, v0xe28f70_21, v0xe28f70_22, v0xe28f70_23, v0xe28f70_24;
v0xe28f70_25 .array/port v0xe28f70, 25;
v0xe28f70_26 .array/port v0xe28f70, 26;
v0xe28f70_27 .array/port v0xe28f70, 27;
v0xe28f70_28 .array/port v0xe28f70, 28;
E_0xe0ae50/7 .event anyedge, v0xe28f70_25, v0xe28f70_26, v0xe28f70_27, v0xe28f70_28;
v0xe28f70_29 .array/port v0xe28f70, 29;
v0xe28f70_30 .array/port v0xe28f70, 30;
v0xe28f70_31 .array/port v0xe28f70, 31;
v0xe28f70_32 .array/port v0xe28f70, 32;
E_0xe0ae50/8 .event anyedge, v0xe28f70_29, v0xe28f70_30, v0xe28f70_31, v0xe28f70_32;
v0xe28f70_33 .array/port v0xe28f70, 33;
v0xe28f70_34 .array/port v0xe28f70, 34;
v0xe28f70_35 .array/port v0xe28f70, 35;
v0xe28f70_36 .array/port v0xe28f70, 36;
E_0xe0ae50/9 .event anyedge, v0xe28f70_33, v0xe28f70_34, v0xe28f70_35, v0xe28f70_36;
v0xe28f70_37 .array/port v0xe28f70, 37;
v0xe28f70_38 .array/port v0xe28f70, 38;
v0xe28f70_39 .array/port v0xe28f70, 39;
v0xe28f70_40 .array/port v0xe28f70, 40;
E_0xe0ae50/10 .event anyedge, v0xe28f70_37, v0xe28f70_38, v0xe28f70_39, v0xe28f70_40;
v0xe28f70_41 .array/port v0xe28f70, 41;
v0xe28f70_42 .array/port v0xe28f70, 42;
v0xe28f70_43 .array/port v0xe28f70, 43;
v0xe28f70_44 .array/port v0xe28f70, 44;
E_0xe0ae50/11 .event anyedge, v0xe28f70_41, v0xe28f70_42, v0xe28f70_43, v0xe28f70_44;
v0xe28f70_45 .array/port v0xe28f70, 45;
v0xe28f70_46 .array/port v0xe28f70, 46;
v0xe28f70_47 .array/port v0xe28f70, 47;
v0xe28f70_48 .array/port v0xe28f70, 48;
E_0xe0ae50/12 .event anyedge, v0xe28f70_45, v0xe28f70_46, v0xe28f70_47, v0xe28f70_48;
v0xe28f70_49 .array/port v0xe28f70, 49;
v0xe28f70_50 .array/port v0xe28f70, 50;
v0xe28f70_51 .array/port v0xe28f70, 51;
v0xe28f70_52 .array/port v0xe28f70, 52;
E_0xe0ae50/13 .event anyedge, v0xe28f70_49, v0xe28f70_50, v0xe28f70_51, v0xe28f70_52;
v0xe28f70_53 .array/port v0xe28f70, 53;
v0xe28f70_54 .array/port v0xe28f70, 54;
v0xe28f70_55 .array/port v0xe28f70, 55;
v0xe28f70_56 .array/port v0xe28f70, 56;
E_0xe0ae50/14 .event anyedge, v0xe28f70_53, v0xe28f70_54, v0xe28f70_55, v0xe28f70_56;
v0xe28f70_57 .array/port v0xe28f70, 57;
v0xe28f70_58 .array/port v0xe28f70, 58;
v0xe28f70_59 .array/port v0xe28f70, 59;
v0xe28f70_60 .array/port v0xe28f70, 60;
E_0xe0ae50/15 .event anyedge, v0xe28f70_57, v0xe28f70_58, v0xe28f70_59, v0xe28f70_60;
v0xe28f70_61 .array/port v0xe28f70, 61;
v0xe28f70_62 .array/port v0xe28f70, 62;
v0xe28f70_63 .array/port v0xe28f70, 63;
v0xe28f70_64 .array/port v0xe28f70, 64;
E_0xe0ae50/16 .event anyedge, v0xe28f70_61, v0xe28f70_62, v0xe28f70_63, v0xe28f70_64;
v0xe28f70_65 .array/port v0xe28f70, 65;
v0xe28f70_66 .array/port v0xe28f70, 66;
v0xe28f70_67 .array/port v0xe28f70, 67;
v0xe28f70_68 .array/port v0xe28f70, 68;
E_0xe0ae50/17 .event anyedge, v0xe28f70_65, v0xe28f70_66, v0xe28f70_67, v0xe28f70_68;
v0xe28f70_69 .array/port v0xe28f70, 69;
v0xe28f70_70 .array/port v0xe28f70, 70;
v0xe28f70_71 .array/port v0xe28f70, 71;
v0xe28f70_72 .array/port v0xe28f70, 72;
E_0xe0ae50/18 .event anyedge, v0xe28f70_69, v0xe28f70_70, v0xe28f70_71, v0xe28f70_72;
v0xe28f70_73 .array/port v0xe28f70, 73;
v0xe28f70_74 .array/port v0xe28f70, 74;
v0xe28f70_75 .array/port v0xe28f70, 75;
v0xe28f70_76 .array/port v0xe28f70, 76;
E_0xe0ae50/19 .event anyedge, v0xe28f70_73, v0xe28f70_74, v0xe28f70_75, v0xe28f70_76;
v0xe28f70_77 .array/port v0xe28f70, 77;
v0xe28f70_78 .array/port v0xe28f70, 78;
v0xe28f70_79 .array/port v0xe28f70, 79;
v0xe28f70_80 .array/port v0xe28f70, 80;
E_0xe0ae50/20 .event anyedge, v0xe28f70_77, v0xe28f70_78, v0xe28f70_79, v0xe28f70_80;
v0xe28f70_81 .array/port v0xe28f70, 81;
v0xe28f70_82 .array/port v0xe28f70, 82;
v0xe28f70_83 .array/port v0xe28f70, 83;
v0xe28f70_84 .array/port v0xe28f70, 84;
E_0xe0ae50/21 .event anyedge, v0xe28f70_81, v0xe28f70_82, v0xe28f70_83, v0xe28f70_84;
v0xe28f70_85 .array/port v0xe28f70, 85;
v0xe28f70_86 .array/port v0xe28f70, 86;
v0xe28f70_87 .array/port v0xe28f70, 87;
v0xe28f70_88 .array/port v0xe28f70, 88;
E_0xe0ae50/22 .event anyedge, v0xe28f70_85, v0xe28f70_86, v0xe28f70_87, v0xe28f70_88;
v0xe28f70_89 .array/port v0xe28f70, 89;
v0xe28f70_90 .array/port v0xe28f70, 90;
v0xe28f70_91 .array/port v0xe28f70, 91;
v0xe28f70_92 .array/port v0xe28f70, 92;
E_0xe0ae50/23 .event anyedge, v0xe28f70_89, v0xe28f70_90, v0xe28f70_91, v0xe28f70_92;
v0xe28f70_93 .array/port v0xe28f70, 93;
v0xe28f70_94 .array/port v0xe28f70, 94;
v0xe28f70_95 .array/port v0xe28f70, 95;
v0xe28f70_96 .array/port v0xe28f70, 96;
E_0xe0ae50/24 .event anyedge, v0xe28f70_93, v0xe28f70_94, v0xe28f70_95, v0xe28f70_96;
v0xe28f70_97 .array/port v0xe28f70, 97;
v0xe28f70_98 .array/port v0xe28f70, 98;
v0xe28f70_99 .array/port v0xe28f70, 99;
v0xe28f70_100 .array/port v0xe28f70, 100;
E_0xe0ae50/25 .event anyedge, v0xe28f70_97, v0xe28f70_98, v0xe28f70_99, v0xe28f70_100;
v0xe28f70_101 .array/port v0xe28f70, 101;
v0xe28f70_102 .array/port v0xe28f70, 102;
v0xe28f70_103 .array/port v0xe28f70, 103;
v0xe28f70_104 .array/port v0xe28f70, 104;
E_0xe0ae50/26 .event anyedge, v0xe28f70_101, v0xe28f70_102, v0xe28f70_103, v0xe28f70_104;
v0xe28f70_105 .array/port v0xe28f70, 105;
v0xe28f70_106 .array/port v0xe28f70, 106;
v0xe28f70_107 .array/port v0xe28f70, 107;
v0xe28f70_108 .array/port v0xe28f70, 108;
E_0xe0ae50/27 .event anyedge, v0xe28f70_105, v0xe28f70_106, v0xe28f70_107, v0xe28f70_108;
v0xe28f70_109 .array/port v0xe28f70, 109;
v0xe28f70_110 .array/port v0xe28f70, 110;
v0xe28f70_111 .array/port v0xe28f70, 111;
v0xe28f70_112 .array/port v0xe28f70, 112;
E_0xe0ae50/28 .event anyedge, v0xe28f70_109, v0xe28f70_110, v0xe28f70_111, v0xe28f70_112;
v0xe28f70_113 .array/port v0xe28f70, 113;
v0xe28f70_114 .array/port v0xe28f70, 114;
v0xe28f70_115 .array/port v0xe28f70, 115;
v0xe28f70_116 .array/port v0xe28f70, 116;
E_0xe0ae50/29 .event anyedge, v0xe28f70_113, v0xe28f70_114, v0xe28f70_115, v0xe28f70_116;
v0xe28f70_117 .array/port v0xe28f70, 117;
v0xe28f70_118 .array/port v0xe28f70, 118;
v0xe28f70_119 .array/port v0xe28f70, 119;
v0xe28f70_120 .array/port v0xe28f70, 120;
E_0xe0ae50/30 .event anyedge, v0xe28f70_117, v0xe28f70_118, v0xe28f70_119, v0xe28f70_120;
v0xe28f70_121 .array/port v0xe28f70, 121;
v0xe28f70_122 .array/port v0xe28f70, 122;
v0xe28f70_123 .array/port v0xe28f70, 123;
v0xe28f70_124 .array/port v0xe28f70, 124;
E_0xe0ae50/31 .event anyedge, v0xe28f70_121, v0xe28f70_122, v0xe28f70_123, v0xe28f70_124;
v0xe28f70_125 .array/port v0xe28f70, 125;
v0xe28f70_126 .array/port v0xe28f70, 126;
v0xe28f70_127 .array/port v0xe28f70, 127;
E_0xe0ae50/32 .event anyedge, v0xe28f70_125, v0xe28f70_126, v0xe28f70_127;
E_0xe0ae50 .event/or E_0xe0ae50/0, E_0xe0ae50/1, E_0xe0ae50/2, E_0xe0ae50/3, E_0xe0ae50/4, E_0xe0ae50/5, E_0xe0ae50/6, E_0xe0ae50/7, E_0xe0ae50/8, E_0xe0ae50/9, E_0xe0ae50/10, E_0xe0ae50/11, E_0xe0ae50/12, E_0xe0ae50/13, E_0xe0ae50/14, E_0xe0ae50/15, E_0xe0ae50/16, E_0xe0ae50/17, E_0xe0ae50/18, E_0xe0ae50/19, E_0xe0ae50/20, E_0xe0ae50/21, E_0xe0ae50/22, E_0xe0ae50/23, E_0xe0ae50/24, E_0xe0ae50/25, E_0xe0ae50/26, E_0xe0ae50/27, E_0xe0ae50/28, E_0xe0ae50/29, E_0xe0ae50/30, E_0xe0ae50/31, E_0xe0ae50/32;
S_0xe289b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0xe28260;
 .timescale 0 0;
v0xe28bb0_0 .var/2s "i", 31 0;
S_0xe2aa80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xe02fd0;
 .timescale -12 -12;
E_0xe0b140 .event anyedge, v0xe2b880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe2b880_0;
    %nor/r;
    %assign/vec4 v0xe2b880_0, 0;
    %wait E_0xe0b140;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe26010;
T_4 ;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe278c0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe27b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27410_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe27370_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe265c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe26280;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe26ac0;
    %join;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27410_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe27370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27410_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe27b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe278c0_0, 0;
    %wait E_0xda79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc4db0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc4db0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe26ac0;
    %join;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe27370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27410_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe27b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe278c0_0, 0;
    %wait E_0xda79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe274e0_0, 0;
    %wait E_0xdc4db0;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc4db0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xe27730_0, 0;
    %wait E_0xdc4db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe27d90_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc4db0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe26ac0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc5000;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xe27d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe27cf0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe27b60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe27370_0, 0;
    %assign/vec4 v0xe27410_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xe27730_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xe278c0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xdb45f0;
T_5 ;
    %wait E_0xdc5b60;
    %load/vec4 v0xe25290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xdba9b0;
    %jmp t_0;
    .scope S_0xdba9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf2680_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xdf2680_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xdf2680_0;
    %store/vec4a v0xe25410, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xdf2680_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf2680_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xdb45f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe255b0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe25910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xe255b0_0;
    %load/vec4 v0xe25850_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe255b0_0, 0;
T_5.5 ;
    %load/vec4 v0xe25df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe25410, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xe25d30_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe25410, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe25410, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe25410, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xe25d30_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe25410, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xe25ab0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe25410, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xe25b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xe259d0_0;
    %load/vec4 v0xe25d30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe255b0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe28260;
T_6 ;
    %wait E_0xe0ae50;
    %load/vec4 v0xe2a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xe28ed0_0;
    %store/vec4 v0xe2a030_0, 0, 7;
    %load/vec4 v0xe2a160_0;
    %load/vec4 v0xe28ed0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe28f70, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xe2a270_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2a270_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe2a030_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xe28260;
T_7 ;
    %wait E_0xdc5b60;
    %load/vec4 v0xe28cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe28ed0_0, 0;
    %fork t_3, S_0xe289b0;
    %jmp t_2;
    .scope S_0xe289b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe28bb0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xe28bb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xe28bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe28f70, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe28bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe28bb0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xe28260;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe2a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xe2a6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe28f70, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe28f70, 4;
    %addi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe28f70, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe28f70, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe28f70, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %load/vec4 v0xe2a5d0_0;
    %load/vec4 v0xe2a420_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe28f70, 0, 4;
T_7.8 ;
    %load/vec4 v0xe2a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xe2a420_0;
    %assign/vec4 v0xe28ed0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xe28ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xe2a6e0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xe28ed0_0, 0;
T_7.14 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0xe28ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xe2a270_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xe28ed0_0, 0;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe02fd0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2b880_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xe02fd0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xe2b2d0_0;
    %inv;
    %store/vec4 v0xe2b2d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xe02fd0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe271d0_0, v0xe2baf0_0, v0xe2b2d0_0, v0xe2b230_0, v0xe2b740_0, v0xe2b560_0, v0xe2be50_0, v0xe2bdb0_0, v0xe2bc50_0, v0xe2bb90_0, v0xe2bcf0_0, v0xe2b6a0_0, v0xe2b600_0, v0xe2b4c0_0, v0xe2b370_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xe02fd0;
T_11 ;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xe02fd0;
T_12 ;
    %wait E_0xdc5000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2b7e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
    %load/vec4 v0xe2b940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2b7e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xe2b6a0_0;
    %load/vec4 v0xe2b6a0_0;
    %load/vec4 v0xe2b600_0;
    %xor;
    %load/vec4 v0xe2b6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xe2b4c0_0;
    %load/vec4 v0xe2b4c0_0;
    %load/vec4 v0xe2b370_0;
    %xor;
    %load/vec4 v0xe2b4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xe2b7e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2b7e0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/gshare/iter0/response1/top_module.sv";
