$date
	Wed Nov 11 20:48:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jeff_74x161_tb $end
$var wire 1 ! RCO $end
$var wire 1 " QD $end
$var wire 1 # QC $end
$var wire 1 $ QB $end
$var wire 1 % QA $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( C $end
$var reg 1 ) CLK $end
$var reg 1 * CLR_BAR $end
$var reg 1 + D $end
$var reg 1 , ENP $end
$var reg 1 - ENT $end
$var reg 1 . LD_BAR $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 + d $end
$var wire 1 , enp $end
$var wire 1 - ent $end
$var wire 1 / ent_and_enp $end
$var wire 1 0 feedback_qa $end
$var wire 1 1 feedback_qb $end
$var wire 1 2 feedback_qc $end
$var wire 1 3 feedback_qd $end
$var wire 1 4 ld $end
$var wire 1 . ld_bar $end
$var wire 1 ! rco $end
$var wire 1 " qd $end
$var wire 1 # qc $end
$var wire 1 $ qb $end
$var wire 1 % qa $end
$scope module OUTPUT_QA $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 & data $end
$var wire 1 0 feedback $end
$var wire 1 5 j $end
$var wire 1 6 k $end
$var wire 1 4 ld $end
$var wire 1 7 to_j $end
$var wire 1 8 to_j_and_k $end
$var wire 1 9 to_k $end
$var wire 1 % q $end
$var wire 1 : NOTHING $end
$scope module JK $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 5 j $end
$var wire 1 6 k $end
$var wire 1 : q_bar $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QB $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 ' data $end
$var wire 1 1 feedback $end
$var wire 1 ; j $end
$var wire 1 < k $end
$var wire 1 4 ld $end
$var wire 1 = to_j $end
$var wire 1 > to_j_and_k $end
$var wire 1 ? to_k $end
$var wire 1 $ q $end
$var wire 1 @ NOTHING $end
$scope module JK $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 ; j $end
$var wire 1 < k $end
$var wire 1 @ q_bar $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QC $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 ( data $end
$var wire 1 2 feedback $end
$var wire 1 A j $end
$var wire 1 B k $end
$var wire 1 4 ld $end
$var wire 1 C to_j $end
$var wire 1 D to_j_and_k $end
$var wire 1 E to_k $end
$var wire 1 # q $end
$var wire 1 F NOTHING $end
$scope module JK $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 A j $end
$var wire 1 B k $end
$var wire 1 F q_bar $end
$var reg 1 # q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QD $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 + data $end
$var wire 1 3 feedback $end
$var wire 1 G j $end
$var wire 1 H k $end
$var wire 1 4 ld $end
$var wire 1 I to_j $end
$var wire 1 J to_j_and_k $end
$var wire 1 K to_k $end
$var wire 1 " q $end
$var wire 1 L NOTHING $end
$scope module JK $end
$var wire 1 ) clk $end
$var wire 1 * clr_bar $end
$var wire 1 G j $end
$var wire 1 H k $end
$var wire 1 L q_bar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xL
1K
0J
1I
0H
0G
xF
1E
0D
1C
0B
0A
x@
1?
0>
1=
0<
0;
x:
19
08
17
06
05
04
03
02
01
00
0/
1.
0-
0,
0+
1*
0)
0(
0'
0&
x%
x$
x#
x"
0!
$end
#10
1)
#15
0*
#20
0)
#30
1:
1@
1F
1L
0%
0$
0#
0"
1)
#35
1A
1G
16
07
1<
0=
1C
1I
0E
0K
18
1>
1D
1J
14
1(
1+
0.
1*
#40
0)
#50
0L
0F
1"
1#
1)
#55
06
17
0<
1=
0A
1E
0G
1K
08
0>
0D
0J
04
1.
#60
0)
#70
1)
#80
0)
#90
1)
#100
0)
#110
1)
#120
0)
#130
1)
#140
0)
#150
1)
#155
15
16
18
10
1/
1,
1-
#160
0)
#170
1;
1<
1>
0:
11
1%
1)
#180
0)
#190
0;
0<
0>
1:
01
0@
0%
1$
1)
#200
0)
#210
1;
1<
1A
1B
1G
1H
1>
1D
1J
0:
11
12
13
1!
1%
1)
#220
0)
#230
0;
0<
0A
0B
0G
0H
0>
0D
0J
1:
01
02
03
0!
1@
1F
1L
0%
0$
0#
0"
1)
#240
0)
#250
1;
1<
1>
0:
11
1%
1)
#260
0)
#270
0;
0<
0>
1:
01
0@
0%
1$
1)
#280
0)
#290
1;
1<
1A
1B
1>
1D
0:
11
12
1%
1)
#300
0)
#310
0;
0<
0A
0B
0>
0D
1:
01
02
1@
0F
0%
0$
1#
1)
#320
0)
#330
1;
1<
1>
0:
11
1%
1)
#340
0)
#350
0;
0<
0>
1:
01
0@
0%
1$
1)
#360
0)
#370
1;
1<
1A
1B
1G
1H
1>
1D
1J
0:
11
12
13
1%
1)
#380
0)
#390
0;
0<
0A
0B
0G
0H
0>
0D
0J
1:
01
02
03
1@
1F
0L
0%
0$
0#
1"
1)
#400
0)
#410
1;
1<
1>
0:
11
1%
1)
#420
0)
#430
0;
0<
0>
1:
01
0@
0%
1$
1)
#440
0)
#450
1;
1<
1A
1B
1>
1D
0:
11
12
1%
1)
#455
0A
0B
0D
0;
0<
02
0>
05
06
01
08
00
0/
0,
0-
#460
0)
#470
1)
#480
0)
#490
1)
#500
0)
#510
1)
#520
0)
#530
1)
#540
0)
#550
1)
#555
1A
1B
1D
1;
1<
12
1>
15
16
11
18
10
1/
1,
1-
#560
0)
#570
0;
0<
0A
0B
0>
0D
0F
1@
1:
01
02
1#
0$
0%
1)
#580
0)
#590
1;
1<
1>
0:
11
1%
1)
#600
0)
#610
0;
0<
0>
0@
1:
01
1$
0%
1)
#620
0)
#630
1;
1<
1A
1B
1G
1H
1>
1D
1J
0:
11
12
13
1!
1%
1)
#640
0)
#650
0;
0<
0A
0B
0G
0H
0>
0D
0J
1L
1F
1@
1:
01
02
03
0!
0"
0#
0$
0%
1)
#660
0)
#670
1;
1<
1>
0:
11
1%
1)
#680
0)
#690
0;
0<
0>
0@
1:
01
1$
0%
1)
#700
0)
#710
1;
1<
1A
1B
1>
1D
0:
11
12
1%
1)
#720
0)
#730
0;
0<
0A
0B
0>
0D
0F
1@
1:
01
02
1#
0$
0%
1)
#740
0)
#750
1;
1<
1>
0:
11
1%
1)
#760
0)
#770
0;
0<
0>
0@
1:
01
1$
0%
1)
#780
0)
#790
1;
1<
1A
1B
1G
1H
1>
1D
1J
0:
11
12
13
1%
1)
#800
0)
#810
0;
0<
0A
0B
0G
0H
0>
0D
0J
0L
1F
1@
1:
01
02
03
1"
0#
0$
0%
1)
#820
0)
#830
1;
1<
1>
0:
11
1%
1)
#840
0)
#850
0;
0<
0>
0@
1:
01
1$
0%
1)
#860
0)
#870
1;
1<
1A
1B
1>
1D
0:
11
12
1%
1)
#875
15
0;
1A
0B
06
17
0=
1C
0E
1H
0I
09
1J
14
1&
0+
0.
#880
0)
#890
02
1L
0F
1@
0"
1#
0$
1)
#895
16
1;
19
1=
0A
1E
0H
1I
0D
0J
04
1.
#900
0)
#910
0;
0<
0>
1:
01
0@
0%
1$
1)
#920
0)
#930
1;
1<
1A
1B
1G
1H
1>
1D
1J
0:
11
12
13
1%
1)
#940
0)
#950
0;
0<
0A
0B
0G
0H
0>
0D
0J
1:
01
02
03
1@
1F
0L
0%
0$
0#
1"
1)
#960
0)
#970
1;
1<
1>
0:
11
1%
1)
#980
0)
#990
0;
0<
0>
1:
01
0@
0%
1$
1)
#995
