{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1620568620802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mc2 EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"mc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620568620818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620568620871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620568620871 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1620568620965 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 975 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1620568620965 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 976 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1620568620965 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620568620965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620568621072 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620568621087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620568621473 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620568621473 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 3586 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 3588 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 3590 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620568621473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 3592 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620568621473 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620568621473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620568621473 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620568621488 ""}
{ "Info" "ISTA_SDC_FOUND" "mc2.sdc " "Reading SDC File: 'mc2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620568623019 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623019 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620568623019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620568623019 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[1\].lc\|combout " "Node \"vga1\|random\|lcn\[1\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[2\].lc\|dataa " "Node \"vga1\|random\|lcn\[2\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[2\].lc\|combout " "Node \"vga1\|random\|lcn\[2\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[3\].lc\|dataa " "Node \"vga1\|random\|lcn\[3\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[3\].lc\|combout " "Node \"vga1\|random\|lcn\[3\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[4\].lc\|dataa " "Node \"vga1\|random\|lcn\[4\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[4\].lc\|combout " "Node \"vga1\|random\|lcn\[4\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[5\].lc\|dataa " "Node \"vga1\|random\|lcn\[5\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[5\].lc\|combout " "Node \"vga1\|random\|lcn\[5\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[6\].lc\|dataa " "Node \"vga1\|random\|lcn\[6\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[6\].lc\|combout " "Node \"vga1\|random\|lcn\[6\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[7\].lc\|dataa " "Node \"vga1\|random\|lcn\[7\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[7\].lc\|combout " "Node \"vga1\|random\|lcn\[7\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[8\].lc\|dataa " "Node \"vga1\|random\|lcn\[8\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[8\].lc\|combout " "Node \"vga1\|random\|lcn\[8\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[9\].lc\|dataa " "Node \"vga1\|random\|lcn\[9\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[9\].lc\|combout " "Node \"vga1\|random\|lcn\[9\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[10\].lc\|dataa " "Node \"vga1\|random\|lcn\[10\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[10\].lc\|combout " "Node \"vga1\|random\|lcn\[10\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[11\].lc\|dataa " "Node \"vga1\|random\|lcn\[11\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[11\].lc\|combout " "Node \"vga1\|random\|lcn\[11\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[12\].lc\|dataa " "Node \"vga1\|random\|lcn\[12\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[12\].lc\|combout " "Node \"vga1\|random\|lcn\[12\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[13\].lc\|dataa " "Node \"vga1\|random\|lcn\[13\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[13\].lc\|combout " "Node \"vga1\|random\|lcn\[13\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[14\].lc\|dataa " "Node \"vga1\|random\|lcn\[14\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[14\].lc\|combout " "Node \"vga1\|random\|lcn\[14\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[15\].lc\|dataa " "Node \"vga1\|random\|lcn\[15\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[15\].lc\|combout " "Node \"vga1\|random\|lcn\[15\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[16\].lc\|dataa " "Node \"vga1\|random\|lcn\[16\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[16\].lc\|combout " "Node \"vga1\|random\|lcn\[16\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lc0\|datac " "Node \"vga1\|random\|lc0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lc0\|combout " "Node \"vga1\|random\|lc0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[0\].lc\|dataa " "Node \"vga1\|random\|lcn\[0\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[0\].lc\|combout " "Node \"vga1\|random\|lcn\[0\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[1\].lc\|dataa " "Node \"vga1\|random\|lcn\[1\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[17\].lc\|dataa " "Node \"vga1\|random\|lcn\[17\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[17\].lc\|combout " "Node \"vga1\|random\|lcn\[17\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[18\].lc\|dataa " "Node \"vga1\|random\|lcn\[18\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[18\].lc\|combout " "Node \"vga1\|random\|lcn\[18\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[19\].lc\|dataa " "Node \"vga1\|random\|lcn\[19\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[19\].lc\|combout " "Node \"vga1\|random\|lcn\[19\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[20\].lc\|dataa " "Node \"vga1\|random\|lcn\[20\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[20\].lc\|combout " "Node \"vga1\|random\|lcn\[20\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[21\].lc\|dataa " "Node \"vga1\|random\|lcn\[21\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lcn\[21\].lc\|combout " "Node \"vga1\|random\|lcn\[21\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""} { "Warning" "WSTA_SCC_NODE" "vga1\|random\|lc0\|datad " "Node \"vga1\|random\|lc0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620568623019 ""}  } { { "../../src/lfsr.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 12 -1 0 } } { "../../src/lfsr.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v" 8 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620568623019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620568623034 "|top|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_atari:joystick\|fn_pulse\[2\]~reg0 " "Node: Kbd_Joystick_atari:joystick\|fn_pulse\[2\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620568623034 "|top|Kbd_Joystick_atari:joystick|fn_pulse[2]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_atari:joystick\|fn_pulse\[1\]~reg0 " "Node: Kbd_Joystick_atari:joystick\|fn_pulse\[1\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620568623034 "|top|Kbd_Joystick_atari:joystick|fn_pulse[1]~reg0"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1620568623034 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620568623034 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk1_50 " "  20.000      clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.682 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.682 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 U00\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 100.000 U00\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  50.000 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620568623034 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620568623034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620568623134 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620568623134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620568623134 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620568623134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620568623134 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620568623134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620568623720 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620568623720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620568623720 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620568623720 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620568623736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620568623736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620568623736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620568623736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620568623736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620568624291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 EC " "Packed 12 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1620568624291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620568624291 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620568624469 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ear_i " "Node \"ear_i\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ear_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620568624469 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620568624469 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620568624485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620568627562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620568628248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620568628263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620568629319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620568629319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620568630036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y32 X32_Y42 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y32 to location X32_Y42" {  } { { "loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y32 to location X32_Y42"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y32 to location X32_Y42"} 22 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1620568632390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620568632390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620568632728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1620568632728 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1620568632728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620568632728 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1620568632791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620568632860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620568633392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620568633446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620568634116 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620568634796 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620568635752 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_i 3.3-V LVTTL E21 " "Pin sd_miso_i uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_miso_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso_i" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 45 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_miso_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_tx_i 3.3-V LVTTL J21 " "Pin stm_tx_i uses I/O standard 3.3-V LVTTL at J21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { stm_tx_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_tx_i" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 71 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stm_tx_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL AA10 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL AB9 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL AA9 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL AB8 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL AA8 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL AB7 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL AA7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL AB5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL Y7 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL W8 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL Y8 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL V9 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL V10 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL Y10 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL W10 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL V11 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_clk_io 3.3-V LVTTL C21 " "Pin ps2_mouse_clk_io uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_data_io 3.3-V LVTTL B21 " "Pin ps2_mouse_data_io uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL N19 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at N19" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 36 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL N20 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at N20" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 37 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL N21 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 79 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL M21 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 80 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL K22 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 81 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL N22 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at N22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 82 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL T2 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_50_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy_data 3.3-V LVTTL B19 " "Pin joy_data uses I/O standard 3.3-V LVTTL at B19" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { joy_data } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy_data" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joy_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620568635767 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620568635767 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[0\] a permanently disabled " "Pin SDRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[1\] a permanently disabled " "Pin SDRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[2\] a permanently disabled " "Pin SDRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[3\] a permanently disabled " "Pin SDRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[4\] a permanently disabled " "Pin SDRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[5\] a permanently disabled " "Pin SDRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[6\] a permanently disabled " "Pin SDRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[7\] a permanently disabled " "Pin SDRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[8\] a permanently disabled " "Pin SDRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[9\] a permanently disabled " "Pin SDRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[10\] a permanently disabled " "Pin SDRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[11\] a permanently disabled " "Pin SDRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[12\] a permanently disabled " "Pin SDRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[13\] a permanently disabled " "Pin SDRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[14\] a permanently disabled " "Pin SDRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[15\] a permanently disabled " "Pin SDRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 22 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk_io a permanently disabled " "Pin ps2_clk_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 36 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_io a permanently disabled " "Pin ps2_data_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 37 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SCK a permanently disabled " "Pin SPI_SCK has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 79 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_DI a permanently disabled " "Pin SPI_DI has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 81 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SS2 a permanently disabled " "Pin SPI_SS2 has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "top.vhd" "" { Text "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd" 82 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620568635767 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620568635767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/output_files/mc2.fit.smsg " "Generated suppressed messages file D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/output_files/mc2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620568635936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620568636701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 15:57:16 2021 " "Processing ended: Sun May 09 15:57:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620568636701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620568636701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620568636701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620568636701 ""}
