

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_add_constant_loop'
================================================================
* Date:           Mon Jun 26 10:21:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.417 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_constant_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    195|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U41  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    |mux_32_85_1_1_U42  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  28|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_174_p2     |         +|   0|  0|  10|           2|           1|
    |r_in_V_1_12_fu_212_p2  |         +|   0|  0|  93|          86|          86|
    |ap_condition_81        |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_168_p2    |      icmp|   0|  0|   8|           2|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 113|          91|          90|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_6_fu_54           |   9|          2|    2|          4|
    |r_in_V_1_10_fu_66   |   9|          2|   86|        172|
    |r_in_V_1_9_fu_62    |   9|          2|   86|        172|
    |r_in_V_1_fu_58      |   9|          2|   86|        172|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  54|         12|  263|        526|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_6_fu_54          |   2|   0|    2|          0|
    |r_in_V_1_10_fu_66  |  86|   0|   86|          0|
    |r_in_V_1_9_fu_62   |  86|   0|   86|          0|
    |r_in_V_1_fu_58     |  86|   0|   86|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 262|   0|  262|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|r_in_V_2_113             |   in|   86|     ap_none|                               r_in_V_2_113|        scalar|
|r_in_V_1_19              |   in|   86|     ap_none|                                r_in_V_1_19|        scalar|
|r_in_V_0_15              |   in|   86|     ap_none|                                r_in_V_0_15|        scalar|
|r_in_V_0_1_1_reload      |   in|   85|     ap_none|                        r_in_V_0_1_1_reload|        scalar|
|r_in_V_1_1_1_reload      |   in|   85|     ap_none|                        r_in_V_1_1_1_reload|        scalar|
|r_in_V_2_1_1_reload      |   in|   85|     ap_none|                        r_in_V_2_1_1_reload|        scalar|
|cr_V_0_147_reload        |   in|   85|     ap_none|                          cr_V_0_147_reload|        scalar|
|cr_V_1_150_reload        |   in|   85|     ap_none|                          cr_V_1_150_reload|        scalar|
|cr_V_2_153_reload        |   in|   85|     ap_none|                          cr_V_2_153_reload|        scalar|
|r_in_V_2_214_out         |  out|   86|      ap_vld|                           r_in_V_2_214_out|       pointer|
|r_in_V_2_214_out_ap_vld  |  out|    1|      ap_vld|                           r_in_V_2_214_out|       pointer|
|r_in_V_1_210_out         |  out|   86|      ap_vld|                           r_in_V_1_210_out|       pointer|
|r_in_V_1_210_out_ap_vld  |  out|    1|      ap_vld|                           r_in_V_1_210_out|       pointer|
|r_in_V_0_26_out          |  out|   86|      ap_vld|                            r_in_V_0_26_out|       pointer|
|r_in_V_0_26_out_ap_vld   |  out|    1|      ap_vld|                            r_in_V_0_26_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.41>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 4 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1_9 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_10 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cr_V_2_153_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_2_153_reload"   --->   Operation 8 'read' 'cr_V_2_153_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cr_V_1_150_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_1_150_reload"   --->   Operation 9 'read' 'cr_V_1_150_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cr_V_0_147_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_0_147_reload"   --->   Operation 10 'read' 'cr_V_0_147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_in_V_2_1_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_2_1_1_reload"   --->   Operation 11 'read' 'r_in_V_2_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_in_V_1_1_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_1_1_1_reload"   --->   Operation 12 'read' 'r_in_V_1_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_in_V_0_1_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_0_1_1_reload"   --->   Operation 13 'read' 'r_in_V_0_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_in_V_0_15_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_0_15"   --->   Operation 14 'read' 'r_in_V_0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_in_V_1_19_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_1_19"   --->   Operation 15 'read' 'r_in_V_1_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_in_V_2_113_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_2_113"   --->   Operation 16 'read' 'r_in_V_2_113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_2_113_read, i86 %r_in_V_1_10"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_1_19_read, i86 %r_in_V_1_9"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_0_15_read, i86 %r_in_V_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_6"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i1954"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i2 %i_6" [src/runge_kutta_45.cpp:29]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:29]   --->   Operation 25 'add' 'add_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.i.i1954.split, void %for.body12.i.i2030.preheader.exitStub" [src/runge_kutta_45.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:30]   --->   Operation 27 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/runge_kutta_45.cpp:29]   --->   Operation 28 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%lhs_V = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %r_in_V_0_1_1_reload_read, i85 %r_in_V_1_1_1_reload_read, i85 %r_in_V_2_1_1_reload_read, i2 %i"   --->   Operation 29 'mux' 'lhs_V' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i85 %lhs_V"   --->   Operation 30 'sext' 'sext_ln859_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%rhs = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cr_V_0_147_reload_read, i85 %cr_V_1_150_reload_read, i85 %cr_V_2_153_reload_read, i2 %i"   --->   Operation 31 'mux' 'rhs' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %rhs"   --->   Operation 32 'sext' 'sext_ln859' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (4.12ns)   --->   "%r_in_V_1_12 = add i86 %sext_ln859, i86 %sext_ln859_2"   --->   Operation 33 'add' 'r_in_V_1_12' <Predicate = (!icmp_ln29)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%switch_ln31 = switch i2 %i, void %branch2, i2 0, void %for.body.i.i1954.split.for.body.i.i1954.split212_crit_edge, i2 1, void %for.body.i.i1954.split.for.body.i.i1954.split212_crit_edge10" [src/runge_kutta_45.cpp:31]   --->   Operation 34 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.95>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_12, i86 %r_in_V_1_9" [src/runge_kutta_45.cpp:31]   --->   Operation 35 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i == 1)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i1954.split212" [src/runge_kutta_45.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_12, i86 %r_in_V_1" [src/runge_kutta_45.cpp:31]   --->   Operation 37 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i == 0)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i1954.split212" [src/runge_kutta_45.cpp:31]   --->   Operation 38 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_12, i86 %r_in_V_1_10" [src/runge_kutta_45.cpp:31]   --->   Operation 39 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i != 0 & i != 1)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i1954.split212" [src/runge_kutta_45.cpp:31]   --->   Operation 40 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln29 = store i2 %add_ln29, i2 %i_6" [src/runge_kutta_45.cpp:29]   --->   Operation 41 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body.i.i1954" [src/runge_kutta_45.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i86 %r_in_V_1"   --->   Operation 43 'load' 'r_in_V_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_in_V_1_9_load = load i86 %r_in_V_1_9"   --->   Operation 44 'load' 'r_in_V_1_9_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r_in_V_1_10_load = load i86 %r_in_V_1_10"   --->   Operation 45 'load' 'r_in_V_1_10_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_2_214_out, i86 %r_in_V_1_10_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_1_210_out, i86 %r_in_V_1_9_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_0_26_out, i86 %r_in_V_1_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_in_V_2_113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_0_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_0_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cr_V_0_147_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cr_V_1_150_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cr_V_2_153_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_214_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_1_210_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_0_26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                      (alloca           ) [ 01]
r_in_V_1                 (alloca           ) [ 01]
r_in_V_1_9               (alloca           ) [ 01]
r_in_V_1_10              (alloca           ) [ 01]
cr_V_2_153_reload_read   (read             ) [ 00]
cr_V_1_150_reload_read   (read             ) [ 00]
cr_V_0_147_reload_read   (read             ) [ 00]
r_in_V_2_1_1_reload_read (read             ) [ 00]
r_in_V_1_1_1_reload_read (read             ) [ 00]
r_in_V_0_1_1_reload_read (read             ) [ 00]
r_in_V_0_15_read         (read             ) [ 00]
r_in_V_1_19_read         (read             ) [ 00]
r_in_V_2_113_read        (read             ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i                        (load             ) [ 01]
icmp_ln29                (icmp             ) [ 01]
speclooptripcount_ln0    (speclooptripcount) [ 00]
add_ln29                 (add              ) [ 00]
br_ln29                  (br               ) [ 00]
specpipeline_ln30        (specpipeline     ) [ 00]
specloopname_ln29        (specloopname     ) [ 00]
lhs_V                    (mux              ) [ 00]
sext_ln859_2             (sext             ) [ 00]
rhs                      (mux              ) [ 00]
sext_ln859               (sext             ) [ 00]
r_in_V_1_12              (add              ) [ 00]
switch_ln31              (switch           ) [ 00]
store_ln31               (store            ) [ 00]
br_ln31                  (br               ) [ 00]
store_ln31               (store            ) [ 00]
br_ln31                  (br               ) [ 00]
store_ln31               (store            ) [ 00]
br_ln31                  (br               ) [ 00]
store_ln29               (store            ) [ 00]
br_ln29                  (br               ) [ 00]
r_in_V_1_load            (load             ) [ 00]
r_in_V_1_9_load          (load             ) [ 00]
r_in_V_1_10_load         (load             ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_in_V_2_113">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_113"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_in_V_1_19">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_in_V_0_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_in_V_0_1_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_in_V_1_1_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_in_V_2_1_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cr_V_0_147_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_0_147_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cr_V_1_150_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_1_150_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cr_V_2_153_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_2_153_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="r_in_V_2_214_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_214_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="r_in_V_1_210_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_210_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="r_in_V_0_26_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_26_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i86"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i85.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i86P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_6_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_in_V_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="r_in_V_1_9_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_9/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_in_V_1_10_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_10/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cr_V_2_153_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="85" slack="0"/>
<pin id="72" dir="0" index="1" bw="85" slack="0"/>
<pin id="73" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_2_153_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cr_V_1_150_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="85" slack="0"/>
<pin id="78" dir="0" index="1" bw="85" slack="0"/>
<pin id="79" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_1_150_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cr_V_0_147_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="85" slack="0"/>
<pin id="84" dir="0" index="1" bw="85" slack="0"/>
<pin id="85" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_0_147_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_in_V_2_1_1_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="85" slack="0"/>
<pin id="90" dir="0" index="1" bw="85" slack="0"/>
<pin id="91" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_in_V_1_1_1_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="85" slack="0"/>
<pin id="96" dir="0" index="1" bw="85" slack="0"/>
<pin id="97" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_in_V_0_1_1_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="85" slack="0"/>
<pin id="102" dir="0" index="1" bw="85" slack="0"/>
<pin id="103" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_in_V_0_15_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="86" slack="0"/>
<pin id="108" dir="0" index="1" bw="86" slack="0"/>
<pin id="109" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_15_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_in_V_1_19_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="86" slack="0"/>
<pin id="114" dir="0" index="1" bw="86" slack="0"/>
<pin id="115" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_19_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_in_V_2_113_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="86" slack="0"/>
<pin id="120" dir="0" index="1" bw="86" slack="0"/>
<pin id="121" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_113_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="86" slack="0"/>
<pin id="127" dir="0" index="2" bw="86" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="86" slack="0"/>
<pin id="134" dir="0" index="2" bw="86" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="86" slack="0"/>
<pin id="141" dir="0" index="2" bw="86" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="86" slack="0"/>
<pin id="147" dir="0" index="1" bw="86" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="86" slack="0"/>
<pin id="152" dir="0" index="1" bw="86" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="86" slack="0"/>
<pin id="157" dir="0" index="1" bw="86" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln29_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln29_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lhs_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="85" slack="0"/>
<pin id="182" dir="0" index="1" bw="85" slack="0"/>
<pin id="183" dir="0" index="2" bw="85" slack="0"/>
<pin id="184" dir="0" index="3" bw="85" slack="0"/>
<pin id="185" dir="0" index="4" bw="2" slack="0"/>
<pin id="186" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln859_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="85" slack="0"/>
<pin id="194" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rhs_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="85" slack="0"/>
<pin id="198" dir="0" index="1" bw="85" slack="0"/>
<pin id="199" dir="0" index="2" bw="85" slack="0"/>
<pin id="200" dir="0" index="3" bw="85" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="0"/>
<pin id="202" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln859_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="85" slack="0"/>
<pin id="210" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_in_V_1_12_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="85" slack="0"/>
<pin id="214" dir="0" index="1" bw="85" slack="0"/>
<pin id="215" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_in_V_1_12/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln31_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="86" slack="0"/>
<pin id="220" dir="0" index="1" bw="86" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln31_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="86" slack="0"/>
<pin id="225" dir="0" index="1" bw="86" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln31_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="86" slack="0"/>
<pin id="230" dir="0" index="1" bw="86" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln29_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_in_V_1_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="86" slack="0"/>
<pin id="240" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="r_in_V_1_9_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="86" slack="0"/>
<pin id="244" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_9_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_in_V_1_10_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="86" slack="0"/>
<pin id="248" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_10_load/1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_6_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="r_in_V_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="86" slack="0"/>
<pin id="259" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="r_in_V_1_9_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="86" slack="0"/>
<pin id="266" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="r_in_V_1_10_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="86" slack="0"/>
<pin id="273" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="118" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="112" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="106" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="94" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="88" pin="2"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="165" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="195"><net_src comp="180" pin="5"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="82" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="70" pin="2"/><net_sink comp="196" pin=3"/></net>

<net id="207"><net_src comp="165" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="196" pin="5"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="192" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="212" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="212" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="174" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="253"><net_src comp="54" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="260"><net_src comp="58" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="267"><net_src comp="62" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="274"><net_src comp="66" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_in_V_2_214_out | {1 }
	Port: r_in_V_1_210_out | {1 }
	Port: r_in_V_0_26_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_2_113 | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_1_19 | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_0_15 | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_0_1_1_reload | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_1_1_1_reload | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : r_in_V_2_1_1_reload | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : cr_V_0_147_reload | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : cr_V_1_150_reload | {1 }
	Port: runge_kutta_45_Pipeline_add_constant_loop : cr_V_2_153_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		lhs_V : 2
		sext_ln859_2 : 3
		rhs : 2
		sext_ln859 : 3
		r_in_V_1_12 : 4
		switch_ln31 : 2
		store_ln31 : 5
		store_ln31 : 5
		store_ln31 : 5
		store_ln29 : 3
		r_in_V_1_load : 1
		r_in_V_1_9_load : 1
		r_in_V_1_10_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln29_fu_174           |    0    |    10   |
|          |          r_in_V_1_12_fu_212          |    0    |    92   |
|----------|--------------------------------------|---------|---------|
|    mux   |             lhs_V_fu_180             |    0    |    14   |
|          |              rhs_fu_196              |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln29_fu_168           |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |   cr_V_2_153_reload_read_read_fu_70  |    0    |    0    |
|          |   cr_V_1_150_reload_read_read_fu_76  |    0    |    0    |
|          |   cr_V_0_147_reload_read_read_fu_82  |    0    |    0    |
|          |  r_in_V_2_1_1_reload_read_read_fu_88 |    0    |    0    |
|   read   |  r_in_V_1_1_1_reload_read_read_fu_94 |    0    |    0    |
|          | r_in_V_0_1_1_reload_read_read_fu_100 |    0    |    0    |
|          |     r_in_V_0_15_read_read_fu_106     |    0    |    0    |
|          |     r_in_V_1_19_read_read_fu_112     |    0    |    0    |
|          |     r_in_V_2_113_read_read_fu_118    |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        write_ln0_write_fu_124        |    0    |    0    |
|   write  |        write_ln0_write_fu_131        |    0    |    0    |
|          |        write_ln0_write_fu_138        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |          sext_ln859_2_fu_192         |    0    |    0    |
|          |           sext_ln859_fu_208          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   138   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_6_reg_250    |    2   |
|r_in_V_1_10_reg_271|   86   |
| r_in_V_1_9_reg_264|   86   |
|  r_in_V_1_reg_257 |   86   |
+-------------------+--------+
|       Total       |   260  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   138  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   260  |    -   |
+-----------+--------+--------+
|   Total   |   260  |   138  |
+-----------+--------+--------+
