# Created from STM32H757_CM4.svd (Rev 1.9)

name: MDMA
description: MDMA
groupName: MDMA
registers:
  - name: GISR0
    displayName: GISR0
    description: "MDMA Global Interrupt/Status\n          Register"
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: GIF0
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 0
        bitWidth: 1
      - name: GIF1
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 1
        bitWidth: 1
      - name: GIF2
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 2
        bitWidth: 1
      - name: GIF3
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 3
        bitWidth: 1
      - name: GIF4
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 4
        bitWidth: 1
      - name: GIF5
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 5
        bitWidth: 1
      - name: GIF6
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 6
        bitWidth: 1
      - name: GIF7
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 7
        bitWidth: 1
      - name: GIF8
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 8
        bitWidth: 1
      - name: GIF9
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 9
        bitWidth: 1
      - name: GIF10
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 10
        bitWidth: 1
      - name: GIF11
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 11
        bitWidth: 1
      - name: GIF12
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 12
        bitWidth: 1
      - name: GIF13
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 13
        bitWidth: 1
      - name: GIF14
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 14
        bitWidth: 1
      - name: GIF15
        description: "Channel x global interrupt flag (x=...)\n              This\
          \ bit is set and reset by hardware. It is a\n              logical OR of\
          \ all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx,\
          \ TEIFx) which are enabled in\n              the interrupt mask register\
          \ (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
        bitOffset: 15
        bitWidth: 1
  - name: C[%s]
    description: MDMA channel
    dim: 16
    addressOffset: 64
    dimIncrement: 64
    registers:
      - name: ISR
        displayName: ISR
        description: "MDMA channel x interrupt/status\n          register"
        addressOffset: 0
        size: 32
        access: read-only
        resetValue: 0
        fields:
          - name: TEIF0
            description: "Channel x transfer error interrupt flag\n              This\
              \ bit is set by hardware. It is cleared by\n              software writing\
              \ 1 to the corresponding bit in the\n              DMA_IFCRy register."
            bitOffset: 0
            bitWidth: 1
          - name: CTCIF0
            description: "Channel x Channel Transfer Complete\n              interrupt\
              \ flag This bit is set by hardware. It is\n              cleared by\
              \ software writing 1 to the corresponding\n              bit in the\
              \ DMA_IFCRy register. CTC is set when the\n              last block\
              \ was transferred and the channel has been\n              automatically\
              \ disabled. CTC is also set when the\n              channel is suspended,\
              \ as a result of writing EN bit\n              to 0."
            bitOffset: 1
            bitWidth: 1
          - name: BRTIF0
            description: "Channel x block repeat transfer complete\n             \
              \ interrupt flag This bit is set by hardware. It is\n              cleared\
              \ by software writing 1 to the corresponding\n              bit in the\
              \ DMA_IFCRy register."
            bitOffset: 2
            bitWidth: 1
          - name: BTIF0
            description: "Channel x block transfer complete\n              interrupt\
              \ flag This bit is set by hardware. It is\n              cleared by\
              \ software writing 1 to the corresponding\n              bit in the\
              \ DMA_IFCRy register."
            bitOffset: 3
            bitWidth: 1
          - name: TCIF0
            description: "channel x buffer transfer\n              complete"
            bitOffset: 4
            bitWidth: 1
          - name: CRQA0
            description: "channel x request active\n              flag"
            bitOffset: 16
            bitWidth: 1
      - name: IFCR
        displayName: IFCR
        description: "MDMA channel x interrupt flag clear\n          register"
        addressOffset: 4
        size: 32
        access: write-only
        resetValue: 0
        fields:
          - name: CTEIF0
            description: "Channel x clear transfer error interrupt\n             \
              \ flag Writing a 1 into this bit clears TEIFx in the\n             \
              \ MDMA_ISRy register"
            bitOffset: 0
            bitWidth: 1
          - name: CCTCIF0
            description: "Clear Channel transfer complete\n              interrupt\
              \ flag for channel x Writing a 1 into this\n              bit clears\
              \ CTCIFx in the MDMA_ISRy\n              register"
            bitOffset: 1
            bitWidth: 1
          - name: CBRTIF0
            description: "Channel x clear block repeat transfer\n              complete\
              \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx\
              \ in the MDMA_ISRy register"
            bitOffset: 2
            bitWidth: 1
          - name: CBTIF0
            description: "Channel x Clear block transfer complete\n              interrupt\
              \ flag Writing a 1 into this bit clears BTIFx\n              in the\
              \ MDMA_ISRy register"
            bitOffset: 3
            bitWidth: 1
          - name: CLTCIF0
            description: "CLear buffer Transfer Complete Interrupt\n             \
              \ Flag for channel x Writing a 1 into this bit clears\n            \
              \  TCIFx in the MDMA_ISRy register"
            bitOffset: 4
            bitWidth: 1
      - name: ESR
        displayName: ESR
        description: "MDMA Channel x error status\n          register"
        addressOffset: 8
        size: 32
        access: read-only
        resetValue: 0
        fields:
          - name: TEA
            description: "Transfer Error Address These bits are\n              set\
              \ and cleared by HW, in case of an MDMA data\n              transfer\
              \ error. It is used in conjunction with TED.\n              This field\
              \ indicates the 7 LSBits of the address\n              which generated\
              \ a transfer/access error. It may be\n              used by SW to retrieve\
              \ the failing address, by adding\n              this value (truncated\
              \ to the buffer transfer length\n              size) to the current\
              \ SAR/DAR value. Note: The SAR/DAR\n              current value doesnt\
              \ reflect this last address due to\n              the FIFO management\
              \ system. The SAR/DAR are only\n              updated at the end of\
              \ a (buffer) transfer (of TLEN+1\n              bytes). Note: It is\
              \ not set in case of a link data\n              error."
            bitOffset: 0
            bitWidth: 7
          - name: TED
            description: "Transfer Error Direction These bit is\n              set\
              \ and cleared by HW, in case of an MDMA data\n              transfer\
              \ error."
            bitOffset: 7
            bitWidth: 1
          - name: TELD
            description: "Transfer Error Link Data These bit is\n              set\
              \ by HW, in case of a transfer error while reading\n              the\
              \ block link data structure. It is cleared by\n              software\
              \ writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            bitOffset: 8
            bitWidth: 1
          - name: TEMD
            description: "Transfer Error Mask Data These bit is\n              set\
              \ by HW, in case of a transfer error while writing\n              the\
              \ Mask Data. It is cleared by software writing 1 to\n              the\
              \ CTEIFx bit in the DMA_IFCRy\n              register."
            bitOffset: 9
            bitWidth: 1
          - name: ASE
            description: "Address/Size Error These bit is set by\n              HW,\
              \ when the programmed address is not aligned with\n              the\
              \ data size. TED will indicate whether the problem\n              is\
              \ on the source or destination. It is cleared by\n              software\
              \ writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            bitOffset: 10
            bitWidth: 1
          - name: BSE
            description: "Block Size Error These bit is set by HW,\n             \
              \ when the block size is not an integer multiple of the\n          \
              \    data size either for source or destination. TED will\n        \
              \      indicate whether the problem is on the source or\n          \
              \    destination. It is cleared by software writing 1 to\n         \
              \     the CTEIFx bit in the DMA_IFCRy\n              register."
            bitOffset: 11
            bitWidth: 1
      - name: CR
        displayName: CR
        description: "This register is used to control the\n          concerned channel."
        addressOffset: 12
        size: 32
        resetValue: 0
        fields:
          - name: EN
            description: channel enable
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: TEIE
            description: "Transfer error interrupt enable This bit\n             \
              \ is set and cleared by software."
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: CTCIE
            description: "Channel Transfer Complete interrupt\n              enable\
              \ This bit is set and cleared by\n              software."
            bitOffset: 2
            bitWidth: 1
            access: read-write
          - name: BRTIE
            description: "Block Repeat transfer interrupt enable\n              This\
              \ bit is set and cleared by\n              software."
            bitOffset: 3
            bitWidth: 1
            access: read-write
          - name: BTIE
            description: "Block Transfer interrupt enable This bit\n             \
              \ is set and cleared by software."
            bitOffset: 4
            bitWidth: 1
            access: read-write
          - name: TCIE
            description: "buffer Transfer Complete interrupt\n              enable\
              \ This bit is set and cleared by\n              software."
            bitOffset: 5
            bitWidth: 1
            access: read-write
          - name: PL
            description: "Priority level These bits are set and\n              cleared\
              \ by software. These bits are protected and can\n              be written\
              \ only if EN is 0."
            bitOffset: 6
            bitWidth: 2
            access: read-write
          - name: BEX
            description: byte Endianness exchange
            bitOffset: 12
            bitWidth: 1
            access: read-write
          - name: HEX
            description: "Half word Endianes\n              exchange"
            bitOffset: 13
            bitWidth: 1
            access: read-write
          - name: WEX
            description: Word Endianness exchange
            bitOffset: 14
            bitWidth: 1
            access: read-write
          - name: SWRQ
            description: "SW ReQuest Writing a 1 into this bit\n              sets\
              \ the CRQAx in MDMA_ISRy register, activating the\n              request\
              \ on Channel x Note: Either the whole CxCR\n              register or\
              \ the 8-bit/16-bit register @ Address\n              offset: 0x4E +\
              \ 0x40 chn may be used for SWRQ\n              activation. In case of\
              \ a SW request, acknowledge is\n              not generated (neither\
              \ HW signal, nor CxMAR write\n              access)."
            bitOffset: 16
            bitWidth: 1
            access: write-only
      - name: TCR
        displayName: TCR
        description: "This register is used to configure the\n          concerned\
          \ channel."
        addressOffset: 16
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: SINC
            description: "Source increment mode These bits are set\n             \
              \ and cleared by software. These bits are protected and\n          \
              \    can be written only if EN is 0 Note: When source is\n         \
              \     AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n       \
              \       Mode, at the end of a block (single or last block in\n     \
              \         repeated block transfer mode), this register will be\n   \
              \           loaded from memory (from address given by current\n    \
              \          LAR[31:0] + 0x00)."
            bitOffset: 0
            bitWidth: 2
          - name: DINC
            description: "Destination increment mode These bits\n              are\
              \ set and cleared by software. These bits are\n              protected\
              \ and can be written only if EN is 0 Note:\n              When destination\
              \ is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            bitOffset: 2
            bitWidth: 2
          - name: SSIZE
            description: "Source data size These bits are set and\n              cleared\
              \ by software. These bits are protected and can\n              be written\
              \ only if EN is 0 Note: If a value of 11 is\n              programmed\
              \ for the TCM access/AHB port, a transfer\n              error will\
              \ occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC\
              \ &#8800; 00, the result will be\n              unpredictable. Note:\
              \ SSIZE = 11 (double-word) is\n              forbidden when source is\
              \ TCM/AHB bus\n              (SBUS=1)."
            bitOffset: 4
            bitWidth: 2
          - name: DSIZE
            description: "Destination data size These bits are set\n             \
              \ and cleared by software. These bits are protected and\n          \
              \    can be written only if EN is 0. Note: If a value of\n         \
              \     11 is programmed for the TCM access/AHB port, a\n            \
              \  transfer error will occur (TEIF bit set) If DINCOS\n            \
              \  &lt; DSIZE and DINC &#8800; 00, the result\n              will be\
              \ unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden\
              \ when destination is TCM/AHB bus\n              (DBUS=1)."
            bitOffset: 6
            bitWidth: 2
          - name: SINCOS
            description: "source increment offset\n              size"
            bitOffset: 8
            bitWidth: 2
          - name: DINCOS
            description: "Destination increment\n              offset"
            bitOffset: 10
            bitWidth: 2
          - name: SBURST
            description: "source burst transfer\n              configuration"
            bitOffset: 12
            bitWidth: 3
          - name: DBURST
            description: "Destination burst transfer\n              configuration"
            bitOffset: 15
            bitWidth: 3
          - name: TLEN
            description: buffer transfer lengh
            bitOffset: 18
            bitWidth: 7
          - name: PKE
            description: "PacK Enable These bit is set and cleared\n             \
              \ by software. If the Source Size is smaller than the\n            \
              \  destination, it will be padded according to the PAM\n           \
              \   value. If the Source data size is larger than the\n            \
              \  destination one, it will be truncated. The alignment\n          \
              \    will be done according to the PAM[0] value. This bit\n        \
              \      is protected and can be written only if EN is\n             \
              \ 0"
            bitOffset: 25
            bitWidth: 1
          - name: PAM
            description: "Padding/Alignement Mode These bits are\n              set\
              \ and cleared by software. Case 1: Source data size\n              smaller\
              \ than destination data size - 3 options are\n              valid. Case\
              \ 2: Source data size larger than\n              destination data size.\
              \ The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE,\
              \ these bits\n              are ignored. These bits are protected and\
              \ can be\n              written only if EN is 0"
            bitOffset: 26
            bitWidth: 2
          - name: TRGM
            description: "Trigger Mode These bits are set and\n              cleared\
              \ by software. Note: If TRGM is 11 for the\n              current block,\
              \ all the values loaded at the end of\n              the current block\
              \ through the linked list mechanism\n              must keep the same\
              \ value (TRGM=11) and the same SWRM\n              value, otherwise\
              \ the result is undefined. These bits\n              are protected and\
              \ can be written only if EN is\n              0."
            bitOffset: 28
            bitWidth: 2
          - name: SWRM
            description: "SW Request Mode This bit is set and\n              cleared\
              \ by software. If a HW or SW request is\n              currently active,\
              \ the bit change will be delayed\n              until the current transfer\
              \ is completed. If the CxMAR\n              contains a valid address,\
              \ the CxMDR value will also\n              be written @ CxMAR address.\
              \ This bit is protected and\n              can be written only if EN\
              \ is 0."
            bitOffset: 30
            bitWidth: 1
          - name: BWM
            description: "Bufferable Write Mode This bit is set\n              and\
              \ cleared by software. This bit is protected and\n              can\
              \ be written only if EN is 0. Note: All MDMA\n              destination\
              \ accesses are non-cacheable."
            bitOffset: 31
            bitWidth: 1
      - name: BNDTR
        displayName: BNDTR
        description: "MDMA Channel x block number of data\n          register"
        addressOffset: 20
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: BNDT
            description: "block number of data to\n              transfer"
            bitOffset: 0
            bitWidth: 17
          - name: BRSUM
            description: "Block Repeat Source address Update Mode\n              These\
              \ bits are protected and can be written only if\n              EN is\
              \ 0."
            bitOffset: 18
            bitWidth: 1
          - name: BRDUM
            description: "Block Repeat Destination address Update\n              Mode\
              \ These bits are protected and can be written only\n              if\
              \ EN is 0."
            bitOffset: 19
            bitWidth: 1
          - name: BRC
            description: "Block Repeat Count This field contains\n              the\
              \ number of repetitions of the current block (0 to\n              4095).\
              \ When the channel is enabled, this register is\n              read-only,\
              \ indicating the remaining number of blocks,\n              excluding\
              \ the current one. This register decrements\n              after each\
              \ complete block transfer. Once the last\n              block transfer\
              \ has completed, this register can\n              either stay at zero\
              \ or be reloaded automatically from\n              memory (in Linked\
              \ List mode - i.e. Link Address\n              valid). These bits are\
              \ protected and can be written\n              only if EN is 0."
            bitOffset: 20
            bitWidth: 12
      - name: SAR
        displayName: SAR
        description: "MDMA channel x source address\n          register"
        addressOffset: 24
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: SAR
            description: source adr base
            bitOffset: 0
            bitWidth: 32
      - name: DAR
        displayName: DAR
        description: "MDMA channel x destination address\n          register"
        addressOffset: 28
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: DAR
            description: Destination adr base
            bitOffset: 0
            bitWidth: 32
      - name: BRUR
        displayName: BRUR
        description: "MDMA channel x Block Repeat address Update\n          register"
        addressOffset: 32
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: SUV
            description: "source adresse update\n              value"
            bitOffset: 0
            bitWidth: 16
          - name: DUV
            description: destination address update
            bitOffset: 16
            bitWidth: 16
      - name: LAR
        displayName: LAR
        description: "MDMA channel x Link Address\n          register"
        addressOffset: 36
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: LAR
            description: Link address register
            bitOffset: 0
            bitWidth: 32
      - name: TBR
        displayName: TBR
        description: "MDMA channel x Trigger and Bus selection\n          Register"
        addressOffset: 40
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: TSEL
            description: Trigger selection
            bitOffset: 0
            bitWidth: 6
          - name: SBUS
            description: "Source BUS select This bit is protected\n              and\
              \ can be written only if EN is 0."
            bitOffset: 16
            bitWidth: 1
          - name: DBUS
            description: "Destination BUS slect This bit is\n              protected\
              \ and can be written only if EN is\n              0."
            bitOffset: 17
            bitWidth: 1
      - name: MAR
        displayName: MAR
        description: "MDMA channel x Mask address\n          register"
        addressOffset: 48
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: MAR
            description: Mask address
            bitOffset: 0
            bitWidth: 32
      - name: MDR
        displayName: MDR
        description: "MDMA channel x Mask Data\n          register"
        addressOffset: 52
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: MDR
            description: Mask data
            bitOffset: 0
            bitWidth: 32
interrupts:
  - name: MDMA
    description: MDMA
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
