commit 5d169ce7371227d899d749cc5289ce50aff7d99f
Author: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Date:   Fri Sep 7 01:52:28 2018 +0000

    dt-bindings: clock: renesas: Convert to SPDX identifiers
    
    This patch updates license to use SPDX-License-Identifier
    instead of verbose license text on Renesas related headers.
    
    Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
    Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
    Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

diff --git a/include/dt-bindings/clock/renesas-cpg-mssr.h b/include/dt-bindings/clock/renesas-cpg-mssr.h
index 569a3cc33ffb..8169ad063f0a 100644
--- a/include/dt-bindings/clock/renesas-cpg-mssr.h
+++ b/include/dt-bindings/clock/renesas-cpg-mssr.h
@@ -1,10 +1,6 @@
-/*
- * Copyright (C) 2015 Renesas Electronics Corp.
+/* SPDX-License-Identifier: GPL-2.0+
  *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
+ * Copyright (C) 2015 Renesas Electronics Corp.
  */
 #ifndef __DT_BINDINGS_CLOCK_RENESAS_CPG_MSSR_H__
 #define __DT_BINDINGS_CLOCK_RENESAS_CPG_MSSR_H__

commit 3686d3e7d6e65e9d0b6405713ba25e593c34abb7
Author: Geert Uytterhoeven <geert+renesas@glider.be>
Date:   Mon Oct 12 11:05:24 2015 +0200

    clk: shmobile: Add new Renesas CPG/MSSR DT bindings
    
    On Renesas ARM SoCs (SH/R-Mobile, R-Car, RZ), the CPG (Clock Pulse
    Generator) and MSSR (Module Standby and Software Reset) blocks are
    intimately connected, and share the same register block.
    
    Hence it makes sense to describe these two blocks using a
    single device node in DT, instead of using a hierarchical structure with
    multiple nodes, using a mix of generic and SoC-specific bindings.
    
    These new DT bindings are intended to replace the existing DT bindings
    for CPG core clocks ("renesas,*-cpg-clocks", "renesas,cpg-div6-clock")
    and module clocks ("renesas,*-mstp-clocks"), at least for new SoCs.
    
    This will make it easier to add module reset support later, which is
    currently not implemented, and difficult to achieve using the existing
    bindings due to the intertwined register layout.
    
    Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
    Acked-by: Michael Turquette <mturquette@baylibre.com>
    Reviewed-by: Magnus Damm <damm+renesas@opensource.se>

diff --git a/include/dt-bindings/clock/renesas-cpg-mssr.h b/include/dt-bindings/clock/renesas-cpg-mssr.h
new file mode 100644
index 000000000000..569a3cc33ffb
--- /dev/null
+++ b/include/dt-bindings/clock/renesas-cpg-mssr.h
@@ -0,0 +1,15 @@
+/*
+ * Copyright (C) 2015 Renesas Electronics Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+#ifndef __DT_BINDINGS_CLOCK_RENESAS_CPG_MSSR_H__
+#define __DT_BINDINGS_CLOCK_RENESAS_CPG_MSSR_H__
+
+#define CPG_CORE			0	/* Core Clock */
+#define CPG_MOD				1	/* Module Clock */
+
+#endif /* __DT_BINDINGS_CLOCK_RENESAS_CPG_MSSR_H__ */
