{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 13:06:20 2014 " "Info: Processing started: Tue Nov 04 13:06:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_OV7670 -c DE1_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_OV7670 -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "SRC/Line_Buffer.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Line_Buffer.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/MAC_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/MAC_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info: Found entity 1: MAC_3" {  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(136) " "Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(136): truncated literal to match 17 bits" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/YCbCr2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/YCbCr2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Info: Found entity 1: YCbCr2RGB" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/YUV422_to_444.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/YUV422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Info: Found entity 1: YUV422_to_444" {  } { { "SRC/YUV422_to_444.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YUV422_to_444.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "SRC/delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/delay.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/I2C/CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/I2C/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(90) " "Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 90 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Sdram_Control_4Port/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "SRC/Reset_Delay.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(137) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(137): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(144) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(144): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(151) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(151): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.v(157) " "Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(157): truncated literal to match 10 bits" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRC/VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRC/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/RGB2HSV.v " "Warning: Can't analyze file -- file D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/RGB2HSV.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_CCD_Config.v(99) " "Warning (10037): Verilog HDL or VHDL warning at I2C_CCD_Config.v(99): conditional expression evaluates to a constant" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 99 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_TOP.v 1 1 " "Warning: Using design file DE1_TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Info: Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCLK2 DE1_TOP.v(257) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(257): created implicit net for \"PCLK2\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READ_DATA1 DE1_TOP.v(260) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(260): created implicit net for \"READ_DATA1\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_Read DE1_TOP.v(261) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(261): created implicit net for \"VGA_Read\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READ_DATA2 DE1_TOP.v(269) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(269): created implicit net for \"READ_DATA2\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_X DE1_TOP.v(309) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(309): created implicit net for \"VGA_X\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDVAL DE1_TOP.v(330) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(330): created implicit net for \"mDVAL\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_R DE1_TOP.v(345) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(345): created implicit net for \"oVGA_R\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_G DE1_TOP.v(346) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(346): created implicit net for \"oVGA_G\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oVGA_B DE1_TOP.v(347) " "Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(347): created implicit net for \"oVGA_B\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Info: Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 DE1_TOP.v(139) " "Warning (10230): Verilog HDL assignment warning at DE1_TOP.v(139): truncated value with size 2 to match size of target (1)" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[7\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[6\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[5\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[4\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[3\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[2\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[1\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] DE1_TOP.v(84) " "Warning (10034): Output port \"LEDG\[0\]\" at DE1_TOP.v(84) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[9\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[8\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[7\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[6\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[5\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[4\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[3\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[2\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[1\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] DE1_TOP.v(85) " "Warning (10034): Output port \"LEDR\[0\]\" at DE1_TOP.v(85) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(87) " "Warning (10034): Output port \"UART_TXD\" at DE1_TOP.v(87) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(106) " "Warning (10034): Output port \"TDO\" at DE1_TOP.v(106) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[3\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[3\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[2\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[1\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[1\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[0\] DE1_TOP.v(110) " "Warning (10034): Output port \"VGA_R\[0\]\" at DE1_TOP.v(110) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[3\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[3\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[2\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[2\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[1\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[1\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[0\] DE1_TOP.v(111) " "Warning (10034): Output port \"VGA_G\[0\]\" at DE1_TOP.v(111) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[3\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[3\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[2\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[2\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[1\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[1\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[0\] DE1_TOP.v(112) " "Warning (10034): Output port \"VGA_B\[0\]\" at DE1_TOP.v(112) has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE1_TOP.v" "u2" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:I2C_Config " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:I2C_Config\"" {  } { { "DE1_TOP.v" "I2C_Config" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(59) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(59): truncated value with size 32 to match size of target (16)" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 I2C_CCD_Config.v(107) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(107): truncated value with size 32 to match size of target (10)" {  } { { "SRC/I2C/I2C_CCD_Config.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:I2C_Config\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:I2C_Config\|I2C_Controller:u0\"" {  } { { "SRC/I2C/I2C_CCD_Config.v" "u0" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "SRC/I2C/I2C_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:CAMERA_DECODER " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:CAMERA_DECODER\"" {  } { { "DE1_TOP.v" "CAMERA_DECODER" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(110) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(110): truncated value with size 32 to match size of target (11)" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CCD_Capture.v(114) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(114): truncated value with size 32 to match size of target (10)" {  } { { "SRC/I2C/CCD_Capture.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:SDRAM_PLL " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:SDRAM_PLL\"" {  } { { "DE1_TOP.v" "SDRAM_PLL" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "SRC/sdram_pll.v" "altpll_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\"" {  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:SDRAM_PLL\|altpll:altpll_component " "Info: Instantiated megafunction \"sdram_pll:SDRAM_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2604 " "Info: Parameter \"clk1_phase_shift\" = \"-2604\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Info: Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/sdram_pll.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:SDRAM_FRAME_BUFFER " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\"" {  } { { "DE1_TOP.v" "SDRAM_FRAME_BUFFER" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(385) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(431) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(432) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(433) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(434) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|control_interface:control1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "SRC/Sdram_Control_4Port/control_interface.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|command:command1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/Sdram_Control_4Port/command.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|sdr_data_path:data_path1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "SRC/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Info: Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 176 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_l6o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_l6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_l6o1 " "Info: Found entity 1: dcfifo_l6o1" {  } { { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_l6o1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated " "Info: Elaborating entity \"dcfifo_l6o1\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Info: Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_l6o1.tdf" "rdptr_g_gray2bin" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Info: Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_p96\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_l6o1.tdf" "rdptr_g1p" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_ggc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_l6o1.tdf" "wrptr_g1p" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_l6o1.tdf" "wrptr_gp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn81 " "Info: Found entity 1: altsyncram_hn81" {  } { { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn81 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram " "Info: Elaborating entity \"altsyncram_hn81\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\"" {  } { { "db/dcfifo_l6o1.tdf" "fifo_ram" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ttg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttg1 " "Info: Found entity 1: altsyncram_ttg1" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttg1 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5 " "Info: Elaborating entity \"altsyncram_ttg1\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\"" {  } { { "db/altsyncram_hn81.tdf" "altsyncram5" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_l6o1.tdf" "rdaclr" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Info: Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_lec:rs_brp " "Info: Elaborating entity \"dffpipe_lec\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_l6o1.tdf" "rs_brp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Info: Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_l6o1.tdf" "rs_dgwp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe9 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe9\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe9" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_l6o1.tdf" "ws_brp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_l6o1.tdf" "ws_dgrp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe13" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_636.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_636 " "Info: Found entity 1: cmpr_636" {  } { { "db/cmpr_636.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_636 Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_636\" for hierarchy \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|cmpr_636:rdempty_eq_comp\"" {  } { { "db/dcfifo_l6o1.tdf" "rdempty_eq_comp" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YUV422_to_444 YUV422_to_444:YUV422to444 " "Info: Elaborating entity \"YUV422_to_444\" for hierarchy \"YUV422_to_444:YUV422to444\"" {  } { { "DE1_TOP.v" "YUV422to444" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr2RGB YCbCr2RGB:YUV2RGB " "Info: Elaborating entity \"YCbCr2RGB\" for hierarchy \"YCbCr2RGB:YUV2RGB\"" {  } { { "DE1_TOP.v" "YUV2RGB" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(124) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(124): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(125) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(125): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 YCbCr2RGB.v(126) " "Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(126): truncated value with size 32 to match size of target (20)" {  } { { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 YCbCr2RGB:YUV2RGB\|MAC_3:u0 " "Info: Elaborating entity \"MAC_3\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\"" {  } { { "SRC/YCbCr2RGB.v" "u0" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "SRC/MAC_3.v" "ALTMULT_ADD_component" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info: Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Info: Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Info: Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info: Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Info: Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Info: Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Info: Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Info: Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Info: Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Info: Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Info: Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Info: Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Info: Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Info: Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Info: Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info: Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info: Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info: Parameter \"width_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 27 " "Info: Parameter \"width_result\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4f74.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4f74 " "Info: Found entity 1: mult_add_4f74" {  } { { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4f74 YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated " "Info: Elaborating entity \"mult_add_4f74\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ob91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ob91 " "Info: Found entity 1: ded_mult_ob91" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ob91 YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1 " "Info: Elaborating entity \"ded_mult_ob91\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\"" {  } { { "db/mult_add_4f74.tdf" "ded_mult1" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Info: Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result " "Info: Elaborating entity \"dffpipe_b3c\" for hierarchy \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_ob91.tdf" "pre_result" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_DISPLAY " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_DISPLAY\"" {  } { { "DE1_TOP.v" "VGA_DISPLAY" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Controller.v(73) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(73): truncated value with size 32 to match size of target (22)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(126) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(126): truncated value with size 32 to match size of target (11)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(131) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(131): truncated value with size 32 to match size of target (11)" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 45 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 76 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 107 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 138 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 169 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 200 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 231 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 262 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 293 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 324 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 355 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 386 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 417 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 448 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 479 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 510 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[0\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 45 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[1\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 76 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[2\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 107 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[3\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 138 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[4\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 169 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[5\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 200 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[6\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 231 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[7\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 262 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[8\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 293 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[9\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 324 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[10\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 355 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[11\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 386 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[12\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 417 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[13\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 448 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[14\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 479 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|q_a\[15\]\"" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 510 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u2\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 141 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u1\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 137 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 38 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 40 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10 " "Warning (14320): Synthesized away node \"YCbCr2RGB:YUV2RGB\|MAC_3:u0\|altmult_add:ALTMULT_ADD_component\|mult_add_4f74:auto_generated\|ded_mult_ob91:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_ob91.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf" 47 2 0 } } { "db/mult_add_4f74.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "SRC/MAC_3.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v" 103 0 0 } } { "SRC/YCbCr2RGB.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v" 133 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 334 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Warning: Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Warning: Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Warning: Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Warning: Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Warning: Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Warning: Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Warning: Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Warning: Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Warning: Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Warning: Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Warning: Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Warning: Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Warning: Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Warning: Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Warning: Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Warning: Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Warning: Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Warning: Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Warning: Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Warning: Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Warning: Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Warning: Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Warning: Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Warning: Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Warning: Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Warning: Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Warning: Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Warning: Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Warning: Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Warning: Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Warning: Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Warning: Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Warning: Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Warning: Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Warning: Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Warning: Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 115 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Warning: Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Warning: Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Warning: Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Warning: Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Warning: Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Warning: Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Warning: Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Warning: Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Warning: Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Warning: Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Warning: Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Warning: Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Warning: Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Warning: Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Warning: Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Warning: Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Warning: Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Warning: Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Warning: Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Warning: Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Warning: Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Warning: Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Warning: Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Warning: Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Warning: Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Warning: Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Warning: Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Warning: Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Warning: Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Warning: Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Warning: Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Warning: Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Warning: Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Warning: Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Warning: Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 35 -1 0 } } { "SRC/VGA_Controller.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Warning: Node \"GPIO_1\[4\]~synth\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 116 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 100 " "Info: 152 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCr\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mCb\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mCb\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[0\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[1\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[2\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[3\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[4\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[5\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[6\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "YUV422_to_444:YUV422to444\|mY\[7\] " "Info: Register \"YUV422_to_444:YUV422to444\|mY\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[11\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[12\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[13\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[14\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[15\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[0\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[1\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[2\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[3\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[4\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[5\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[6\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[7\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[8\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe15a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe13\|dffe14a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10 " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|counter_ffa10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|a_graycounter_ggc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[10\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[9\] " "Info: Register \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe12a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 75 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 77 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 103 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 104 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 105 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1229 " "Info: Implemented 1229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Info: Implemented 88 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Info: Implemented 1000 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:SDRAM_FRAME_BUFFER\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_l6o1:auto_generated\|altsyncram_hn81:fifo_ram\|altsyncram_ttg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_ttg1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf" 39 2 0 } } { "db/altsyncram_hn81.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf" 40 2 0 } } { "db/dcfifo_l6o1.tdf" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "SRC/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v" 294 0 0 } } { "DE1_TOP.v" "" { Text "D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v" 287 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 310 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 310 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 13:06:35 2014 " "Info: Processing ended: Tue Nov 04 13:06:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
