// ==============================================================
// Generated by Vitis HLS v2023.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_func_main_func,hls_ip_2023_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=5235393,HLS_SYN_TPT=none,HLS_SYN_MEM=178,HLS_SYN_DSP=0,HLS_SYN_FF=6927,HLS_SYN_LUT=8987,HLS_VERSION=2023_2_1}" *)

module main_func (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] weights_3x3;
wire   [63:0] bias_3x3;
wire   [63:0] weights_1x1;
wire   [63:0] bias_1x1;
wire   [63:0] output_feature_map;
reg   [15:0] weight_buf3x3_0_0_0;
reg   [15:0] weight_buf3x3_0_0_1;
reg   [15:0] weight_buf3x3_0_0_2;
reg   [15:0] weight_buf3x3_0_1_0;
reg   [15:0] weight_buf3x3_0_1_1;
reg   [15:0] weight_buf3x3_0_1_2;
reg   [15:0] weight_buf3x3_0_2_0;
reg   [15:0] weight_buf3x3_0_2_1;
reg   [15:0] weight_buf3x3_0_2_2;
reg   [15:0] weight_buf3x3_1_0_0;
reg   [15:0] weight_buf3x3_1_0_1;
reg   [15:0] weight_buf3x3_1_0_2;
reg   [15:0] weight_buf3x3_1_1_0;
reg   [15:0] weight_buf3x3_1_1_1;
reg   [15:0] weight_buf3x3_1_1_2;
reg   [15:0] weight_buf3x3_1_2_0;
reg   [15:0] weight_buf3x3_1_2_1;
reg   [15:0] weight_buf3x3_1_2_2;
reg   [15:0] weight_buf3x3_2_0_0;
reg   [15:0] weight_buf3x3_2_0_1;
reg   [15:0] weight_buf3x3_2_0_2;
reg   [15:0] weight_buf3x3_2_1_0;
reg   [15:0] weight_buf3x3_2_1_1;
reg   [15:0] weight_buf3x3_2_1_2;
reg   [15:0] weight_buf3x3_2_2_0;
reg   [15:0] weight_buf3x3_2_2_1;
reg   [15:0] weight_buf3x3_2_2_2;
reg   [15:0] bias_buf3x3_0;
reg   [15:0] bias_buf3x3_1;
reg   [15:0] bias_buf3x3_2;
reg   [5:0] weight_buf1x1_0_address0;
reg    weight_buf1x1_0_ce0;
reg    weight_buf1x1_0_we0;
wire   [15:0] weight_buf1x1_0_q0;
reg   [5:0] weight_buf1x1_1_address0;
reg    weight_buf1x1_1_ce0;
reg    weight_buf1x1_1_we0;
wire   [15:0] weight_buf1x1_1_q0;
reg   [5:0] weight_buf1x1_2_address0;
reg    weight_buf1x1_2_ce0;
reg    weight_buf1x1_2_we0;
wire   [15:0] weight_buf1x1_2_q0;
reg   [5:0] bias_buf1x1_address0;
reg    bias_buf1x1_ce0;
reg    bias_buf1x1_we0;
wire   [15:0] bias_buf1x1_q0;
reg   [10:0] inBuffer3x3_0_0_address0;
reg    inBuffer3x3_0_0_ce0;
reg    inBuffer3x3_0_0_we0;
wire   [15:0] inBuffer3x3_0_0_q0;
reg    inBuffer3x3_0_0_ce1;
reg    inBuffer3x3_0_0_we1;
reg   [10:0] inBuffer3x3_0_1_address0;
reg    inBuffer3x3_0_1_ce0;
reg    inBuffer3x3_0_1_we0;
wire   [15:0] inBuffer3x3_0_1_q0;
reg    inBuffer3x3_0_1_ce1;
reg    inBuffer3x3_0_1_we1;
reg   [10:0] inBuffer3x3_0_2_address0;
reg    inBuffer3x3_0_2_ce0;
reg    inBuffer3x3_0_2_we0;
wire   [15:0] inBuffer3x3_0_2_q0;
reg    inBuffer3x3_0_2_ce1;
reg    inBuffer3x3_0_2_we1;
reg   [10:0] inBuffer3x3_1_0_address0;
reg    inBuffer3x3_1_0_ce0;
reg    inBuffer3x3_1_0_we0;
wire   [15:0] inBuffer3x3_1_0_q0;
reg    inBuffer3x3_1_0_ce1;
reg    inBuffer3x3_1_0_we1;
reg   [10:0] inBuffer3x3_1_1_address0;
reg    inBuffer3x3_1_1_ce0;
reg    inBuffer3x3_1_1_we0;
wire   [15:0] inBuffer3x3_1_1_q0;
reg    inBuffer3x3_1_1_ce1;
reg    inBuffer3x3_1_1_we1;
reg   [10:0] inBuffer3x3_1_2_address0;
reg    inBuffer3x3_1_2_ce0;
reg    inBuffer3x3_1_2_we0;
wire   [15:0] inBuffer3x3_1_2_q0;
reg    inBuffer3x3_1_2_ce1;
reg    inBuffer3x3_1_2_we1;
reg   [10:0] inBuffer3x3_2_0_address0;
reg    inBuffer3x3_2_0_ce0;
reg    inBuffer3x3_2_0_we0;
wire   [15:0] inBuffer3x3_2_0_q0;
reg    inBuffer3x3_2_0_ce1;
reg    inBuffer3x3_2_0_we1;
reg   [10:0] inBuffer3x3_2_1_address0;
reg    inBuffer3x3_2_1_ce0;
reg    inBuffer3x3_2_1_we0;
wire   [15:0] inBuffer3x3_2_1_q0;
reg    inBuffer3x3_2_1_ce1;
reg    inBuffer3x3_2_1_we1;
reg   [10:0] inBuffer3x3_2_2_address0;
reg    inBuffer3x3_2_2_ce0;
reg    inBuffer3x3_2_2_we0;
wire   [15:0] inBuffer3x3_2_2_q0;
reg    inBuffer3x3_2_2_ce1;
reg    inBuffer3x3_2_2_we1;
reg   [11:0] outBuffer3x3_0_address0;
reg    outBuffer3x3_0_ce0;
reg    outBuffer3x3_0_we0;
wire   [15:0] outBuffer3x3_0_q0;
reg   [11:0] outBuffer3x3_1_address0;
reg    outBuffer3x3_1_ce0;
reg    outBuffer3x3_1_we0;
wire   [15:0] outBuffer3x3_1_q0;
reg   [11:0] outBuffer3x3_2_address0;
reg    outBuffer3x3_2_ce0;
reg    outBuffer3x3_2_we0;
wire   [15:0] outBuffer3x3_2_q0;
reg   [17:0] outBuffer1x1_address0;
reg    outBuffer1x1_ce0;
reg    outBuffer1x1_we0;
wire   [15:0] outBuffer1x1_q0;
reg    wt_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state32;
reg   [63:0] output_feature_map_read_reg_867;
reg   [63:0] input_feature_map_read_reg_872;
reg   [62:0] trunc_ln_reg_877;
reg   [62:0] trunc_ln1_reg_883;
reg   [62:0] trunc_ln2_reg_889;
reg   [62:0] trunc_ln3_reg_895;
wire   [2:0] select_ln62_1_fu_638_p3;
reg   [2:0] select_ln62_1_reg_924;
wire    ap_CS_fsm_state42;
wire   [1:0] trunc_ln62_fu_646_p1;
reg   [1:0] trunc_ln62_reg_929;
wire   [1:0] empty_41_fu_651_p1;
reg   [1:0] empty_41_reg_934;
wire   [7:0] tmp_36_fu_655_p4;
reg   [7:0] tmp_36_reg_939;
wire   [16:0] mul_ln62_fu_840_p2;
reg   [16:0] mul_ln62_reg_1034;
wire    ap_CS_fsm_state47;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_BREADY;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_BREADY;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2;
wire    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_BREADY;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_BREADY;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_BREADY;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1;
wire    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0;
wire   [10:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0;
wire   [5:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0;
wire   [11:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0;
wire   [17:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0;
wire    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_idle;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID;
wire   [15:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WLAST;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WID;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARVALID;
wire   [63:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARADDR;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARID;
wire   [31:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLEN;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARSIZE;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARBURST;
wire   [1:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLOCK;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARCACHE;
wire   [2:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARPROT;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARQOS;
wire   [3:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARREGION;
wire   [0:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARUSER;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_RREADY;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY;
wire   [17:0] grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0;
wire    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg    fm_WVALID;
wire    fm_WREADY;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire   [9:0] fm_RFIFONUM;
wire    fm_BVALID;
reg    fm_BREADY;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
reg   [63:0] wt_ARADDR;
reg   [31:0] wt_ARLEN;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire   [9:0] wt_RFIFONUM;
wire    wt_BVALID;
reg    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
reg    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
reg    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg;
wire   [0:0] icmp_ln56_fu_600_p2;
wire    ap_CS_fsm_state43;
reg    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg;
reg   [48:0] ap_NS_fsm;
wire    ap_NS_fsm_state46;
reg    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg;
wire    ap_NS_fsm_state48;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire  signed [63:0] sext_ln17_5_fu_557_p1;
wire  signed [63:0] sext_ln22_fu_567_p1;
wire  signed [63:0] sext_ln25_fu_577_p1;
wire  signed [63:0] sext_ln29_fu_587_p1;
reg   [2:0] tj_fu_214;
wire   [2:0] add_ln57_fu_666_p2;
reg   [2:0] ti_fu_218;
reg   [4:0] indvar_flatten106_fu_222;
wire   [4:0] add_ln56_1_fu_606_p2;
wire   [0:0] icmp_ln57_fu_624_p2;
wire   [2:0] add_ln56_fu_618_p2;
wire   [2:0] select_ln62_fu_630_p3;
wire   [2:0] mul_ln62_fu_840_p0;
wire   [14:0] mul_ln62_fu_840_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire   [16:0] mul_ln62_fu_840_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 weight_buf3x3_0_0_0 = 16'd0;
#0 weight_buf3x3_0_0_1 = 16'd0;
#0 weight_buf3x3_0_0_2 = 16'd0;
#0 weight_buf3x3_0_1_0 = 16'd0;
#0 weight_buf3x3_0_1_1 = 16'd0;
#0 weight_buf3x3_0_1_2 = 16'd0;
#0 weight_buf3x3_0_2_0 = 16'd0;
#0 weight_buf3x3_0_2_1 = 16'd0;
#0 weight_buf3x3_0_2_2 = 16'd0;
#0 weight_buf3x3_1_0_0 = 16'd0;
#0 weight_buf3x3_1_0_1 = 16'd0;
#0 weight_buf3x3_1_0_2 = 16'd0;
#0 weight_buf3x3_1_1_0 = 16'd0;
#0 weight_buf3x3_1_1_1 = 16'd0;
#0 weight_buf3x3_1_1_2 = 16'd0;
#0 weight_buf3x3_1_2_0 = 16'd0;
#0 weight_buf3x3_1_2_1 = 16'd0;
#0 weight_buf3x3_1_2_2 = 16'd0;
#0 weight_buf3x3_2_0_0 = 16'd0;
#0 weight_buf3x3_2_0_1 = 16'd0;
#0 weight_buf3x3_2_0_2 = 16'd0;
#0 weight_buf3x3_2_1_0 = 16'd0;
#0 weight_buf3x3_2_1_1 = 16'd0;
#0 weight_buf3x3_2_1_2 = 16'd0;
#0 weight_buf3x3_2_2_0 = 16'd0;
#0 weight_buf3x3_2_2_1 = 16'd0;
#0 weight_buf3x3_2_2_2 = 16'd0;
#0 bias_buf3x3_0 = 16'd0;
#0 bias_buf3x3_1 = 16'd0;
#0 bias_buf3x3_2 = 16'd0;
#0 grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg = 1'b0;
#0 grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg = 1'b0;
#0 tj_fu_214 = 3'd0;
#0 ti_fu_218 = 3'd0;
#0 indvar_flatten106_fu_222 = 5'd0;
end

main_func_weight_buf1x1_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
weight_buf1x1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf1x1_0_address0),
    .ce0(weight_buf1x1_0_ce0),
    .we0(weight_buf1x1_0_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0),
    .q0(weight_buf1x1_0_q0)
);

main_func_weight_buf1x1_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
weight_buf1x1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf1x1_1_address0),
    .ce0(weight_buf1x1_1_ce0),
    .we0(weight_buf1x1_1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0),
    .q0(weight_buf1x1_1_q0)
);

main_func_weight_buf1x1_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
weight_buf1x1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weight_buf1x1_2_address0),
    .ce0(weight_buf1x1_2_ce0),
    .we0(weight_buf1x1_2_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0),
    .q0(weight_buf1x1_2_q0)
);

main_func_weight_buf1x1_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
bias_buf1x1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bias_buf1x1_address0),
    .ce0(bias_buf1x1_ce0),
    .we0(bias_buf1x1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0),
    .q0(bias_buf1x1_q0)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_0_0_address0),
    .ce0(inBuffer3x3_0_0_ce0),
    .we0(inBuffer3x3_0_0_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0),
    .q0(inBuffer3x3_0_0_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1),
    .ce1(inBuffer3x3_0_0_ce1),
    .we1(inBuffer3x3_0_0_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_0_1_address0),
    .ce0(inBuffer3x3_0_1_ce0),
    .we0(inBuffer3x3_0_1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0),
    .q0(inBuffer3x3_0_1_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1),
    .ce1(inBuffer3x3_0_1_ce1),
    .we1(inBuffer3x3_0_1_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_0_2_address0),
    .ce0(inBuffer3x3_0_2_ce0),
    .we0(inBuffer3x3_0_2_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0),
    .q0(inBuffer3x3_0_2_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1),
    .ce1(inBuffer3x3_0_2_ce1),
    .we1(inBuffer3x3_0_2_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_1_0_address0),
    .ce0(inBuffer3x3_1_0_ce0),
    .we0(inBuffer3x3_1_0_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0),
    .q0(inBuffer3x3_1_0_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1),
    .ce1(inBuffer3x3_1_0_ce1),
    .we1(inBuffer3x3_1_0_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_1_1_address0),
    .ce0(inBuffer3x3_1_1_ce0),
    .we0(inBuffer3x3_1_1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0),
    .q0(inBuffer3x3_1_1_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1),
    .ce1(inBuffer3x3_1_1_ce1),
    .we1(inBuffer3x3_1_1_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_1_2_address0),
    .ce0(inBuffer3x3_1_2_ce0),
    .we0(inBuffer3x3_1_2_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0),
    .q0(inBuffer3x3_1_2_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1),
    .ce1(inBuffer3x3_1_2_ce1),
    .we1(inBuffer3x3_1_2_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_2_0_address0),
    .ce0(inBuffer3x3_2_0_ce0),
    .we0(inBuffer3x3_2_0_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0),
    .q0(inBuffer3x3_2_0_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1),
    .ce1(inBuffer3x3_2_0_ce1),
    .we1(inBuffer3x3_2_0_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_2_1_address0),
    .ce0(inBuffer3x3_2_1_ce0),
    .we0(inBuffer3x3_2_1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0),
    .q0(inBuffer3x3_2_1_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1),
    .ce1(inBuffer3x3_2_1_ce1),
    .we1(inBuffer3x3_2_1_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1)
);

main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
inBuffer3x3_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inBuffer3x3_2_2_address0),
    .ce0(inBuffer3x3_2_2_ce0),
    .we0(inBuffer3x3_2_2_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0),
    .q0(inBuffer3x3_2_2_q0),
    .address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1),
    .ce1(inBuffer3x3_2_2_ce1),
    .we1(inBuffer3x3_2_2_we1),
    .d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1)
);

main_func_outBuffer3x3_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3200 ),
    .AddressWidth( 12 ))
outBuffer3x3_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outBuffer3x3_0_address0),
    .ce0(outBuffer3x3_0_ce0),
    .we0(outBuffer3x3_0_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0),
    .q0(outBuffer3x3_0_q0)
);

main_func_outBuffer3x3_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3200 ),
    .AddressWidth( 12 ))
outBuffer3x3_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outBuffer3x3_1_address0),
    .ce0(outBuffer3x3_1_ce0),
    .we0(outBuffer3x3_1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0),
    .q0(outBuffer3x3_1_q0)
);

main_func_outBuffer3x3_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3200 ),
    .AddressWidth( 12 ))
outBuffer3x3_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outBuffer3x3_2_address0),
    .ce0(outBuffer3x3_2_ce0),
    .we0(outBuffer3x3_2_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0),
    .q0(outBuffer3x3_2_q0)
);

main_func_outBuffer1x1_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 153600 ),
    .AddressWidth( 18 ))
outBuffer1x1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outBuffer1x1_address0),
    .ce0(outBuffer1x1_ce0),
    .we0(outBuffer1x1_we0),
    .d0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0),
    .q0(outBuffer1x1_q0)
);

main_func_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready),
    .m_axi_wt_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln17_5(trunc_ln_reg_877),
    .weight_buf3x3_0_0_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0),
    .weight_buf3x3_0_0_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld),
    .weight_buf3x3_0_0_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1),
    .weight_buf3x3_0_0_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld),
    .weight_buf3x3_0_0_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2),
    .weight_buf3x3_0_0_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld),
    .weight_buf3x3_0_1_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0),
    .weight_buf3x3_0_1_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld),
    .weight_buf3x3_0_1_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1),
    .weight_buf3x3_0_1_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld),
    .weight_buf3x3_0_1_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2),
    .weight_buf3x3_0_1_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld),
    .weight_buf3x3_0_2_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0),
    .weight_buf3x3_0_2_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld),
    .weight_buf3x3_0_2_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1),
    .weight_buf3x3_0_2_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld),
    .weight_buf3x3_0_2_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2),
    .weight_buf3x3_0_2_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld),
    .weight_buf3x3_1_0_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0),
    .weight_buf3x3_1_0_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld),
    .weight_buf3x3_1_0_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1),
    .weight_buf3x3_1_0_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld),
    .weight_buf3x3_1_0_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2),
    .weight_buf3x3_1_0_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld),
    .weight_buf3x3_1_1_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0),
    .weight_buf3x3_1_1_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld),
    .weight_buf3x3_1_1_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1),
    .weight_buf3x3_1_1_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld),
    .weight_buf3x3_1_1_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2),
    .weight_buf3x3_1_1_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld),
    .weight_buf3x3_1_2_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0),
    .weight_buf3x3_1_2_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld),
    .weight_buf3x3_1_2_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1),
    .weight_buf3x3_1_2_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld),
    .weight_buf3x3_1_2_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2),
    .weight_buf3x3_1_2_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld),
    .weight_buf3x3_2_0_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0),
    .weight_buf3x3_2_0_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld),
    .weight_buf3x3_2_0_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1),
    .weight_buf3x3_2_0_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld),
    .weight_buf3x3_2_0_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2),
    .weight_buf3x3_2_0_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld),
    .weight_buf3x3_2_1_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0),
    .weight_buf3x3_2_1_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld),
    .weight_buf3x3_2_1_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1),
    .weight_buf3x3_2_1_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld),
    .weight_buf3x3_2_1_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2),
    .weight_buf3x3_2_1_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld),
    .weight_buf3x3_2_2_0(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0),
    .weight_buf3x3_2_2_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld),
    .weight_buf3x3_2_2_1(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1),
    .weight_buf3x3_2_2_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld),
    .weight_buf3x3_2_2_2(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2),
    .weight_buf3x3_2_2_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld)
);

main_func_main_func_Pipeline_VITIS_LOOP_22_4 grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready),
    .m_axi_wt_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln22(trunc_ln1_reg_883),
    .bias_buf3x3_0(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0),
    .bias_buf3x3_0_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld),
    .bias_buf3x3_1(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1),
    .bias_buf3x3_1_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld),
    .bias_buf3x3_2(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2),
    .bias_buf3x3_2_ap_vld(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld)
);

main_func_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready),
    .m_axi_wt_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln25(trunc_ln2_reg_889),
    .weight_buf1x1_0_address0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0),
    .weight_buf1x1_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0),
    .weight_buf1x1_0_we0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0),
    .weight_buf1x1_0_d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0),
    .weight_buf1x1_1_address0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0),
    .weight_buf1x1_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0),
    .weight_buf1x1_1_we0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0),
    .weight_buf1x1_1_d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0),
    .weight_buf1x1_2_address0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0),
    .weight_buf1x1_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0),
    .weight_buf1x1_2_we0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0),
    .weight_buf1x1_2_d0(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0)
);

main_func_main_func_Pipeline_VITIS_LOOP_29_7 grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready),
    .m_axi_wt_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln29(trunc_ln3_reg_895),
    .bias_buf1x1_address0(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0),
    .bias_buf1x1_ce0(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0),
    .bias_buf1x1_we0(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0),
    .bias_buf1x1_d0(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0)
);

main_func_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready),
    .m_axi_fm_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(fm_ARREADY),
    .m_axi_fm_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(fm_RVALID),
    .m_axi_fm_RREADY(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(fm_RDATA),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(fm_RFIFONUM),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .empty(trunc_ln62_reg_929),
    .zext_ln43(tmp_36_reg_939),
    .input_feature_map(input_feature_map_read_reg_872),
    .inBuffer3x3_0_0_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0),
    .inBuffer3x3_0_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0),
    .inBuffer3x3_0_0_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0),
    .inBuffer3x3_0_0_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0),
    .inBuffer3x3_0_0_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1),
    .inBuffer3x3_0_0_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1),
    .inBuffer3x3_0_0_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1),
    .inBuffer3x3_0_0_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1),
    .inBuffer3x3_0_1_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0),
    .inBuffer3x3_0_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0),
    .inBuffer3x3_0_1_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0),
    .inBuffer3x3_0_1_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0),
    .inBuffer3x3_0_1_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1),
    .inBuffer3x3_0_1_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1),
    .inBuffer3x3_0_1_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1),
    .inBuffer3x3_0_1_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1),
    .inBuffer3x3_0_2_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0),
    .inBuffer3x3_0_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0),
    .inBuffer3x3_0_2_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0),
    .inBuffer3x3_0_2_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0),
    .inBuffer3x3_0_2_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1),
    .inBuffer3x3_0_2_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1),
    .inBuffer3x3_0_2_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1),
    .inBuffer3x3_0_2_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1),
    .inBuffer3x3_1_0_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0),
    .inBuffer3x3_1_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0),
    .inBuffer3x3_1_0_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0),
    .inBuffer3x3_1_0_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0),
    .inBuffer3x3_1_0_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1),
    .inBuffer3x3_1_0_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1),
    .inBuffer3x3_1_0_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1),
    .inBuffer3x3_1_0_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1),
    .inBuffer3x3_1_1_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0),
    .inBuffer3x3_1_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0),
    .inBuffer3x3_1_1_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0),
    .inBuffer3x3_1_1_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0),
    .inBuffer3x3_1_1_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1),
    .inBuffer3x3_1_1_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1),
    .inBuffer3x3_1_1_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1),
    .inBuffer3x3_1_1_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1),
    .inBuffer3x3_1_2_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0),
    .inBuffer3x3_1_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0),
    .inBuffer3x3_1_2_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0),
    .inBuffer3x3_1_2_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0),
    .inBuffer3x3_1_2_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1),
    .inBuffer3x3_1_2_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1),
    .inBuffer3x3_1_2_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1),
    .inBuffer3x3_1_2_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1),
    .inBuffer3x3_2_0_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0),
    .inBuffer3x3_2_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0),
    .inBuffer3x3_2_0_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0),
    .inBuffer3x3_2_0_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0),
    .inBuffer3x3_2_0_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1),
    .inBuffer3x3_2_0_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1),
    .inBuffer3x3_2_0_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1),
    .inBuffer3x3_2_0_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1),
    .inBuffer3x3_2_1_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0),
    .inBuffer3x3_2_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0),
    .inBuffer3x3_2_1_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0),
    .inBuffer3x3_2_1_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0),
    .inBuffer3x3_2_1_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1),
    .inBuffer3x3_2_1_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1),
    .inBuffer3x3_2_1_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1),
    .inBuffer3x3_2_1_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1),
    .inBuffer3x3_2_2_address0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0),
    .inBuffer3x3_2_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0),
    .inBuffer3x3_2_2_we0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0),
    .inBuffer3x3_2_2_d0(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0),
    .inBuffer3x3_2_2_address1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1),
    .inBuffer3x3_2_2_ce1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1),
    .inBuffer3x3_2_2_we1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1),
    .inBuffer3x3_2_2_d1(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1)
);

main_func_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready),
    .bias_buf3x3_0_load(bias_buf3x3_0),
    .bias_buf3x3_1_load(bias_buf3x3_1),
    .bias_buf3x3_2_load(bias_buf3x3_2),
    .weight_buf3x3_0_0_0_load(weight_buf3x3_0_0_0),
    .weight_buf3x3_0_0_1_load(weight_buf3x3_0_0_1),
    .weight_buf3x3_0_0_2_load(weight_buf3x3_0_0_2),
    .weight_buf3x3_0_1_0_load(weight_buf3x3_0_1_0),
    .weight_buf3x3_0_1_1_load(weight_buf3x3_0_1_1),
    .weight_buf3x3_0_1_2_load(weight_buf3x3_0_1_2),
    .weight_buf3x3_0_2_0_load(weight_buf3x3_0_2_0),
    .weight_buf3x3_0_2_1_load(weight_buf3x3_0_2_1),
    .weight_buf3x3_0_2_2_load(weight_buf3x3_0_2_2),
    .weight_buf3x3_1_0_0_load(weight_buf3x3_1_0_0),
    .weight_buf3x3_1_0_1_load(weight_buf3x3_1_0_1),
    .weight_buf3x3_1_0_2_load(weight_buf3x3_1_0_2),
    .weight_buf3x3_1_1_0_load(weight_buf3x3_1_1_0),
    .weight_buf3x3_1_1_1_load(weight_buf3x3_1_1_1),
    .weight_buf3x3_1_1_2_load(weight_buf3x3_1_1_2),
    .weight_buf3x3_1_2_0_load(weight_buf3x3_1_2_0),
    .weight_buf3x3_1_2_1_load(weight_buf3x3_1_2_1),
    .weight_buf3x3_1_2_2_load(weight_buf3x3_1_2_2),
    .weight_buf3x3_2_0_0_load(weight_buf3x3_2_0_0),
    .weight_buf3x3_2_0_1_load(weight_buf3x3_2_0_1),
    .weight_buf3x3_2_0_2_load(weight_buf3x3_2_0_2),
    .weight_buf3x3_2_1_0_load(weight_buf3x3_2_1_0),
    .weight_buf3x3_2_1_1_load(weight_buf3x3_2_1_1),
    .weight_buf3x3_2_1_2_load(weight_buf3x3_2_1_2),
    .weight_buf3x3_2_2_0_load(weight_buf3x3_2_2_0),
    .weight_buf3x3_2_2_1_load(weight_buf3x3_2_2_1),
    .weight_buf3x3_2_2_2_load(weight_buf3x3_2_2_2),
    .outBuffer3x3_0_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0),
    .outBuffer3x3_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0),
    .outBuffer3x3_0_we0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0),
    .outBuffer3x3_0_d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0),
    .inBuffer3x3_0_0_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0),
    .inBuffer3x3_0_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0),
    .inBuffer3x3_0_0_q0(inBuffer3x3_0_0_q0),
    .inBuffer3x3_0_1_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0),
    .inBuffer3x3_0_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0),
    .inBuffer3x3_0_1_q0(inBuffer3x3_0_1_q0),
    .inBuffer3x3_0_2_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0),
    .inBuffer3x3_0_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0),
    .inBuffer3x3_0_2_q0(inBuffer3x3_0_2_q0),
    .inBuffer3x3_1_0_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0),
    .inBuffer3x3_1_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0),
    .inBuffer3x3_1_0_q0(inBuffer3x3_1_0_q0),
    .inBuffer3x3_1_1_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0),
    .inBuffer3x3_1_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0),
    .inBuffer3x3_1_1_q0(inBuffer3x3_1_1_q0),
    .inBuffer3x3_1_2_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0),
    .inBuffer3x3_1_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0),
    .inBuffer3x3_1_2_q0(inBuffer3x3_1_2_q0),
    .inBuffer3x3_2_0_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0),
    .inBuffer3x3_2_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0),
    .inBuffer3x3_2_0_q0(inBuffer3x3_2_0_q0),
    .inBuffer3x3_2_1_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0),
    .inBuffer3x3_2_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0),
    .inBuffer3x3_2_1_q0(inBuffer3x3_2_1_q0),
    .inBuffer3x3_2_2_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0),
    .inBuffer3x3_2_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0),
    .inBuffer3x3_2_2_q0(inBuffer3x3_2_2_q0),
    .outBuffer3x3_1_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0),
    .outBuffer3x3_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0),
    .outBuffer3x3_1_we0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0),
    .outBuffer3x3_1_d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0),
    .outBuffer3x3_2_address0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0),
    .outBuffer3x3_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0),
    .outBuffer3x3_2_we0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0),
    .outBuffer3x3_2_d0(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0)
);

main_func_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready),
    .bias_buf1x1_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0),
    .bias_buf1x1_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0),
    .bias_buf1x1_q0(bias_buf1x1_q0),
    .weight_buf1x1_0_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0),
    .weight_buf1x1_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0),
    .weight_buf1x1_0_q0(weight_buf1x1_0_q0),
    .weight_buf1x1_1_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0),
    .weight_buf1x1_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0),
    .weight_buf1x1_1_q0(weight_buf1x1_1_q0),
    .weight_buf1x1_2_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0),
    .weight_buf1x1_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0),
    .weight_buf1x1_2_q0(weight_buf1x1_2_q0),
    .outBuffer3x3_0_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0),
    .outBuffer3x3_0_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0),
    .outBuffer3x3_0_q0(outBuffer3x3_0_q0),
    .outBuffer3x3_1_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0),
    .outBuffer3x3_1_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0),
    .outBuffer3x3_1_q0(outBuffer3x3_1_q0),
    .outBuffer3x3_2_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0),
    .outBuffer3x3_2_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0),
    .outBuffer3x3_2_q0(outBuffer3x3_2_q0),
    .outBuffer1x1_address0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0),
    .outBuffer1x1_ce0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0),
    .outBuffer1x1_we0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0),
    .outBuffer1x1_d0(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0)
);

main_func_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start),
    .ap_done(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done),
    .ap_idle(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_idle),
    .ap_ready(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready),
    .m_axi_fm_AWVALID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .zext_ln62_1(mul_ln62_reg_1034),
    .empty(empty_41_reg_934),
    .output_feature_map(output_feature_map_read_reg_867),
    .outBuffer1x1_address0(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0),
    .outBuffer1x1_ce0(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0),
    .outBuffer1x1_q0(outBuffer1x1_q0)
);

main_func_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .weights_3x3(weights_3x3),
    .bias_3x3(bias_3x3),
    .weights_1x1(weights_1x1),
    .bias_1x1(bias_1x1),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

main_func_fm_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR),
    .I_ARLEN(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RFIFONUM(fm_RFIFONUM),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR),
    .I_AWLEN(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA),
    .I_WSTRB(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY)
);

main_func_wt_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(wt_ARADDR),
    .I_ARLEN(wt_ARLEN),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RFIFONUM(wt_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0)
);

main_func_mul_3ns_15ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
mul_3ns_15ns_17_1_1_U177(
    .din0(mul_ln62_fu_840_p0),
    .din1(mul_ln62_fu_840_p1),
    .dout(mul_ln62_fu_840_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state46) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0))) begin
            grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state47) & (1'b1 == ap_NS_fsm_state48))) begin
            grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready == 1'b1)) begin
            grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten106_fu_222 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0))) begin
        indvar_flatten106_fu_222 <= add_ln56_1_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_218 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0))) begin
        ti_fu_218 <= select_ln62_1_fu_638_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tj_fu_214 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0))) begin
        tj_fu_214 <= add_ln57_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        bias_buf3x3_0 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        bias_buf3x3_1 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        bias_buf3x3_2 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        empty_41_reg_934 <= empty_41_fu_651_p1;
        select_ln62_1_reg_924 <= select_ln62_1_fu_638_p3;
        tmp_36_reg_939[7 : 4] <= tmp_36_fu_655_p4[7 : 4];
        trunc_ln62_reg_929 <= trunc_ln62_fu_646_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_872 <= input_feature_map;
        output_feature_map_read_reg_867 <= output_feature_map;
        trunc_ln1_reg_883 <= {{bias_3x3[63:1]}};
        trunc_ln2_reg_889 <= {{weights_1x1[63:1]}};
        trunc_ln3_reg_895 <= {{bias_1x1[63:1]}};
        trunc_ln_reg_877 <= {{weights_3x3[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        mul_ln62_reg_1034 <= mul_ln62_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_0_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_1_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        weight_buf3x3_2_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        bias_buf1x1_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        bias_buf1x1_address0 = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0;
    end else begin
        bias_buf1x1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        bias_buf1x1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        bias_buf1x1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0;
    end else begin
        bias_buf1x1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        bias_buf1x1_we0 = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0;
    end else begin
        bias_buf1x1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0)))) begin
        fm_ARVALID = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        fm_AWVALID = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        fm_BREADY = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd0)))) begin
        fm_RREADY = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        fm_WVALID = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0;
    end else begin
        inBuffer3x3_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0;
    end else begin
        inBuffer3x3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_0_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1;
    end else begin
        inBuffer3x3_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_0_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0;
    end else begin
        inBuffer3x3_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_0_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1;
    end else begin
        inBuffer3x3_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0;
    end else begin
        inBuffer3x3_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0;
    end else begin
        inBuffer3x3_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_1_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1;
    end else begin
        inBuffer3x3_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_1_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0;
    end else begin
        inBuffer3x3_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_1_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1;
    end else begin
        inBuffer3x3_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0;
    end else begin
        inBuffer3x3_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_0_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0;
    end else begin
        inBuffer3x3_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_2_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1;
    end else begin
        inBuffer3x3_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_2_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0;
    end else begin
        inBuffer3x3_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_0_2_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1;
    end else begin
        inBuffer3x3_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0;
    end else begin
        inBuffer3x3_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0;
    end else begin
        inBuffer3x3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_0_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1;
    end else begin
        inBuffer3x3_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_0_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0;
    end else begin
        inBuffer3x3_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_0_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1;
    end else begin
        inBuffer3x3_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0;
    end else begin
        inBuffer3x3_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0;
    end else begin
        inBuffer3x3_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_1_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1;
    end else begin
        inBuffer3x3_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_1_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0;
    end else begin
        inBuffer3x3_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_1_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1;
    end else begin
        inBuffer3x3_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0;
    end else begin
        inBuffer3x3_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_1_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0;
    end else begin
        inBuffer3x3_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_2_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1;
    end else begin
        inBuffer3x3_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_2_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0;
    end else begin
        inBuffer3x3_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_1_2_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1;
    end else begin
        inBuffer3x3_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0;
    end else begin
        inBuffer3x3_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0;
    end else begin
        inBuffer3x3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_0_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1;
    end else begin
        inBuffer3x3_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_0_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0;
    end else begin
        inBuffer3x3_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_0_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1;
    end else begin
        inBuffer3x3_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0;
    end else begin
        inBuffer3x3_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0;
    end else begin
        inBuffer3x3_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_1_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1;
    end else begin
        inBuffer3x3_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_1_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0;
    end else begin
        inBuffer3x3_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_1_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1;
    end else begin
        inBuffer3x3_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0;
    end else begin
        inBuffer3x3_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        inBuffer3x3_2_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0;
    end else begin
        inBuffer3x3_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_2_ce1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1;
    end else begin
        inBuffer3x3_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_2_we0 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0;
    end else begin
        inBuffer3x3_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inBuffer3x3_2_2_we1 = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1;
    end else begin
        inBuffer3x3_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        outBuffer1x1_address0 = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer1x1_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0;
    end else begin
        outBuffer1x1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        outBuffer1x1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer1x1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0;
    end else begin
        outBuffer1x1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer1x1_we0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0;
    end else begin
        outBuffer1x1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0;
    end else begin
        outBuffer3x3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0;
    end else begin
        outBuffer3x3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_0_we0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0;
    end else begin
        outBuffer3x3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0;
    end else begin
        outBuffer3x3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0;
    end else begin
        outBuffer3x3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_1_we0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0;
    end else begin
        outBuffer3x3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0;
    end else begin
        outBuffer3x3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        outBuffer3x3_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0;
    end else begin
        outBuffer3x3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        outBuffer3x3_2_we0 = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0;
    end else begin
        outBuffer3x3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_0_address0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0;
    end else begin
        weight_buf1x1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_0_ce0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0;
    end else begin
        weight_buf1x1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_0_we0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0;
    end else begin
        weight_buf1x1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_1_address0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0;
    end else begin
        weight_buf1x1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_1_ce0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0;
    end else begin
        weight_buf1x1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_1_we0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0;
    end else begin
        weight_buf1x1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_2_address0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0;
    end else begin
        weight_buf1x1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weight_buf1x1_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_2_ce0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0;
    end else begin
        weight_buf1x1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        weight_buf1x1_2_we0 = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0;
    end else begin
        weight_buf1x1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (wt_ARREADY == 1'b1))) begin
        wt_ARADDR = sext_ln29_fu_587_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) & (wt_ARREADY == 1'b1))) begin
        wt_ARADDR = sext_ln25_fu_577_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) & (wt_ARREADY == 1'b1))) begin
        wt_ARADDR = sext_ln22_fu_567_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (wt_ARREADY == 1'b1))) begin
        wt_ARADDR = sext_ln17_5_fu_557_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        wt_ARADDR = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        wt_ARADDR = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        wt_ARADDR = grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        wt_ARADDR = grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR;
    end else begin
        wt_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (wt_ARREADY == 1'b1))) begin
        wt_ARLEN = 32'd48;
    end else if (((1'b1 == ap_CS_fsm_state22) & (wt_ARREADY == 1'b1))) begin
        wt_ARLEN = 32'd144;
    end else if (((1'b1 == ap_CS_fsm_state12) & (wt_ARREADY == 1'b1))) begin
        wt_ARLEN = 32'd3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (wt_ARREADY == 1'b1))) begin
        wt_ARLEN = 32'd27;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        wt_ARLEN = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        wt_ARLEN = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        wt_ARLEN = grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        wt_ARLEN = grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN;
    end else begin
        wt_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state32) & (wt_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (wt_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (wt_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (wt_ARREADY == 1'b1)))) begin
        wt_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        wt_ARVALID = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        wt_ARVALID = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        wt_ARVALID = grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        wt_ARVALID = grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        wt_RREADY = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        wt_RREADY = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        wt_RREADY = grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        wt_RREADY = grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        wt_blk_n_AR = m_axi_wt_ARREADY;
    end else begin
        wt_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln56_fu_600_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_1_fu_606_p2 = (indvar_flatten106_fu_222 + 5'd1);

assign add_ln56_fu_618_p2 = (ti_fu_218 + 3'd1);

assign add_ln57_fu_666_p2 = (select_ln62_fu_630_p3 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_NS_fsm_state46 = ap_NS_fsm[32'd45];

assign ap_NS_fsm_state48 = ap_NS_fsm[32'd47];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_41_fu_651_p1 = select_ln62_fu_630_p3[1:0];

assign grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start = grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start = grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start = grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start = grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start = grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start = grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start = grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg;

assign grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start = grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg;

assign icmp_ln56_fu_600_p2 = ((indvar_flatten106_fu_222 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_624_p2 = ((tj_fu_214 == 3'd4) ? 1'b1 : 1'b0);

assign mul_ln62_fu_840_p0 = mul_ln62_fu_840_p00;

assign mul_ln62_fu_840_p00 = select_ln62_1_reg_924;

assign mul_ln62_fu_840_p1 = 17'd12800;

assign select_ln62_1_fu_638_p3 = ((icmp_ln57_fu_624_p2[0:0] == 1'b1) ? add_ln56_fu_618_p2 : ti_fu_218);

assign select_ln62_fu_630_p3 = ((icmp_ln57_fu_624_p2[0:0] == 1'b1) ? 3'd0 : tj_fu_214);

assign sext_ln17_5_fu_557_p1 = $signed(trunc_ln_reg_877);

assign sext_ln22_fu_567_p1 = $signed(trunc_ln1_reg_883);

assign sext_ln25_fu_577_p1 = $signed(trunc_ln2_reg_889);

assign sext_ln29_fu_587_p1 = $signed(trunc_ln3_reg_895);

assign tmp_36_fu_655_p4 = {{{empty_41_fu_651_p1}, {empty_41_fu_651_p1}}, {4'd0}};

assign trunc_ln62_fu_646_p1 = select_ln62_1_fu_638_p3[1:0];

always @ (posedge ap_clk) begin
    tmp_36_reg_939[3:0] <= 4'b0000;
end

endmodule //main_func
