<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_level_axi_dma_0_1_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axi_smc_2_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_axi_smc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rst_ps8_0_100M_2_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_rst_ps8_0_100M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_ila_0_1_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_ila_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_auto_ds_2_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_auto_pc_2_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/top_level_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="top_level_axi_dma_0_1_synth_1"/>
		<Parent Id="top_level_axi_smc_2_synth_1"/>
		<Parent Id="top_level_rst_ps8_0_100M_2_synth_1"/>
		<Parent Id="top_level_ila_0_1_synth_1"/>
		<Parent Id="top_level_auto_ds_2_synth_1"/>
		<Parent Id="top_level_auto_pc_2_synth_1"/>
		<Parent Id="top_level_zynq_ultra_ps_e_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="top_level_axi_dma_0_1_synth_1"/>
		<Parent Id="top_level_axi_smc_2_synth_1"/>
		<Parent Id="top_level_rst_ps8_0_100M_2_synth_1"/>
		<Parent Id="top_level_ila_0_1_synth_1"/>
		<Parent Id="top_level_auto_ds_2_synth_1"/>
		<Parent Id="top_level_auto_pc_2_synth_1"/>
		<Parent Id="top_level_zynq_ultra_ps_e_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

