#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 17 13:08:41 2020
# Process ID: 10352
# Current directory: C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Test/led_pingpong/led_pingpong.runs/synth_1
# Command line: vivado.exe -log pingpong_LED.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pingpong_LED.tcl
# Log file: C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Test/led_pingpong/led_pingpong.runs/synth_1/pingpong_LED.vds
# Journal file: C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Test/led_pingpong/led_pingpong.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pingpong_LED.tcl -notrace
Command: synth_design -top pingpong_LED -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 978.699 ; gain = 235.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pingpong_LED' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:74]
WARNING: [Synth 8-614] signal 'win_condi' is read in the process but is not in the sensitivity list [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'pingpong_LED' (1#1) [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.813 ; gain = 308.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.813 ; gain = 308.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.813 ; gain = 308.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1051.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pingpong_LED_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pingpong_LED_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1148.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pingpong_LED'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                              000
                 iSTATE4 |                         00000010 |                              010
                 iSTATE1 |                         00000100 |                              101
                 iSTATE6 |                         00001000 |                              011
                 iSTATE2 |                         00010000 |                              100
                 iSTATE3 |                         00100000 |                              111
                 iSTATE0 |                         01000000 |                              001
                 iSTATE5 |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pingpong_LED'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pingpong_LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'FSM_onehot_next_state_reg[4]' (LD) to 'FSM_onehot_next_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM_onehot_next_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'FSM_onehot_state_reg[4]' (FDC) to 'FSM_onehot_state_reg[2]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[2]) is unused and will be removed from module pingpong_LED.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pos_reg[3]/Q' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pos_reg[2]/Q' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pos_reg[1]/Q' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:184]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'pos_reg[0]__2/Q' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:148]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:148]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Code/pingpong_LED.vhd:148]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.887 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[6]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[5]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[6]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[5]) is unused and will be removed from module pingpong_LED.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[3]) is unused and will be removed from module pingpong_LED.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PL2_score_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PL2_score_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PL2_score_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PL2_score_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1152.773 ; gain = 409.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |     2|
|8     |FDCE   |    37|
|9     |FDPE   |     2|
|10    |LD     |     3|
|11    |IBUF   |     8|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    98|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1157.566 ; gain = 317.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.566 ; gain = 414.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1177.059 ; gain = 751.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iris2/Desktop/Laboratory/VHDL/FPGA_Code/Test/led_pingpong/led_pingpong.runs/synth_1/pingpong_LED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pingpong_LED_utilization_synth.rpt -pb pingpong_LED_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 13:09:27 2020...
