Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_sub_TB_behav xil_defaultlib.mp_adder_sub_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'iSub' [/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_sub_TB.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.partial_full_adder
Compiling module xil_defaultlib.CLA_16b_EXP
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Gray_Cell
Compiling module xil_defaultlib.Black_Cell
Compiling module xil_defaultlib.brent_kung_16b
Compiling module xil_defaultlib.CSA_MUX_P_default
Compiling module xil_defaultlib.mp_adder_sub_default
Compiling module xil_defaultlib.mp_adder_sub_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_sub_TB_behav
