{
    "PEModules": [],
    "NameTable": {
        "shift_mux_array_0003": [
            "shift_mux_array_0003",
            "w253U",
            "module"
        ],
        "add_sub_carry_out": [
            "add_sub_carry_out",
            "vTLY2",
            "module"
        ],
        "shift_mux_array_0004": [
            "shift_mux_array_0004",
            "G4Syt",
            "module"
        ],
        "shift_mux_array_0005": [
            "shift_mux_array_0005",
            "hxDwR",
            "module"
        ],
        "Multiplexer_AC_0000": [
            "Multiplexer_AC_0000",
            "UPR0r",
            "module"
        ],
        "tb_FPU_PIPELINED_FPADDSUB2_vector_testing": [
            "tb_FPU_PIPELINED_FPADDSUB2_vector_testing",
            "vberv",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "Comparators": [
            "Comparators",
            "iGyxR",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "shift_mux_array_0003",
        "shift_mux_array_0004",
        "shift_mux_array_0005",
        "Multiplexer_AC_0000",
        "add_sub_carry_out",
        "Rotate_Mux_Array_0000",
        "Comparators",
        "tb_FPU_PIPELINED_FPADDSUB2_vector_testing"
    ],
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.35094599999999998,
            "ru_nivcsw": 23,
            "ru_stime_sec": 0.039993000000000001,
            "ru_maxrss_kb": 61028,
            "ru_minflt": 16808,
            "ru_majflt": 0,
            "ru_nvcsw": 52
        },
        "nMops": 43574,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0009990000000000001,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0009990000000000001,
            "ru_maxrss_kb": 22448,
            "ru_minflt": 460,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "nQuads": 15794,
        "ru_self_end": {
            "ru_utime_sec": 0.61190599999999995,
            "ru_nivcsw": 48,
            "ru_stime_sec": 0.057991000000000001,
            "ru_maxrss_kb": 70572,
            "ru_minflt": 20696,
            "ru_majflt": 0,
            "ru_nvcsw": 52
        },
        "mopSpeed": 166975.78172900062,
        "totalObjSize": 656027,
        "ru_childs_end": {
            "ru_utime_sec": 0.0009990000000000001,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0009990000000000001,
            "ru_maxrss_kb": 22448,
            "ru_minflt": 460,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "outputSizePerQuad": 41.0,
        "quadSpeed": 60522.685469037409,
        "mop/quad": 2.7588957832088137,
        "Frontend(%)": 57.352926756724074,
        "CodeGen(%)": 42.647073243275926
    },
    "CompileProcesses": [
        "cgproc.11374.json"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 93370
    },
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/simv.daidir",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/DOUBLE/csrc",
        "daidir": "simv.daidir"
    },
    "CompileStatus": "Successful"
}