-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "05/09/2021 15:23:15"

-- 
-- Device: Altera EP4CE115F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ArithUnit IS
    PORT (
	A : IN std_logic_vector(63 DOWNTO 0);
	B : IN std_logic_vector(63 DOWNTO 0);
	Ylower : OUT std_logic_vector(63 DOWNTO 0);
	Yupper : OUT std_logic_vector(63 DOWNTO 0);
	NotA : IN std_logic;
	ExtWord : IN std_logic;
	Clock : IN std_logic;
	Enable : IN std_logic;
	Reset : IN std_logic;
	OpCode : IN std_logic_vector(1 DOWNTO 0);
	Cout : OUT std_logic;
	Ovfl : OUT std_logic;
	Zero : OUT std_logic;
	AltB : OUT std_logic;
	AltBu : OUT std_logic;
	Ready : OUT std_logic
	);
END ArithUnit;

-- Design Ports Information
-- Ylower[0]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[4]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[7]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[8]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[9]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[11]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[12]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[13]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[16]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[17]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[18]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[19]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[20]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[21]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[22]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[23]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[24]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[25]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[26]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[27]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[28]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[29]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[30]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[31]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[32]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[33]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[34]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[35]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[36]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[37]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[38]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[39]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[40]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[41]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[42]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[43]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[44]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[45]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[46]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[47]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[48]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[49]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[50]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[51]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[52]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[53]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[54]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[55]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[56]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[57]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[58]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[59]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[60]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[61]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[62]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ylower[63]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[3]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[6]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[8]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[11]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[15]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[16]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[17]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[18]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[19]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[20]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[21]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[22]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[23]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[24]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[25]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[26]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[27]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[28]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[30]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[31]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[32]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[33]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[34]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[35]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[36]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[37]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[38]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[39]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[40]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[41]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[42]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[43]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[44]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[45]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[46]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[47]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[48]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[49]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[50]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[51]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[52]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[53]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[54]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[55]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[56]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[57]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[58]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[59]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[60]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[61]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[62]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Yupper[63]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Cout	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ovfl	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltB	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltBu	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ready	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Enable	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ExtWord	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[63]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NotA	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[63]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[8]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[10]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[11]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[12]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[13]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[14]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[15]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[16]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[17]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[18]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[19]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[20]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[21]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[22]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[23]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[24]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[25]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[26]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[27]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[28]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[30]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[31]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[32]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[33]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[34]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[35]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[36]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[37]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[38]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[39]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[40]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[41]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[42]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[43]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[44]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[45]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[46]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[47]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[48]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[49]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[50]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[51]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[52]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[53]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[54]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[55]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[56]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[57]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[58]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[59]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[60]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[61]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[62]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[8]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[9]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[10]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[12]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[13]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[14]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[16]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[17]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[18]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[19]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[20]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[21]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[22]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[23]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[24]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[25]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[26]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[27]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[28]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[29]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[30]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[31]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[32]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[33]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[34]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[35]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[36]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[37]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[38]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[39]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[40]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[41]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[42]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[43]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[44]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[45]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[46]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[47]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[48]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[49]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[50]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[51]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[52]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[53]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[54]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[55]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[56]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[57]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[58]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[59]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[60]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[61]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[62]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ArithUnit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Ylower : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Yupper : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_NotA : std_logic;
SIGNAL ww_ExtWord : std_logic;
SIGNAL ww_Clock : std_logic;
SIGNAL ww_Enable : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_OpCode : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Cout : std_logic;
SIGNAL ww_Ovfl : std_logic;
SIGNAL ww_Zero : std_logic;
SIGNAL ww_AltB : std_logic;
SIGNAL ww_AltBu : std_logic;
SIGNAL ww_Ready : std_logic;
SIGNAL \Reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Ylower[0]~output_o\ : std_logic;
SIGNAL \Ylower[1]~output_o\ : std_logic;
SIGNAL \Ylower[2]~output_o\ : std_logic;
SIGNAL \Ylower[3]~output_o\ : std_logic;
SIGNAL \Ylower[4]~output_o\ : std_logic;
SIGNAL \Ylower[5]~output_o\ : std_logic;
SIGNAL \Ylower[6]~output_o\ : std_logic;
SIGNAL \Ylower[7]~output_o\ : std_logic;
SIGNAL \Ylower[8]~output_o\ : std_logic;
SIGNAL \Ylower[9]~output_o\ : std_logic;
SIGNAL \Ylower[10]~output_o\ : std_logic;
SIGNAL \Ylower[11]~output_o\ : std_logic;
SIGNAL \Ylower[12]~output_o\ : std_logic;
SIGNAL \Ylower[13]~output_o\ : std_logic;
SIGNAL \Ylower[14]~output_o\ : std_logic;
SIGNAL \Ylower[15]~output_o\ : std_logic;
SIGNAL \Ylower[16]~output_o\ : std_logic;
SIGNAL \Ylower[17]~output_o\ : std_logic;
SIGNAL \Ylower[18]~output_o\ : std_logic;
SIGNAL \Ylower[19]~output_o\ : std_logic;
SIGNAL \Ylower[20]~output_o\ : std_logic;
SIGNAL \Ylower[21]~output_o\ : std_logic;
SIGNAL \Ylower[22]~output_o\ : std_logic;
SIGNAL \Ylower[23]~output_o\ : std_logic;
SIGNAL \Ylower[24]~output_o\ : std_logic;
SIGNAL \Ylower[25]~output_o\ : std_logic;
SIGNAL \Ylower[26]~output_o\ : std_logic;
SIGNAL \Ylower[27]~output_o\ : std_logic;
SIGNAL \Ylower[28]~output_o\ : std_logic;
SIGNAL \Ylower[29]~output_o\ : std_logic;
SIGNAL \Ylower[30]~output_o\ : std_logic;
SIGNAL \Ylower[31]~output_o\ : std_logic;
SIGNAL \Ylower[32]~output_o\ : std_logic;
SIGNAL \Ylower[33]~output_o\ : std_logic;
SIGNAL \Ylower[34]~output_o\ : std_logic;
SIGNAL \Ylower[35]~output_o\ : std_logic;
SIGNAL \Ylower[36]~output_o\ : std_logic;
SIGNAL \Ylower[37]~output_o\ : std_logic;
SIGNAL \Ylower[38]~output_o\ : std_logic;
SIGNAL \Ylower[39]~output_o\ : std_logic;
SIGNAL \Ylower[40]~output_o\ : std_logic;
SIGNAL \Ylower[41]~output_o\ : std_logic;
SIGNAL \Ylower[42]~output_o\ : std_logic;
SIGNAL \Ylower[43]~output_o\ : std_logic;
SIGNAL \Ylower[44]~output_o\ : std_logic;
SIGNAL \Ylower[45]~output_o\ : std_logic;
SIGNAL \Ylower[46]~output_o\ : std_logic;
SIGNAL \Ylower[47]~output_o\ : std_logic;
SIGNAL \Ylower[48]~output_o\ : std_logic;
SIGNAL \Ylower[49]~output_o\ : std_logic;
SIGNAL \Ylower[50]~output_o\ : std_logic;
SIGNAL \Ylower[51]~output_o\ : std_logic;
SIGNAL \Ylower[52]~output_o\ : std_logic;
SIGNAL \Ylower[53]~output_o\ : std_logic;
SIGNAL \Ylower[54]~output_o\ : std_logic;
SIGNAL \Ylower[55]~output_o\ : std_logic;
SIGNAL \Ylower[56]~output_o\ : std_logic;
SIGNAL \Ylower[57]~output_o\ : std_logic;
SIGNAL \Ylower[58]~output_o\ : std_logic;
SIGNAL \Ylower[59]~output_o\ : std_logic;
SIGNAL \Ylower[60]~output_o\ : std_logic;
SIGNAL \Ylower[61]~output_o\ : std_logic;
SIGNAL \Ylower[62]~output_o\ : std_logic;
SIGNAL \Ylower[63]~output_o\ : std_logic;
SIGNAL \Yupper[0]~output_o\ : std_logic;
SIGNAL \Yupper[1]~output_o\ : std_logic;
SIGNAL \Yupper[2]~output_o\ : std_logic;
SIGNAL \Yupper[3]~output_o\ : std_logic;
SIGNAL \Yupper[4]~output_o\ : std_logic;
SIGNAL \Yupper[5]~output_o\ : std_logic;
SIGNAL \Yupper[6]~output_o\ : std_logic;
SIGNAL \Yupper[7]~output_o\ : std_logic;
SIGNAL \Yupper[8]~output_o\ : std_logic;
SIGNAL \Yupper[9]~output_o\ : std_logic;
SIGNAL \Yupper[10]~output_o\ : std_logic;
SIGNAL \Yupper[11]~output_o\ : std_logic;
SIGNAL \Yupper[12]~output_o\ : std_logic;
SIGNAL \Yupper[13]~output_o\ : std_logic;
SIGNAL \Yupper[14]~output_o\ : std_logic;
SIGNAL \Yupper[15]~output_o\ : std_logic;
SIGNAL \Yupper[16]~output_o\ : std_logic;
SIGNAL \Yupper[17]~output_o\ : std_logic;
SIGNAL \Yupper[18]~output_o\ : std_logic;
SIGNAL \Yupper[19]~output_o\ : std_logic;
SIGNAL \Yupper[20]~output_o\ : std_logic;
SIGNAL \Yupper[21]~output_o\ : std_logic;
SIGNAL \Yupper[22]~output_o\ : std_logic;
SIGNAL \Yupper[23]~output_o\ : std_logic;
SIGNAL \Yupper[24]~output_o\ : std_logic;
SIGNAL \Yupper[25]~output_o\ : std_logic;
SIGNAL \Yupper[26]~output_o\ : std_logic;
SIGNAL \Yupper[27]~output_o\ : std_logic;
SIGNAL \Yupper[28]~output_o\ : std_logic;
SIGNAL \Yupper[29]~output_o\ : std_logic;
SIGNAL \Yupper[30]~output_o\ : std_logic;
SIGNAL \Yupper[31]~output_o\ : std_logic;
SIGNAL \Yupper[32]~output_o\ : std_logic;
SIGNAL \Yupper[33]~output_o\ : std_logic;
SIGNAL \Yupper[34]~output_o\ : std_logic;
SIGNAL \Yupper[35]~output_o\ : std_logic;
SIGNAL \Yupper[36]~output_o\ : std_logic;
SIGNAL \Yupper[37]~output_o\ : std_logic;
SIGNAL \Yupper[38]~output_o\ : std_logic;
SIGNAL \Yupper[39]~output_o\ : std_logic;
SIGNAL \Yupper[40]~output_o\ : std_logic;
SIGNAL \Yupper[41]~output_o\ : std_logic;
SIGNAL \Yupper[42]~output_o\ : std_logic;
SIGNAL \Yupper[43]~output_o\ : std_logic;
SIGNAL \Yupper[44]~output_o\ : std_logic;
SIGNAL \Yupper[45]~output_o\ : std_logic;
SIGNAL \Yupper[46]~output_o\ : std_logic;
SIGNAL \Yupper[47]~output_o\ : std_logic;
SIGNAL \Yupper[48]~output_o\ : std_logic;
SIGNAL \Yupper[49]~output_o\ : std_logic;
SIGNAL \Yupper[50]~output_o\ : std_logic;
SIGNAL \Yupper[51]~output_o\ : std_logic;
SIGNAL \Yupper[52]~output_o\ : std_logic;
SIGNAL \Yupper[53]~output_o\ : std_logic;
SIGNAL \Yupper[54]~output_o\ : std_logic;
SIGNAL \Yupper[55]~output_o\ : std_logic;
SIGNAL \Yupper[56]~output_o\ : std_logic;
SIGNAL \Yupper[57]~output_o\ : std_logic;
SIGNAL \Yupper[58]~output_o\ : std_logic;
SIGNAL \Yupper[59]~output_o\ : std_logic;
SIGNAL \Yupper[60]~output_o\ : std_logic;
SIGNAL \Yupper[61]~output_o\ : std_logic;
SIGNAL \Yupper[62]~output_o\ : std_logic;
SIGNAL \Yupper[63]~output_o\ : std_logic;
SIGNAL \Cout~output_o\ : std_logic;
SIGNAL \Ovfl~output_o\ : std_logic;
SIGNAL \Zero~output_o\ : std_logic;
SIGNAL \AltB~output_o\ : std_logic;
SIGNAL \AltBu~output_o\ : std_logic;
SIGNAL \Ready~output_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \Clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \myDivider|Add2~0_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \OpCode[1]~input_o\ : std_logic;
SIGNAL \Enable~input_o\ : std_logic;
SIGNAL \MulEnable~2_combout\ : std_logic;
SIGNAL \OpCode[0]~input_o\ : std_logic;
SIGNAL \myMultiplier|Add0~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~1\ : std_logic;
SIGNAL \myMultiplier|Add0~2_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~8_combout\ : std_logic;
SIGNAL \myAdder|Counter[0]~1_combout\ : std_logic;
SIGNAL \AddEnable~0_combout\ : std_logic;
SIGNAL \AddEnable~q\ : std_logic;
SIGNAL \myAdder|Counter[2]~0_combout\ : std_logic;
SIGNAL \myAdder|Mux7~0_combout\ : std_logic;
SIGNAL \myAdder|Mux6~0_combout\ : std_logic;
SIGNAL \myAdder|Mux6~1_combout\ : std_logic;
SIGNAL \myAdder|Mux9~0_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[0]~2_combout\ : std_logic;
SIGNAL \myAdder|Mux5~0_combout\ : std_logic;
SIGNAL \myAdder|Ready~q\ : std_logic;
SIGNAL \MulEnable~3_combout\ : std_logic;
SIGNAL \MulEnable~4_combout\ : std_logic;
SIGNAL \MulEnable~q\ : std_logic;
SIGNAL \myMultiplier|Add2~1\ : std_logic;
SIGNAL \myMultiplier|Add2~2_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~3\ : std_logic;
SIGNAL \myMultiplier|Add0~4_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~7_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~3\ : std_logic;
SIGNAL \myMultiplier|Add2~4_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~5\ : std_logic;
SIGNAL \myMultiplier|Add0~6_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~6_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~5\ : std_logic;
SIGNAL \myMultiplier|Add2~6_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~7\ : std_logic;
SIGNAL \myMultiplier|Add0~8_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~5_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~7\ : std_logic;
SIGNAL \myMultiplier|Add2~8_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~9\ : std_logic;
SIGNAL \myMultiplier|Add0~10_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~4_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~9\ : std_logic;
SIGNAL \myMultiplier|Add2~10_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~11\ : std_logic;
SIGNAL \myMultiplier|Add0~12_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~3_combout\ : std_logic;
SIGNAL \myMultiplier|Equal0~0_combout\ : std_logic;
SIGNAL \myMultiplier|Equal0~1_combout\ : std_logic;
SIGNAL \myMultiplier|Equal1~0_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~10_combout\ : std_logic;
SIGNAL \NotA~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \Ain~3_combout\ : std_logic;
SIGNAL \myMultiplier|Equal0~2_combout\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \Ain~4_combout\ : std_logic;
SIGNAL \A[7]~input_o\ : std_logic;
SIGNAL \Ain~8_combout\ : std_logic;
SIGNAL \A[8]~input_o\ : std_logic;
SIGNAL \Ain~9_combout\ : std_logic;
SIGNAL \A[12]~input_o\ : std_logic;
SIGNAL \Ain~13_combout\ : std_logic;
SIGNAL \A[14]~input_o\ : std_logic;
SIGNAL \Ain~15_combout\ : std_logic;
SIGNAL \A[17]~input_o\ : std_logic;
SIGNAL \Ain~18_combout\ : std_logic;
SIGNAL \A[21]~input_o\ : std_logic;
SIGNAL \Ain~22_combout\ : std_logic;
SIGNAL \A[23]~input_o\ : std_logic;
SIGNAL \Ain~24_combout\ : std_logic;
SIGNAL \A[25]~input_o\ : std_logic;
SIGNAL \Ain~26_combout\ : std_logic;
SIGNAL \A[28]~input_o\ : std_logic;
SIGNAL \Ain~29_combout\ : std_logic;
SIGNAL \A[29]~input_o\ : std_logic;
SIGNAL \Ain~30_combout\ : std_logic;
SIGNAL \A[31]~input_o\ : std_logic;
SIGNAL \Ain~32_combout\ : std_logic;
SIGNAL \A[32]~input_o\ : std_logic;
SIGNAL \Ain~33_combout\ : std_logic;
SIGNAL \A[34]~input_o\ : std_logic;
SIGNAL \Ain~35_combout\ : std_logic;
SIGNAL \A[35]~input_o\ : std_logic;
SIGNAL \Ain~36_combout\ : std_logic;
SIGNAL \A[37]~input_o\ : std_logic;
SIGNAL \Ain~38_combout\ : std_logic;
SIGNAL \A[41]~input_o\ : std_logic;
SIGNAL \Ain~42_combout\ : std_logic;
SIGNAL \A[42]~input_o\ : std_logic;
SIGNAL \Ain~43_combout\ : std_logic;
SIGNAL \A[43]~input_o\ : std_logic;
SIGNAL \Ain~44_combout\ : std_logic;
SIGNAL \A[44]~input_o\ : std_logic;
SIGNAL \Ain~45_combout\ : std_logic;
SIGNAL \A[46]~input_o\ : std_logic;
SIGNAL \Ain~47_combout\ : std_logic;
SIGNAL \A[47]~input_o\ : std_logic;
SIGNAL \Ain~48_combout\ : std_logic;
SIGNAL \A[49]~input_o\ : std_logic;
SIGNAL \Ain~50_combout\ : std_logic;
SIGNAL \A[50]~input_o\ : std_logic;
SIGNAL \Ain~51_combout\ : std_logic;
SIGNAL \A[60]~input_o\ : std_logic;
SIGNAL \Ain~61_combout\ : std_logic;
SIGNAL \A[61]~input_o\ : std_logic;
SIGNAL \Ain~62_combout\ : std_logic;
SIGNAL \A[62]~input_o\ : std_logic;
SIGNAL \Ain~63_combout\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Bin[63]~0_combout\ : std_logic;
SIGNAL \Bin[63]~1_combout\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~1\ : std_logic;
SIGNAL \myMultiplier|Add1~4\ : std_logic;
SIGNAL \myMultiplier|Add1~6_combout\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~7\ : std_logic;
SIGNAL \myMultiplier|Add1~10\ : std_logic;
SIGNAL \myMultiplier|Add1~13\ : std_logic;
SIGNAL \myMultiplier|Add1~15_combout\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~16\ : std_logic;
SIGNAL \myMultiplier|Add1~18_combout\ : std_logic;
SIGNAL \B[7]~input_o\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~19\ : std_logic;
SIGNAL \myMultiplier|Add1~21_combout\ : std_logic;
SIGNAL \B[9]~input_o\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \B[8]~input_o\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~22\ : std_logic;
SIGNAL \myMultiplier|Add1~25\ : std_logic;
SIGNAL \myMultiplier|Add1~27_combout\ : std_logic;
SIGNAL \B[10]~input_o\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~28\ : std_logic;
SIGNAL \myMultiplier|Add1~30_combout\ : std_logic;
SIGNAL \B[11]~input_o\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~31\ : std_logic;
SIGNAL \myMultiplier|Add1~33_combout\ : std_logic;
SIGNAL \B[14]~input_o\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \B[13]~input_o\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \B[12]~input_o\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~34\ : std_logic;
SIGNAL \myMultiplier|Add1~37\ : std_logic;
SIGNAL \myMultiplier|Add1~40\ : std_logic;
SIGNAL \myMultiplier|Add1~42_combout\ : std_logic;
SIGNAL \B[21]~input_o\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \B[20]~input_o\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \B[19]~input_o\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \B[18]~input_o\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \B[17]~input_o\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \B[16]~input_o\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \B[15]~input_o\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~43\ : std_logic;
SIGNAL \myMultiplier|Add1~46\ : std_logic;
SIGNAL \myMultiplier|Add1~49\ : std_logic;
SIGNAL \myMultiplier|Add1~52\ : std_logic;
SIGNAL \myMultiplier|Add1~55\ : std_logic;
SIGNAL \myMultiplier|Add1~58\ : std_logic;
SIGNAL \myMultiplier|Add1~61\ : std_logic;
SIGNAL \myMultiplier|Add1~63_combout\ : std_logic;
SIGNAL \B[24]~input_o\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \B[23]~input_o\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \B[22]~input_o\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~64\ : std_logic;
SIGNAL \myMultiplier|Add1~67\ : std_logic;
SIGNAL \myMultiplier|Add1~70\ : std_logic;
SIGNAL \myMultiplier|Add1~72_combout\ : std_logic;
SIGNAL \B[25]~input_o\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~73\ : std_logic;
SIGNAL \myMultiplier|Add1~75_combout\ : std_logic;
SIGNAL \B[27]~input_o\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \B[26]~input_o\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~76\ : std_logic;
SIGNAL \myMultiplier|Add1~79\ : std_logic;
SIGNAL \myMultiplier|Add1~81_combout\ : std_logic;
SIGNAL \B[30]~input_o\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \B[29]~input_o\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \B[28]~input_o\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~82\ : std_logic;
SIGNAL \myMultiplier|Add1~85\ : std_logic;
SIGNAL \myMultiplier|Add1~88\ : std_logic;
SIGNAL \myMultiplier|Add1~90_combout\ : std_logic;
SIGNAL \B[33]~input_o\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \B[32]~input_o\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \B[31]~input_o\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~91\ : std_logic;
SIGNAL \myMultiplier|Add1~94\ : std_logic;
SIGNAL \myMultiplier|Add1~97\ : std_logic;
SIGNAL \myMultiplier|Add1~99_combout\ : std_logic;
SIGNAL \B[34]~input_o\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~100\ : std_logic;
SIGNAL \myMultiplier|Add1~102_combout\ : std_logic;
SIGNAL \B[45]~input_o\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \B[44]~input_o\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \B[43]~input_o\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \B[42]~input_o\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \B[41]~input_o\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \B[40]~input_o\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \B[39]~input_o\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \B[38]~input_o\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \B[37]~input_o\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \B[36]~input_o\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \B[35]~input_o\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~103\ : std_logic;
SIGNAL \myMultiplier|Add1~106\ : std_logic;
SIGNAL \myMultiplier|Add1~109\ : std_logic;
SIGNAL \myMultiplier|Add1~112\ : std_logic;
SIGNAL \myMultiplier|Add1~115\ : std_logic;
SIGNAL \myMultiplier|Add1~118\ : std_logic;
SIGNAL \myMultiplier|Add1~121\ : std_logic;
SIGNAL \myMultiplier|Add1~124\ : std_logic;
SIGNAL \myMultiplier|Add1~127\ : std_logic;
SIGNAL \myMultiplier|Add1~130\ : std_logic;
SIGNAL \myMultiplier|Add1~133\ : std_logic;
SIGNAL \myMultiplier|Add1~135_combout\ : std_logic;
SIGNAL \B[46]~input_o\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~136\ : std_logic;
SIGNAL \myMultiplier|Add1~138_combout\ : std_logic;
SIGNAL \B[47]~input_o\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~139\ : std_logic;
SIGNAL \myMultiplier|Add1~141_combout\ : std_logic;
SIGNAL \B[50]~input_o\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \B[49]~input_o\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \B[48]~input_o\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~142\ : std_logic;
SIGNAL \myMultiplier|Add1~145\ : std_logic;
SIGNAL \myMultiplier|Add1~148\ : std_logic;
SIGNAL \myMultiplier|Add1~150_combout\ : std_logic;
SIGNAL \B[58]~input_o\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \B[57]~input_o\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \B[56]~input_o\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \B[55]~input_o\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \B[54]~input_o\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \B[53]~input_o\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \B[52]~input_o\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \B[51]~input_o\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~151\ : std_logic;
SIGNAL \myMultiplier|Add1~154\ : std_logic;
SIGNAL \myMultiplier|Add1~157\ : std_logic;
SIGNAL \myMultiplier|Add1~160\ : std_logic;
SIGNAL \myMultiplier|Add1~163\ : std_logic;
SIGNAL \myMultiplier|Add1~166\ : std_logic;
SIGNAL \myMultiplier|Add1~169\ : std_logic;
SIGNAL \myMultiplier|Add1~172\ : std_logic;
SIGNAL \myMultiplier|Add1~174_combout\ : std_logic;
SIGNAL \B[59]~input_o\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~175\ : std_logic;
SIGNAL \myMultiplier|Add1~177_combout\ : std_logic;
SIGNAL \B[60]~input_o\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~178\ : std_logic;
SIGNAL \myMultiplier|Add1~180_combout\ : std_logic;
SIGNAL \B[62]~input_o\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \B[61]~input_o\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~181\ : std_logic;
SIGNAL \myMultiplier|Add1~184\ : std_logic;
SIGNAL \myMultiplier|Add1~186_combout\ : std_logic;
SIGNAL \B[63]~input_o\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~187\ : std_logic;
SIGNAL \myMultiplier|Add1~190\ : std_logic;
SIGNAL \myMultiplier|Add1~192_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~194_combout\ : std_logic;
SIGNAL \myMultiplier|Product[128]~1_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~189_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~191_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~188_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~183_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~185_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~182_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~179_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~176_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~171_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~173_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~168_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~170_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~165_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~167_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~162_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~164_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~159_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~161_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~156_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~158_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~153_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~155_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~152_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~147_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~149_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~144_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~146_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~143_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~140_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~137_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~132_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~134_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~129_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~131_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~126_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~128_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~123_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~125_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~120_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~122_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~117_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~119_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~114_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~116_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~111_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~113_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~108_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~110_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~105_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~107_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~104_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~101_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~96_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~98_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~93_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~95_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~92_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~87_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~89_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~84_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~86_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~83_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~78_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~80_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~77_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~74_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~69_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~71_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~66_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~68_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~65_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~60_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~62_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~57_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~59_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~54_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~56_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~51_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~53_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~48_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~50_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~45_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~47_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~44_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~39_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~41_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~36_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~38_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~35_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~32_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~29_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~24_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~26_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~23_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~20_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~17_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~12_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~14_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~9_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~11_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~8_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~3_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~5_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~0_combout\ : std_logic;
SIGNAL \myMultiplier|Add1~2_combout\ : std_logic;
SIGNAL \A[63]~input_o\ : std_logic;
SIGNAL \Ain~0_combout\ : std_logic;
SIGNAL \myMultiplier|Product~65_combout\ : std_logic;
SIGNAL \myMultiplier|Product[1]~3_combout\ : std_logic;
SIGNAL \myMultiplier|Product~64_combout\ : std_logic;
SIGNAL \myMultiplier|Product~63_combout\ : std_logic;
SIGNAL \myMultiplier|Product~62_combout\ : std_logic;
SIGNAL \A[59]~input_o\ : std_logic;
SIGNAL \Ain~60_combout\ : std_logic;
SIGNAL \myMultiplier|Product~61_combout\ : std_logic;
SIGNAL \A[58]~input_o\ : std_logic;
SIGNAL \Ain~59_combout\ : std_logic;
SIGNAL \myMultiplier|Product~60_combout\ : std_logic;
SIGNAL \A[57]~input_o\ : std_logic;
SIGNAL \Ain~58_combout\ : std_logic;
SIGNAL \myMultiplier|Product~59_combout\ : std_logic;
SIGNAL \A[56]~input_o\ : std_logic;
SIGNAL \Ain~57_combout\ : std_logic;
SIGNAL \myMultiplier|Product~58_combout\ : std_logic;
SIGNAL \A[55]~input_o\ : std_logic;
SIGNAL \Ain~56_combout\ : std_logic;
SIGNAL \myMultiplier|Product~57_combout\ : std_logic;
SIGNAL \A[54]~input_o\ : std_logic;
SIGNAL \Ain~55_combout\ : std_logic;
SIGNAL \myMultiplier|Product~56_combout\ : std_logic;
SIGNAL \A[53]~input_o\ : std_logic;
SIGNAL \Ain~54_combout\ : std_logic;
SIGNAL \myMultiplier|Product~55_combout\ : std_logic;
SIGNAL \A[52]~input_o\ : std_logic;
SIGNAL \Ain~53_combout\ : std_logic;
SIGNAL \myMultiplier|Product~54_combout\ : std_logic;
SIGNAL \A[51]~input_o\ : std_logic;
SIGNAL \Ain~52_combout\ : std_logic;
SIGNAL \myMultiplier|Product~53_combout\ : std_logic;
SIGNAL \myMultiplier|Product~52_combout\ : std_logic;
SIGNAL \myMultiplier|Product~51_combout\ : std_logic;
SIGNAL \A[48]~input_o\ : std_logic;
SIGNAL \Ain~49_combout\ : std_logic;
SIGNAL \myMultiplier|Product~50_combout\ : std_logic;
SIGNAL \myMultiplier|Product~49_combout\ : std_logic;
SIGNAL \myMultiplier|Product~48_combout\ : std_logic;
SIGNAL \A[45]~input_o\ : std_logic;
SIGNAL \Ain~46_combout\ : std_logic;
SIGNAL \myMultiplier|Product~47_combout\ : std_logic;
SIGNAL \myMultiplier|Product~46_combout\ : std_logic;
SIGNAL \myMultiplier|Product~45_combout\ : std_logic;
SIGNAL \myMultiplier|Product~44_combout\ : std_logic;
SIGNAL \myMultiplier|Product~43_combout\ : std_logic;
SIGNAL \A[40]~input_o\ : std_logic;
SIGNAL \Ain~41_combout\ : std_logic;
SIGNAL \myMultiplier|Product~42_combout\ : std_logic;
SIGNAL \A[39]~input_o\ : std_logic;
SIGNAL \Ain~40_combout\ : std_logic;
SIGNAL \myMultiplier|Product~41_combout\ : std_logic;
SIGNAL \A[38]~input_o\ : std_logic;
SIGNAL \Ain~39_combout\ : std_logic;
SIGNAL \myMultiplier|Product~40_combout\ : std_logic;
SIGNAL \myMultiplier|Product~39_combout\ : std_logic;
SIGNAL \A[36]~input_o\ : std_logic;
SIGNAL \Ain~37_combout\ : std_logic;
SIGNAL \myMultiplier|Product~38_combout\ : std_logic;
SIGNAL \myMultiplier|Product~37_combout\ : std_logic;
SIGNAL \myMultiplier|Product~36_combout\ : std_logic;
SIGNAL \A[33]~input_o\ : std_logic;
SIGNAL \Ain~34_combout\ : std_logic;
SIGNAL \myMultiplier|Product~35_combout\ : std_logic;
SIGNAL \myMultiplier|Product~34_combout\ : std_logic;
SIGNAL \myMultiplier|Product~33_combout\ : std_logic;
SIGNAL \A[30]~input_o\ : std_logic;
SIGNAL \Ain~31_combout\ : std_logic;
SIGNAL \myMultiplier|Product~32_combout\ : std_logic;
SIGNAL \myMultiplier|Product~31_combout\ : std_logic;
SIGNAL \myMultiplier|Product~30_combout\ : std_logic;
SIGNAL \A[27]~input_o\ : std_logic;
SIGNAL \Ain~28_combout\ : std_logic;
SIGNAL \myMultiplier|Product~29_combout\ : std_logic;
SIGNAL \A[26]~input_o\ : std_logic;
SIGNAL \Ain~27_combout\ : std_logic;
SIGNAL \myMultiplier|Product~28_combout\ : std_logic;
SIGNAL \myMultiplier|Product~27_combout\ : std_logic;
SIGNAL \A[24]~input_o\ : std_logic;
SIGNAL \Ain~25_combout\ : std_logic;
SIGNAL \myMultiplier|Product~26_combout\ : std_logic;
SIGNAL \myMultiplier|Product~25_combout\ : std_logic;
SIGNAL \A[22]~input_o\ : std_logic;
SIGNAL \Ain~23_combout\ : std_logic;
SIGNAL \myMultiplier|Product~24_combout\ : std_logic;
SIGNAL \myMultiplier|Product~23_combout\ : std_logic;
SIGNAL \A[20]~input_o\ : std_logic;
SIGNAL \Ain~21_combout\ : std_logic;
SIGNAL \myMultiplier|Product~22_combout\ : std_logic;
SIGNAL \A[19]~input_o\ : std_logic;
SIGNAL \Ain~20_combout\ : std_logic;
SIGNAL \myMultiplier|Product~21_combout\ : std_logic;
SIGNAL \A[18]~input_o\ : std_logic;
SIGNAL \Ain~19_combout\ : std_logic;
SIGNAL \myMultiplier|Product~20_combout\ : std_logic;
SIGNAL \myMultiplier|Product~19_combout\ : std_logic;
SIGNAL \A[16]~input_o\ : std_logic;
SIGNAL \Ain~17_combout\ : std_logic;
SIGNAL \myMultiplier|Product~18_combout\ : std_logic;
SIGNAL \A[15]~input_o\ : std_logic;
SIGNAL \Ain~16_combout\ : std_logic;
SIGNAL \myMultiplier|Product~17_combout\ : std_logic;
SIGNAL \myMultiplier|Product~16_combout\ : std_logic;
SIGNAL \A[13]~input_o\ : std_logic;
SIGNAL \Ain~14_combout\ : std_logic;
SIGNAL \myMultiplier|Product~15_combout\ : std_logic;
SIGNAL \myMultiplier|Product~14_combout\ : std_logic;
SIGNAL \A[11]~input_o\ : std_logic;
SIGNAL \Ain~12_combout\ : std_logic;
SIGNAL \myMultiplier|Product~13_combout\ : std_logic;
SIGNAL \A[10]~input_o\ : std_logic;
SIGNAL \Ain~11_combout\ : std_logic;
SIGNAL \myMultiplier|Product~12_combout\ : std_logic;
SIGNAL \A[9]~input_o\ : std_logic;
SIGNAL \Ain~10_combout\ : std_logic;
SIGNAL \myMultiplier|Product~11_combout\ : std_logic;
SIGNAL \myMultiplier|Product~10_combout\ : std_logic;
SIGNAL \myMultiplier|Product~9_combout\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \Ain~7_combout\ : std_logic;
SIGNAL \myMultiplier|Product~8_combout\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \Ain~6_combout\ : std_logic;
SIGNAL \myMultiplier|Product~7_combout\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \Ain~5_combout\ : std_logic;
SIGNAL \myMultiplier|Product~6_combout\ : std_logic;
SIGNAL \myMultiplier|Product~5_combout\ : std_logic;
SIGNAL \myMultiplier|Product~4_combout\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \Ain~2_combout\ : std_logic;
SIGNAL \myMultiplier|Product~2_combout\ : std_logic;
SIGNAL \myMultiplier|Product~0_combout\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \Ain~1_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~2_combout\ : std_logic;
SIGNAL \myMultiplier|Add2~11\ : std_logic;
SIGNAL \myMultiplier|Add2~12_combout\ : std_logic;
SIGNAL \myMultiplier|Add0~13\ : std_logic;
SIGNAL \myMultiplier|Add0~14_combout\ : std_logic;
SIGNAL \myMultiplier|Counter~9_combout\ : std_logic;
SIGNAL \myMultiplier|Ready~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \myMultiplier|Ready~q\ : std_logic;
SIGNAL \myDivider|Add2~9\ : std_logic;
SIGNAL \myDivider|Add2~10_combout\ : std_logic;
SIGNAL \myDivider|Add2~11\ : std_logic;
SIGNAL \myDivider|Add2~12_combout\ : std_logic;
SIGNAL \myDivider|Add2~13\ : std_logic;
SIGNAL \myDivider|Add2~14_combout\ : std_logic;
SIGNAL \myDivider|Counter~1_combout\ : std_logic;
SIGNAL \myDivider|Equal1~0_combout\ : std_logic;
SIGNAL \myDivider|Ready~0_combout\ : std_logic;
SIGNAL \myDivider|Ready~q\ : std_logic;
SIGNAL \DivEnable~0_combout\ : std_logic;
SIGNAL \DivEnable~1_combout\ : std_logic;
SIGNAL \DivEnable~q\ : std_logic;
SIGNAL \myDivider|Add2~1\ : std_logic;
SIGNAL \myDivider|Add2~2_combout\ : std_logic;
SIGNAL \myDivider|Add2~3\ : std_logic;
SIGNAL \myDivider|Add2~4_combout\ : std_logic;
SIGNAL \myDivider|Counter~0_combout\ : std_logic;
SIGNAL \myDivider|Add2~5\ : std_logic;
SIGNAL \myDivider|Add2~6_combout\ : std_logic;
SIGNAL \myDivider|Add2~7\ : std_logic;
SIGNAL \myDivider|Add2~8_combout\ : std_logic;
SIGNAL \myDivider|Equal0~0_combout\ : std_logic;
SIGNAL \myDivider|Equal0~1_combout\ : std_logic;
SIGNAL \myDivider|Equal0~2_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~64_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~65_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg[0]~1_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~66_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~67_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~68_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~69_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~70_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~71_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~72_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~73_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~74_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~75_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~76_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~77_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~78_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~79_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~80_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~81_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~82_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~83_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~84_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~85_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~86_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~87_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~88_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~89_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~90_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~91_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~92_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~93_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~94_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~95_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~96_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~97_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~98_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~99_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~100_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~101_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~102_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~103_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~104_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~105_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~106_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~107_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~108_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~109_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~110_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~111_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~112_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~113_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~114_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~115_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~116_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~117_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~118_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~119_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~120_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~121_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~122_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~123_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~124_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~125_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~126_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~127_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~63_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~62_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~61_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~60_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~59_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~58_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~57_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~56_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~55_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~54_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~53_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~52_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~51_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~50_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~49_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~48_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~47_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~46_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~45_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~44_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~43_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~42_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~41_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~40_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~39_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~38_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~37_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~36_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~35_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~34_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~33_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~32_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~31_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~30_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~29_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~28_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~27_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~26_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~25_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~24_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~23_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~22_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~21_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~20_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~19_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~18_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~17_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~16_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~15_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~14_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~13_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~12_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~11_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~10_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~9_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~8_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~7_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~6_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~5_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~4_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~3_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~2_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~1_combout\ : std_logic;
SIGNAL \myDivider|Divisor_Reg~0_combout\ : std_logic;
SIGNAL \myDivider|Add0~0_combout\ : std_logic;
SIGNAL \myDivider|Add1~0_combout\ : std_logic;
SIGNAL \myDivider|Add1~2_combout\ : std_logic;
SIGNAL \myDivider|Remainder_Reg[0]~0_combout\ : std_logic;
SIGNAL \myDivider|Remainder_Reg[0]~1_combout\ : std_logic;
SIGNAL \myDivider|Add0~1\ : std_logic;
SIGNAL \myDivider|Add0~2_combout\ : std_logic;
SIGNAL \myDivider|Add1~1\ : std_logic;
SIGNAL \myDivider|Add1~3_combout\ : std_logic;
SIGNAL \myDivider|Add1~5_combout\ : std_logic;
SIGNAL \myDivider|Add0~3\ : std_logic;
SIGNAL \myDivider|Add0~4_combout\ : std_logic;
SIGNAL \myDivider|Add1~4\ : std_logic;
SIGNAL \myDivider|Add1~6_combout\ : std_logic;
SIGNAL \myDivider|Add1~8_combout\ : std_logic;
SIGNAL \myDivider|Add1~7\ : std_logic;
SIGNAL \myDivider|Add1~9_combout\ : std_logic;
SIGNAL \myDivider|Add0~5\ : std_logic;
SIGNAL \myDivider|Add0~6_combout\ : std_logic;
SIGNAL \myDivider|Add1~11_combout\ : std_logic;
SIGNAL \myDivider|Add1~10\ : std_logic;
SIGNAL \myDivider|Add1~12_combout\ : std_logic;
SIGNAL \myDivider|Add0~7\ : std_logic;
SIGNAL \myDivider|Add0~8_combout\ : std_logic;
SIGNAL \myDivider|Add1~14_combout\ : std_logic;
SIGNAL \myDivider|Add1~13\ : std_logic;
SIGNAL \myDivider|Add1~15_combout\ : std_logic;
SIGNAL \myDivider|Add0~9\ : std_logic;
SIGNAL \myDivider|Add0~10_combout\ : std_logic;
SIGNAL \myDivider|Add1~17_combout\ : std_logic;
SIGNAL \myDivider|Add1~16\ : std_logic;
SIGNAL \myDivider|Add1~18_combout\ : std_logic;
SIGNAL \myDivider|Add0~11\ : std_logic;
SIGNAL \myDivider|Add0~12_combout\ : std_logic;
SIGNAL \myDivider|Add1~20_combout\ : std_logic;
SIGNAL \myDivider|Add1~19\ : std_logic;
SIGNAL \myDivider|Add1~21_combout\ : std_logic;
SIGNAL \myDivider|Add0~13\ : std_logic;
SIGNAL \myDivider|Add0~14_combout\ : std_logic;
SIGNAL \myDivider|Add1~23_combout\ : std_logic;
SIGNAL \myDivider|Add0~15\ : std_logic;
SIGNAL \myDivider|Add0~16_combout\ : std_logic;
SIGNAL \myDivider|Add1~22\ : std_logic;
SIGNAL \myDivider|Add1~24_combout\ : std_logic;
SIGNAL \myDivider|Add1~26_combout\ : std_logic;
SIGNAL \myDivider|Add0~17\ : std_logic;
SIGNAL \myDivider|Add0~18_combout\ : std_logic;
SIGNAL \myDivider|Add1~25\ : std_logic;
SIGNAL \myDivider|Add1~27_combout\ : std_logic;
SIGNAL \myDivider|Add1~29_combout\ : std_logic;
SIGNAL \myDivider|Add1~28\ : std_logic;
SIGNAL \myDivider|Add1~30_combout\ : std_logic;
SIGNAL \myDivider|Add0~19\ : std_logic;
SIGNAL \myDivider|Add0~20_combout\ : std_logic;
SIGNAL \myDivider|Add1~32_combout\ : std_logic;
SIGNAL \myDivider|Add1~31\ : std_logic;
SIGNAL \myDivider|Add1~33_combout\ : std_logic;
SIGNAL \myDivider|Add0~21\ : std_logic;
SIGNAL \myDivider|Add0~22_combout\ : std_logic;
SIGNAL \myDivider|Add1~35_combout\ : std_logic;
SIGNAL \myDivider|Add1~34\ : std_logic;
SIGNAL \myDivider|Add1~36_combout\ : std_logic;
SIGNAL \myDivider|Add0~23\ : std_logic;
SIGNAL \myDivider|Add0~24_combout\ : std_logic;
SIGNAL \myDivider|Add1~38_combout\ : std_logic;
SIGNAL \myDivider|Add0~25\ : std_logic;
SIGNAL \myDivider|Add0~26_combout\ : std_logic;
SIGNAL \myDivider|Add1~37\ : std_logic;
SIGNAL \myDivider|Add1~39_combout\ : std_logic;
SIGNAL \myDivider|Add1~41_combout\ : std_logic;
SIGNAL \myDivider|Add1~40\ : std_logic;
SIGNAL \myDivider|Add1~42_combout\ : std_logic;
SIGNAL \myDivider|Add0~27\ : std_logic;
SIGNAL \myDivider|Add0~28_combout\ : std_logic;
SIGNAL \myDivider|Add1~44_combout\ : std_logic;
SIGNAL \myDivider|Add1~43\ : std_logic;
SIGNAL \myDivider|Add1~45_combout\ : std_logic;
SIGNAL \myDivider|Add0~29\ : std_logic;
SIGNAL \myDivider|Add0~30_combout\ : std_logic;
SIGNAL \myDivider|Add1~47_combout\ : std_logic;
SIGNAL \myDivider|Add1~46\ : std_logic;
SIGNAL \myDivider|Add1~48_combout\ : std_logic;
SIGNAL \myDivider|Add0~31\ : std_logic;
SIGNAL \myDivider|Add0~32_combout\ : std_logic;
SIGNAL \myDivider|Add1~50_combout\ : std_logic;
SIGNAL \myDivider|Add1~49\ : std_logic;
SIGNAL \myDivider|Add1~51_combout\ : std_logic;
SIGNAL \myDivider|Add0~33\ : std_logic;
SIGNAL \myDivider|Add0~34_combout\ : std_logic;
SIGNAL \myDivider|Add1~53_combout\ : std_logic;
SIGNAL \myDivider|Add0~35\ : std_logic;
SIGNAL \myDivider|Add0~36_combout\ : std_logic;
SIGNAL \myDivider|Add1~52\ : std_logic;
SIGNAL \myDivider|Add1~54_combout\ : std_logic;
SIGNAL \myDivider|Add1~56_combout\ : std_logic;
SIGNAL \myDivider|Add0~37\ : std_logic;
SIGNAL \myDivider|Add0~38_combout\ : std_logic;
SIGNAL \myDivider|Add1~55\ : std_logic;
SIGNAL \myDivider|Add1~57_combout\ : std_logic;
SIGNAL \myDivider|Add1~59_combout\ : std_logic;
SIGNAL \myDivider|Add1~58\ : std_logic;
SIGNAL \myDivider|Add1~60_combout\ : std_logic;
SIGNAL \myDivider|Add0~39\ : std_logic;
SIGNAL \myDivider|Add0~40_combout\ : std_logic;
SIGNAL \myDivider|Add1~62_combout\ : std_logic;
SIGNAL \myDivider|Add1~61\ : std_logic;
SIGNAL \myDivider|Add1~63_combout\ : std_logic;
SIGNAL \myDivider|Add0~41\ : std_logic;
SIGNAL \myDivider|Add0~42_combout\ : std_logic;
SIGNAL \myDivider|Add1~65_combout\ : std_logic;
SIGNAL \myDivider|Add1~64\ : std_logic;
SIGNAL \myDivider|Add1~66_combout\ : std_logic;
SIGNAL \myDivider|Add0~43\ : std_logic;
SIGNAL \myDivider|Add0~44_combout\ : std_logic;
SIGNAL \myDivider|Add1~68_combout\ : std_logic;
SIGNAL \myDivider|Add1~67\ : std_logic;
SIGNAL \myDivider|Add1~69_combout\ : std_logic;
SIGNAL \myDivider|Add0~45\ : std_logic;
SIGNAL \myDivider|Add0~46_combout\ : std_logic;
SIGNAL \myDivider|Add1~71_combout\ : std_logic;
SIGNAL \myDivider|Add1~70\ : std_logic;
SIGNAL \myDivider|Add1~72_combout\ : std_logic;
SIGNAL \myDivider|Add0~47\ : std_logic;
SIGNAL \myDivider|Add0~48_combout\ : std_logic;
SIGNAL \myDivider|Add1~74_combout\ : std_logic;
SIGNAL \myDivider|Add0~49\ : std_logic;
SIGNAL \myDivider|Add0~50_combout\ : std_logic;
SIGNAL \myDivider|Add1~73\ : std_logic;
SIGNAL \myDivider|Add1~75_combout\ : std_logic;
SIGNAL \myDivider|Add1~77_combout\ : std_logic;
SIGNAL \myDivider|Add0~51\ : std_logic;
SIGNAL \myDivider|Add0~52_combout\ : std_logic;
SIGNAL \myDivider|Add1~76\ : std_logic;
SIGNAL \myDivider|Add1~78_combout\ : std_logic;
SIGNAL \myDivider|Add1~80_combout\ : std_logic;
SIGNAL \myDivider|Add1~79\ : std_logic;
SIGNAL \myDivider|Add1~81_combout\ : std_logic;
SIGNAL \myDivider|Add0~53\ : std_logic;
SIGNAL \myDivider|Add0~54_combout\ : std_logic;
SIGNAL \myDivider|Add1~83_combout\ : std_logic;
SIGNAL \myDivider|Add0~55\ : std_logic;
SIGNAL \myDivider|Add0~56_combout\ : std_logic;
SIGNAL \myDivider|Add1~82\ : std_logic;
SIGNAL \myDivider|Add1~84_combout\ : std_logic;
SIGNAL \myDivider|Add1~86_combout\ : std_logic;
SIGNAL \myDivider|Add1~85\ : std_logic;
SIGNAL \myDivider|Add1~87_combout\ : std_logic;
SIGNAL \myDivider|Add0~57\ : std_logic;
SIGNAL \myDivider|Add0~58_combout\ : std_logic;
SIGNAL \myDivider|Add1~89_combout\ : std_logic;
SIGNAL \myDivider|Add1~88\ : std_logic;
SIGNAL \myDivider|Add1~90_combout\ : std_logic;
SIGNAL \myDivider|Add0~59\ : std_logic;
SIGNAL \myDivider|Add0~60_combout\ : std_logic;
SIGNAL \myDivider|Add1~92_combout\ : std_logic;
SIGNAL \myDivider|Add1~91\ : std_logic;
SIGNAL \myDivider|Add1~93_combout\ : std_logic;
SIGNAL \myDivider|Add0~61\ : std_logic;
SIGNAL \myDivider|Add0~62_combout\ : std_logic;
SIGNAL \myDivider|Add1~95_combout\ : std_logic;
SIGNAL \myDivider|Add1~94\ : std_logic;
SIGNAL \myDivider|Add1~96_combout\ : std_logic;
SIGNAL \myDivider|Add0~63\ : std_logic;
SIGNAL \myDivider|Add0~64_combout\ : std_logic;
SIGNAL \myDivider|Add1~98_combout\ : std_logic;
SIGNAL \myDivider|Add1~97\ : std_logic;
SIGNAL \myDivider|Add1~99_combout\ : std_logic;
SIGNAL \myDivider|Add0~65\ : std_logic;
SIGNAL \myDivider|Add0~66_combout\ : std_logic;
SIGNAL \myDivider|Add1~101_combout\ : std_logic;
SIGNAL \myDivider|Add0~67\ : std_logic;
SIGNAL \myDivider|Add0~68_combout\ : std_logic;
SIGNAL \myDivider|Add1~100\ : std_logic;
SIGNAL \myDivider|Add1~102_combout\ : std_logic;
SIGNAL \myDivider|Add1~104_combout\ : std_logic;
SIGNAL \myDivider|Add0~69\ : std_logic;
SIGNAL \myDivider|Add0~70_combout\ : std_logic;
SIGNAL \myDivider|Add1~103\ : std_logic;
SIGNAL \myDivider|Add1~105_combout\ : std_logic;
SIGNAL \myDivider|Add1~107_combout\ : std_logic;
SIGNAL \myDivider|Add0~71\ : std_logic;
SIGNAL \myDivider|Add0~72_combout\ : std_logic;
SIGNAL \myDivider|Add1~106\ : std_logic;
SIGNAL \myDivider|Add1~108_combout\ : std_logic;
SIGNAL \myDivider|Add1~110_combout\ : std_logic;
SIGNAL \myDivider|Add1~109\ : std_logic;
SIGNAL \myDivider|Add1~111_combout\ : std_logic;
SIGNAL \myDivider|Add0~73\ : std_logic;
SIGNAL \myDivider|Add0~74_combout\ : std_logic;
SIGNAL \myDivider|Add1~113_combout\ : std_logic;
SIGNAL \myDivider|Add1~112\ : std_logic;
SIGNAL \myDivider|Add1~114_combout\ : std_logic;
SIGNAL \myDivider|Add0~75\ : std_logic;
SIGNAL \myDivider|Add0~76_combout\ : std_logic;
SIGNAL \myDivider|Add1~116_combout\ : std_logic;
SIGNAL \myDivider|Add1~115\ : std_logic;
SIGNAL \myDivider|Add1~117_combout\ : std_logic;
SIGNAL \myDivider|Add0~77\ : std_logic;
SIGNAL \myDivider|Add0~78_combout\ : std_logic;
SIGNAL \myDivider|Add1~119_combout\ : std_logic;
SIGNAL \myDivider|Add0~79\ : std_logic;
SIGNAL \myDivider|Add0~80_combout\ : std_logic;
SIGNAL \myDivider|Add1~118\ : std_logic;
SIGNAL \myDivider|Add1~120_combout\ : std_logic;
SIGNAL \myDivider|Add1~122_combout\ : std_logic;
SIGNAL \myDivider|Add0~81\ : std_logic;
SIGNAL \myDivider|Add0~82_combout\ : std_logic;
SIGNAL \myDivider|Add1~121\ : std_logic;
SIGNAL \myDivider|Add1~123_combout\ : std_logic;
SIGNAL \myDivider|Add1~125_combout\ : std_logic;
SIGNAL \myDivider|Add1~124\ : std_logic;
SIGNAL \myDivider|Add1~126_combout\ : std_logic;
SIGNAL \myDivider|Add0~83\ : std_logic;
SIGNAL \myDivider|Add0~84_combout\ : std_logic;
SIGNAL \myDivider|Add1~128_combout\ : std_logic;
SIGNAL \myDivider|Add0~85\ : std_logic;
SIGNAL \myDivider|Add0~86_combout\ : std_logic;
SIGNAL \myDivider|Add1~127\ : std_logic;
SIGNAL \myDivider|Add1~129_combout\ : std_logic;
SIGNAL \myDivider|Add1~131_combout\ : std_logic;
SIGNAL \myDivider|Add0~87\ : std_logic;
SIGNAL \myDivider|Add0~88_combout\ : std_logic;
SIGNAL \myDivider|Add1~130\ : std_logic;
SIGNAL \myDivider|Add1~132_combout\ : std_logic;
SIGNAL \myDivider|Add1~134_combout\ : std_logic;
SIGNAL \myDivider|Add1~133\ : std_logic;
SIGNAL \myDivider|Add1~135_combout\ : std_logic;
SIGNAL \myDivider|Add0~89\ : std_logic;
SIGNAL \myDivider|Add0~90_combout\ : std_logic;
SIGNAL \myDivider|Add1~137_combout\ : std_logic;
SIGNAL \myDivider|Add0~91\ : std_logic;
SIGNAL \myDivider|Add0~92_combout\ : std_logic;
SIGNAL \myDivider|Add1~136\ : std_logic;
SIGNAL \myDivider|Add1~138_combout\ : std_logic;
SIGNAL \myDivider|Add1~140_combout\ : std_logic;
SIGNAL \myDivider|Add0~93\ : std_logic;
SIGNAL \myDivider|Add0~94_combout\ : std_logic;
SIGNAL \myDivider|Add1~139\ : std_logic;
SIGNAL \myDivider|Add1~141_combout\ : std_logic;
SIGNAL \myDivider|Add1~143_combout\ : std_logic;
SIGNAL \myDivider|Add1~142\ : std_logic;
SIGNAL \myDivider|Add1~144_combout\ : std_logic;
SIGNAL \myDivider|Add0~95\ : std_logic;
SIGNAL \myDivider|Add0~96_combout\ : std_logic;
SIGNAL \myDivider|Add1~146_combout\ : std_logic;
SIGNAL \myDivider|Add0~97\ : std_logic;
SIGNAL \myDivider|Add0~98_combout\ : std_logic;
SIGNAL \myDivider|Add1~145\ : std_logic;
SIGNAL \myDivider|Add1~147_combout\ : std_logic;
SIGNAL \myDivider|Add1~149_combout\ : std_logic;
SIGNAL \myDivider|Add0~99\ : std_logic;
SIGNAL \myDivider|Add0~100_combout\ : std_logic;
SIGNAL \myDivider|Add1~148\ : std_logic;
SIGNAL \myDivider|Add1~150_combout\ : std_logic;
SIGNAL \myDivider|Add1~152_combout\ : std_logic;
SIGNAL \myDivider|Add0~101\ : std_logic;
SIGNAL \myDivider|Add0~102_combout\ : std_logic;
SIGNAL \myDivider|Add1~151\ : std_logic;
SIGNAL \myDivider|Add1~153_combout\ : std_logic;
SIGNAL \myDivider|Add1~155_combout\ : std_logic;
SIGNAL \myDivider|Add0~103\ : std_logic;
SIGNAL \myDivider|Add0~104_combout\ : std_logic;
SIGNAL \myDivider|Add1~154\ : std_logic;
SIGNAL \myDivider|Add1~156_combout\ : std_logic;
SIGNAL \myDivider|Add1~158_combout\ : std_logic;
SIGNAL \myDivider|Add0~105\ : std_logic;
SIGNAL \myDivider|Add0~106_combout\ : std_logic;
SIGNAL \myDivider|Add1~157\ : std_logic;
SIGNAL \myDivider|Add1~159_combout\ : std_logic;
SIGNAL \myDivider|Add1~161_combout\ : std_logic;
SIGNAL \myDivider|Add1~160\ : std_logic;
SIGNAL \myDivider|Add1~162_combout\ : std_logic;
SIGNAL \myDivider|Add0~107\ : std_logic;
SIGNAL \myDivider|Add0~108_combout\ : std_logic;
SIGNAL \myDivider|Add1~164_combout\ : std_logic;
SIGNAL \myDivider|Add1~163\ : std_logic;
SIGNAL \myDivider|Add1~165_combout\ : std_logic;
SIGNAL \myDivider|Add0~109\ : std_logic;
SIGNAL \myDivider|Add0~110_combout\ : std_logic;
SIGNAL \myDivider|Add1~167_combout\ : std_logic;
SIGNAL \myDivider|Add0~111\ : std_logic;
SIGNAL \myDivider|Add0~112_combout\ : std_logic;
SIGNAL \myDivider|Add1~166\ : std_logic;
SIGNAL \myDivider|Add1~168_combout\ : std_logic;
SIGNAL \myDivider|Add1~170_combout\ : std_logic;
SIGNAL \myDivider|Add1~169\ : std_logic;
SIGNAL \myDivider|Add1~171_combout\ : std_logic;
SIGNAL \myDivider|Add0~113\ : std_logic;
SIGNAL \myDivider|Add0~114_combout\ : std_logic;
SIGNAL \myDivider|Add1~173_combout\ : std_logic;
SIGNAL \myDivider|Add1~172\ : std_logic;
SIGNAL \myDivider|Add1~174_combout\ : std_logic;
SIGNAL \myDivider|Add0~115\ : std_logic;
SIGNAL \myDivider|Add0~116_combout\ : std_logic;
SIGNAL \myDivider|Add1~176_combout\ : std_logic;
SIGNAL \myDivider|Add1~175\ : std_logic;
SIGNAL \myDivider|Add1~177_combout\ : std_logic;
SIGNAL \myDivider|Add0~117\ : std_logic;
SIGNAL \myDivider|Add0~118_combout\ : std_logic;
SIGNAL \myDivider|Add1~179_combout\ : std_logic;
SIGNAL \myDivider|Add1~178\ : std_logic;
SIGNAL \myDivider|Add1~180_combout\ : std_logic;
SIGNAL \myDivider|Add0~119\ : std_logic;
SIGNAL \myDivider|Add0~120_combout\ : std_logic;
SIGNAL \myDivider|Add1~182_combout\ : std_logic;
SIGNAL \myDivider|Add0~121\ : std_logic;
SIGNAL \myDivider|Add0~122_combout\ : std_logic;
SIGNAL \myDivider|Add1~181\ : std_logic;
SIGNAL \myDivider|Add1~183_combout\ : std_logic;
SIGNAL \myDivider|Add1~185_combout\ : std_logic;
SIGNAL \myDivider|Add0~123\ : std_logic;
SIGNAL \myDivider|Add0~124_combout\ : std_logic;
SIGNAL \myDivider|Add1~184\ : std_logic;
SIGNAL \myDivider|Add1~186_combout\ : std_logic;
SIGNAL \myDivider|Add1~188_combout\ : std_logic;
SIGNAL \myDivider|Add0~125\ : std_logic;
SIGNAL \myDivider|Add0~126_combout\ : std_logic;
SIGNAL \myDivider|Add1~187\ : std_logic;
SIGNAL \myDivider|Add1~189_combout\ : std_logic;
SIGNAL \myDivider|Add1~191_combout\ : std_logic;
SIGNAL \myDivider|Add1~190\ : std_logic;
SIGNAL \myDivider|Add1~192_combout\ : std_logic;
SIGNAL \myDivider|Add0~127\ : std_logic;
SIGNAL \myDivider|Add0~128_combout\ : std_logic;
SIGNAL \myDivider|Add1~382_combout\ : std_logic;
SIGNAL \myDivider|Add1~193\ : std_logic;
SIGNAL \myDivider|Add1~194_combout\ : std_logic;
SIGNAL \myDivider|Add0~129\ : std_logic;
SIGNAL \myDivider|Add0~130_combout\ : std_logic;
SIGNAL \myDivider|Add1~381_combout\ : std_logic;
SIGNAL \myDivider|Add1~195\ : std_logic;
SIGNAL \myDivider|Add1~196_combout\ : std_logic;
SIGNAL \myDivider|Add0~131\ : std_logic;
SIGNAL \myDivider|Add0~132_combout\ : std_logic;
SIGNAL \myDivider|Add1~380_combout\ : std_logic;
SIGNAL \myDivider|Add1~197\ : std_logic;
SIGNAL \myDivider|Add1~198_combout\ : std_logic;
SIGNAL \myDivider|Add0~133\ : std_logic;
SIGNAL \myDivider|Add0~134_combout\ : std_logic;
SIGNAL \myDivider|Add1~379_combout\ : std_logic;
SIGNAL \myDivider|Add0~135\ : std_logic;
SIGNAL \myDivider|Add0~136_combout\ : std_logic;
SIGNAL \myDivider|Add1~199\ : std_logic;
SIGNAL \myDivider|Add1~200_combout\ : std_logic;
SIGNAL \myDivider|Add1~378_combout\ : std_logic;
SIGNAL \myDivider|Add0~137\ : std_logic;
SIGNAL \myDivider|Add0~138_combout\ : std_logic;
SIGNAL \myDivider|Add1~201\ : std_logic;
SIGNAL \myDivider|Add1~202_combout\ : std_logic;
SIGNAL \myDivider|Add1~377_combout\ : std_logic;
SIGNAL \myDivider|Add0~139\ : std_logic;
SIGNAL \myDivider|Add0~140_combout\ : std_logic;
SIGNAL \myDivider|Add1~203\ : std_logic;
SIGNAL \myDivider|Add1~204_combout\ : std_logic;
SIGNAL \myDivider|Add1~376_combout\ : std_logic;
SIGNAL \myDivider|Add0~141\ : std_logic;
SIGNAL \myDivider|Add0~142_combout\ : std_logic;
SIGNAL \myDivider|Add1~205\ : std_logic;
SIGNAL \myDivider|Add1~206_combout\ : std_logic;
SIGNAL \myDivider|Add1~375_combout\ : std_logic;
SIGNAL \myDivider|Add1~207\ : std_logic;
SIGNAL \myDivider|Add1~208_combout\ : std_logic;
SIGNAL \myDivider|Add0~143\ : std_logic;
SIGNAL \myDivider|Add0~144_combout\ : std_logic;
SIGNAL \myDivider|Add1~374_combout\ : std_logic;
SIGNAL \myDivider|Add1~209\ : std_logic;
SIGNAL \myDivider|Add1~210_combout\ : std_logic;
SIGNAL \myDivider|Add0~145\ : std_logic;
SIGNAL \myDivider|Add0~146_combout\ : std_logic;
SIGNAL \myDivider|Add1~373_combout\ : std_logic;
SIGNAL \myDivider|Add0~147\ : std_logic;
SIGNAL \myDivider|Add0~148_combout\ : std_logic;
SIGNAL \myDivider|Add1~211\ : std_logic;
SIGNAL \myDivider|Add1~212_combout\ : std_logic;
SIGNAL \myDivider|Add1~372_combout\ : std_logic;
SIGNAL \myDivider|Add1~213\ : std_logic;
SIGNAL \myDivider|Add1~214_combout\ : std_logic;
SIGNAL \myDivider|Add0~149\ : std_logic;
SIGNAL \myDivider|Add0~150_combout\ : std_logic;
SIGNAL \myDivider|Add1~371_combout\ : std_logic;
SIGNAL \myDivider|Add0~151\ : std_logic;
SIGNAL \myDivider|Add0~152_combout\ : std_logic;
SIGNAL \myDivider|Add1~215\ : std_logic;
SIGNAL \myDivider|Add1~216_combout\ : std_logic;
SIGNAL \myDivider|Add1~370_combout\ : std_logic;
SIGNAL \myDivider|Add1~217\ : std_logic;
SIGNAL \myDivider|Add1~218_combout\ : std_logic;
SIGNAL \myDivider|Add0~153\ : std_logic;
SIGNAL \myDivider|Add0~154_combout\ : std_logic;
SIGNAL \myDivider|Add1~369_combout\ : std_logic;
SIGNAL \myDivider|Add1~219\ : std_logic;
SIGNAL \myDivider|Add1~220_combout\ : std_logic;
SIGNAL \myDivider|Add0~155\ : std_logic;
SIGNAL \myDivider|Add0~156_combout\ : std_logic;
SIGNAL \myDivider|Add1~368_combout\ : std_logic;
SIGNAL \myDivider|Add0~157\ : std_logic;
SIGNAL \myDivider|Add0~158_combout\ : std_logic;
SIGNAL \myDivider|Add1~221\ : std_logic;
SIGNAL \myDivider|Add1~222_combout\ : std_logic;
SIGNAL \myDivider|Add1~367_combout\ : std_logic;
SIGNAL \myDivider|Add0~159\ : std_logic;
SIGNAL \myDivider|Add0~160_combout\ : std_logic;
SIGNAL \myDivider|Add1~223\ : std_logic;
SIGNAL \myDivider|Add1~224_combout\ : std_logic;
SIGNAL \myDivider|Add1~366_combout\ : std_logic;
SIGNAL \myDivider|Add1~225\ : std_logic;
SIGNAL \myDivider|Add1~226_combout\ : std_logic;
SIGNAL \myDivider|Add0~161\ : std_logic;
SIGNAL \myDivider|Add0~162_combout\ : std_logic;
SIGNAL \myDivider|Add1~365_combout\ : std_logic;
SIGNAL \myDivider|Add1~227\ : std_logic;
SIGNAL \myDivider|Add1~228_combout\ : std_logic;
SIGNAL \myDivider|Add0~163\ : std_logic;
SIGNAL \myDivider|Add0~164_combout\ : std_logic;
SIGNAL \myDivider|Add1~364_combout\ : std_logic;
SIGNAL \myDivider|Add1~229\ : std_logic;
SIGNAL \myDivider|Add1~230_combout\ : std_logic;
SIGNAL \myDivider|Add0~165\ : std_logic;
SIGNAL \myDivider|Add0~166_combout\ : std_logic;
SIGNAL \myDivider|Add1~363_combout\ : std_logic;
SIGNAL \myDivider|Add0~167\ : std_logic;
SIGNAL \myDivider|Add0~168_combout\ : std_logic;
SIGNAL \myDivider|Add1~231\ : std_logic;
SIGNAL \myDivider|Add1~232_combout\ : std_logic;
SIGNAL \myDivider|Add1~362_combout\ : std_logic;
SIGNAL \myDivider|Add0~169\ : std_logic;
SIGNAL \myDivider|Add0~170_combout\ : std_logic;
SIGNAL \myDivider|Add1~233\ : std_logic;
SIGNAL \myDivider|Add1~234_combout\ : std_logic;
SIGNAL \myDivider|Add1~361_combout\ : std_logic;
SIGNAL \myDivider|Add0~171\ : std_logic;
SIGNAL \myDivider|Add0~172_combout\ : std_logic;
SIGNAL \myDivider|Add1~235\ : std_logic;
SIGNAL \myDivider|Add1~236_combout\ : std_logic;
SIGNAL \myDivider|Add1~360_combout\ : std_logic;
SIGNAL \myDivider|Add0~173\ : std_logic;
SIGNAL \myDivider|Add0~174_combout\ : std_logic;
SIGNAL \myDivider|Add1~237\ : std_logic;
SIGNAL \myDivider|Add1~238_combout\ : std_logic;
SIGNAL \myDivider|Add1~359_combout\ : std_logic;
SIGNAL \myDivider|Add1~239\ : std_logic;
SIGNAL \myDivider|Add1~240_combout\ : std_logic;
SIGNAL \myDivider|Add0~175\ : std_logic;
SIGNAL \myDivider|Add0~176_combout\ : std_logic;
SIGNAL \myDivider|Add1~358_combout\ : std_logic;
SIGNAL \myDivider|Add1~241\ : std_logic;
SIGNAL \myDivider|Add1~242_combout\ : std_logic;
SIGNAL \myDivider|Add0~177\ : std_logic;
SIGNAL \myDivider|Add0~178_combout\ : std_logic;
SIGNAL \myDivider|Add1~357_combout\ : std_logic;
SIGNAL \myDivider|Add0~179\ : std_logic;
SIGNAL \myDivider|Add0~180_combout\ : std_logic;
SIGNAL \myDivider|Add1~243\ : std_logic;
SIGNAL \myDivider|Add1~244_combout\ : std_logic;
SIGNAL \myDivider|Add1~356_combout\ : std_logic;
SIGNAL \myDivider|Add1~245\ : std_logic;
SIGNAL \myDivider|Add1~246_combout\ : std_logic;
SIGNAL \myDivider|Add0~181\ : std_logic;
SIGNAL \myDivider|Add0~182_combout\ : std_logic;
SIGNAL \myDivider|Add1~355_combout\ : std_logic;
SIGNAL \myDivider|Add0~183\ : std_logic;
SIGNAL \myDivider|Add0~184_combout\ : std_logic;
SIGNAL \myDivider|Add1~247\ : std_logic;
SIGNAL \myDivider|Add1~248_combout\ : std_logic;
SIGNAL \myDivider|Add1~354_combout\ : std_logic;
SIGNAL \myDivider|Add1~249\ : std_logic;
SIGNAL \myDivider|Add1~250_combout\ : std_logic;
SIGNAL \myDivider|Add0~185\ : std_logic;
SIGNAL \myDivider|Add0~186_combout\ : std_logic;
SIGNAL \myDivider|Add1~353_combout\ : std_logic;
SIGNAL \myDivider|Add1~251\ : std_logic;
SIGNAL \myDivider|Add1~252_combout\ : std_logic;
SIGNAL \myDivider|Add0~187\ : std_logic;
SIGNAL \myDivider|Add0~188_combout\ : std_logic;
SIGNAL \myDivider|Add1~352_combout\ : std_logic;
SIGNAL \myDivider|Add0~189\ : std_logic;
SIGNAL \myDivider|Add0~190_combout\ : std_logic;
SIGNAL \myDivider|Add1~253\ : std_logic;
SIGNAL \myDivider|Add1~254_combout\ : std_logic;
SIGNAL \myDivider|Add1~351_combout\ : std_logic;
SIGNAL \myDivider|Add1~255\ : std_logic;
SIGNAL \myDivider|Add1~256_combout\ : std_logic;
SIGNAL \myDivider|Add0~191\ : std_logic;
SIGNAL \myDivider|Add0~192_combout\ : std_logic;
SIGNAL \myDivider|Add1~350_combout\ : std_logic;
SIGNAL \myDivider|Add1~257\ : std_logic;
SIGNAL \myDivider|Add1~258_combout\ : std_logic;
SIGNAL \myDivider|Add0~193\ : std_logic;
SIGNAL \myDivider|Add0~194_combout\ : std_logic;
SIGNAL \myDivider|Add1~349_combout\ : std_logic;
SIGNAL \myDivider|Add1~259\ : std_logic;
SIGNAL \myDivider|Add1~260_combout\ : std_logic;
SIGNAL \myDivider|Add0~195\ : std_logic;
SIGNAL \myDivider|Add0~196_combout\ : std_logic;
SIGNAL \myDivider|Add1~348_combout\ : std_logic;
SIGNAL \myDivider|Add1~261\ : std_logic;
SIGNAL \myDivider|Add1~262_combout\ : std_logic;
SIGNAL \myDivider|Add0~197\ : std_logic;
SIGNAL \myDivider|Add0~198_combout\ : std_logic;
SIGNAL \myDivider|Add1~347_combout\ : std_logic;
SIGNAL \myDivider|Add0~199\ : std_logic;
SIGNAL \myDivider|Add0~200_combout\ : std_logic;
SIGNAL \myDivider|Add1~263\ : std_logic;
SIGNAL \myDivider|Add1~264_combout\ : std_logic;
SIGNAL \myDivider|Add1~346_combout\ : std_logic;
SIGNAL \myDivider|Add0~201\ : std_logic;
SIGNAL \myDivider|Add0~202_combout\ : std_logic;
SIGNAL \myDivider|Add1~265\ : std_logic;
SIGNAL \myDivider|Add1~266_combout\ : std_logic;
SIGNAL \myDivider|Add1~345_combout\ : std_logic;
SIGNAL \myDivider|Add0~203\ : std_logic;
SIGNAL \myDivider|Add0~204_combout\ : std_logic;
SIGNAL \myDivider|Add1~267\ : std_logic;
SIGNAL \myDivider|Add1~268_combout\ : std_logic;
SIGNAL \myDivider|Add1~344_combout\ : std_logic;
SIGNAL \myDivider|Add0~205\ : std_logic;
SIGNAL \myDivider|Add0~206_combout\ : std_logic;
SIGNAL \myDivider|Add1~269\ : std_logic;
SIGNAL \myDivider|Add1~270_combout\ : std_logic;
SIGNAL \myDivider|Add1~343_combout\ : std_logic;
SIGNAL \myDivider|Add1~271\ : std_logic;
SIGNAL \myDivider|Add1~272_combout\ : std_logic;
SIGNAL \myDivider|Add0~207\ : std_logic;
SIGNAL \myDivider|Add0~208_combout\ : std_logic;
SIGNAL \myDivider|Add1~342_combout\ : std_logic;
SIGNAL \myDivider|Add1~273\ : std_logic;
SIGNAL \myDivider|Add1~274_combout\ : std_logic;
SIGNAL \myDivider|Add0~209\ : std_logic;
SIGNAL \myDivider|Add0~210_combout\ : std_logic;
SIGNAL \myDivider|Add1~341_combout\ : std_logic;
SIGNAL \myDivider|Add0~211\ : std_logic;
SIGNAL \myDivider|Add0~212_combout\ : std_logic;
SIGNAL \myDivider|Add1~275\ : std_logic;
SIGNAL \myDivider|Add1~276_combout\ : std_logic;
SIGNAL \myDivider|Add1~340_combout\ : std_logic;
SIGNAL \myDivider|Add1~277\ : std_logic;
SIGNAL \myDivider|Add1~278_combout\ : std_logic;
SIGNAL \myDivider|Add0~213\ : std_logic;
SIGNAL \myDivider|Add0~214_combout\ : std_logic;
SIGNAL \myDivider|Add1~339_combout\ : std_logic;
SIGNAL \myDivider|Add0~215\ : std_logic;
SIGNAL \myDivider|Add0~216_combout\ : std_logic;
SIGNAL \myDivider|Add1~279\ : std_logic;
SIGNAL \myDivider|Add1~280_combout\ : std_logic;
SIGNAL \myDivider|Add1~338_combout\ : std_logic;
SIGNAL \myDivider|Add1~281\ : std_logic;
SIGNAL \myDivider|Add1~282_combout\ : std_logic;
SIGNAL \myDivider|Add0~217\ : std_logic;
SIGNAL \myDivider|Add0~218_combout\ : std_logic;
SIGNAL \myDivider|Add1~337_combout\ : std_logic;
SIGNAL \myDivider|Add1~283\ : std_logic;
SIGNAL \myDivider|Add1~284_combout\ : std_logic;
SIGNAL \myDivider|Add0~219\ : std_logic;
SIGNAL \myDivider|Add0~220_combout\ : std_logic;
SIGNAL \myDivider|Add1~336_combout\ : std_logic;
SIGNAL \myDivider|Add0~221\ : std_logic;
SIGNAL \myDivider|Add0~222_combout\ : std_logic;
SIGNAL \myDivider|Add1~285\ : std_logic;
SIGNAL \myDivider|Add1~286_combout\ : std_logic;
SIGNAL \myDivider|Add1~335_combout\ : std_logic;
SIGNAL \myDivider|Add1~287\ : std_logic;
SIGNAL \myDivider|Add1~288_combout\ : std_logic;
SIGNAL \myDivider|Add0~223\ : std_logic;
SIGNAL \myDivider|Add0~224_combout\ : std_logic;
SIGNAL \myDivider|Add1~334_combout\ : std_logic;
SIGNAL \myDivider|Add1~289\ : std_logic;
SIGNAL \myDivider|Add1~290_combout\ : std_logic;
SIGNAL \myDivider|Add0~225\ : std_logic;
SIGNAL \myDivider|Add0~226_combout\ : std_logic;
SIGNAL \myDivider|Add1~333_combout\ : std_logic;
SIGNAL \myDivider|Add1~291\ : std_logic;
SIGNAL \myDivider|Add1~292_combout\ : std_logic;
SIGNAL \myDivider|Add0~227\ : std_logic;
SIGNAL \myDivider|Add0~228_combout\ : std_logic;
SIGNAL \myDivider|Add1~332_combout\ : std_logic;
SIGNAL \myDivider|Add1~293\ : std_logic;
SIGNAL \myDivider|Add1~294_combout\ : std_logic;
SIGNAL \myDivider|Add0~229\ : std_logic;
SIGNAL \myDivider|Add0~230_combout\ : std_logic;
SIGNAL \myDivider|Add1~331_combout\ : std_logic;
SIGNAL \myDivider|Add0~231\ : std_logic;
SIGNAL \myDivider|Add0~232_combout\ : std_logic;
SIGNAL \myDivider|Add1~295\ : std_logic;
SIGNAL \myDivider|Add1~296_combout\ : std_logic;
SIGNAL \myDivider|Add1~330_combout\ : std_logic;
SIGNAL \myDivider|Add0~233\ : std_logic;
SIGNAL \myDivider|Add0~234_combout\ : std_logic;
SIGNAL \myDivider|Add1~297\ : std_logic;
SIGNAL \myDivider|Add1~298_combout\ : std_logic;
SIGNAL \myDivider|Add1~329_combout\ : std_logic;
SIGNAL \myDivider|Add0~235\ : std_logic;
SIGNAL \myDivider|Add0~236_combout\ : std_logic;
SIGNAL \myDivider|Add1~299\ : std_logic;
SIGNAL \myDivider|Add1~300_combout\ : std_logic;
SIGNAL \myDivider|Add1~328_combout\ : std_logic;
SIGNAL \myDivider|Add0~237\ : std_logic;
SIGNAL \myDivider|Add0~238_combout\ : std_logic;
SIGNAL \myDivider|Add1~301\ : std_logic;
SIGNAL \myDivider|Add1~302_combout\ : std_logic;
SIGNAL \myDivider|Add1~327_combout\ : std_logic;
SIGNAL \myDivider|Add1~303\ : std_logic;
SIGNAL \myDivider|Add1~304_combout\ : std_logic;
SIGNAL \myDivider|Add0~239\ : std_logic;
SIGNAL \myDivider|Add0~240_combout\ : std_logic;
SIGNAL \myDivider|Add1~326_combout\ : std_logic;
SIGNAL \myDivider|Add1~305\ : std_logic;
SIGNAL \myDivider|Add1~306_combout\ : std_logic;
SIGNAL \myDivider|Add0~241\ : std_logic;
SIGNAL \myDivider|Add0~242_combout\ : std_logic;
SIGNAL \myDivider|Add1~325_combout\ : std_logic;
SIGNAL \myDivider|Add0~243\ : std_logic;
SIGNAL \myDivider|Add0~244_combout\ : std_logic;
SIGNAL \myDivider|Add1~307\ : std_logic;
SIGNAL \myDivider|Add1~308_combout\ : std_logic;
SIGNAL \myDivider|Add1~324_combout\ : std_logic;
SIGNAL \myDivider|Add1~309\ : std_logic;
SIGNAL \myDivider|Add1~310_combout\ : std_logic;
SIGNAL \myDivider|Add0~245\ : std_logic;
SIGNAL \myDivider|Add0~246_combout\ : std_logic;
SIGNAL \myDivider|Add1~323_combout\ : std_logic;
SIGNAL \myDivider|Add0~247\ : std_logic;
SIGNAL \myDivider|Add0~248_combout\ : std_logic;
SIGNAL \myDivider|Add1~311\ : std_logic;
SIGNAL \myDivider|Add1~312_combout\ : std_logic;
SIGNAL \myDivider|Add1~322_combout\ : std_logic;
SIGNAL \myDivider|Add1~313\ : std_logic;
SIGNAL \myDivider|Add1~314_combout\ : std_logic;
SIGNAL \myDivider|Add0~249\ : std_logic;
SIGNAL \myDivider|Add0~250_combout\ : std_logic;
SIGNAL \myDivider|Add1~321_combout\ : std_logic;
SIGNAL \myDivider|Add1~315\ : std_logic;
SIGNAL \myDivider|Add1~316_combout\ : std_logic;
SIGNAL \myDivider|Add0~251\ : std_logic;
SIGNAL \myDivider|Add0~252_combout\ : std_logic;
SIGNAL \myDivider|Add1~320_combout\ : std_logic;
SIGNAL \myDivider|Add0~253\ : std_logic;
SIGNAL \myDivider|Add0~254_combout\ : std_logic;
SIGNAL \myDivider|Add1~317\ : std_logic;
SIGNAL \myDivider|Add1~318_combout\ : std_logic;
SIGNAL \myDivider|Remainder_Reg~2_combout\ : std_logic;
SIGNAL \myDivider|Remainder_Reg~3_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~0_combout\ : std_logic;
SIGNAL \myDivider|Quotient[0]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient[0]~0_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[0]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[0]~0_combout\ : std_logic;
SIGNAL \Ylower~0_combout\ : std_logic;
SIGNAL \myAdder|Add0~10_combout\ : std_logic;
SIGNAL \myAdder|Add0~11_combout\ : std_logic;
SIGNAL \myAdder|Add0~17_combout\ : std_logic;
SIGNAL \myAdder|Add0~18_combout\ : std_logic;
SIGNAL \myAdder|Add0~14_combout\ : std_logic;
SIGNAL \myAdder|Add0~15_combout\ : std_logic;
SIGNAL \myAdder|Add0~12_combout\ : std_logic;
SIGNAL \myAdder|Add0~13_combout\ : std_logic;
SIGNAL \myAdder|Add0~16_combout\ : std_logic;
SIGNAL \myAdder|Add0~19_combout\ : std_logic;
SIGNAL \myAdder|Add0~7_combout\ : std_logic;
SIGNAL \myAdder|Add0~8_combout\ : std_logic;
SIGNAL \myAdder|Add0~0_combout\ : std_logic;
SIGNAL \myAdder|Add0~1_combout\ : std_logic;
SIGNAL \myAdder|Add0~2_combout\ : std_logic;
SIGNAL \myAdder|Add0~3_combout\ : std_logic;
SIGNAL \myAdder|Add0~4_combout\ : std_logic;
SIGNAL \myAdder|Add0~5_combout\ : std_logic;
SIGNAL \myAdder|Add0~6_combout\ : std_logic;
SIGNAL \myAdder|Add0~9_combout\ : std_logic;
SIGNAL \myAdder|Add0~81_combout\ : std_logic;
SIGNAL \myAdder|Add0~82_combout\ : std_logic;
SIGNAL \myAdder|Add0~83_combout\ : std_logic;
SIGNAL \myAdder|Add0~84_combout\ : std_logic;
SIGNAL \myAdder|Add0~85_combout\ : std_logic;
SIGNAL \myAdder|Add0~79_combout\ : std_logic;
SIGNAL \myAdder|Add0~80_combout\ : std_logic;
SIGNAL \myAdder|Add0~86_combout\ : std_logic;
SIGNAL \myAdder|Add0~87_combout\ : std_logic;
SIGNAL \myAdder|Add0~88_combout\ : std_logic;
SIGNAL \myAdder|Add0~76_combout\ : std_logic;
SIGNAL \myAdder|Add0~77_combout\ : std_logic;
SIGNAL \myAdder|Add0~73_combout\ : std_logic;
SIGNAL \myAdder|Add0~74_combout\ : std_logic;
SIGNAL \myAdder|Add0~71_combout\ : std_logic;
SIGNAL \myAdder|Add0~72_combout\ : std_logic;
SIGNAL \myAdder|Add0~75_combout\ : std_logic;
SIGNAL \myAdder|Add0~69_combout\ : std_logic;
SIGNAL \myAdder|Add0~70_combout\ : std_logic;
SIGNAL \myAdder|Add0~78_combout\ : std_logic;
SIGNAL \myAdder|Add0~54_combout\ : std_logic;
SIGNAL \myAdder|Add0~55_combout\ : std_logic;
SIGNAL \myAdder|Add0~51_combout\ : std_logic;
SIGNAL \myAdder|Add0~52_combout\ : std_logic;
SIGNAL \myAdder|Add0~49_combout\ : std_logic;
SIGNAL \myAdder|Add0~50_combout\ : std_logic;
SIGNAL \myAdder|Add0~53_combout\ : std_logic;
SIGNAL \myAdder|Add0~47_combout\ : std_logic;
SIGNAL \myAdder|Add0~48_combout\ : std_logic;
SIGNAL \myAdder|Add0~56_combout\ : std_logic;
SIGNAL \myAdder|Add0~57_combout\ : std_logic;
SIGNAL \myAdder|Add0~58_combout\ : std_logic;
SIGNAL \myAdder|Add0~64_combout\ : std_logic;
SIGNAL \myAdder|Add0~65_combout\ : std_logic;
SIGNAL \myAdder|Add0~61_combout\ : std_logic;
SIGNAL \myAdder|Add0~62_combout\ : std_logic;
SIGNAL \myAdder|Add0~59_combout\ : std_logic;
SIGNAL \myAdder|Add0~60_combout\ : std_logic;
SIGNAL \myAdder|Add0~63_combout\ : std_logic;
SIGNAL \myAdder|Add0~66_combout\ : std_logic;
SIGNAL \myAdder|Add0~25_combout\ : std_logic;
SIGNAL \myAdder|Add0~26_combout\ : std_logic;
SIGNAL \myAdder|Add0~32_combout\ : std_logic;
SIGNAL \myAdder|Add0~33_combout\ : std_logic;
SIGNAL \myAdder|Add0~29_combout\ : std_logic;
SIGNAL \myAdder|Add0~30_combout\ : std_logic;
SIGNAL \myAdder|Add0~27_combout\ : std_logic;
SIGNAL \myAdder|Add0~28_combout\ : std_logic;
SIGNAL \myAdder|Add0~31_combout\ : std_logic;
SIGNAL \myAdder|Add0~34_combout\ : std_logic;
SIGNAL \myAdder|Add0~35_combout\ : std_logic;
SIGNAL \myAdder|Add0~36_combout\ : std_logic;
SIGNAL \myAdder|Add0~37_combout\ : std_logic;
SIGNAL \myAdder|Add0~38_combout\ : std_logic;
SIGNAL \myAdder|Add0~39_combout\ : std_logic;
SIGNAL \myAdder|Add0~40_combout\ : std_logic;
SIGNAL \myAdder|Add0~41_combout\ : std_logic;
SIGNAL \myAdder|Add0~42_combout\ : std_logic;
SIGNAL \myAdder|Add0~43_combout\ : std_logic;
SIGNAL \myAdder|Add0~44_combout\ : std_logic;
SIGNAL \myAdder|Add0~24\ : std_logic;
SIGNAL \myAdder|Add0~46\ : std_logic;
SIGNAL \myAdder|Add0~68\ : std_logic;
SIGNAL \myAdder|Add0~90\ : std_logic;
SIGNAL \myAdder|Add0~91_combout\ : std_logic;
SIGNAL \myAdder|partial_Sum[0]~0_combout\ : std_logic;
SIGNAL \myAdder|partial_Sum[4]~1_combout\ : std_logic;
SIGNAL \myAdder|partial_Sum[4]~2_combout\ : std_logic;
SIGNAL \myAdder|Add0~20_combout\ : std_logic;
SIGNAL \myAdder|Add0~22_cout\ : std_logic;
SIGNAL \myAdder|Add0~23_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[0]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[0]~6_combout\ : std_logic;
SIGNAL \myAdder|Y[0]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[0]~0_combout\ : std_logic;
SIGNAL \Ylower[20]~1_combout\ : std_logic;
SIGNAL \Ylower[0]~2_combout\ : std_logic;
SIGNAL \Ylower[0]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~2_combout\ : std_logic;
SIGNAL \myDivider|Quotient[1]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[1]~feeder_combout\ : std_logic;
SIGNAL \Ylower~3_combout\ : std_logic;
SIGNAL \myAdder|Add0~45_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[1]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[1]~feeder_combout\ : std_logic;
SIGNAL \Ylower[1]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[2]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~3_combout\ : std_logic;
SIGNAL \myDivider|Quotient[2]~feeder_combout\ : std_logic;
SIGNAL \Ylower~4_combout\ : std_logic;
SIGNAL \myAdder|Add0~67_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[2]~feeder_combout\ : std_logic;
SIGNAL \Ylower[2]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[3]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~4_combout\ : std_logic;
SIGNAL \myDivider|Quotient[3]~feeder_combout\ : std_logic;
SIGNAL \Ylower~5_combout\ : std_logic;
SIGNAL \myAdder|Add0~89_combout\ : std_logic;
SIGNAL \myAdder|Y[3]~feeder_combout\ : std_logic;
SIGNAL \Ylower[3]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[4]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~5_combout\ : std_logic;
SIGNAL \myDivider|Quotient[4]~feeder_combout\ : std_logic;
SIGNAL \Ylower~6_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[4]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[60]~4_combout\ : std_logic;
SIGNAL \myAdder|Mux69~0_combout\ : std_logic;
SIGNAL \myAdder|Y[4]~feeder_combout\ : std_logic;
SIGNAL \Ylower[4]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[5]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~6_combout\ : std_logic;
SIGNAL \myDivider|Quotient[5]~feeder_combout\ : std_logic;
SIGNAL \Ylower~7_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[5]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[5]~feeder_combout\ : std_logic;
SIGNAL \Ylower[5]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~7_combout\ : std_logic;
SIGNAL \myDivider|Quotient[6]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[6]~feeder_combout\ : std_logic;
SIGNAL \Ylower~8_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[6]~feeder_combout\ : std_logic;
SIGNAL \Ylower[6]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[7]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~8_combout\ : std_logic;
SIGNAL \myDivider|Quotient[7]~feeder_combout\ : std_logic;
SIGNAL \Ylower~9_combout\ : std_logic;
SIGNAL \myAdder|Y[7]~feeder_combout\ : std_logic;
SIGNAL \Ylower[7]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~9_combout\ : std_logic;
SIGNAL \myDivider|Quotient[8]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[8]~feeder_combout\ : std_logic;
SIGNAL \Ylower~10_combout\ : std_logic;
SIGNAL \myAdder|Mux69~1_combout\ : std_logic;
SIGNAL \myAdder|Mux69~2_combout\ : std_logic;
SIGNAL \myAdder|Y[8]~feeder_combout\ : std_logic;
SIGNAL \Ylower[8]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~10_combout\ : std_logic;
SIGNAL \myDivider|Quotient[9]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[9]~feeder_combout\ : std_logic;
SIGNAL \Ylower~11_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[9]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[9]~feeder_combout\ : std_logic;
SIGNAL \Ylower[9]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[10]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~11_combout\ : std_logic;
SIGNAL \myDivider|Quotient[10]~feeder_combout\ : std_logic;
SIGNAL \Ylower~12_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[10]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[10]~feeder_combout\ : std_logic;
SIGNAL \Ylower[10]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~12_combout\ : std_logic;
SIGNAL \myDivider|Quotient[11]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[11]~feeder_combout\ : std_logic;
SIGNAL \Ylower~13_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[11]~feeder_combout\ : std_logic;
SIGNAL \Ylower[11]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~13_combout\ : std_logic;
SIGNAL \myDivider|Quotient[12]~feeder_combout\ : std_logic;
SIGNAL \Ylower~14_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[12]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Mux69~3_combout\ : std_logic;
SIGNAL \myAdder|Y[12]~feeder_combout\ : std_logic;
SIGNAL \Ylower[12]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~14_combout\ : std_logic;
SIGNAL \myDivider|Quotient[13]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[13]~feeder_combout\ : std_logic;
SIGNAL \Ylower~15_combout\ : std_logic;
SIGNAL \myAdder|Y[13]~feeder_combout\ : std_logic;
SIGNAL \Ylower[13]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~15_combout\ : std_logic;
SIGNAL \myDivider|Quotient[14]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[14]~feeder_combout\ : std_logic;
SIGNAL \Ylower~16_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[14]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[14]~feeder_combout\ : std_logic;
SIGNAL \Ylower[14]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~16_combout\ : std_logic;
SIGNAL \myDivider|Quotient[15]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[15]~feeder_combout\ : std_logic;
SIGNAL \Ylower~17_combout\ : std_logic;
SIGNAL \myAdder|Y[15]~feeder_combout\ : std_logic;
SIGNAL \Ylower[15]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~17_combout\ : std_logic;
SIGNAL \myDivider|Quotient[16]~feeder_combout\ : std_logic;
SIGNAL \Ylower~18_combout\ : std_logic;
SIGNAL \myAdder|Mux69~4_combout\ : std_logic;
SIGNAL \myAdder|Mux69~5_combout\ : std_logic;
SIGNAL \myAdder|Y[16]~feeder_combout\ : std_logic;
SIGNAL \Ylower[16]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[17]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~18_combout\ : std_logic;
SIGNAL \myDivider|Quotient[17]~feeder_combout\ : std_logic;
SIGNAL \Ylower~19_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[17]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[17]~feeder_combout\ : std_logic;
SIGNAL \Ylower[17]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~19_combout\ : std_logic;
SIGNAL \myDivider|Quotient[18]~feeder_combout\ : std_logic;
SIGNAL \Ylower~20_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[18]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[18]~feeder_combout\ : std_logic;
SIGNAL \Ylower[18]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[19]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~20_combout\ : std_logic;
SIGNAL \myDivider|Quotient[19]~feeder_combout\ : std_logic;
SIGNAL \Ylower~21_combout\ : std_logic;
SIGNAL \Ylower[19]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~21_combout\ : std_logic;
SIGNAL \myDivider|Quotient[20]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[20]~feeder_combout\ : std_logic;
SIGNAL \Ylower~22_combout\ : std_logic;
SIGNAL \myAdder|Mux69~6_combout\ : std_logic;
SIGNAL \myAdder|Y[20]~feeder_combout\ : std_logic;
SIGNAL \Ylower[20]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~22_combout\ : std_logic;
SIGNAL \myDivider|Quotient[21]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[21]~feeder_combout\ : std_logic;
SIGNAL \Ylower~23_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[21]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[21]~feeder_combout\ : std_logic;
SIGNAL \Ylower[21]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~23_combout\ : std_logic;
SIGNAL \myDivider|Quotient[22]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[22]~feeder_combout\ : std_logic;
SIGNAL \Ylower~24_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[22]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[22]~feeder_combout\ : std_logic;
SIGNAL \Ylower[22]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~24_combout\ : std_logic;
SIGNAL \myDivider|Quotient[23]~feeder_combout\ : std_logic;
SIGNAL \Ylower~25_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[23]~feeder_combout\ : std_logic;
SIGNAL \Ylower[23]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[24]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~25_combout\ : std_logic;
SIGNAL \myDivider|Quotient[24]~feeder_combout\ : std_logic;
SIGNAL \Ylower~26_combout\ : std_logic;
SIGNAL \myAdder|Mux69~7_combout\ : std_logic;
SIGNAL \myAdder|Y[24]~feeder_combout\ : std_logic;
SIGNAL \Ylower[24]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[25]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~26_combout\ : std_logic;
SIGNAL \myDivider|Quotient[25]~feeder_combout\ : std_logic;
SIGNAL \Ylower~27_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[25]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[25]~feeder_combout\ : std_logic;
SIGNAL \Ylower[25]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[26]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~27_combout\ : std_logic;
SIGNAL \myDivider|Quotient[26]~feeder_combout\ : std_logic;
SIGNAL \Ylower~28_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[26]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[26]~feeder_combout\ : std_logic;
SIGNAL \Ylower[26]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[27]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~28_combout\ : std_logic;
SIGNAL \myDivider|Quotient[27]~feeder_combout\ : std_logic;
SIGNAL \Ylower~29_combout\ : std_logic;
SIGNAL \Ylower[27]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~29_combout\ : std_logic;
SIGNAL \myDivider|Quotient[28]~feeder_combout\ : std_logic;
SIGNAL \Ylower~30_combout\ : std_logic;
SIGNAL \myAdder|Mux69~8_combout\ : std_logic;
SIGNAL \Ylower[28]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~30_combout\ : std_logic;
SIGNAL \myDivider|Quotient[29]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[29]~feeder_combout\ : std_logic;
SIGNAL \Ylower~31_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[29]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[29]~feeder_combout\ : std_logic;
SIGNAL \Ylower[29]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~31_combout\ : std_logic;
SIGNAL \myDivider|Quotient[30]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[30]~feeder_combout\ : std_logic;
SIGNAL \Ylower~32_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[30]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[30]~feeder_combout\ : std_logic;
SIGNAL \Ylower[30]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[31]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~32_combout\ : std_logic;
SIGNAL \myDivider|Quotient[31]~feeder_combout\ : std_logic;
SIGNAL \Ylower~33_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[31]~feeder_combout\ : std_logic;
SIGNAL \Ylower[31]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[32]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[0]~3_combout\ : std_logic;
SIGNAL \myAdder|Mux69~9_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~33_combout\ : std_logic;
SIGNAL \ExtWord~input_o\ : std_logic;
SIGNAL \Ylower[34]~34_combout\ : std_logic;
SIGNAL \Ylower~35_combout\ : std_logic;
SIGNAL \Ylower~36_combout\ : std_logic;
SIGNAL \Ylower[32]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~34_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[33]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[33]~feeder_combout\ : std_logic;
SIGNAL \Ylower~37_combout\ : std_logic;
SIGNAL \Ylower~38_combout\ : std_logic;
SIGNAL \Ylower[33]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[34]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[34]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~35_combout\ : std_logic;
SIGNAL \Ylower~39_combout\ : std_logic;
SIGNAL \Ylower~40_combout\ : std_logic;
SIGNAL \Ylower[34]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[35]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~36_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[35]~feeder_combout\ : std_logic;
SIGNAL \Ylower~41_combout\ : std_logic;
SIGNAL \Ylower~42_combout\ : std_logic;
SIGNAL \Ylower[35]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[36]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~37_combout\ : std_logic;
SIGNAL \myAdder|Mux69~10_combout\ : std_logic;
SIGNAL \myAdder|Y[36]~feeder_combout\ : std_logic;
SIGNAL \Ylower~43_combout\ : std_logic;
SIGNAL \Ylower~44_combout\ : std_logic;
SIGNAL \Ylower[36]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~38_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[37]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[37]~feeder_combout\ : std_logic;
SIGNAL \Ylower~45_combout\ : std_logic;
SIGNAL \Ylower~46_combout\ : std_logic;
SIGNAL \Ylower[37]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~39_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[38]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[38]~feeder_combout\ : std_logic;
SIGNAL \Ylower~47_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[38]~feeder_combout\ : std_logic;
SIGNAL \Ylower~48_combout\ : std_logic;
SIGNAL \Ylower[38]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~40_combout\ : std_logic;
SIGNAL \Ylower~49_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[39]~feeder_combout\ : std_logic;
SIGNAL \Ylower~50_combout\ : std_logic;
SIGNAL \Ylower[39]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[40]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Mux69~11_combout\ : std_logic;
SIGNAL \myAdder|Y[40]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~41_combout\ : std_logic;
SIGNAL \Ylower~51_combout\ : std_logic;
SIGNAL \Ylower~52_combout\ : std_logic;
SIGNAL \Ylower[40]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[41]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[41]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~42_combout\ : std_logic;
SIGNAL \Ylower~53_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[41]~feeder_combout\ : std_logic;
SIGNAL \Ylower~54_combout\ : std_logic;
SIGNAL \Ylower[41]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[42]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~43_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[42]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[42]~feeder_combout\ : std_logic;
SIGNAL \Ylower~55_combout\ : std_logic;
SIGNAL \Ylower~56_combout\ : std_logic;
SIGNAL \Ylower[42]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[43]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~44_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[43]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[43]~feeder_combout\ : std_logic;
SIGNAL \Ylower~57_combout\ : std_logic;
SIGNAL \Ylower~58_combout\ : std_logic;
SIGNAL \Ylower[43]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[44]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Mux69~12_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~45_combout\ : std_logic;
SIGNAL \Ylower~59_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[44]~feeder_combout\ : std_logic;
SIGNAL \Ylower~60_combout\ : std_logic;
SIGNAL \Ylower[44]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[45]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[45]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[45]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~46_combout\ : std_logic;
SIGNAL \Ylower~61_combout\ : std_logic;
SIGNAL \Ylower~62_combout\ : std_logic;
SIGNAL \Ylower[45]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[46]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[46]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[46]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~47_combout\ : std_logic;
SIGNAL \Ylower~63_combout\ : std_logic;
SIGNAL \Ylower~64_combout\ : std_logic;
SIGNAL \Ylower[46]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[47]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~48_combout\ : std_logic;
SIGNAL \Ylower~65_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[47]~feeder_combout\ : std_logic;
SIGNAL \Ylower~66_combout\ : std_logic;
SIGNAL \Ylower[47]~reg0_q\ : std_logic;
SIGNAL \myAdder|Mux69~13_combout\ : std_logic;
SIGNAL \myAdder|Y[48]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~49_combout\ : std_logic;
SIGNAL \Ylower~67_combout\ : std_logic;
SIGNAL \Ylower~68_combout\ : std_logic;
SIGNAL \Ylower[48]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[49]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[49]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~50_combout\ : std_logic;
SIGNAL \Ylower~69_combout\ : std_logic;
SIGNAL \Ylower~70_combout\ : std_logic;
SIGNAL \Ylower[49]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[50]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[50]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[50]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~51_combout\ : std_logic;
SIGNAL \Ylower~71_combout\ : std_logic;
SIGNAL \Ylower~72_combout\ : std_logic;
SIGNAL \Ylower[50]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[51]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~52_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[51]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[51]~feeder_combout\ : std_logic;
SIGNAL \Ylower~73_combout\ : std_logic;
SIGNAL \Ylower~74_combout\ : std_logic;
SIGNAL \Ylower[51]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[52]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Mux69~14_combout\ : std_logic;
SIGNAL \myAdder|Y[52]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~53_combout\ : std_logic;
SIGNAL \Ylower~75_combout\ : std_logic;
SIGNAL \Ylower~76_combout\ : std_logic;
SIGNAL \Ylower[52]~reg0_q\ : std_logic;
SIGNAL \myAdder|Y[53]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~54_combout\ : std_logic;
SIGNAL \Ylower~77_combout\ : std_logic;
SIGNAL \Ylower~78_combout\ : std_logic;
SIGNAL \Ylower[53]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[54]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[54]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~55_combout\ : std_logic;
SIGNAL \Ylower~79_combout\ : std_logic;
SIGNAL \Ylower~80_combout\ : std_logic;
SIGNAL \Ylower[54]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[55]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[55]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~56_combout\ : std_logic;
SIGNAL \Ylower~81_combout\ : std_logic;
SIGNAL \Ylower~82_combout\ : std_logic;
SIGNAL \Ylower[55]~reg0_q\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~57_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[56]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Mux69~15_combout\ : std_logic;
SIGNAL \Ylower~83_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[56]~feeder_combout\ : std_logic;
SIGNAL \Ylower~84_combout\ : std_logic;
SIGNAL \Ylower[56]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[57]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[57]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~58_combout\ : std_logic;
SIGNAL \Ylower~85_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[57]~feeder_combout\ : std_logic;
SIGNAL \Ylower~86_combout\ : std_logic;
SIGNAL \Ylower[57]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[58]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[58]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~59_combout\ : std_logic;
SIGNAL \Ylower~87_combout\ : std_logic;
SIGNAL \Ylower~88_combout\ : std_logic;
SIGNAL \Ylower[58]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[59]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[59]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[59]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~60_combout\ : std_logic;
SIGNAL \Ylower~89_combout\ : std_logic;
SIGNAL \Ylower~90_combout\ : std_logic;
SIGNAL \Ylower[59]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[60]~5_combout\ : std_logic;
SIGNAL \myAdder|Y[60]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~61_combout\ : std_logic;
SIGNAL \Ylower~91_combout\ : std_logic;
SIGNAL \Ylower~92_combout\ : std_logic;
SIGNAL \Ylower[60]~reg0_q\ : std_logic;
SIGNAL \myAdder|Sum_Reg[61]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[61]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~62_combout\ : std_logic;
SIGNAL \Ylower~93_combout\ : std_logic;
SIGNAL \myMultiplier|Product_lower[61]~feeder_combout\ : std_logic;
SIGNAL \Ylower~94_combout\ : std_logic;
SIGNAL \Ylower[61]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[62]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[62]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~63_combout\ : std_logic;
SIGNAL \Ylower~95_combout\ : std_logic;
SIGNAL \Ylower~96_combout\ : std_logic;
SIGNAL \Ylower[62]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_lower[63]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Sum_Reg[63]~feeder_combout\ : std_logic;
SIGNAL \myAdder|Y[63]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Quotient_Reg~64_combout\ : std_logic;
SIGNAL \myDivider|Quotient~1_combout\ : std_logic;
SIGNAL \Ylower~97_combout\ : std_logic;
SIGNAL \Ylower~98_combout\ : std_logic;
SIGNAL \Ylower[63]~reg0_q\ : std_logic;
SIGNAL \Yupper~0_combout\ : std_logic;
SIGNAL \Yupper[0]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[1]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_upper[1]~feeder_combout\ : std_logic;
SIGNAL \Yupper~1_combout\ : std_logic;
SIGNAL \Yupper[1]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[2]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Remainder[2]~feeder_combout\ : std_logic;
SIGNAL \Yupper~2_combout\ : std_logic;
SIGNAL \Yupper[2]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[3]~feeder_combout\ : std_logic;
SIGNAL \Yupper~3_combout\ : std_logic;
SIGNAL \Yupper[3]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[4]~feeder_combout\ : std_logic;
SIGNAL \Yupper~4_combout\ : std_logic;
SIGNAL \Yupper[4]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[5]~feeder_combout\ : std_logic;
SIGNAL \Yupper~5_combout\ : std_logic;
SIGNAL \Yupper[5]~reg0_q\ : std_logic;
SIGNAL \Yupper~6_combout\ : std_logic;
SIGNAL \Yupper[6]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[7]~feeder_combout\ : std_logic;
SIGNAL \Yupper~7_combout\ : std_logic;
SIGNAL \Yupper[7]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[8]~feeder_combout\ : std_logic;
SIGNAL \Yupper~8_combout\ : std_logic;
SIGNAL \Yupper[8]~reg0_q\ : std_logic;
SIGNAL \Yupper~9_combout\ : std_logic;
SIGNAL \Yupper[9]~reg0_q\ : std_logic;
SIGNAL \Yupper~10_combout\ : std_logic;
SIGNAL \Yupper[10]~reg0_q\ : std_logic;
SIGNAL \Yupper~11_combout\ : std_logic;
SIGNAL \Yupper[11]~reg0_q\ : std_logic;
SIGNAL \Yupper~12_combout\ : std_logic;
SIGNAL \Yupper[12]~reg0_q\ : std_logic;
SIGNAL \Yupper~13_combout\ : std_logic;
SIGNAL \Yupper[13]~reg0_q\ : std_logic;
SIGNAL \Yupper~14_combout\ : std_logic;
SIGNAL \Yupper[14]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[15]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_upper[15]~feeder_combout\ : std_logic;
SIGNAL \Yupper~15_combout\ : std_logic;
SIGNAL \Yupper[15]~reg0_q\ : std_logic;
SIGNAL \Yupper~16_combout\ : std_logic;
SIGNAL \Yupper[16]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[17]~feeder_combout\ : std_logic;
SIGNAL \Yupper~17_combout\ : std_logic;
SIGNAL \Yupper[17]~reg0_q\ : std_logic;
SIGNAL \Yupper~18_combout\ : std_logic;
SIGNAL \Yupper[18]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[19]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Remainder[19]~feeder_combout\ : std_logic;
SIGNAL \Yupper~19_combout\ : std_logic;
SIGNAL \Yupper[19]~reg0_q\ : std_logic;
SIGNAL \Yupper~20_combout\ : std_logic;
SIGNAL \Yupper[20]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[21]~feeder_combout\ : std_logic;
SIGNAL \Yupper~21_combout\ : std_logic;
SIGNAL \Yupper[21]~reg0_q\ : std_logic;
SIGNAL \Yupper~22_combout\ : std_logic;
SIGNAL \Yupper[22]~reg0_q\ : std_logic;
SIGNAL \Yupper~23_combout\ : std_logic;
SIGNAL \Yupper[23]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[24]~feeder_combout\ : std_logic;
SIGNAL \Yupper~24_combout\ : std_logic;
SIGNAL \Yupper[24]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[25]~feeder_combout\ : std_logic;
SIGNAL \Yupper~25_combout\ : std_logic;
SIGNAL \Yupper[25]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[26]~feeder_combout\ : std_logic;
SIGNAL \Yupper~26_combout\ : std_logic;
SIGNAL \Yupper[26]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[27]~feeder_combout\ : std_logic;
SIGNAL \Yupper~27_combout\ : std_logic;
SIGNAL \Yupper[27]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[28]~feeder_combout\ : std_logic;
SIGNAL \Yupper~28_combout\ : std_logic;
SIGNAL \Yupper[28]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[29]~feeder_combout\ : std_logic;
SIGNAL \Yupper~29_combout\ : std_logic;
SIGNAL \Yupper[29]~reg0_q\ : std_logic;
SIGNAL \Yupper~30_combout\ : std_logic;
SIGNAL \Yupper[30]~reg0_q\ : std_logic;
SIGNAL \Yupper~31_combout\ : std_logic;
SIGNAL \Yupper[31]~reg0_q\ : std_logic;
SIGNAL \Yupper~32_combout\ : std_logic;
SIGNAL \Yupper[32]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[33]~feeder_combout\ : std_logic;
SIGNAL \Yupper~33_combout\ : std_logic;
SIGNAL \Yupper[33]~reg0_q\ : std_logic;
SIGNAL \Yupper~34_combout\ : std_logic;
SIGNAL \Yupper[34]~reg0_q\ : std_logic;
SIGNAL \Yupper~35_combout\ : std_logic;
SIGNAL \Yupper[35]~reg0_q\ : std_logic;
SIGNAL \Yupper~36_combout\ : std_logic;
SIGNAL \Yupper[36]~reg0_q\ : std_logic;
SIGNAL \Yupper~37_combout\ : std_logic;
SIGNAL \Yupper[37]~reg0_q\ : std_logic;
SIGNAL \Yupper~38_combout\ : std_logic;
SIGNAL \Yupper[38]~reg0_q\ : std_logic;
SIGNAL \Yupper~39_combout\ : std_logic;
SIGNAL \Yupper[39]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[40]~feeder_combout\ : std_logic;
SIGNAL \Yupper~40_combout\ : std_logic;
SIGNAL \Yupper[40]~reg0_q\ : std_logic;
SIGNAL \Yupper~41_combout\ : std_logic;
SIGNAL \Yupper[41]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[42]~feeder_combout\ : std_logic;
SIGNAL \Yupper~42_combout\ : std_logic;
SIGNAL \Yupper[42]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[43]~feeder_combout\ : std_logic;
SIGNAL \Yupper~43_combout\ : std_logic;
SIGNAL \Yupper[43]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[44]~feeder_combout\ : std_logic;
SIGNAL \Yupper~44_combout\ : std_logic;
SIGNAL \Yupper[44]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[45]~feeder_combout\ : std_logic;
SIGNAL \Yupper~45_combout\ : std_logic;
SIGNAL \Yupper[45]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[46]~feeder_combout\ : std_logic;
SIGNAL \Yupper~46_combout\ : std_logic;
SIGNAL \Yupper[46]~reg0_q\ : std_logic;
SIGNAL \Yupper~47_combout\ : std_logic;
SIGNAL \Yupper[47]~reg0_q\ : std_logic;
SIGNAL \Yupper~48_combout\ : std_logic;
SIGNAL \Yupper[48]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[49]~feeder_combout\ : std_logic;
SIGNAL \Yupper~49_combout\ : std_logic;
SIGNAL \Yupper[49]~reg0_q\ : std_logic;
SIGNAL \Yupper~50_combout\ : std_logic;
SIGNAL \Yupper[50]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[51]~feeder_combout\ : std_logic;
SIGNAL \Yupper~51_combout\ : std_logic;
SIGNAL \Yupper[51]~reg0_q\ : std_logic;
SIGNAL \Yupper~52_combout\ : std_logic;
SIGNAL \Yupper[52]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[53]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_upper[53]~feeder_combout\ : std_logic;
SIGNAL \Yupper~53_combout\ : std_logic;
SIGNAL \Yupper[53]~reg0_q\ : std_logic;
SIGNAL \Yupper~54_combout\ : std_logic;
SIGNAL \Yupper[54]~reg0_q\ : std_logic;
SIGNAL \Yupper~55_combout\ : std_logic;
SIGNAL \Yupper[55]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[56]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Remainder[56]~feeder_combout\ : std_logic;
SIGNAL \Yupper~56_combout\ : std_logic;
SIGNAL \Yupper[56]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[57]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_upper[57]~feeder_combout\ : std_logic;
SIGNAL \Yupper~57_combout\ : std_logic;
SIGNAL \Yupper[57]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[58]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Remainder[58]~feeder_combout\ : std_logic;
SIGNAL \Yupper~58_combout\ : std_logic;
SIGNAL \Yupper[58]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[59]~feeder_combout\ : std_logic;
SIGNAL \Yupper~59_combout\ : std_logic;
SIGNAL \Yupper[59]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[60]~feeder_combout\ : std_logic;
SIGNAL \Yupper~60_combout\ : std_logic;
SIGNAL \Yupper[60]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[61]~feeder_combout\ : std_logic;
SIGNAL \Yupper~61_combout\ : std_logic;
SIGNAL \Yupper[61]~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Product_upper[62]~feeder_combout\ : std_logic;
SIGNAL \myDivider|Remainder[62]~feeder_combout\ : std_logic;
SIGNAL \Yupper~62_combout\ : std_logic;
SIGNAL \Yupper[62]~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder[63]~feeder_combout\ : std_logic;
SIGNAL \myMultiplier|Product_upper[63]~feeder_combout\ : std_logic;
SIGNAL \Yupper~63_combout\ : std_logic;
SIGNAL \Yupper[63]~reg0_q\ : std_logic;
SIGNAL \myAdder|c1~0_combout\ : std_logic;
SIGNAL \myAdder|c1~q\ : std_logic;
SIGNAL \myAdder|c2~0_combout\ : std_logic;
SIGNAL \myAdder|c2~q\ : std_logic;
SIGNAL \myAdder|c3~0_combout\ : std_logic;
SIGNAL \myAdder|c3~q\ : std_logic;
SIGNAL \myAdder|c4~0_combout\ : std_logic;
SIGNAL \myAdder|c4~q\ : std_logic;
SIGNAL \myAdder|Cout~feeder_combout\ : std_logic;
SIGNAL \myAdder|Cout~q\ : std_logic;
SIGNAL \Cout~0_combout\ : std_logic;
SIGNAL \Cout~reg0_q\ : std_logic;
SIGNAL \myMultiplier|Ovfl~0_combout\ : std_logic;
SIGNAL \myMultiplier|Ovfl~q\ : std_logic;
SIGNAL \Ovfl~0_combout\ : std_logic;
SIGNAL \myAdder|Ovfl~0_combout\ : std_logic;
SIGNAL \myAdder|Ovfl~q\ : std_logic;
SIGNAL \Ylower[0]~99_combout\ : std_logic;
SIGNAL \Ovfl~reg0_q\ : std_logic;
SIGNAL \WideOr0~15_combout\ : std_logic;
SIGNAL \WideOr0~16_combout\ : std_logic;
SIGNAL \WideOr0~18_combout\ : std_logic;
SIGNAL \WideOr0~17_combout\ : std_logic;
SIGNAL \WideOr0~19_combout\ : std_logic;
SIGNAL \WideOr0~7_combout\ : std_logic;
SIGNAL \WideOr0~8_combout\ : std_logic;
SIGNAL \WideOr0~5_combout\ : std_logic;
SIGNAL \WideOr0~6_combout\ : std_logic;
SIGNAL \WideOr0~9_combout\ : std_logic;
SIGNAL \WideOr0~0_combout\ : std_logic;
SIGNAL \WideOr0~2_combout\ : std_logic;
SIGNAL \WideOr0~3_combout\ : std_logic;
SIGNAL \WideOr0~1_combout\ : std_logic;
SIGNAL \WideOr0~4_combout\ : std_logic;
SIGNAL \WideOr0~11_combout\ : std_logic;
SIGNAL \WideOr0~12_combout\ : std_logic;
SIGNAL \WideOr0~10_combout\ : std_logic;
SIGNAL \WideOr0~13_combout\ : std_logic;
SIGNAL \WideOr0~14_combout\ : std_logic;
SIGNAL \WideOr0~20_combout\ : std_logic;
SIGNAL \Zero~reg0_q\ : std_logic;
SIGNAL \AltB~0_combout\ : std_logic;
SIGNAL \AltB~reg0_q\ : std_logic;
SIGNAL \AltBu~0_combout\ : std_logic;
SIGNAL \AltBu~reg0_q\ : std_logic;
SIGNAL \Ready~0_combout\ : std_logic;
SIGNAL \Ready~1_combout\ : std_logic;
SIGNAL \Ready~2_combout\ : std_logic;
SIGNAL \Ready~reg0_q\ : std_logic;
SIGNAL \myDivider|Remainder_Reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \myMultiplier|Product\ : std_logic_vector(128 DOWNTO 0);
SIGNAL \myDivider|Divisor_Reg\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \myMultiplier|Product_lower\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myAdder|Y\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myDivider|Quotient\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myMultiplier|Product_upper\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myMultiplier|Counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL Bin : std_logic_vector(63 DOWNTO 0);
SIGNAL \myDivider|Remainder\ : std_logic_vector(63 DOWNTO 0);
SIGNAL Ain : std_logic_vector(63 DOWNTO 0);
SIGNAL \myDivider|Quotient_Reg\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myDivider|Counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \myAdder|Sum_Reg\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \myAdder|Counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myAdder|partial_Sum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myAdder|ALT_INV_Ready~q\ : std_logic;
SIGNAL \ALT_INV_Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Reset~input_o\ : std_logic;
SIGNAL \ALT_INV_AddEnable~q\ : std_logic;
SIGNAL \ALT_INV_MulEnable~q\ : std_logic;
SIGNAL \ALT_INV_DivEnable~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_A <= A;
ww_B <= B;
Ylower <= ww_Ylower;
Yupper <= ww_Yupper;
ww_NotA <= NotA;
ww_ExtWord <= ExtWord;
ww_Clock <= Clock;
ww_Enable <= Enable;
ww_Reset <= Reset;
ww_OpCode <= OpCode;
Cout <= ww_Cout;
Ovfl <= ww_Ovfl;
Zero <= ww_Zero;
AltB <= ww_AltB;
AltBu <= ww_AltBu;
Ready <= ww_Ready;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reset~input_o\);

\Clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock~input_o\);
\myAdder|ALT_INV_Ready~q\ <= NOT \myAdder|Ready~q\;
\ALT_INV_Reset~inputclkctrl_outclk\ <= NOT \Reset~inputclkctrl_outclk\;
\ALT_INV_Reset~input_o\ <= NOT \Reset~input_o\;
\ALT_INV_AddEnable~q\ <= NOT \AddEnable~q\;
\ALT_INV_MulEnable~q\ <= NOT \MulEnable~q\;
\ALT_INV_DivEnable~q\ <= NOT \DivEnable~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X20_Y0_N23
\Ylower[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[0]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[0]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\Ylower[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[1]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\Ylower[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[2]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[2]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\Ylower[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[3]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[3]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\Ylower[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[4]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[4]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\Ylower[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[5]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\Ylower[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[6]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[6]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\Ylower[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[7]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[7]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\Ylower[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[8]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[8]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\Ylower[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[9]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[9]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\Ylower[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[10]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[10]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\Ylower[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[11]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[11]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\Ylower[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[12]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[12]~output_o\);

-- Location: IOOBUF_X100_Y73_N23
\Ylower[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[13]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[13]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\Ylower[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[14]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[14]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\Ylower[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[15]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[15]~output_o\);

-- Location: IOOBUF_X111_Y73_N2
\Ylower[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[16]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[16]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\Ylower[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[17]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[17]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\Ylower[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[18]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[18]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\Ylower[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[19]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[19]~output_o\);

-- Location: IOOBUF_X115_Y60_N16
\Ylower[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[20]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[20]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\Ylower[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[21]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[21]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\Ylower[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[22]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[22]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\Ylower[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[23]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[23]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\Ylower[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[24]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[24]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\Ylower[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[25]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[25]~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\Ylower[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[26]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[26]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\Ylower[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[27]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[27]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\Ylower[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[28]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[28]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\Ylower[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[29]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[29]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\Ylower[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[30]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[30]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\Ylower[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[31]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[31]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\Ylower[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[32]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[32]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\Ylower[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[33]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[33]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\Ylower[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[34]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[34]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\Ylower[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[35]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[35]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\Ylower[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[36]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[36]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\Ylower[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[37]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[37]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\Ylower[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[38]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[38]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\Ylower[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[39]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[39]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\Ylower[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[40]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[40]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\Ylower[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[41]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[41]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\Ylower[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[42]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[42]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\Ylower[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[43]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[43]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\Ylower[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[44]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[44]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\Ylower[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[45]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[45]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\Ylower[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[46]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[46]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\Ylower[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[47]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[47]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\Ylower[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[48]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[48]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\Ylower[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[49]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[49]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\Ylower[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[50]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[50]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\Ylower[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[51]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[51]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\Ylower[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[52]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[52]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\Ylower[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[53]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[53]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\Ylower[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[54]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[54]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\Ylower[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[55]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[55]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\Ylower[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[56]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[56]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\Ylower[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[57]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[57]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\Ylower[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[58]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[58]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\Ylower[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[59]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[59]~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\Ylower[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[60]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[60]~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\Ylower[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[61]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[61]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\Ylower[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[62]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[62]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\Ylower[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ylower[63]~reg0_q\,
	devoe => ww_devoe,
	o => \Ylower[63]~output_o\);

-- Location: IOOBUF_X115_Y59_N16
\Yupper[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[0]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[0]~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\Yupper[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[1]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[1]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\Yupper[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[2]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\Yupper[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[3]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[3]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\Yupper[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[4]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[4]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\Yupper[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[5]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[5]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\Yupper[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[6]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[6]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\Yupper[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[7]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[7]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\Yupper[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[8]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[8]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\Yupper[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[9]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[9]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\Yupper[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[10]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[10]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\Yupper[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[11]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[11]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\Yupper[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[12]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[12]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\Yupper[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[13]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[13]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\Yupper[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[14]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[14]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\Yupper[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[15]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[15]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\Yupper[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[16]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[16]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\Yupper[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[17]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[17]~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\Yupper[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[18]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[18]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\Yupper[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[19]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[19]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\Yupper[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[20]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[20]~output_o\);

-- Location: IOOBUF_X115_Y59_N23
\Yupper[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[21]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[21]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\Yupper[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[22]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[22]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\Yupper[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[23]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[23]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\Yupper[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[24]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[24]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\Yupper[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[25]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[25]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\Yupper[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[26]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[26]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\Yupper[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[27]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[27]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\Yupper[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[28]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[28]~output_o\);

-- Location: IOOBUF_X115_Y56_N16
\Yupper[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[29]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[29]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\Yupper[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[30]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[30]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\Yupper[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[31]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[31]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\Yupper[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[32]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[32]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\Yupper[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[33]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[33]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\Yupper[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[34]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[34]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\Yupper[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[35]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[35]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\Yupper[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[36]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[36]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\Yupper[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[37]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[37]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\Yupper[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[38]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[38]~output_o\);

-- Location: IOOBUF_X115_Y53_N16
\Yupper[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[39]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[39]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\Yupper[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[40]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[40]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\Yupper[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[41]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[41]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\Yupper[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[42]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[42]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\Yupper[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[43]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[43]~output_o\);

-- Location: IOOBUF_X0_Y67_N23
\Yupper[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[44]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[44]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\Yupper[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[45]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[45]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\Yupper[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[46]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[46]~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\Yupper[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[47]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[47]~output_o\);

-- Location: IOOBUF_X115_Y12_N9
\Yupper[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[48]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[48]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\Yupper[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[49]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[49]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\Yupper[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[50]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[50]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\Yupper[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[51]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[51]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\Yupper[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[52]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[52]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\Yupper[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[53]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[53]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\Yupper[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[54]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[54]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\Yupper[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[55]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[55]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\Yupper[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[56]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[56]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\Yupper[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[57]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[57]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\Yupper[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[58]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[58]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\Yupper[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[59]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[59]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\Yupper[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[60]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[60]~output_o\);

-- Location: IOOBUF_X115_Y15_N9
\Yupper[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[61]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[61]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\Yupper[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[62]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[62]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\Yupper[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Yupper[63]~reg0_q\,
	devoe => ww_devoe,
	o => \Yupper[63]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\Cout~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Cout~reg0_q\,
	devoe => ww_devoe,
	o => \Cout~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\Ovfl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ovfl~reg0_q\,
	devoe => ww_devoe,
	o => \Ovfl~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\Zero~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Zero~reg0_q\,
	devoe => ww_devoe,
	o => \Zero~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\AltB~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AltB~reg0_q\,
	devoe => ww_devoe,
	o => \AltB~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\AltBu~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AltBu~reg0_q\,
	devoe => ww_devoe,
	o => \AltBu~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\Ready~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ready~reg0_q\,
	devoe => ww_devoe,
	o => \Ready~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\Clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

-- Location: CLKCTRL_G2
\Clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock~inputclkctrl_outclk\);

-- Location: LCCOMB_X86_Y14_N2
\myDivider|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~0_combout\ = \myDivider|Counter\(0) $ (VCC)
-- \myDivider|Add2~1\ = CARRY(\myDivider|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datad => VCC,
	combout => \myDivider|Add2~0_combout\,
	cout => \myDivider|Add2~1\);

-- Location: IOIBUF_X0_Y36_N15
\Reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: CLKCTRL_G4
\Reset~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reset~inputclkctrl_outclk\);

-- Location: IOIBUF_X58_Y0_N8
\OpCode[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OpCode(1),
	o => \OpCode[1]~input_o\);

-- Location: IOIBUF_X58_Y0_N22
\Enable~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Enable,
	o => \Enable~input_o\);

-- Location: LCCOMB_X77_Y17_N10
\MulEnable~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MulEnable~2_combout\ = (\OpCode[1]~input_o\ & \Enable~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OpCode[1]~input_o\,
	datad => \Enable~input_o\,
	combout => \MulEnable~2_combout\);

-- Location: IOIBUF_X58_Y0_N1
\OpCode[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OpCode(0),
	o => \OpCode[0]~input_o\);

-- Location: LCCOMB_X82_Y20_N8
\myMultiplier|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~0_combout\ = \myMultiplier|Counter\(0) $ (VCC)
-- \myMultiplier|Add0~1\ = CARRY(\myMultiplier|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datad => VCC,
	combout => \myMultiplier|Add0~0_combout\,
	cout => \myMultiplier|Add0~1\);

-- Location: LCCOMB_X81_Y20_N2
\myMultiplier|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~0_combout\ = \myMultiplier|Counter\(1) $ (VCC)
-- \myMultiplier|Add2~1\ = CARRY(\myMultiplier|Counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(1),
	datad => VCC,
	combout => \myMultiplier|Add2~0_combout\,
	cout => \myMultiplier|Add2~1\);

-- Location: LCCOMB_X82_Y20_N10
\myMultiplier|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~2_combout\ = (\myMultiplier|Counter\(1) & (!\myMultiplier|Add0~1\)) # (!\myMultiplier|Counter\(1) & ((\myMultiplier|Add0~1\) # (GND)))
-- \myMultiplier|Add0~3\ = CARRY((!\myMultiplier|Add0~1\) # (!\myMultiplier|Counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(1),
	datad => VCC,
	cin => \myMultiplier|Add0~1\,
	combout => \myMultiplier|Add0~2_combout\,
	cout => \myMultiplier|Add0~3\);

-- Location: LCCOMB_X81_Y20_N20
\myMultiplier|Counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~8_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~2_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Add2~0_combout\,
	datac => \myMultiplier|Add0~2_combout\,
	datad => \myMultiplier|Equal1~0_combout\,
	combout => \myMultiplier|Counter~8_combout\);

-- Location: LCCOMB_X75_Y18_N12
\myAdder|Counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Counter[0]~1_combout\ = !\myAdder|Counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Counter\(0),
	combout => \myAdder|Counter[0]~1_combout\);

-- Location: LCCOMB_X77_Y16_N10
\AddEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddEnable~0_combout\ = (\Enable~input_o\ & (((\AddEnable~q\) # (!\OpCode[1]~input_o\)))) # (!\Enable~input_o\ & (!\myAdder|Ready~q\ & (\AddEnable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Enable~input_o\,
	datac => \AddEnable~q\,
	datad => \OpCode[1]~input_o\,
	combout => \AddEnable~0_combout\);

-- Location: FF_X77_Y16_N11
AddEnable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \AddEnable~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddEnable~q\);

-- Location: FF_X75_Y18_N13
\myAdder|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Counter[0]~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \AddEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Counter\(0));

-- Location: LCCOMB_X75_Y20_N22
\myAdder|Counter[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Counter[2]~0_combout\ = \myAdder|Counter\(2) $ (((\myAdder|Counter\(1) & (\myAdder|Counter\(0) & \AddEnable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => \AddEnable~q\,
	combout => \myAdder|Counter[2]~0_combout\);

-- Location: FF_X75_Y20_N23
\myAdder|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Counter[2]~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Counter\(2));

-- Location: LCCOMB_X75_Y20_N24
\myAdder|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux7~0_combout\ = \myAdder|Counter\(3) $ (((\myAdder|Counter\(2) & (\myAdder|Counter\(0) & \myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Mux7~0_combout\);

-- Location: FF_X75_Y20_N25
\myAdder|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Mux7~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \AddEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Counter\(3));

-- Location: LCCOMB_X76_Y18_N24
\myAdder|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux6~0_combout\ = (\myAdder|Counter\(2) & (!\myAdder|Counter\(4) & \myAdder|Counter\(3))) # (!\myAdder|Counter\(2) & (\myAdder|Counter\(4) & !\myAdder|Counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => \myAdder|Counter\(4),
	datac => \myAdder|Counter\(3),
	combout => \myAdder|Mux6~0_combout\);

-- Location: LCCOMB_X75_Y20_N20
\myAdder|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux6~1_combout\ = (\myAdder|Mux6~0_combout\ & ((\myAdder|Counter\(1) & (\myAdder|Counter\(0) & \myAdder|Counter\(3))) # (!\myAdder|Counter\(1) & (!\myAdder|Counter\(0) & !\myAdder|Counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Mux6~0_combout\,
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Mux6~1_combout\);

-- Location: FF_X75_Y20_N21
\myAdder|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Mux6~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \AddEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Counter\(4));

-- Location: LCCOMB_X75_Y20_N10
\myAdder|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux9~0_combout\ = (!\myAdder|Counter\(4) & (\myAdder|Counter\(0) $ (\myAdder|Counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(1),
	datad => \myAdder|Counter\(4),
	combout => \myAdder|Mux9~0_combout\);

-- Location: FF_X75_Y20_N11
\myAdder|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Mux9~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \AddEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Counter\(1));

-- Location: LCCOMB_X75_Y20_N12
\myAdder|Sum_Reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[0]~2_combout\ = (!\myAdder|Counter\(1) & (!\myAdder|Counter\(2) & !\myAdder|Counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Sum_Reg[0]~2_combout\);

-- Location: LCCOMB_X77_Y18_N4
\myAdder|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux5~0_combout\ = (\myAdder|Sum_Reg[0]~2_combout\ & ((\myAdder|Counter\(4) & ((\myAdder|Ready~q\) # (\myAdder|Counter\(0)))) # (!\myAdder|Counter\(4) & (\myAdder|Ready~q\ & \myAdder|Counter\(0))))) # (!\myAdder|Sum_Reg[0]~2_combout\ & 
-- (((\myAdder|Ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Sum_Reg[0]~2_combout\,
	datab => \myAdder|Counter\(4),
	datac => \myAdder|Ready~q\,
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Mux5~0_combout\);

-- Location: FF_X77_Y18_N5
\myAdder|Ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Mux5~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_AddEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Ready~q\);

-- Location: LCCOMB_X77_Y17_N0
\MulEnable~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MulEnable~3_combout\ = (\MulEnable~q\ & ((\Enable~input_o\) # ((\myAdder|Ready~q\) # (!\myMultiplier|Ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Enable~input_o\,
	datab => \myMultiplier|Ready~q\,
	datac => \myAdder|Ready~q\,
	datad => \MulEnable~q\,
	combout => \MulEnable~3_combout\);

-- Location: LCCOMB_X77_Y17_N30
\MulEnable~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MulEnable~4_combout\ = (\MulEnable~3_combout\) # ((\OpCode[1]~input_o\ & (!\OpCode[0]~input_o\ & \Enable~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datab => \MulEnable~3_combout\,
	datac => \OpCode[0]~input_o\,
	datad => \Enable~input_o\,
	combout => \MulEnable~4_combout\);

-- Location: FF_X77_Y17_N31
MulEnable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MulEnable~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MulEnable~q\);

-- Location: FF_X81_Y20_N21
\myMultiplier|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(1));

-- Location: LCCOMB_X81_Y20_N4
\myMultiplier|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~2_combout\ = (\myMultiplier|Counter\(2) & (!\myMultiplier|Add2~1\)) # (!\myMultiplier|Counter\(2) & ((\myMultiplier|Add2~1\) # (GND)))
-- \myMultiplier|Add2~3\ = CARRY((!\myMultiplier|Add2~1\) # (!\myMultiplier|Counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(2),
	datad => VCC,
	cin => \myMultiplier|Add2~1\,
	combout => \myMultiplier|Add2~2_combout\,
	cout => \myMultiplier|Add2~3\);

-- Location: LCCOMB_X82_Y20_N12
\myMultiplier|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~4_combout\ = (\myMultiplier|Counter\(2) & (\myMultiplier|Add0~3\ $ (GND))) # (!\myMultiplier|Counter\(2) & (!\myMultiplier|Add0~3\ & VCC))
-- \myMultiplier|Add0~5\ = CARRY((\myMultiplier|Counter\(2) & !\myMultiplier|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(2),
	datad => VCC,
	cin => \myMultiplier|Add0~3\,
	combout => \myMultiplier|Add0~4_combout\,
	cout => \myMultiplier|Add0~5\);

-- Location: LCCOMB_X81_Y20_N30
\myMultiplier|Counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~7_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~4_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Add2~2_combout\,
	datac => \myMultiplier|Add0~4_combout\,
	datad => \myMultiplier|Equal1~0_combout\,
	combout => \myMultiplier|Counter~7_combout\);

-- Location: FF_X81_Y20_N31
\myMultiplier|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(2));

-- Location: LCCOMB_X81_Y20_N6
\myMultiplier|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~4_combout\ = (\myMultiplier|Counter\(3) & (\myMultiplier|Add2~3\ $ (GND))) # (!\myMultiplier|Counter\(3) & (!\myMultiplier|Add2~3\ & VCC))
-- \myMultiplier|Add2~5\ = CARRY((\myMultiplier|Counter\(3) & !\myMultiplier|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(3),
	datad => VCC,
	cin => \myMultiplier|Add2~3\,
	combout => \myMultiplier|Add2~4_combout\,
	cout => \myMultiplier|Add2~5\);

-- Location: LCCOMB_X82_Y20_N14
\myMultiplier|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~6_combout\ = (\myMultiplier|Counter\(3) & (!\myMultiplier|Add0~5\)) # (!\myMultiplier|Counter\(3) & ((\myMultiplier|Add0~5\) # (GND)))
-- \myMultiplier|Add0~7\ = CARRY((!\myMultiplier|Add0~5\) # (!\myMultiplier|Counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(3),
	datad => VCC,
	cin => \myMultiplier|Add0~5\,
	combout => \myMultiplier|Add0~6_combout\,
	cout => \myMultiplier|Add0~7\);

-- Location: LCCOMB_X81_Y20_N16
\myMultiplier|Counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~6_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~6_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Add2~4_combout\,
	datac => \myMultiplier|Add0~6_combout\,
	datad => \myMultiplier|Equal1~0_combout\,
	combout => \myMultiplier|Counter~6_combout\);

-- Location: FF_X81_Y20_N17
\myMultiplier|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(3));

-- Location: LCCOMB_X81_Y20_N8
\myMultiplier|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~6_combout\ = (\myMultiplier|Counter\(4) & (!\myMultiplier|Add2~5\)) # (!\myMultiplier|Counter\(4) & ((\myMultiplier|Add2~5\) # (GND)))
-- \myMultiplier|Add2~7\ = CARRY((!\myMultiplier|Add2~5\) # (!\myMultiplier|Counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(4),
	datad => VCC,
	cin => \myMultiplier|Add2~5\,
	combout => \myMultiplier|Add2~6_combout\,
	cout => \myMultiplier|Add2~7\);

-- Location: LCCOMB_X82_Y20_N16
\myMultiplier|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~8_combout\ = (\myMultiplier|Counter\(4) & (\myMultiplier|Add0~7\ $ (GND))) # (!\myMultiplier|Counter\(4) & (!\myMultiplier|Add0~7\ & VCC))
-- \myMultiplier|Add0~9\ = CARRY((\myMultiplier|Counter\(4) & !\myMultiplier|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(4),
	datad => VCC,
	cin => \myMultiplier|Add0~7\,
	combout => \myMultiplier|Add0~8_combout\,
	cout => \myMultiplier|Add0~9\);

-- Location: LCCOMB_X81_Y20_N18
\myMultiplier|Counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~5_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~8_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Equal1~0_combout\,
	datac => \myMultiplier|Add2~6_combout\,
	datad => \myMultiplier|Add0~8_combout\,
	combout => \myMultiplier|Counter~5_combout\);

-- Location: FF_X81_Y20_N19
\myMultiplier|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(4));

-- Location: LCCOMB_X81_Y20_N10
\myMultiplier|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~8_combout\ = (\myMultiplier|Counter\(5) & (\myMultiplier|Add2~7\ $ (GND))) # (!\myMultiplier|Counter\(5) & (!\myMultiplier|Add2~7\ & VCC))
-- \myMultiplier|Add2~9\ = CARRY((\myMultiplier|Counter\(5) & !\myMultiplier|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(5),
	datad => VCC,
	cin => \myMultiplier|Add2~7\,
	combout => \myMultiplier|Add2~8_combout\,
	cout => \myMultiplier|Add2~9\);

-- Location: LCCOMB_X82_Y20_N18
\myMultiplier|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~10_combout\ = (\myMultiplier|Counter\(5) & (!\myMultiplier|Add0~9\)) # (!\myMultiplier|Counter\(5) & ((\myMultiplier|Add0~9\) # (GND)))
-- \myMultiplier|Add0~11\ = CARRY((!\myMultiplier|Add0~9\) # (!\myMultiplier|Counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(5),
	datad => VCC,
	cin => \myMultiplier|Add0~9\,
	combout => \myMultiplier|Add0~10_combout\,
	cout => \myMultiplier|Add0~11\);

-- Location: LCCOMB_X81_Y20_N28
\myMultiplier|Counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~4_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~10_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add2~8_combout\,
	datab => \myMultiplier|Add0~10_combout\,
	datac => \myMultiplier|Counter~2_combout\,
	datad => \myMultiplier|Equal1~0_combout\,
	combout => \myMultiplier|Counter~4_combout\);

-- Location: FF_X81_Y20_N29
\myMultiplier|Counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(5));

-- Location: LCCOMB_X81_Y20_N12
\myMultiplier|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~10_combout\ = (\myMultiplier|Counter\(6) & (!\myMultiplier|Add2~9\)) # (!\myMultiplier|Counter\(6) & ((\myMultiplier|Add2~9\) # (GND)))
-- \myMultiplier|Add2~11\ = CARRY((!\myMultiplier|Add2~9\) # (!\myMultiplier|Counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(6),
	datad => VCC,
	cin => \myMultiplier|Add2~9\,
	combout => \myMultiplier|Add2~10_combout\,
	cout => \myMultiplier|Add2~11\);

-- Location: LCCOMB_X82_Y20_N20
\myMultiplier|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~12_combout\ = (\myMultiplier|Counter\(6) & (\myMultiplier|Add0~11\ $ (GND))) # (!\myMultiplier|Counter\(6) & (!\myMultiplier|Add0~11\ & VCC))
-- \myMultiplier|Add0~13\ = CARRY((\myMultiplier|Counter\(6) & !\myMultiplier|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Counter\(6),
	datad => VCC,
	cin => \myMultiplier|Add0~11\,
	combout => \myMultiplier|Add0~12_combout\,
	cout => \myMultiplier|Add0~13\);

-- Location: LCCOMB_X81_Y20_N24
\myMultiplier|Counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~3_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~12_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Add2~10_combout\,
	datac => \myMultiplier|Add0~12_combout\,
	datad => \myMultiplier|Equal1~0_combout\,
	combout => \myMultiplier|Counter~3_combout\);

-- Location: FF_X81_Y20_N25
\myMultiplier|Counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(6));

-- Location: LCCOMB_X82_Y20_N6
\myMultiplier|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Equal0~0_combout\ = (!\myMultiplier|Counter\(5) & (!\myMultiplier|Counter\(4) & (!\myMultiplier|Counter\(3) & !\myMultiplier|Counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(5),
	datab => \myMultiplier|Counter\(4),
	datac => \myMultiplier|Counter\(3),
	datad => \myMultiplier|Counter\(6),
	combout => \myMultiplier|Equal0~0_combout\);

-- Location: LCCOMB_X82_Y20_N0
\myMultiplier|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Equal0~1_combout\ = (\myMultiplier|Equal0~0_combout\ & (!\myMultiplier|Counter\(1) & !\myMultiplier|Counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~0_combout\,
	datab => \myMultiplier|Counter\(1),
	datad => \myMultiplier|Counter\(2),
	combout => \myMultiplier|Equal0~1_combout\);

-- Location: LCCOMB_X82_Y20_N28
\myMultiplier|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Equal1~0_combout\ = (\myMultiplier|Counter\(7) & (\myMultiplier|Counter\(0) & \myMultiplier|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Equal0~1_combout\,
	combout => \myMultiplier|Equal1~0_combout\);

-- Location: LCCOMB_X81_Y20_N0
\myMultiplier|Counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~10_combout\ = (!\myMultiplier|Equal1~0_combout\ & (\myMultiplier|Add0~0_combout\ $ (((\myMultiplier|Counter\(0) & !\myMultiplier|Product\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add0~0_combout\,
	datab => \myMultiplier|Equal1~0_combout\,
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Counter~10_combout\);

-- Location: FF_X81_Y20_N1
\myMultiplier|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(0));

-- Location: IOIBUF_X115_Y37_N15
\NotA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NotA,
	o => \NotA~input_o\);

-- Location: IOIBUF_X115_Y57_N22
\A[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: LCCOMB_X88_Y20_N24
\Ain~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~3_combout\ = \NotA~input_o\ $ (\A[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[2]~input_o\,
	combout => \Ain~3_combout\);

-- Location: FF_X88_Y20_N25
\Ain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(2));

-- Location: LCCOMB_X82_Y20_N4
\myMultiplier|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Equal0~2_combout\ = (!\myMultiplier|Counter\(7) & (!\myMultiplier|Counter\(0) & \myMultiplier|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Equal0~1_combout\,
	combout => \myMultiplier|Equal0~2_combout\);

-- Location: IOIBUF_X102_Y73_N1
\A[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: LCCOMB_X91_Y21_N16
\Ain~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~4_combout\ = \NotA~input_o\ $ (\A[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[3]~input_o\,
	combout => \Ain~4_combout\);

-- Location: FF_X91_Y21_N17
\Ain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(3));

-- Location: IOIBUF_X115_Y48_N1
\A[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(7),
	o => \A[7]~input_o\);

-- Location: LCCOMB_X91_Y21_N30
\Ain~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~8_combout\ = \NotA~input_o\ $ (\A[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[7]~input_o\,
	combout => \Ain~8_combout\);

-- Location: FF_X91_Y21_N31
\Ain[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(7));

-- Location: IOIBUF_X115_Y4_N15
\A[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(8),
	o => \A[8]~input_o\);

-- Location: LCCOMB_X86_Y21_N18
\Ain~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~9_combout\ = \NotA~input_o\ $ (\A[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[8]~input_o\,
	combout => \Ain~9_combout\);

-- Location: FF_X86_Y21_N19
\Ain[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(8));

-- Location: IOIBUF_X115_Y33_N1
\A[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(12),
	o => \A[12]~input_o\);

-- Location: LCCOMB_X90_Y21_N26
\Ain~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~13_combout\ = \A[12]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A[12]~input_o\,
	datac => \NotA~input_o\,
	combout => \Ain~13_combout\);

-- Location: FF_X90_Y21_N27
\Ain[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~13_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(12));

-- Location: IOIBUF_X0_Y35_N8
\A[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(14),
	o => \A[14]~input_o\);

-- Location: LCCOMB_X86_Y21_N22
\Ain~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~15_combout\ = \NotA~input_o\ $ (\A[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[14]~input_o\,
	combout => \Ain~15_combout\);

-- Location: FF_X86_Y21_N23
\Ain[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~15_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(14));

-- Location: IOIBUF_X85_Y73_N15
\A[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(17),
	o => \A[17]~input_o\);

-- Location: LCCOMB_X85_Y20_N14
\Ain~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~18_combout\ = \NotA~input_o\ $ (\A[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[17]~input_o\,
	combout => \Ain~18_combout\);

-- Location: FF_X85_Y20_N15
\Ain[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~18_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(17));

-- Location: IOIBUF_X87_Y73_N22
\A[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(21),
	o => \A[21]~input_o\);

-- Location: LCCOMB_X87_Y22_N26
\Ain~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~22_combout\ = \NotA~input_o\ $ (\A[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datac => \A[21]~input_o\,
	combout => \Ain~22_combout\);

-- Location: FF_X87_Y22_N27
\Ain[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~22_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(21));

-- Location: IOIBUF_X115_Y56_N22
\A[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(23),
	o => \A[23]~input_o\);

-- Location: LCCOMB_X86_Y21_N0
\Ain~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~24_combout\ = \A[23]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[23]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~24_combout\);

-- Location: FF_X86_Y21_N1
\Ain[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~24_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(23));

-- Location: IOIBUF_X58_Y73_N22
\A[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(25),
	o => \A[25]~input_o\);

-- Location: LCCOMB_X86_Y20_N4
\Ain~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~26_combout\ = \NotA~input_o\ $ (\A[25]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datac => \A[25]~input_o\,
	combout => \Ain~26_combout\);

-- Location: FF_X86_Y20_N5
\Ain[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(25));

-- Location: IOIBUF_X0_Y68_N15
\A[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(28),
	o => \A[28]~input_o\);

-- Location: LCCOMB_X86_Y19_N0
\Ain~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~29_combout\ = \A[28]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[28]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~29_combout\);

-- Location: FF_X86_Y19_N1
\Ain[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(28));

-- Location: IOIBUF_X87_Y73_N1
\A[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(29),
	o => \A[29]~input_o\);

-- Location: LCCOMB_X87_Y22_N16
\Ain~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~30_combout\ = \NotA~input_o\ $ (\A[29]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[29]~input_o\,
	combout => \Ain~30_combout\);

-- Location: FF_X87_Y22_N17
\Ain[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~30_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(29));

-- Location: IOIBUF_X85_Y73_N8
\A[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(31),
	o => \A[31]~input_o\);

-- Location: LCCOMB_X85_Y20_N16
\Ain~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~32_combout\ = \NotA~input_o\ $ (\A[31]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[31]~input_o\,
	combout => \Ain~32_combout\);

-- Location: FF_X85_Y20_N17
\Ain[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~32_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(31));

-- Location: IOIBUF_X115_Y22_N1
\A[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(32),
	o => \A[32]~input_o\);

-- Location: LCCOMB_X88_Y22_N24
\Ain~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~33_combout\ = \NotA~input_o\ $ (\A[32]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[32]~input_o\,
	combout => \Ain~33_combout\);

-- Location: FF_X88_Y22_N25
\Ain[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~33_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(32));

-- Location: IOIBUF_X0_Y22_N22
\A[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(34),
	o => \A[34]~input_o\);

-- Location: LCCOMB_X87_Y22_N2
\Ain~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~35_combout\ = \NotA~input_o\ $ (\A[34]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[34]~input_o\,
	combout => \Ain~35_combout\);

-- Location: FF_X87_Y22_N3
\Ain[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~35_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(34));

-- Location: IOIBUF_X56_Y73_N1
\A[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(35),
	o => \A[35]~input_o\);

-- Location: LCCOMB_X91_Y21_N0
\Ain~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~36_combout\ = \NotA~input_o\ $ (\A[35]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[35]~input_o\,
	combout => \Ain~36_combout\);

-- Location: FF_X91_Y21_N1
\Ain[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~36_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(35));

-- Location: IOIBUF_X115_Y34_N22
\A[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(37),
	o => \A[37]~input_o\);

-- Location: LCCOMB_X87_Y22_N4
\Ain~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~38_combout\ = \A[37]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A[37]~input_o\,
	datac => \NotA~input_o\,
	combout => \Ain~38_combout\);

-- Location: FF_X87_Y22_N5
\Ain[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~38_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(37));

-- Location: IOIBUF_X56_Y73_N22
\A[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(41),
	o => \A[41]~input_o\);

-- Location: LCCOMB_X86_Y20_N8
\Ain~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~42_combout\ = \NotA~input_o\ $ (\A[41]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[41]~input_o\,
	combout => \Ain~42_combout\);

-- Location: FF_X86_Y20_N9
\Ain[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~42_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(41));

-- Location: IOIBUF_X115_Y49_N1
\A[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(42),
	o => \A[42]~input_o\);

-- Location: LCCOMB_X86_Y19_N30
\Ain~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~43_combout\ = \NotA~input_o\ $ (\A[42]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[42]~input_o\,
	combout => \Ain~43_combout\);

-- Location: FF_X86_Y19_N31
\Ain[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~43_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(42));

-- Location: IOIBUF_X115_Y55_N15
\A[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(43),
	o => \A[43]~input_o\);

-- Location: LCCOMB_X91_Y21_N24
\Ain~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~44_combout\ = \NotA~input_o\ $ (\A[43]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[43]~input_o\,
	combout => \Ain~44_combout\);

-- Location: FF_X91_Y21_N25
\Ain[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~44_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(43));

-- Location: IOIBUF_X0_Y63_N22
\A[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(44),
	o => \A[44]~input_o\);

-- Location: LCCOMB_X86_Y19_N4
\Ain~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~45_combout\ = \A[44]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[44]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~45_combout\);

-- Location: FF_X86_Y19_N5
\Ain[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~45_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(44));

-- Location: IOIBUF_X89_Y0_N22
\A[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(46),
	o => \A[46]~input_o\);

-- Location: LCCOMB_X86_Y18_N6
\Ain~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~47_combout\ = \NotA~input_o\ $ (\A[46]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datac => \A[46]~input_o\,
	combout => \Ain~47_combout\);

-- Location: FF_X86_Y18_N7
\Ain[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~47_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(46));

-- Location: IOIBUF_X115_Y17_N1
\A[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(47),
	o => \A[47]~input_o\);

-- Location: LCCOMB_X91_Y21_N10
\Ain~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~48_combout\ = \NotA~input_o\ $ (\A[47]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datac => \A[47]~input_o\,
	combout => \Ain~48_combout\);

-- Location: FF_X91_Y21_N11
\Ain[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~48_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(47));

-- Location: IOIBUF_X0_Y34_N8
\A[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(49),
	o => \A[49]~input_o\);

-- Location: LCCOMB_X86_Y20_N16
\Ain~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~50_combout\ = \NotA~input_o\ $ (\A[49]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[49]~input_o\,
	combout => \Ain~50_combout\);

-- Location: FF_X86_Y20_N17
\Ain[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~50_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(49));

-- Location: IOIBUF_X115_Y46_N8
\A[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(50),
	o => \A[50]~input_o\);

-- Location: LCCOMB_X87_Y22_N8
\Ain~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~51_combout\ = \NotA~input_o\ $ (\A[50]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[50]~input_o\,
	combout => \Ain~51_combout\);

-- Location: FF_X87_Y22_N9
\Ain[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~51_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(50));

-- Location: IOIBUF_X107_Y73_N8
\A[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(60),
	o => \A[60]~input_o\);

-- Location: LCCOMB_X85_Y20_N4
\Ain~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~61_combout\ = \A[60]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A[60]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~61_combout\);

-- Location: FF_X85_Y20_N5
\Ain[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~61_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(60));

-- Location: IOIBUF_X94_Y73_N1
\A[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(61),
	o => \A[61]~input_o\);

-- Location: LCCOMB_X87_Y22_N14
\Ain~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~62_combout\ = \NotA~input_o\ $ (\A[61]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[61]~input_o\,
	combout => \Ain~62_combout\);

-- Location: FF_X87_Y22_N15
\Ain[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~62_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(61));

-- Location: IOIBUF_X0_Y29_N15
\A[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(62),
	o => \A[62]~input_o\);

-- Location: LCCOMB_X86_Y21_N2
\Ain~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~63_combout\ = \A[62]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A[62]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~63_combout\);

-- Location: FF_X86_Y21_N3
\Ain[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~63_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(62));

-- Location: IOIBUF_X38_Y73_N15
\B[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: LCCOMB_X84_Y17_N24
\Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = \B[2]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[1]~input_o\,
	datac => \B[2]~input_o\,
	datad => \OpCode[0]~input_o\,
	combout => \Mux61~0_combout\);

-- Location: LCCOMB_X77_Y16_N16
\Bin[63]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin[63]~0_combout\ = (\OpCode[1]~input_o\ & ((\OpCode[0]~input_o\ & ((!\DivEnable~q\))) # (!\OpCode[0]~input_o\ & (!\MulEnable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MulEnable~q\,
	datab => \OpCode[0]~input_o\,
	datac => \DivEnable~q\,
	datad => \OpCode[1]~input_o\,
	combout => \Bin[63]~0_combout\);

-- Location: LCCOMB_X77_Y16_N26
\Bin[63]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin[63]~1_combout\ = (\Enable~input_o\ & ((\Bin[63]~0_combout\) # ((!\OpCode[1]~input_o\ & !\AddEnable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Enable~input_o\,
	datab => \Bin[63]~0_combout\,
	datac => \OpCode[1]~input_o\,
	datad => \AddEnable~q\,
	combout => \Bin[63]~1_combout\);

-- Location: FF_X84_Y17_N25
\Bin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux61~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(2));

-- Location: IOIBUF_X5_Y0_N15
\B[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: LCCOMB_X84_Y17_N6
\Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = \B[1]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[1]~input_o\,
	datac => \B[1]~input_o\,
	datad => \OpCode[0]~input_o\,
	combout => \Mux62~0_combout\);

-- Location: FF_X84_Y17_N7
\Bin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux62~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(1));

-- Location: IOIBUF_X115_Y17_N8
\B[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: LCCOMB_X84_Y17_N20
\Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = \B[0]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[1]~input_o\,
	datac => \B[0]~input_o\,
	datad => \OpCode[0]~input_o\,
	combout => \Mux63~0_combout\);

-- Location: FF_X84_Y17_N21
\Bin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux63~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(0));

-- Location: LCCOMB_X80_Y19_N16
\myMultiplier|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~0_combout\ = (Bin(0) & (\myMultiplier|Product\(64) $ (VCC))) # (!Bin(0) & (\myMultiplier|Product\(64) & VCC))
-- \myMultiplier|Add1~1\ = CARRY((Bin(0) & \myMultiplier|Product\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(0),
	datab => \myMultiplier|Product\(64),
	datad => VCC,
	combout => \myMultiplier|Add1~0_combout\,
	cout => \myMultiplier|Add1~1\);

-- Location: LCCOMB_X80_Y19_N18
\myMultiplier|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~3_combout\ = (Bin(1) & ((\myMultiplier|Product\(65) & (\myMultiplier|Add1~1\ & VCC)) # (!\myMultiplier|Product\(65) & (!\myMultiplier|Add1~1\)))) # (!Bin(1) & ((\myMultiplier|Product\(65) & (!\myMultiplier|Add1~1\)) # 
-- (!\myMultiplier|Product\(65) & ((\myMultiplier|Add1~1\) # (GND)))))
-- \myMultiplier|Add1~4\ = CARRY((Bin(1) & (!\myMultiplier|Product\(65) & !\myMultiplier|Add1~1\)) # (!Bin(1) & ((!\myMultiplier|Add1~1\) # (!\myMultiplier|Product\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(1),
	datab => \myMultiplier|Product\(65),
	datad => VCC,
	cin => \myMultiplier|Add1~1\,
	combout => \myMultiplier|Add1~3_combout\,
	cout => \myMultiplier|Add1~4\);

-- Location: LCCOMB_X80_Y19_N20
\myMultiplier|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~6_combout\ = ((\myMultiplier|Product\(66) $ (Bin(2) $ (!\myMultiplier|Add1~4\)))) # (GND)
-- \myMultiplier|Add1~7\ = CARRY((\myMultiplier|Product\(66) & ((Bin(2)) # (!\myMultiplier|Add1~4\))) # (!\myMultiplier|Product\(66) & (Bin(2) & !\myMultiplier|Add1~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(66),
	datab => Bin(2),
	datad => VCC,
	cin => \myMultiplier|Add1~4\,
	combout => \myMultiplier|Add1~6_combout\,
	cout => \myMultiplier|Add1~7\);

-- Location: IOIBUF_X115_Y68_N22
\B[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: LCCOMB_X84_Y17_N8
\Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = \B[5]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[5]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux58~0_combout\);

-- Location: FF_X84_Y17_N9
\Bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux58~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(5));

-- Location: IOIBUF_X0_Y68_N8
\B[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: LCCOMB_X84_Y17_N10
\Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = \B[4]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[1]~input_o\,
	datac => \B[4]~input_o\,
	datad => \OpCode[0]~input_o\,
	combout => \Mux59~0_combout\);

-- Location: FF_X84_Y17_N11
\Bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux59~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(4));

-- Location: IOIBUF_X79_Y0_N15
\B[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: LCCOMB_X82_Y14_N22
\Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = \B[3]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[3]~input_o\,
	combout => \Mux60~0_combout\);

-- Location: FF_X82_Y14_N23
\Bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux60~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(3));

-- Location: LCCOMB_X80_Y19_N22
\myMultiplier|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~9_combout\ = (Bin(3) & ((\myMultiplier|Product\(67) & (\myMultiplier|Add1~7\ & VCC)) # (!\myMultiplier|Product\(67) & (!\myMultiplier|Add1~7\)))) # (!Bin(3) & ((\myMultiplier|Product\(67) & (!\myMultiplier|Add1~7\)) # 
-- (!\myMultiplier|Product\(67) & ((\myMultiplier|Add1~7\) # (GND)))))
-- \myMultiplier|Add1~10\ = CARRY((Bin(3) & (!\myMultiplier|Product\(67) & !\myMultiplier|Add1~7\)) # (!Bin(3) & ((!\myMultiplier|Add1~7\) # (!\myMultiplier|Product\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(3),
	datab => \myMultiplier|Product\(67),
	datad => VCC,
	cin => \myMultiplier|Add1~7\,
	combout => \myMultiplier|Add1~9_combout\,
	cout => \myMultiplier|Add1~10\);

-- Location: LCCOMB_X80_Y19_N24
\myMultiplier|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~12_combout\ = ((Bin(4) $ (\myMultiplier|Product\(68) $ (!\myMultiplier|Add1~10\)))) # (GND)
-- \myMultiplier|Add1~13\ = CARRY((Bin(4) & ((\myMultiplier|Product\(68)) # (!\myMultiplier|Add1~10\))) # (!Bin(4) & (\myMultiplier|Product\(68) & !\myMultiplier|Add1~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(4),
	datab => \myMultiplier|Product\(68),
	datad => VCC,
	cin => \myMultiplier|Add1~10\,
	combout => \myMultiplier|Add1~12_combout\,
	cout => \myMultiplier|Add1~13\);

-- Location: LCCOMB_X80_Y19_N26
\myMultiplier|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~15_combout\ = (\myMultiplier|Product\(69) & ((Bin(5) & (\myMultiplier|Add1~13\ & VCC)) # (!Bin(5) & (!\myMultiplier|Add1~13\)))) # (!\myMultiplier|Product\(69) & ((Bin(5) & (!\myMultiplier|Add1~13\)) # (!Bin(5) & 
-- ((\myMultiplier|Add1~13\) # (GND)))))
-- \myMultiplier|Add1~16\ = CARRY((\myMultiplier|Product\(69) & (!Bin(5) & !\myMultiplier|Add1~13\)) # (!\myMultiplier|Product\(69) & ((!\myMultiplier|Add1~13\) # (!Bin(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(69),
	datab => Bin(5),
	datad => VCC,
	cin => \myMultiplier|Add1~13\,
	combout => \myMultiplier|Add1~15_combout\,
	cout => \myMultiplier|Add1~16\);

-- Location: IOIBUF_X16_Y73_N22
\B[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: LCCOMB_X82_Y16_N22
\Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = \B[6]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[6]~input_o\,
	combout => \Mux57~0_combout\);

-- Location: FF_X82_Y16_N23
\Bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux57~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(6));

-- Location: LCCOMB_X80_Y19_N28
\myMultiplier|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~18_combout\ = ((\myMultiplier|Product\(70) $ (Bin(6) $ (!\myMultiplier|Add1~16\)))) # (GND)
-- \myMultiplier|Add1~19\ = CARRY((\myMultiplier|Product\(70) & ((Bin(6)) # (!\myMultiplier|Add1~16\))) # (!\myMultiplier|Product\(70) & (Bin(6) & !\myMultiplier|Add1~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(70),
	datab => Bin(6),
	datad => VCC,
	cin => \myMultiplier|Add1~16\,
	combout => \myMultiplier|Add1~18_combout\,
	cout => \myMultiplier|Add1~19\);

-- Location: IOIBUF_X0_Y7_N8
\B[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(7),
	o => \B[7]~input_o\);

-- Location: LCCOMB_X82_Y14_N16
\Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = \B[7]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[7]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux56~0_combout\);

-- Location: FF_X82_Y14_N17
\Bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux56~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(7));

-- Location: LCCOMB_X80_Y19_N30
\myMultiplier|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~21_combout\ = (Bin(7) & ((\myMultiplier|Product\(71) & (\myMultiplier|Add1~19\ & VCC)) # (!\myMultiplier|Product\(71) & (!\myMultiplier|Add1~19\)))) # (!Bin(7) & ((\myMultiplier|Product\(71) & (!\myMultiplier|Add1~19\)) # 
-- (!\myMultiplier|Product\(71) & ((\myMultiplier|Add1~19\) # (GND)))))
-- \myMultiplier|Add1~22\ = CARRY((Bin(7) & (!\myMultiplier|Product\(71) & !\myMultiplier|Add1~19\)) # (!Bin(7) & ((!\myMultiplier|Add1~19\) # (!\myMultiplier|Product\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(7),
	datab => \myMultiplier|Product\(71),
	datad => VCC,
	cin => \myMultiplier|Add1~19\,
	combout => \myMultiplier|Add1~21_combout\,
	cout => \myMultiplier|Add1~22\);

-- Location: IOIBUF_X23_Y0_N22
\B[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(9),
	o => \B[9]~input_o\);

-- Location: LCCOMB_X81_Y15_N16
\Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = \B[9]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[9]~input_o\,
	combout => \Mux54~0_combout\);

-- Location: FF_X81_Y15_N17
\Bin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux54~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(9));

-- Location: IOIBUF_X79_Y0_N22
\B[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(8),
	o => \B[8]~input_o\);

-- Location: LCCOMB_X80_Y14_N4
\Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = \B[8]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[8]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux55~0_combout\);

-- Location: FF_X80_Y14_N5
\Bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux55~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(8));

-- Location: LCCOMB_X80_Y18_N0
\myMultiplier|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~24_combout\ = ((Bin(8) $ (\myMultiplier|Product\(72) $ (!\myMultiplier|Add1~22\)))) # (GND)
-- \myMultiplier|Add1~25\ = CARRY((Bin(8) & ((\myMultiplier|Product\(72)) # (!\myMultiplier|Add1~22\))) # (!Bin(8) & (\myMultiplier|Product\(72) & !\myMultiplier|Add1~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(8),
	datab => \myMultiplier|Product\(72),
	datad => VCC,
	cin => \myMultiplier|Add1~22\,
	combout => \myMultiplier|Add1~24_combout\,
	cout => \myMultiplier|Add1~25\);

-- Location: LCCOMB_X80_Y18_N2
\myMultiplier|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~27_combout\ = (\myMultiplier|Product\(73) & ((Bin(9) & (\myMultiplier|Add1~25\ & VCC)) # (!Bin(9) & (!\myMultiplier|Add1~25\)))) # (!\myMultiplier|Product\(73) & ((Bin(9) & (!\myMultiplier|Add1~25\)) # (!Bin(9) & 
-- ((\myMultiplier|Add1~25\) # (GND)))))
-- \myMultiplier|Add1~28\ = CARRY((\myMultiplier|Product\(73) & (!Bin(9) & !\myMultiplier|Add1~25\)) # (!\myMultiplier|Product\(73) & ((!\myMultiplier|Add1~25\) # (!Bin(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(73),
	datab => Bin(9),
	datad => VCC,
	cin => \myMultiplier|Add1~25\,
	combout => \myMultiplier|Add1~27_combout\,
	cout => \myMultiplier|Add1~28\);

-- Location: IOIBUF_X11_Y0_N15
\B[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(10),
	o => \B[10]~input_o\);

-- Location: LCCOMB_X81_Y15_N18
\Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = \B[10]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[10]~input_o\,
	combout => \Mux53~0_combout\);

-- Location: FF_X81_Y15_N19
\Bin[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux53~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(10));

-- Location: LCCOMB_X80_Y18_N4
\myMultiplier|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~30_combout\ = ((Bin(10) $ (\myMultiplier|Product\(74) $ (!\myMultiplier|Add1~28\)))) # (GND)
-- \myMultiplier|Add1~31\ = CARRY((Bin(10) & ((\myMultiplier|Product\(74)) # (!\myMultiplier|Add1~28\))) # (!Bin(10) & (\myMultiplier|Product\(74) & !\myMultiplier|Add1~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(10),
	datab => \myMultiplier|Product\(74),
	datad => VCC,
	cin => \myMultiplier|Add1~28\,
	combout => \myMultiplier|Add1~30_combout\,
	cout => \myMultiplier|Add1~31\);

-- Location: IOIBUF_X9_Y0_N22
\B[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(11),
	o => \B[11]~input_o\);

-- Location: LCCOMB_X80_Y14_N26
\Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = \B[11]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[11]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux52~0_combout\);

-- Location: FF_X80_Y14_N27
\Bin[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux52~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(11));

-- Location: LCCOMB_X80_Y18_N6
\myMultiplier|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~33_combout\ = (\myMultiplier|Product\(75) & ((Bin(11) & (\myMultiplier|Add1~31\ & VCC)) # (!Bin(11) & (!\myMultiplier|Add1~31\)))) # (!\myMultiplier|Product\(75) & ((Bin(11) & (!\myMultiplier|Add1~31\)) # (!Bin(11) & 
-- ((\myMultiplier|Add1~31\) # (GND)))))
-- \myMultiplier|Add1~34\ = CARRY((\myMultiplier|Product\(75) & (!Bin(11) & !\myMultiplier|Add1~31\)) # (!\myMultiplier|Product\(75) & ((!\myMultiplier|Add1~31\) # (!Bin(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(75),
	datab => Bin(11),
	datad => VCC,
	cin => \myMultiplier|Add1~31\,
	combout => \myMultiplier|Add1~33_combout\,
	cout => \myMultiplier|Add1~34\);

-- Location: IOIBUF_X115_Y37_N8
\B[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(14),
	o => \B[14]~input_o\);

-- Location: LCCOMB_X84_Y16_N10
\Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = \B[14]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[14]~input_o\,
	combout => \Mux49~0_combout\);

-- Location: FF_X84_Y16_N11
\Bin[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux49~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(14));

-- Location: IOIBUF_X3_Y0_N15
\B[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(13),
	o => \B[13]~input_o\);

-- Location: LCCOMB_X84_Y16_N24
\Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = \B[13]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[13]~input_o\,
	combout => \Mux50~0_combout\);

-- Location: FF_X84_Y16_N25
\Bin[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux50~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(13));

-- Location: IOIBUF_X0_Y24_N1
\B[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(12),
	o => \B[12]~input_o\);

-- Location: LCCOMB_X77_Y17_N2
\Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = \B[12]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[12]~input_o\,
	combout => \Mux51~0_combout\);

-- Location: FF_X77_Y17_N3
\Bin[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux51~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(12));

-- Location: LCCOMB_X80_Y18_N8
\myMultiplier|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~36_combout\ = ((Bin(12) $ (\myMultiplier|Product\(76) $ (!\myMultiplier|Add1~34\)))) # (GND)
-- \myMultiplier|Add1~37\ = CARRY((Bin(12) & ((\myMultiplier|Product\(76)) # (!\myMultiplier|Add1~34\))) # (!Bin(12) & (\myMultiplier|Product\(76) & !\myMultiplier|Add1~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(12),
	datab => \myMultiplier|Product\(76),
	datad => VCC,
	cin => \myMultiplier|Add1~34\,
	combout => \myMultiplier|Add1~36_combout\,
	cout => \myMultiplier|Add1~37\);

-- Location: LCCOMB_X80_Y18_N10
\myMultiplier|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~39_combout\ = (\myMultiplier|Product\(77) & ((Bin(13) & (\myMultiplier|Add1~37\ & VCC)) # (!Bin(13) & (!\myMultiplier|Add1~37\)))) # (!\myMultiplier|Product\(77) & ((Bin(13) & (!\myMultiplier|Add1~37\)) # (!Bin(13) & 
-- ((\myMultiplier|Add1~37\) # (GND)))))
-- \myMultiplier|Add1~40\ = CARRY((\myMultiplier|Product\(77) & (!Bin(13) & !\myMultiplier|Add1~37\)) # (!\myMultiplier|Product\(77) & ((!\myMultiplier|Add1~37\) # (!Bin(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(77),
	datab => Bin(13),
	datad => VCC,
	cin => \myMultiplier|Add1~37\,
	combout => \myMultiplier|Add1~39_combout\,
	cout => \myMultiplier|Add1~40\);

-- Location: LCCOMB_X80_Y18_N12
\myMultiplier|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~42_combout\ = ((Bin(14) $ (\myMultiplier|Product\(78) $ (!\myMultiplier|Add1~40\)))) # (GND)
-- \myMultiplier|Add1~43\ = CARRY((Bin(14) & ((\myMultiplier|Product\(78)) # (!\myMultiplier|Add1~40\))) # (!Bin(14) & (\myMultiplier|Product\(78) & !\myMultiplier|Add1~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(14),
	datab => \myMultiplier|Product\(78),
	datad => VCC,
	cin => \myMultiplier|Add1~40\,
	combout => \myMultiplier|Add1~42_combout\,
	cout => \myMultiplier|Add1~43\);

-- Location: IOIBUF_X115_Y14_N1
\B[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(21),
	o => \B[21]~input_o\);

-- Location: LCCOMB_X84_Y14_N12
\Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = \B[21]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[21]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux42~0_combout\);

-- Location: FF_X84_Y14_N13
\Bin[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux42~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(21));

-- Location: IOIBUF_X115_Y6_N15
\B[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(20),
	o => \B[20]~input_o\);

-- Location: LCCOMB_X84_Y14_N2
\Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = \B[20]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[20]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux43~0_combout\);

-- Location: FF_X84_Y14_N3
\Bin[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux43~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(20));

-- Location: IOIBUF_X85_Y0_N8
\B[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(19),
	o => \B[19]~input_o\);

-- Location: LCCOMB_X84_Y14_N0
\Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = \B[19]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[19]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux44~0_combout\);

-- Location: FF_X84_Y14_N1
\Bin[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux44~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(19));

-- Location: IOIBUF_X89_Y0_N15
\B[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(18),
	o => \B[18]~input_o\);

-- Location: LCCOMB_X84_Y14_N14
\Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = \B[18]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B[18]~input_o\,
	datab => \OpCode[0]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux45~0_combout\);

-- Location: FF_X84_Y14_N15
\Bin[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux45~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(18));

-- Location: IOIBUF_X1_Y0_N15
\B[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(17),
	o => \B[17]~input_o\);

-- Location: LCCOMB_X84_Y14_N28
\Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = \B[17]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[17]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux46~0_combout\);

-- Location: FF_X84_Y14_N29
\Bin[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux46~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(17));

-- Location: IOIBUF_X115_Y8_N22
\B[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(16),
	o => \B[16]~input_o\);

-- Location: LCCOMB_X84_Y15_N20
\Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = \B[16]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[16]~input_o\,
	combout => \Mux47~0_combout\);

-- Location: FF_X84_Y15_N21
\Bin[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux47~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(16));

-- Location: IOIBUF_X115_Y37_N1
\B[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(15),
	o => \B[15]~input_o\);

-- Location: LCCOMB_X82_Y14_N26
\Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = \B[15]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[15]~input_o\,
	combout => \Mux48~0_combout\);

-- Location: FF_X82_Y14_N27
\Bin[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux48~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(15));

-- Location: LCCOMB_X80_Y18_N14
\myMultiplier|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~45_combout\ = (\myMultiplier|Product\(79) & ((Bin(15) & (\myMultiplier|Add1~43\ & VCC)) # (!Bin(15) & (!\myMultiplier|Add1~43\)))) # (!\myMultiplier|Product\(79) & ((Bin(15) & (!\myMultiplier|Add1~43\)) # (!Bin(15) & 
-- ((\myMultiplier|Add1~43\) # (GND)))))
-- \myMultiplier|Add1~46\ = CARRY((\myMultiplier|Product\(79) & (!Bin(15) & !\myMultiplier|Add1~43\)) # (!\myMultiplier|Product\(79) & ((!\myMultiplier|Add1~43\) # (!Bin(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(79),
	datab => Bin(15),
	datad => VCC,
	cin => \myMultiplier|Add1~43\,
	combout => \myMultiplier|Add1~45_combout\,
	cout => \myMultiplier|Add1~46\);

-- Location: LCCOMB_X80_Y18_N16
\myMultiplier|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~48_combout\ = ((\myMultiplier|Product\(80) $ (Bin(16) $ (!\myMultiplier|Add1~46\)))) # (GND)
-- \myMultiplier|Add1~49\ = CARRY((\myMultiplier|Product\(80) & ((Bin(16)) # (!\myMultiplier|Add1~46\))) # (!\myMultiplier|Product\(80) & (Bin(16) & !\myMultiplier|Add1~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(80),
	datab => Bin(16),
	datad => VCC,
	cin => \myMultiplier|Add1~46\,
	combout => \myMultiplier|Add1~48_combout\,
	cout => \myMultiplier|Add1~49\);

-- Location: LCCOMB_X80_Y18_N18
\myMultiplier|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~51_combout\ = (Bin(17) & ((\myMultiplier|Product\(81) & (\myMultiplier|Add1~49\ & VCC)) # (!\myMultiplier|Product\(81) & (!\myMultiplier|Add1~49\)))) # (!Bin(17) & ((\myMultiplier|Product\(81) & (!\myMultiplier|Add1~49\)) # 
-- (!\myMultiplier|Product\(81) & ((\myMultiplier|Add1~49\) # (GND)))))
-- \myMultiplier|Add1~52\ = CARRY((Bin(17) & (!\myMultiplier|Product\(81) & !\myMultiplier|Add1~49\)) # (!Bin(17) & ((!\myMultiplier|Add1~49\) # (!\myMultiplier|Product\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(17),
	datab => \myMultiplier|Product\(81),
	datad => VCC,
	cin => \myMultiplier|Add1~49\,
	combout => \myMultiplier|Add1~51_combout\,
	cout => \myMultiplier|Add1~52\);

-- Location: LCCOMB_X80_Y18_N20
\myMultiplier|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~54_combout\ = ((\myMultiplier|Product\(82) $ (Bin(18) $ (!\myMultiplier|Add1~52\)))) # (GND)
-- \myMultiplier|Add1~55\ = CARRY((\myMultiplier|Product\(82) & ((Bin(18)) # (!\myMultiplier|Add1~52\))) # (!\myMultiplier|Product\(82) & (Bin(18) & !\myMultiplier|Add1~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(82),
	datab => Bin(18),
	datad => VCC,
	cin => \myMultiplier|Add1~52\,
	combout => \myMultiplier|Add1~54_combout\,
	cout => \myMultiplier|Add1~55\);

-- Location: LCCOMB_X80_Y18_N22
\myMultiplier|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~57_combout\ = (\myMultiplier|Product\(83) & ((Bin(19) & (\myMultiplier|Add1~55\ & VCC)) # (!Bin(19) & (!\myMultiplier|Add1~55\)))) # (!\myMultiplier|Product\(83) & ((Bin(19) & (!\myMultiplier|Add1~55\)) # (!Bin(19) & 
-- ((\myMultiplier|Add1~55\) # (GND)))))
-- \myMultiplier|Add1~58\ = CARRY((\myMultiplier|Product\(83) & (!Bin(19) & !\myMultiplier|Add1~55\)) # (!\myMultiplier|Product\(83) & ((!\myMultiplier|Add1~55\) # (!Bin(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(83),
	datab => Bin(19),
	datad => VCC,
	cin => \myMultiplier|Add1~55\,
	combout => \myMultiplier|Add1~57_combout\,
	cout => \myMultiplier|Add1~58\);

-- Location: LCCOMB_X80_Y18_N24
\myMultiplier|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~60_combout\ = ((Bin(20) $ (\myMultiplier|Product\(84) $ (!\myMultiplier|Add1~58\)))) # (GND)
-- \myMultiplier|Add1~61\ = CARRY((Bin(20) & ((\myMultiplier|Product\(84)) # (!\myMultiplier|Add1~58\))) # (!Bin(20) & (\myMultiplier|Product\(84) & !\myMultiplier|Add1~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(20),
	datab => \myMultiplier|Product\(84),
	datad => VCC,
	cin => \myMultiplier|Add1~58\,
	combout => \myMultiplier|Add1~60_combout\,
	cout => \myMultiplier|Add1~61\);

-- Location: LCCOMB_X80_Y18_N26
\myMultiplier|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~63_combout\ = (Bin(21) & ((\myMultiplier|Product\(85) & (\myMultiplier|Add1~61\ & VCC)) # (!\myMultiplier|Product\(85) & (!\myMultiplier|Add1~61\)))) # (!Bin(21) & ((\myMultiplier|Product\(85) & (!\myMultiplier|Add1~61\)) # 
-- (!\myMultiplier|Product\(85) & ((\myMultiplier|Add1~61\) # (GND)))))
-- \myMultiplier|Add1~64\ = CARRY((Bin(21) & (!\myMultiplier|Product\(85) & !\myMultiplier|Add1~61\)) # (!Bin(21) & ((!\myMultiplier|Add1~61\) # (!\myMultiplier|Product\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(21),
	datab => \myMultiplier|Product\(85),
	datad => VCC,
	cin => \myMultiplier|Add1~61\,
	combout => \myMultiplier|Add1~63_combout\,
	cout => \myMultiplier|Add1~64\);

-- Location: IOIBUF_X23_Y0_N15
\B[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(24),
	o => \B[24]~input_o\);

-- Location: LCCOMB_X82_Y16_N0
\Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = \B[24]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[24]~input_o\,
	combout => \Mux39~0_combout\);

-- Location: FF_X82_Y16_N1
\Bin[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux39~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(24));

-- Location: IOIBUF_X87_Y0_N22
\B[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(23),
	o => \B[23]~input_o\);

-- Location: LCCOMB_X83_Y14_N26
\Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = \B[23]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datab => \B[23]~input_o\,
	datac => \OpCode[0]~input_o\,
	combout => \Mux40~0_combout\);

-- Location: FF_X83_Y14_N27
\Bin[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux40~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(23));

-- Location: IOIBUF_X60_Y0_N8
\B[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(22),
	o => \B[22]~input_o\);

-- Location: LCCOMB_X83_Y14_N24
\Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = \B[22]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[22]~input_o\,
	combout => \Mux41~0_combout\);

-- Location: FF_X83_Y14_N25
\Bin[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux41~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(22));

-- Location: LCCOMB_X80_Y18_N28
\myMultiplier|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~66_combout\ = ((Bin(22) $ (\myMultiplier|Product\(86) $ (!\myMultiplier|Add1~64\)))) # (GND)
-- \myMultiplier|Add1~67\ = CARRY((Bin(22) & ((\myMultiplier|Product\(86)) # (!\myMultiplier|Add1~64\))) # (!Bin(22) & (\myMultiplier|Product\(86) & !\myMultiplier|Add1~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(22),
	datab => \myMultiplier|Product\(86),
	datad => VCC,
	cin => \myMultiplier|Add1~64\,
	combout => \myMultiplier|Add1~66_combout\,
	cout => \myMultiplier|Add1~67\);

-- Location: LCCOMB_X80_Y18_N30
\myMultiplier|Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~69_combout\ = (\myMultiplier|Product\(87) & ((Bin(23) & (\myMultiplier|Add1~67\ & VCC)) # (!Bin(23) & (!\myMultiplier|Add1~67\)))) # (!\myMultiplier|Product\(87) & ((Bin(23) & (!\myMultiplier|Add1~67\)) # (!Bin(23) & 
-- ((\myMultiplier|Add1~67\) # (GND)))))
-- \myMultiplier|Add1~70\ = CARRY((\myMultiplier|Product\(87) & (!Bin(23) & !\myMultiplier|Add1~67\)) # (!\myMultiplier|Product\(87) & ((!\myMultiplier|Add1~67\) # (!Bin(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(87),
	datab => Bin(23),
	datad => VCC,
	cin => \myMultiplier|Add1~67\,
	combout => \myMultiplier|Add1~69_combout\,
	cout => \myMultiplier|Add1~70\);

-- Location: LCCOMB_X80_Y17_N0
\myMultiplier|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~72_combout\ = ((\myMultiplier|Product\(88) $ (Bin(24) $ (!\myMultiplier|Add1~70\)))) # (GND)
-- \myMultiplier|Add1~73\ = CARRY((\myMultiplier|Product\(88) & ((Bin(24)) # (!\myMultiplier|Add1~70\))) # (!\myMultiplier|Product\(88) & (Bin(24) & !\myMultiplier|Add1~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(88),
	datab => Bin(24),
	datad => VCC,
	cin => \myMultiplier|Add1~70\,
	combout => \myMultiplier|Add1~72_combout\,
	cout => \myMultiplier|Add1~73\);

-- Location: IOIBUF_X67_Y0_N1
\B[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(25),
	o => \B[25]~input_o\);

-- Location: LCCOMB_X83_Y14_N4
\Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = \B[25]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[25]~input_o\,
	combout => \Mux38~0_combout\);

-- Location: FF_X83_Y14_N5
\Bin[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux38~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(25));

-- Location: LCCOMB_X80_Y17_N2
\myMultiplier|Add1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~75_combout\ = (\myMultiplier|Product\(89) & ((Bin(25) & (\myMultiplier|Add1~73\ & VCC)) # (!Bin(25) & (!\myMultiplier|Add1~73\)))) # (!\myMultiplier|Product\(89) & ((Bin(25) & (!\myMultiplier|Add1~73\)) # (!Bin(25) & 
-- ((\myMultiplier|Add1~73\) # (GND)))))
-- \myMultiplier|Add1~76\ = CARRY((\myMultiplier|Product\(89) & (!Bin(25) & !\myMultiplier|Add1~73\)) # (!\myMultiplier|Product\(89) & ((!\myMultiplier|Add1~73\) # (!Bin(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(89),
	datab => Bin(25),
	datad => VCC,
	cin => \myMultiplier|Add1~73\,
	combout => \myMultiplier|Add1~75_combout\,
	cout => \myMultiplier|Add1~76\);

-- Location: IOIBUF_X27_Y0_N22
\B[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(27),
	o => \B[27]~input_o\);

-- Location: LCCOMB_X82_Y16_N12
\Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = \B[27]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[27]~input_o\,
	combout => \Mux36~0_combout\);

-- Location: FF_X82_Y16_N13
\Bin[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux36~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(27));

-- Location: IOIBUF_X20_Y0_N15
\B[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(26),
	o => \B[26]~input_o\);

-- Location: LCCOMB_X82_Y16_N2
\Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = \B[26]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[26]~input_o\,
	combout => \Mux37~0_combout\);

-- Location: FF_X82_Y16_N3
\Bin[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux37~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(26));

-- Location: LCCOMB_X80_Y17_N4
\myMultiplier|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~78_combout\ = ((\myMultiplier|Product\(90) $ (Bin(26) $ (!\myMultiplier|Add1~76\)))) # (GND)
-- \myMultiplier|Add1~79\ = CARRY((\myMultiplier|Product\(90) & ((Bin(26)) # (!\myMultiplier|Add1~76\))) # (!\myMultiplier|Product\(90) & (Bin(26) & !\myMultiplier|Add1~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(90),
	datab => Bin(26),
	datad => VCC,
	cin => \myMultiplier|Add1~76\,
	combout => \myMultiplier|Add1~78_combout\,
	cout => \myMultiplier|Add1~79\);

-- Location: LCCOMB_X80_Y17_N6
\myMultiplier|Add1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~81_combout\ = (Bin(27) & ((\myMultiplier|Product\(91) & (\myMultiplier|Add1~79\ & VCC)) # (!\myMultiplier|Product\(91) & (!\myMultiplier|Add1~79\)))) # (!Bin(27) & ((\myMultiplier|Product\(91) & (!\myMultiplier|Add1~79\)) # 
-- (!\myMultiplier|Product\(91) & ((\myMultiplier|Add1~79\) # (GND)))))
-- \myMultiplier|Add1~82\ = CARRY((Bin(27) & (!\myMultiplier|Product\(91) & !\myMultiplier|Add1~79\)) # (!Bin(27) & ((!\myMultiplier|Add1~79\) # (!\myMultiplier|Product\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(27),
	datab => \myMultiplier|Product\(91),
	datad => VCC,
	cin => \myMultiplier|Add1~79\,
	combout => \myMultiplier|Add1~81_combout\,
	cout => \myMultiplier|Add1~82\);

-- Location: IOIBUF_X0_Y24_N22
\B[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(30),
	o => \B[30]~input_o\);

-- Location: LCCOMB_X84_Y16_N22
\Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = \B[30]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[30]~input_o\,
	combout => \Mux33~0_combout\);

-- Location: FF_X84_Y16_N23
\Bin[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux33~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(30));

-- Location: IOIBUF_X115_Y9_N22
\B[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(29),
	o => \B[29]~input_o\);

-- Location: LCCOMB_X84_Y16_N0
\Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = \B[29]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[29]~input_o\,
	combout => \Mux34~0_combout\);

-- Location: FF_X84_Y16_N1
\Bin[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux34~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(29));

-- Location: IOIBUF_X49_Y0_N15
\B[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(28),
	o => \B[28]~input_o\);

-- Location: LCCOMB_X80_Y14_N8
\Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = \B[28]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[28]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux35~0_combout\);

-- Location: FF_X80_Y14_N9
\Bin[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux35~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(28));

-- Location: LCCOMB_X80_Y17_N8
\myMultiplier|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~84_combout\ = ((\myMultiplier|Product\(92) $ (Bin(28) $ (!\myMultiplier|Add1~82\)))) # (GND)
-- \myMultiplier|Add1~85\ = CARRY((\myMultiplier|Product\(92) & ((Bin(28)) # (!\myMultiplier|Add1~82\))) # (!\myMultiplier|Product\(92) & (Bin(28) & !\myMultiplier|Add1~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(92),
	datab => Bin(28),
	datad => VCC,
	cin => \myMultiplier|Add1~82\,
	combout => \myMultiplier|Add1~84_combout\,
	cout => \myMultiplier|Add1~85\);

-- Location: LCCOMB_X80_Y17_N10
\myMultiplier|Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~87_combout\ = (\myMultiplier|Product\(93) & ((Bin(29) & (\myMultiplier|Add1~85\ & VCC)) # (!Bin(29) & (!\myMultiplier|Add1~85\)))) # (!\myMultiplier|Product\(93) & ((Bin(29) & (!\myMultiplier|Add1~85\)) # (!Bin(29) & 
-- ((\myMultiplier|Add1~85\) # (GND)))))
-- \myMultiplier|Add1~88\ = CARRY((\myMultiplier|Product\(93) & (!Bin(29) & !\myMultiplier|Add1~85\)) # (!\myMultiplier|Product\(93) & ((!\myMultiplier|Add1~85\) # (!Bin(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(93),
	datab => Bin(29),
	datad => VCC,
	cin => \myMultiplier|Add1~85\,
	combout => \myMultiplier|Add1~87_combout\,
	cout => \myMultiplier|Add1~88\);

-- Location: LCCOMB_X80_Y17_N12
\myMultiplier|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~90_combout\ = ((\myMultiplier|Product\(94) $ (Bin(30) $ (!\myMultiplier|Add1~88\)))) # (GND)
-- \myMultiplier|Add1~91\ = CARRY((\myMultiplier|Product\(94) & ((Bin(30)) # (!\myMultiplier|Add1~88\))) # (!\myMultiplier|Product\(94) & (Bin(30) & !\myMultiplier|Add1~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(94),
	datab => Bin(30),
	datad => VCC,
	cin => \myMultiplier|Add1~88\,
	combout => \myMultiplier|Add1~90_combout\,
	cout => \myMultiplier|Add1~91\);

-- Location: IOIBUF_X35_Y73_N15
\B[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(33),
	o => \B[33]~input_o\);

-- Location: LCCOMB_X81_Y15_N4
\Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = \B[33]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[33]~input_o\,
	combout => \Mux30~0_combout\);

-- Location: FF_X81_Y15_N5
\Bin[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux30~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(33));

-- Location: IOIBUF_X91_Y0_N15
\B[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(32),
	o => \B[32]~input_o\);

-- Location: LCCOMB_X84_Y15_N6
\Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = \B[32]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[32]~input_o\,
	combout => \Mux31~0_combout\);

-- Location: FF_X84_Y15_N7
\Bin[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux31~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(32));

-- Location: IOIBUF_X100_Y0_N1
\B[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(31),
	o => \B[31]~input_o\);

-- Location: LCCOMB_X84_Y16_N28
\Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = \B[31]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[31]~input_o\,
	combout => \Mux32~0_combout\);

-- Location: FF_X84_Y16_N29
\Bin[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux32~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(31));

-- Location: LCCOMB_X80_Y17_N14
\myMultiplier|Add1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~93_combout\ = (\myMultiplier|Product\(95) & ((Bin(31) & (\myMultiplier|Add1~91\ & VCC)) # (!Bin(31) & (!\myMultiplier|Add1~91\)))) # (!\myMultiplier|Product\(95) & ((Bin(31) & (!\myMultiplier|Add1~91\)) # (!Bin(31) & 
-- ((\myMultiplier|Add1~91\) # (GND)))))
-- \myMultiplier|Add1~94\ = CARRY((\myMultiplier|Product\(95) & (!Bin(31) & !\myMultiplier|Add1~91\)) # (!\myMultiplier|Product\(95) & ((!\myMultiplier|Add1~91\) # (!Bin(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(95),
	datab => Bin(31),
	datad => VCC,
	cin => \myMultiplier|Add1~91\,
	combout => \myMultiplier|Add1~93_combout\,
	cout => \myMultiplier|Add1~94\);

-- Location: LCCOMB_X80_Y17_N16
\myMultiplier|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~96_combout\ = ((Bin(32) $ (\myMultiplier|Product\(96) $ (!\myMultiplier|Add1~94\)))) # (GND)
-- \myMultiplier|Add1~97\ = CARRY((Bin(32) & ((\myMultiplier|Product\(96)) # (!\myMultiplier|Add1~94\))) # (!Bin(32) & (\myMultiplier|Product\(96) & !\myMultiplier|Add1~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(32),
	datab => \myMultiplier|Product\(96),
	datad => VCC,
	cin => \myMultiplier|Add1~94\,
	combout => \myMultiplier|Add1~96_combout\,
	cout => \myMultiplier|Add1~97\);

-- Location: LCCOMB_X80_Y17_N18
\myMultiplier|Add1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~99_combout\ = (Bin(33) & ((\myMultiplier|Product\(97) & (\myMultiplier|Add1~97\ & VCC)) # (!\myMultiplier|Product\(97) & (!\myMultiplier|Add1~97\)))) # (!Bin(33) & ((\myMultiplier|Product\(97) & (!\myMultiplier|Add1~97\)) # 
-- (!\myMultiplier|Product\(97) & ((\myMultiplier|Add1~97\) # (GND)))))
-- \myMultiplier|Add1~100\ = CARRY((Bin(33) & (!\myMultiplier|Product\(97) & !\myMultiplier|Add1~97\)) # (!Bin(33) & ((!\myMultiplier|Add1~97\) # (!\myMultiplier|Product\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(33),
	datab => \myMultiplier|Product\(97),
	datad => VCC,
	cin => \myMultiplier|Add1~97\,
	combout => \myMultiplier|Add1~99_combout\,
	cout => \myMultiplier|Add1~100\);

-- Location: IOIBUF_X65_Y0_N8
\B[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(34),
	o => \B[34]~input_o\);

-- Location: LCCOMB_X80_Y14_N18
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = \B[34]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[34]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux29~0_combout\);

-- Location: FF_X80_Y14_N19
\Bin[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux29~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(34));

-- Location: LCCOMB_X80_Y17_N20
\myMultiplier|Add1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~102_combout\ = ((Bin(34) $ (\myMultiplier|Product\(98) $ (!\myMultiplier|Add1~100\)))) # (GND)
-- \myMultiplier|Add1~103\ = CARRY((Bin(34) & ((\myMultiplier|Product\(98)) # (!\myMultiplier|Add1~100\))) # (!Bin(34) & (\myMultiplier|Product\(98) & !\myMultiplier|Add1~100\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(34),
	datab => \myMultiplier|Product\(98),
	datad => VCC,
	cin => \myMultiplier|Add1~100\,
	combout => \myMultiplier|Add1~102_combout\,
	cout => \myMultiplier|Add1~103\);

-- Location: IOIBUF_X74_Y0_N15
\B[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(45),
	o => \B[45]~input_o\);

-- Location: LCCOMB_X81_Y15_N0
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = \B[45]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[45]~input_o\,
	combout => \Mux18~0_combout\);

-- Location: FF_X81_Y15_N1
\Bin[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux18~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(45));

-- Location: IOIBUF_X49_Y0_N22
\B[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(44),
	o => \B[44]~input_o\);

-- Location: LCCOMB_X80_Y14_N0
\Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = \B[44]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[44]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: FF_X80_Y14_N1
\Bin[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux19~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(44));

-- Location: IOIBUF_X35_Y0_N22
\B[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(43),
	o => \B[43]~input_o\);

-- Location: LCCOMB_X80_Y14_N22
\Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = \B[43]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[43]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux20~0_combout\);

-- Location: FF_X80_Y14_N23
\Bin[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux20~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(43));

-- Location: IOIBUF_X89_Y0_N1
\B[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(42),
	o => \B[42]~input_o\);

-- Location: LCCOMB_X84_Y15_N24
\Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = \B[42]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[42]~input_o\,
	combout => \Mux21~0_combout\);

-- Location: FF_X84_Y15_N25
\Bin[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux21~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(42));

-- Location: IOIBUF_X87_Y0_N15
\B[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(41),
	o => \B[41]~input_o\);

-- Location: LCCOMB_X84_Y15_N30
\Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = \B[41]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[41]~input_o\,
	combout => \Mux22~0_combout\);

-- Location: FF_X84_Y15_N31
\Bin[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux22~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(41));

-- Location: IOIBUF_X16_Y0_N22
\B[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(40),
	o => \B[40]~input_o\);

-- Location: LCCOMB_X84_Y15_N12
\Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = \B[40]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[40]~input_o\,
	combout => \Mux23~0_combout\);

-- Location: FF_X84_Y15_N13
\Bin[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux23~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(40));

-- Location: IOIBUF_X105_Y0_N8
\B[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(39),
	o => \B[39]~input_o\);

-- Location: LCCOMB_X82_Y14_N4
\Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = \B[39]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[39]~input_o\,
	combout => \Mux24~0_combout\);

-- Location: FF_X82_Y14_N5
\Bin[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux24~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(39));

-- Location: IOIBUF_X115_Y7_N15
\B[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(38),
	o => \B[38]~input_o\);

-- Location: LCCOMB_X84_Y15_N18
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = \B[38]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[38]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: FF_X84_Y15_N19
\Bin[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux25~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(38));

-- Location: IOIBUF_X115_Y11_N1
\B[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(37),
	o => \B[37]~input_o\);

-- Location: LCCOMB_X84_Y15_N16
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = \B[37]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B[37]~input_o\,
	datab => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	combout => \Mux26~0_combout\);

-- Location: FF_X84_Y15_N17
\Bin[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux26~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(37));

-- Location: IOIBUF_X0_Y34_N22
\B[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(36),
	o => \B[36]~input_o\);

-- Location: LCCOMB_X81_Y15_N6
\Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = \B[36]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[36]~input_o\,
	combout => \Mux27~0_combout\);

-- Location: FF_X81_Y15_N7
\Bin[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux27~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(36));

-- Location: IOIBUF_X0_Y18_N15
\B[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(35),
	o => \B[35]~input_o\);

-- Location: LCCOMB_X80_Y14_N12
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = \B[35]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[35]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: FF_X80_Y14_N13
\Bin[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux28~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(35));

-- Location: LCCOMB_X80_Y17_N22
\myMultiplier|Add1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~105_combout\ = (\myMultiplier|Product\(99) & ((Bin(35) & (\myMultiplier|Add1~103\ & VCC)) # (!Bin(35) & (!\myMultiplier|Add1~103\)))) # (!\myMultiplier|Product\(99) & ((Bin(35) & (!\myMultiplier|Add1~103\)) # (!Bin(35) & 
-- ((\myMultiplier|Add1~103\) # (GND)))))
-- \myMultiplier|Add1~106\ = CARRY((\myMultiplier|Product\(99) & (!Bin(35) & !\myMultiplier|Add1~103\)) # (!\myMultiplier|Product\(99) & ((!\myMultiplier|Add1~103\) # (!Bin(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(99),
	datab => Bin(35),
	datad => VCC,
	cin => \myMultiplier|Add1~103\,
	combout => \myMultiplier|Add1~105_combout\,
	cout => \myMultiplier|Add1~106\);

-- Location: LCCOMB_X80_Y17_N24
\myMultiplier|Add1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~108_combout\ = ((Bin(36) $ (\myMultiplier|Product\(100) $ (!\myMultiplier|Add1~106\)))) # (GND)
-- \myMultiplier|Add1~109\ = CARRY((Bin(36) & ((\myMultiplier|Product\(100)) # (!\myMultiplier|Add1~106\))) # (!Bin(36) & (\myMultiplier|Product\(100) & !\myMultiplier|Add1~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(36),
	datab => \myMultiplier|Product\(100),
	datad => VCC,
	cin => \myMultiplier|Add1~106\,
	combout => \myMultiplier|Add1~108_combout\,
	cout => \myMultiplier|Add1~109\);

-- Location: LCCOMB_X80_Y17_N26
\myMultiplier|Add1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~111_combout\ = (\myMultiplier|Product\(101) & ((Bin(37) & (\myMultiplier|Add1~109\ & VCC)) # (!Bin(37) & (!\myMultiplier|Add1~109\)))) # (!\myMultiplier|Product\(101) & ((Bin(37) & (!\myMultiplier|Add1~109\)) # (!Bin(37) & 
-- ((\myMultiplier|Add1~109\) # (GND)))))
-- \myMultiplier|Add1~112\ = CARRY((\myMultiplier|Product\(101) & (!Bin(37) & !\myMultiplier|Add1~109\)) # (!\myMultiplier|Product\(101) & ((!\myMultiplier|Add1~109\) # (!Bin(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(101),
	datab => Bin(37),
	datad => VCC,
	cin => \myMultiplier|Add1~109\,
	combout => \myMultiplier|Add1~111_combout\,
	cout => \myMultiplier|Add1~112\);

-- Location: LCCOMB_X80_Y17_N28
\myMultiplier|Add1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~114_combout\ = ((Bin(38) $ (\myMultiplier|Product\(102) $ (!\myMultiplier|Add1~112\)))) # (GND)
-- \myMultiplier|Add1~115\ = CARRY((Bin(38) & ((\myMultiplier|Product\(102)) # (!\myMultiplier|Add1~112\))) # (!Bin(38) & (\myMultiplier|Product\(102) & !\myMultiplier|Add1~112\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(38),
	datab => \myMultiplier|Product\(102),
	datad => VCC,
	cin => \myMultiplier|Add1~112\,
	combout => \myMultiplier|Add1~114_combout\,
	cout => \myMultiplier|Add1~115\);

-- Location: LCCOMB_X80_Y17_N30
\myMultiplier|Add1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~117_combout\ = (Bin(39) & ((\myMultiplier|Product\(103) & (\myMultiplier|Add1~115\ & VCC)) # (!\myMultiplier|Product\(103) & (!\myMultiplier|Add1~115\)))) # (!Bin(39) & ((\myMultiplier|Product\(103) & (!\myMultiplier|Add1~115\)) # 
-- (!\myMultiplier|Product\(103) & ((\myMultiplier|Add1~115\) # (GND)))))
-- \myMultiplier|Add1~118\ = CARRY((Bin(39) & (!\myMultiplier|Product\(103) & !\myMultiplier|Add1~115\)) # (!Bin(39) & ((!\myMultiplier|Add1~115\) # (!\myMultiplier|Product\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(39),
	datab => \myMultiplier|Product\(103),
	datad => VCC,
	cin => \myMultiplier|Add1~115\,
	combout => \myMultiplier|Add1~117_combout\,
	cout => \myMultiplier|Add1~118\);

-- Location: LCCOMB_X80_Y16_N0
\myMultiplier|Add1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~120_combout\ = ((Bin(40) $ (\myMultiplier|Product\(104) $ (!\myMultiplier|Add1~118\)))) # (GND)
-- \myMultiplier|Add1~121\ = CARRY((Bin(40) & ((\myMultiplier|Product\(104)) # (!\myMultiplier|Add1~118\))) # (!Bin(40) & (\myMultiplier|Product\(104) & !\myMultiplier|Add1~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(40),
	datab => \myMultiplier|Product\(104),
	datad => VCC,
	cin => \myMultiplier|Add1~118\,
	combout => \myMultiplier|Add1~120_combout\,
	cout => \myMultiplier|Add1~121\);

-- Location: LCCOMB_X80_Y16_N2
\myMultiplier|Add1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~123_combout\ = (Bin(41) & ((\myMultiplier|Product\(105) & (\myMultiplier|Add1~121\ & VCC)) # (!\myMultiplier|Product\(105) & (!\myMultiplier|Add1~121\)))) # (!Bin(41) & ((\myMultiplier|Product\(105) & (!\myMultiplier|Add1~121\)) # 
-- (!\myMultiplier|Product\(105) & ((\myMultiplier|Add1~121\) # (GND)))))
-- \myMultiplier|Add1~124\ = CARRY((Bin(41) & (!\myMultiplier|Product\(105) & !\myMultiplier|Add1~121\)) # (!Bin(41) & ((!\myMultiplier|Add1~121\) # (!\myMultiplier|Product\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(41),
	datab => \myMultiplier|Product\(105),
	datad => VCC,
	cin => \myMultiplier|Add1~121\,
	combout => \myMultiplier|Add1~123_combout\,
	cout => \myMultiplier|Add1~124\);

-- Location: LCCOMB_X80_Y16_N4
\myMultiplier|Add1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~126_combout\ = ((\myMultiplier|Product\(106) $ (Bin(42) $ (!\myMultiplier|Add1~124\)))) # (GND)
-- \myMultiplier|Add1~127\ = CARRY((\myMultiplier|Product\(106) & ((Bin(42)) # (!\myMultiplier|Add1~124\))) # (!\myMultiplier|Product\(106) & (Bin(42) & !\myMultiplier|Add1~124\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(106),
	datab => Bin(42),
	datad => VCC,
	cin => \myMultiplier|Add1~124\,
	combout => \myMultiplier|Add1~126_combout\,
	cout => \myMultiplier|Add1~127\);

-- Location: LCCOMB_X80_Y16_N6
\myMultiplier|Add1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~129_combout\ = (Bin(43) & ((\myMultiplier|Product\(107) & (\myMultiplier|Add1~127\ & VCC)) # (!\myMultiplier|Product\(107) & (!\myMultiplier|Add1~127\)))) # (!Bin(43) & ((\myMultiplier|Product\(107) & (!\myMultiplier|Add1~127\)) # 
-- (!\myMultiplier|Product\(107) & ((\myMultiplier|Add1~127\) # (GND)))))
-- \myMultiplier|Add1~130\ = CARRY((Bin(43) & (!\myMultiplier|Product\(107) & !\myMultiplier|Add1~127\)) # (!Bin(43) & ((!\myMultiplier|Add1~127\) # (!\myMultiplier|Product\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(43),
	datab => \myMultiplier|Product\(107),
	datad => VCC,
	cin => \myMultiplier|Add1~127\,
	combout => \myMultiplier|Add1~129_combout\,
	cout => \myMultiplier|Add1~130\);

-- Location: LCCOMB_X80_Y16_N8
\myMultiplier|Add1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~132_combout\ = ((\myMultiplier|Product\(108) $ (Bin(44) $ (!\myMultiplier|Add1~130\)))) # (GND)
-- \myMultiplier|Add1~133\ = CARRY((\myMultiplier|Product\(108) & ((Bin(44)) # (!\myMultiplier|Add1~130\))) # (!\myMultiplier|Product\(108) & (Bin(44) & !\myMultiplier|Add1~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(108),
	datab => Bin(44),
	datad => VCC,
	cin => \myMultiplier|Add1~130\,
	combout => \myMultiplier|Add1~132_combout\,
	cout => \myMultiplier|Add1~133\);

-- Location: LCCOMB_X80_Y16_N10
\myMultiplier|Add1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~135_combout\ = (Bin(45) & ((\myMultiplier|Product\(109) & (\myMultiplier|Add1~133\ & VCC)) # (!\myMultiplier|Product\(109) & (!\myMultiplier|Add1~133\)))) # (!Bin(45) & ((\myMultiplier|Product\(109) & (!\myMultiplier|Add1~133\)) # 
-- (!\myMultiplier|Product\(109) & ((\myMultiplier|Add1~133\) # (GND)))))
-- \myMultiplier|Add1~136\ = CARRY((Bin(45) & (!\myMultiplier|Product\(109) & !\myMultiplier|Add1~133\)) # (!Bin(45) & ((!\myMultiplier|Add1~133\) # (!\myMultiplier|Product\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(45),
	datab => \myMultiplier|Product\(109),
	datad => VCC,
	cin => \myMultiplier|Add1~133\,
	combout => \myMultiplier|Add1~135_combout\,
	cout => \myMultiplier|Add1~136\);

-- Location: IOIBUF_X7_Y73_N22
\B[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(46),
	o => \B[46]~input_o\);

-- Location: LCCOMB_X81_Y15_N10
\Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = \B[46]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \OpCode[1]~input_o\,
	datad => \B[46]~input_o\,
	combout => \Mux17~0_combout\);

-- Location: FF_X81_Y15_N11
\Bin[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux17~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(46));

-- Location: LCCOMB_X80_Y16_N12
\myMultiplier|Add1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~138_combout\ = ((Bin(46) $ (\myMultiplier|Product\(110) $ (!\myMultiplier|Add1~136\)))) # (GND)
-- \myMultiplier|Add1~139\ = CARRY((Bin(46) & ((\myMultiplier|Product\(110)) # (!\myMultiplier|Add1~136\))) # (!Bin(46) & (\myMultiplier|Product\(110) & !\myMultiplier|Add1~136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(46),
	datab => \myMultiplier|Product\(110),
	datad => VCC,
	cin => \myMultiplier|Add1~136\,
	combout => \myMultiplier|Add1~138_combout\,
	cout => \myMultiplier|Add1~139\);

-- Location: IOIBUF_X49_Y0_N8
\B[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(47),
	o => \B[47]~input_o\);

-- Location: LCCOMB_X80_Y14_N6
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = \B[47]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[47]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux16~0_combout\);

-- Location: FF_X80_Y14_N7
\Bin[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux16~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(47));

-- Location: LCCOMB_X80_Y16_N14
\myMultiplier|Add1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~141_combout\ = (Bin(47) & ((\myMultiplier|Product\(111) & (\myMultiplier|Add1~139\ & VCC)) # (!\myMultiplier|Product\(111) & (!\myMultiplier|Add1~139\)))) # (!Bin(47) & ((\myMultiplier|Product\(111) & (!\myMultiplier|Add1~139\)) # 
-- (!\myMultiplier|Product\(111) & ((\myMultiplier|Add1~139\) # (GND)))))
-- \myMultiplier|Add1~142\ = CARRY((Bin(47) & (!\myMultiplier|Product\(111) & !\myMultiplier|Add1~139\)) # (!Bin(47) & ((!\myMultiplier|Add1~139\) # (!\myMultiplier|Product\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(47),
	datab => \myMultiplier|Product\(111),
	datad => VCC,
	cin => \myMultiplier|Add1~139\,
	combout => \myMultiplier|Add1~141_combout\,
	cout => \myMultiplier|Add1~142\);

-- Location: IOIBUF_X72_Y0_N8
\B[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(50),
	o => \B[50]~input_o\);

-- Location: LCCOMB_X80_Y14_N28
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = \B[50]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[50]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux13~0_combout\);

-- Location: FF_X80_Y14_N29
\Bin[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux13~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(50));

-- Location: IOIBUF_X67_Y0_N22
\B[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(49),
	o => \B[49]~input_o\);

-- Location: LCCOMB_X80_Y14_N14
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = \B[49]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datab => \B[49]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux14~0_combout\);

-- Location: FF_X80_Y14_N15
\Bin[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux14~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(49));

-- Location: IOIBUF_X49_Y0_N1
\B[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(48),
	o => \B[48]~input_o\);

-- Location: LCCOMB_X80_Y14_N20
\Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = \B[48]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[0]~input_o\,
	datac => \B[48]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux15~0_combout\);

-- Location: FF_X80_Y14_N21
\Bin[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux15~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(48));

-- Location: LCCOMB_X80_Y16_N16
\myMultiplier|Add1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~144_combout\ = ((\myMultiplier|Product\(112) $ (Bin(48) $ (!\myMultiplier|Add1~142\)))) # (GND)
-- \myMultiplier|Add1~145\ = CARRY((\myMultiplier|Product\(112) & ((Bin(48)) # (!\myMultiplier|Add1~142\))) # (!\myMultiplier|Product\(112) & (Bin(48) & !\myMultiplier|Add1~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(112),
	datab => Bin(48),
	datad => VCC,
	cin => \myMultiplier|Add1~142\,
	combout => \myMultiplier|Add1~144_combout\,
	cout => \myMultiplier|Add1~145\);

-- Location: LCCOMB_X80_Y16_N18
\myMultiplier|Add1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~147_combout\ = (\myMultiplier|Product\(113) & ((Bin(49) & (\myMultiplier|Add1~145\ & VCC)) # (!Bin(49) & (!\myMultiplier|Add1~145\)))) # (!\myMultiplier|Product\(113) & ((Bin(49) & (!\myMultiplier|Add1~145\)) # (!Bin(49) & 
-- ((\myMultiplier|Add1~145\) # (GND)))))
-- \myMultiplier|Add1~148\ = CARRY((\myMultiplier|Product\(113) & (!Bin(49) & !\myMultiplier|Add1~145\)) # (!\myMultiplier|Product\(113) & ((!\myMultiplier|Add1~145\) # (!Bin(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(113),
	datab => Bin(49),
	datad => VCC,
	cin => \myMultiplier|Add1~145\,
	combout => \myMultiplier|Add1~147_combout\,
	cout => \myMultiplier|Add1~148\);

-- Location: LCCOMB_X80_Y16_N20
\myMultiplier|Add1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~150_combout\ = ((\myMultiplier|Product\(114) $ (Bin(50) $ (!\myMultiplier|Add1~148\)))) # (GND)
-- \myMultiplier|Add1~151\ = CARRY((\myMultiplier|Product\(114) & ((Bin(50)) # (!\myMultiplier|Add1~148\))) # (!\myMultiplier|Product\(114) & (Bin(50) & !\myMultiplier|Add1~148\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(114),
	datab => Bin(50),
	datad => VCC,
	cin => \myMultiplier|Add1~148\,
	combout => \myMultiplier|Add1~150_combout\,
	cout => \myMultiplier|Add1~151\);

-- Location: IOIBUF_X0_Y6_N1
\B[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(58),
	o => \B[58]~input_o\);

-- Location: LCCOMB_X83_Y14_N10
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = \B[58]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[58]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: FF_X83_Y14_N11
\Bin[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux5~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(58));

-- Location: IOIBUF_X83_Y0_N8
\B[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(57),
	o => \B[57]~input_o\);

-- Location: LCCOMB_X83_Y14_N16
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = \B[57]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[57]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: FF_X83_Y14_N17
\Bin[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux6~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(57));

-- Location: IOIBUF_X35_Y0_N15
\B[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(56),
	o => \B[56]~input_o\);

-- Location: LCCOMB_X83_Y14_N30
\Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = \B[56]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datab => \OpCode[0]~input_o\,
	datac => \B[56]~input_o\,
	combout => \Mux7~0_combout\);

-- Location: FF_X83_Y14_N31
\Bin[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux7~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(56));

-- Location: IOIBUF_X81_Y0_N22
\B[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(55),
	o => \B[55]~input_o\);

-- Location: LCCOMB_X82_Y14_N28
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = \B[55]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[55]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: FF_X82_Y14_N29
\Bin[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux8~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(55));

-- Location: IOIBUF_X115_Y14_N8
\B[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(54),
	o => \B[54]~input_o\);

-- Location: LCCOMB_X84_Y14_N30
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = \B[54]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B[54]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux9~0_combout\);

-- Location: FF_X84_Y14_N31
\Bin[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux9~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(54));

-- Location: IOIBUF_X85_Y0_N15
\B[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(53),
	o => \B[53]~input_o\);

-- Location: LCCOMB_X84_Y14_N20
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = \B[53]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[53]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: FF_X84_Y14_N21
\Bin[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux10~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(53));

-- Location: IOIBUF_X91_Y0_N22
\B[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(52),
	o => \B[52]~input_o\);

-- Location: LCCOMB_X84_Y14_N6
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = \B[52]~input_o\ $ (((\OpCode[0]~input_o\ & !\OpCode[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OpCode[0]~input_o\,
	datac => \B[52]~input_o\,
	datad => \OpCode[1]~input_o\,
	combout => \Mux11~0_combout\);

-- Location: FF_X84_Y14_N7
\Bin[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux11~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(52));

-- Location: IOIBUF_X74_Y0_N1
\B[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(51),
	o => \B[51]~input_o\);

-- Location: LCCOMB_X82_Y14_N18
\Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = \B[51]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datab => \B[51]~input_o\,
	datac => \OpCode[0]~input_o\,
	combout => \Mux12~0_combout\);

-- Location: FF_X82_Y14_N19
\Bin[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux12~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(51));

-- Location: LCCOMB_X80_Y16_N22
\myMultiplier|Add1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~153_combout\ = (\myMultiplier|Product\(115) & ((Bin(51) & (\myMultiplier|Add1~151\ & VCC)) # (!Bin(51) & (!\myMultiplier|Add1~151\)))) # (!\myMultiplier|Product\(115) & ((Bin(51) & (!\myMultiplier|Add1~151\)) # (!Bin(51) & 
-- ((\myMultiplier|Add1~151\) # (GND)))))
-- \myMultiplier|Add1~154\ = CARRY((\myMultiplier|Product\(115) & (!Bin(51) & !\myMultiplier|Add1~151\)) # (!\myMultiplier|Product\(115) & ((!\myMultiplier|Add1~151\) # (!Bin(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(115),
	datab => Bin(51),
	datad => VCC,
	cin => \myMultiplier|Add1~151\,
	combout => \myMultiplier|Add1~153_combout\,
	cout => \myMultiplier|Add1~154\);

-- Location: LCCOMB_X80_Y16_N24
\myMultiplier|Add1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~156_combout\ = ((Bin(52) $ (\myMultiplier|Product\(116) $ (!\myMultiplier|Add1~154\)))) # (GND)
-- \myMultiplier|Add1~157\ = CARRY((Bin(52) & ((\myMultiplier|Product\(116)) # (!\myMultiplier|Add1~154\))) # (!Bin(52) & (\myMultiplier|Product\(116) & !\myMultiplier|Add1~154\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(52),
	datab => \myMultiplier|Product\(116),
	datad => VCC,
	cin => \myMultiplier|Add1~154\,
	combout => \myMultiplier|Add1~156_combout\,
	cout => \myMultiplier|Add1~157\);

-- Location: LCCOMB_X80_Y16_N26
\myMultiplier|Add1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~159_combout\ = (\myMultiplier|Product\(117) & ((Bin(53) & (\myMultiplier|Add1~157\ & VCC)) # (!Bin(53) & (!\myMultiplier|Add1~157\)))) # (!\myMultiplier|Product\(117) & ((Bin(53) & (!\myMultiplier|Add1~157\)) # (!Bin(53) & 
-- ((\myMultiplier|Add1~157\) # (GND)))))
-- \myMultiplier|Add1~160\ = CARRY((\myMultiplier|Product\(117) & (!Bin(53) & !\myMultiplier|Add1~157\)) # (!\myMultiplier|Product\(117) & ((!\myMultiplier|Add1~157\) # (!Bin(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(117),
	datab => Bin(53),
	datad => VCC,
	cin => \myMultiplier|Add1~157\,
	combout => \myMultiplier|Add1~159_combout\,
	cout => \myMultiplier|Add1~160\);

-- Location: LCCOMB_X80_Y16_N28
\myMultiplier|Add1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~162_combout\ = ((\myMultiplier|Product\(118) $ (Bin(54) $ (!\myMultiplier|Add1~160\)))) # (GND)
-- \myMultiplier|Add1~163\ = CARRY((\myMultiplier|Product\(118) & ((Bin(54)) # (!\myMultiplier|Add1~160\))) # (!\myMultiplier|Product\(118) & (Bin(54) & !\myMultiplier|Add1~160\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(118),
	datab => Bin(54),
	datad => VCC,
	cin => \myMultiplier|Add1~160\,
	combout => \myMultiplier|Add1~162_combout\,
	cout => \myMultiplier|Add1~163\);

-- Location: LCCOMB_X80_Y16_N30
\myMultiplier|Add1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~165_combout\ = (Bin(55) & ((\myMultiplier|Product\(119) & (\myMultiplier|Add1~163\ & VCC)) # (!\myMultiplier|Product\(119) & (!\myMultiplier|Add1~163\)))) # (!Bin(55) & ((\myMultiplier|Product\(119) & (!\myMultiplier|Add1~163\)) # 
-- (!\myMultiplier|Product\(119) & ((\myMultiplier|Add1~163\) # (GND)))))
-- \myMultiplier|Add1~166\ = CARRY((Bin(55) & (!\myMultiplier|Product\(119) & !\myMultiplier|Add1~163\)) # (!Bin(55) & ((!\myMultiplier|Add1~163\) # (!\myMultiplier|Product\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(55),
	datab => \myMultiplier|Product\(119),
	datad => VCC,
	cin => \myMultiplier|Add1~163\,
	combout => \myMultiplier|Add1~165_combout\,
	cout => \myMultiplier|Add1~166\);

-- Location: LCCOMB_X80_Y15_N0
\myMultiplier|Add1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~168_combout\ = ((\myMultiplier|Product\(120) $ (Bin(56) $ (!\myMultiplier|Add1~166\)))) # (GND)
-- \myMultiplier|Add1~169\ = CARRY((\myMultiplier|Product\(120) & ((Bin(56)) # (!\myMultiplier|Add1~166\))) # (!\myMultiplier|Product\(120) & (Bin(56) & !\myMultiplier|Add1~166\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(120),
	datab => Bin(56),
	datad => VCC,
	cin => \myMultiplier|Add1~166\,
	combout => \myMultiplier|Add1~168_combout\,
	cout => \myMultiplier|Add1~169\);

-- Location: LCCOMB_X80_Y15_N2
\myMultiplier|Add1~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~171_combout\ = (Bin(57) & ((\myMultiplier|Product\(121) & (\myMultiplier|Add1~169\ & VCC)) # (!\myMultiplier|Product\(121) & (!\myMultiplier|Add1~169\)))) # (!Bin(57) & ((\myMultiplier|Product\(121) & (!\myMultiplier|Add1~169\)) # 
-- (!\myMultiplier|Product\(121) & ((\myMultiplier|Add1~169\) # (GND)))))
-- \myMultiplier|Add1~172\ = CARRY((Bin(57) & (!\myMultiplier|Product\(121) & !\myMultiplier|Add1~169\)) # (!Bin(57) & ((!\myMultiplier|Add1~169\) # (!\myMultiplier|Product\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(57),
	datab => \myMultiplier|Product\(121),
	datad => VCC,
	cin => \myMultiplier|Add1~169\,
	combout => \myMultiplier|Add1~171_combout\,
	cout => \myMultiplier|Add1~172\);

-- Location: LCCOMB_X80_Y15_N4
\myMultiplier|Add1~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~174_combout\ = ((\myMultiplier|Product\(122) $ (Bin(58) $ (!\myMultiplier|Add1~172\)))) # (GND)
-- \myMultiplier|Add1~175\ = CARRY((\myMultiplier|Product\(122) & ((Bin(58)) # (!\myMultiplier|Add1~172\))) # (!\myMultiplier|Product\(122) & (Bin(58) & !\myMultiplier|Add1~172\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(122),
	datab => Bin(58),
	datad => VCC,
	cin => \myMultiplier|Add1~172\,
	combout => \myMultiplier|Add1~174_combout\,
	cout => \myMultiplier|Add1~175\);

-- Location: IOIBUF_X85_Y0_N1
\B[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(59),
	o => \B[59]~input_o\);

-- Location: LCCOMB_X83_Y14_N12
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = \B[59]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[59]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: FF_X83_Y14_N13
\Bin[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(59));

-- Location: LCCOMB_X80_Y15_N6
\myMultiplier|Add1~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~177_combout\ = (\myMultiplier|Product\(123) & ((Bin(59) & (\myMultiplier|Add1~175\ & VCC)) # (!Bin(59) & (!\myMultiplier|Add1~175\)))) # (!\myMultiplier|Product\(123) & ((Bin(59) & (!\myMultiplier|Add1~175\)) # (!Bin(59) & 
-- ((\myMultiplier|Add1~175\) # (GND)))))
-- \myMultiplier|Add1~178\ = CARRY((\myMultiplier|Product\(123) & (!Bin(59) & !\myMultiplier|Add1~175\)) # (!\myMultiplier|Product\(123) & ((!\myMultiplier|Add1~175\) # (!Bin(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(123),
	datab => Bin(59),
	datad => VCC,
	cin => \myMultiplier|Add1~175\,
	combout => \myMultiplier|Add1~177_combout\,
	cout => \myMultiplier|Add1~178\);

-- Location: IOIBUF_X69_Y0_N1
\B[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(60),
	o => \B[60]~input_o\);

-- Location: LCCOMB_X77_Y17_N12
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = \B[60]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[60]~input_o\,
	combout => \Mux3~0_combout\);

-- Location: FF_X77_Y17_N13
\Bin[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(60));

-- Location: LCCOMB_X80_Y15_N8
\myMultiplier|Add1~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~180_combout\ = ((Bin(60) $ (\myMultiplier|Product\(124) $ (!\myMultiplier|Add1~178\)))) # (GND)
-- \myMultiplier|Add1~181\ = CARRY((Bin(60) & ((\myMultiplier|Product\(124)) # (!\myMultiplier|Add1~178\))) # (!Bin(60) & (\myMultiplier|Product\(124) & !\myMultiplier|Add1~178\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(60),
	datab => \myMultiplier|Product\(124),
	datad => VCC,
	cin => \myMultiplier|Add1~178\,
	combout => \myMultiplier|Add1~180_combout\,
	cout => \myMultiplier|Add1~181\);

-- Location: IOIBUF_X74_Y0_N22
\B[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(62),
	o => \B[62]~input_o\);

-- Location: LCCOMB_X82_Y14_N30
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = \B[62]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[62]~input_o\,
	combout => \Mux1~0_combout\);

-- Location: FF_X82_Y14_N31
\Bin[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux1~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(62));

-- Location: IOIBUF_X0_Y25_N22
\B[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(61),
	o => \B[61]~input_o\);

-- Location: LCCOMB_X77_Y17_N14
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = \B[61]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datac => \OpCode[0]~input_o\,
	datad => \B[61]~input_o\,
	combout => \Mux2~0_combout\);

-- Location: FF_X77_Y17_N15
\Bin[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux2~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(61));

-- Location: LCCOMB_X80_Y15_N10
\myMultiplier|Add1~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~183_combout\ = (Bin(61) & ((\myMultiplier|Product\(125) & (\myMultiplier|Add1~181\ & VCC)) # (!\myMultiplier|Product\(125) & (!\myMultiplier|Add1~181\)))) # (!Bin(61) & ((\myMultiplier|Product\(125) & (!\myMultiplier|Add1~181\)) # 
-- (!\myMultiplier|Product\(125) & ((\myMultiplier|Add1~181\) # (GND)))))
-- \myMultiplier|Add1~184\ = CARRY((Bin(61) & (!\myMultiplier|Product\(125) & !\myMultiplier|Add1~181\)) # (!Bin(61) & ((!\myMultiplier|Add1~181\) # (!\myMultiplier|Product\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(61),
	datab => \myMultiplier|Product\(125),
	datad => VCC,
	cin => \myMultiplier|Add1~181\,
	combout => \myMultiplier|Add1~183_combout\,
	cout => \myMultiplier|Add1~184\);

-- Location: LCCOMB_X80_Y15_N12
\myMultiplier|Add1~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~186_combout\ = ((\myMultiplier|Product\(126) $ (Bin(62) $ (!\myMultiplier|Add1~184\)))) # (GND)
-- \myMultiplier|Add1~187\ = CARRY((\myMultiplier|Product\(126) & ((Bin(62)) # (!\myMultiplier|Add1~184\))) # (!\myMultiplier|Product\(126) & (Bin(62) & !\myMultiplier|Add1~184\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(126),
	datab => Bin(62),
	datad => VCC,
	cin => \myMultiplier|Add1~184\,
	combout => \myMultiplier|Add1~186_combout\,
	cout => \myMultiplier|Add1~187\);

-- Location: IOIBUF_X0_Y8_N22
\B[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(63),
	o => \B[63]~input_o\);

-- Location: LCCOMB_X82_Y14_N20
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = \B[63]~input_o\ $ (((!\OpCode[1]~input_o\ & \OpCode[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OpCode[1]~input_o\,
	datab => \B[63]~input_o\,
	datac => \OpCode[0]~input_o\,
	combout => \Mux0~0_combout\);

-- Location: FF_X82_Y14_N21
\Bin[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux0~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Bin[63]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Bin(63));

-- Location: LCCOMB_X80_Y15_N14
\myMultiplier|Add1~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~189_combout\ = (Bin(63) & ((\myMultiplier|Product\(127) & (\myMultiplier|Add1~187\ & VCC)) # (!\myMultiplier|Product\(127) & (!\myMultiplier|Add1~187\)))) # (!Bin(63) & ((\myMultiplier|Product\(127) & (!\myMultiplier|Add1~187\)) # 
-- (!\myMultiplier|Product\(127) & ((\myMultiplier|Add1~187\) # (GND)))))
-- \myMultiplier|Add1~190\ = CARRY((Bin(63) & (!\myMultiplier|Product\(127) & !\myMultiplier|Add1~187\)) # (!Bin(63) & ((!\myMultiplier|Add1~187\) # (!\myMultiplier|Product\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Bin(63),
	datab => \myMultiplier|Product\(127),
	datad => VCC,
	cin => \myMultiplier|Add1~187\,
	combout => \myMultiplier|Add1~189_combout\,
	cout => \myMultiplier|Add1~190\);

-- Location: LCCOMB_X80_Y15_N16
\myMultiplier|Add1~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~192_combout\ = !\myMultiplier|Add1~190\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \myMultiplier|Add1~190\,
	combout => \myMultiplier|Add1~192_combout\);

-- Location: LCCOMB_X79_Y18_N26
\myMultiplier|Add1~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~194_combout\ = (\myMultiplier|Product\(0) & (\myMultiplier|Counter\(0) & \myMultiplier|Add1~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~192_combout\,
	combout => \myMultiplier|Add1~194_combout\);

-- Location: LCCOMB_X82_Y20_N2
\myMultiplier|Product[128]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product[128]~1_combout\ = (\MulEnable~q\ & (((!\myMultiplier|Equal0~1_combout\) # (!\myMultiplier|Counter\(0))) # (!\myMultiplier|Counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	datab => \MulEnable~q\,
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Equal0~1_combout\,
	combout => \myMultiplier|Product[128]~1_combout\);

-- Location: FF_X79_Y18_N27
\myMultiplier|Product[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~194_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(128));

-- Location: LCCOMB_X79_Y18_N28
\myMultiplier|Add1~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~191_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~189_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(128))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(128)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(128),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Add1~189_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~191_combout\);

-- Location: FF_X79_Y18_N29
\myMultiplier|Product[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~191_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(127));

-- Location: LCCOMB_X80_Y15_N30
\myMultiplier|Add1~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~188_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~186_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(127)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~186_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(127),
	combout => \myMultiplier|Add1~188_combout\);

-- Location: FF_X80_Y15_N31
\myMultiplier|Product[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~188_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(126));

-- Location: LCCOMB_X80_Y15_N28
\myMultiplier|Add1~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~185_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~183_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(126))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(126),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~183_combout\,
	combout => \myMultiplier|Add1~185_combout\);

-- Location: FF_X80_Y15_N29
\myMultiplier|Product[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~185_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(125));

-- Location: LCCOMB_X80_Y15_N18
\myMultiplier|Add1~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~182_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~180_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(125)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~180_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(125),
	combout => \myMultiplier|Add1~182_combout\);

-- Location: FF_X80_Y15_N19
\myMultiplier|Product[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~182_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(124));

-- Location: LCCOMB_X80_Y15_N20
\myMultiplier|Add1~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~179_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~177_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(124)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~177_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(124),
	combout => \myMultiplier|Add1~179_combout\);

-- Location: FF_X80_Y15_N21
\myMultiplier|Product[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~179_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(123));

-- Location: LCCOMB_X80_Y15_N26
\myMultiplier|Add1~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~176_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~174_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(123)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~174_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(123),
	combout => \myMultiplier|Add1~176_combout\);

-- Location: FF_X80_Y15_N27
\myMultiplier|Product[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~176_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(122));

-- Location: LCCOMB_X80_Y15_N24
\myMultiplier|Add1~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~173_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~171_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(122))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(122),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~171_combout\,
	combout => \myMultiplier|Add1~173_combout\);

-- Location: FF_X80_Y15_N25
\myMultiplier|Product[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~173_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(121));

-- Location: LCCOMB_X80_Y15_N22
\myMultiplier|Add1~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~170_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~168_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(121))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(121),
	datac => \myMultiplier|Add1~168_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~170_combout\);

-- Location: FF_X80_Y15_N23
\myMultiplier|Product[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~170_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(120));

-- Location: LCCOMB_X81_Y16_N12
\myMultiplier|Add1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~167_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~165_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(120))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(120),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~165_combout\,
	combout => \myMultiplier|Add1~167_combout\);

-- Location: FF_X81_Y16_N13
\myMultiplier|Product[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~167_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(119));

-- Location: LCCOMB_X81_Y16_N30
\myMultiplier|Add1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~164_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~162_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(119))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(119),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Add1~162_combout\,
	combout => \myMultiplier|Add1~164_combout\);

-- Location: FF_X81_Y16_N31
\myMultiplier|Product[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~164_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(118));

-- Location: LCCOMB_X81_Y16_N20
\myMultiplier|Add1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~161_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~159_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(118))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(118),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~159_combout\,
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~161_combout\);

-- Location: FF_X81_Y16_N21
\myMultiplier|Product[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~161_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(117));

-- Location: LCCOMB_X79_Y16_N4
\myMultiplier|Add1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~158_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~156_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(117))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(117),
	datad => \myMultiplier|Add1~156_combout\,
	combout => \myMultiplier|Add1~158_combout\);

-- Location: FF_X79_Y16_N5
\myMultiplier|Product[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~158_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(116));

-- Location: LCCOMB_X79_Y16_N18
\myMultiplier|Add1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~155_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~153_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(116))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(116),
	datad => \myMultiplier|Add1~153_combout\,
	combout => \myMultiplier|Add1~155_combout\);

-- Location: FF_X79_Y16_N19
\myMultiplier|Product[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~155_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(115));

-- Location: LCCOMB_X79_Y16_N16
\myMultiplier|Add1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~152_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~150_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(115)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~150_combout\,
	datad => \myMultiplier|Product\(115),
	combout => \myMultiplier|Add1~152_combout\);

-- Location: FF_X79_Y16_N17
\myMultiplier|Product[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~152_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(114));

-- Location: LCCOMB_X79_Y16_N26
\myMultiplier|Add1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~149_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~147_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(114))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(114),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Add1~147_combout\,
	combout => \myMultiplier|Add1~149_combout\);

-- Location: FF_X79_Y16_N27
\myMultiplier|Product[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~149_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(113));

-- Location: LCCOMB_X79_Y16_N20
\myMultiplier|Add1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~146_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~144_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(113))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(113),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~144_combout\,
	combout => \myMultiplier|Add1~146_combout\);

-- Location: FF_X79_Y16_N21
\myMultiplier|Product[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~146_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(112));

-- Location: LCCOMB_X79_Y16_N6
\myMultiplier|Add1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~143_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~141_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(112)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~141_combout\,
	datad => \myMultiplier|Product\(112),
	combout => \myMultiplier|Add1~143_combout\);

-- Location: FF_X79_Y16_N7
\myMultiplier|Product[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~143_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(111));

-- Location: LCCOMB_X79_Y16_N28
\myMultiplier|Add1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~140_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~138_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(111)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Add1~138_combout\,
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Product\(111),
	combout => \myMultiplier|Add1~140_combout\);

-- Location: FF_X79_Y16_N29
\myMultiplier|Product[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~140_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(110));

-- Location: LCCOMB_X79_Y16_N22
\myMultiplier|Add1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~137_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~135_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(110)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~135_combout\,
	datad => \myMultiplier|Product\(110),
	combout => \myMultiplier|Add1~137_combout\);

-- Location: FF_X79_Y16_N23
\myMultiplier|Product[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~137_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(109));

-- Location: LCCOMB_X79_Y16_N0
\myMultiplier|Add1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~134_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~132_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(109))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(109),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~132_combout\,
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~134_combout\);

-- Location: FF_X79_Y16_N1
\myMultiplier|Product[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~134_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(108));

-- Location: LCCOMB_X79_Y16_N30
\myMultiplier|Add1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~131_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~129_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(108))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(108),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Add1~129_combout\,
	combout => \myMultiplier|Add1~131_combout\);

-- Location: FF_X79_Y16_N31
\myMultiplier|Product[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~131_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(107));

-- Location: LCCOMB_X79_Y16_N12
\myMultiplier|Add1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~128_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~126_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(107))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(107),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~126_combout\,
	combout => \myMultiplier|Add1~128_combout\);

-- Location: FF_X79_Y16_N13
\myMultiplier|Product[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~128_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(106));

-- Location: LCCOMB_X81_Y16_N18
\myMultiplier|Add1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~125_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~123_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(106))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(106),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~123_combout\,
	combout => \myMultiplier|Add1~125_combout\);

-- Location: FF_X81_Y16_N19
\myMultiplier|Product[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~125_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(105));

-- Location: LCCOMB_X81_Y16_N0
\myMultiplier|Add1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~122_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~120_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(105))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(105),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~120_combout\,
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~122_combout\);

-- Location: FF_X81_Y16_N1
\myMultiplier|Product[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~122_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(104));

-- Location: LCCOMB_X79_Y17_N30
\myMultiplier|Add1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~119_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~117_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(104))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(104),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~117_combout\,
	combout => \myMultiplier|Add1~119_combout\);

-- Location: FF_X79_Y17_N31
\myMultiplier|Product[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~119_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(103));

-- Location: LCCOMB_X79_Y17_N16
\myMultiplier|Add1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~116_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~114_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(103))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(103),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~114_combout\,
	combout => \myMultiplier|Add1~116_combout\);

-- Location: FF_X79_Y17_N17
\myMultiplier|Product[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~116_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(102));

-- Location: LCCOMB_X79_Y17_N26
\myMultiplier|Add1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~113_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~111_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(102))))) # (!\myMultiplier|Counter\(0) & 
-- (\myMultiplier|Product\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(102),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Add1~111_combout\,
	combout => \myMultiplier|Add1~113_combout\);

-- Location: FF_X79_Y17_N27
\myMultiplier|Product[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~113_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(101));

-- Location: LCCOMB_X79_Y17_N8
\myMultiplier|Add1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~110_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~108_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(101))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(101),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~108_combout\,
	combout => \myMultiplier|Add1~110_combout\);

-- Location: FF_X79_Y17_N9
\myMultiplier|Product[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~110_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(100));

-- Location: LCCOMB_X79_Y17_N18
\myMultiplier|Add1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~107_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~105_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(100))))) # (!\myMultiplier|Product\(0) & 
-- (\myMultiplier|Product\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(100),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~105_combout\,
	combout => \myMultiplier|Add1~107_combout\);

-- Location: FF_X79_Y17_N19
\myMultiplier|Product[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~107_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(99));

-- Location: LCCOMB_X79_Y17_N12
\myMultiplier|Add1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~104_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~102_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(99)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~102_combout\,
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Product\(99),
	combout => \myMultiplier|Add1~104_combout\);

-- Location: FF_X79_Y17_N13
\myMultiplier|Product[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~104_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(98));

-- Location: LCCOMB_X79_Y17_N22
\myMultiplier|Add1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~101_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~99_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(98)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Add1~99_combout\,
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Product\(98),
	combout => \myMultiplier|Add1~101_combout\);

-- Location: FF_X79_Y17_N23
\myMultiplier|Product[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~101_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(97));

-- Location: LCCOMB_X79_Y17_N20
\myMultiplier|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~98_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~96_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(97))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(97),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~96_combout\,
	combout => \myMultiplier|Add1~98_combout\);

-- Location: FF_X79_Y17_N21
\myMultiplier|Product[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~98_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(96));

-- Location: LCCOMB_X79_Y17_N14
\myMultiplier|Add1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~95_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~93_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(96))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(96),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~93_combout\,
	combout => \myMultiplier|Add1~95_combout\);

-- Location: FF_X79_Y17_N15
\myMultiplier|Product[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~95_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(95));

-- Location: LCCOMB_X79_Y17_N28
\myMultiplier|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~92_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~90_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(95)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Add1~90_combout\,
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(95),
	combout => \myMultiplier|Add1~92_combout\);

-- Location: FF_X79_Y17_N29
\myMultiplier|Product[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~92_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(94));

-- Location: LCCOMB_X81_Y17_N30
\myMultiplier|Add1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~89_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~87_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(94))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(94),
	datad => \myMultiplier|Add1~87_combout\,
	combout => \myMultiplier|Add1~89_combout\);

-- Location: FF_X81_Y17_N31
\myMultiplier|Product[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~89_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(93));

-- Location: LCCOMB_X81_Y17_N4
\myMultiplier|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~86_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~84_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(93))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(93),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~84_combout\,
	combout => \myMultiplier|Add1~86_combout\);

-- Location: FF_X81_Y17_N5
\myMultiplier|Product[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~86_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(92));

-- Location: LCCOMB_X81_Y17_N26
\myMultiplier|Add1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~83_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~81_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(92)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Add1~81_combout\,
	datac => \myMultiplier|Product\(92),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~83_combout\);

-- Location: FF_X81_Y17_N27
\myMultiplier|Product[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~83_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(91));

-- Location: LCCOMB_X81_Y17_N20
\myMultiplier|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~80_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~78_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(91))))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(91),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Add1~78_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~80_combout\);

-- Location: FF_X81_Y17_N21
\myMultiplier|Product[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~80_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(90));

-- Location: LCCOMB_X81_Y17_N2
\myMultiplier|Add1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~77_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~75_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(90)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~75_combout\,
	datab => \myMultiplier|Product\(90),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~77_combout\);

-- Location: FF_X81_Y17_N3
\myMultiplier|Product[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~77_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(89));

-- Location: LCCOMB_X81_Y17_N16
\myMultiplier|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~74_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~72_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(89)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Add1~72_combout\,
	datad => \myMultiplier|Product\(89),
	combout => \myMultiplier|Add1~74_combout\);

-- Location: FF_X81_Y17_N17
\myMultiplier|Product[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~74_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(88));

-- Location: LCCOMB_X81_Y18_N20
\myMultiplier|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~71_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~69_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(88))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(88),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~69_combout\,
	combout => \myMultiplier|Add1~71_combout\);

-- Location: FF_X81_Y18_N21
\myMultiplier|Product[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~71_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(87));

-- Location: LCCOMB_X81_Y18_N18
\myMultiplier|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~68_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~66_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(87))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(87),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~66_combout\,
	combout => \myMultiplier|Add1~68_combout\);

-- Location: FF_X81_Y18_N19
\myMultiplier|Product[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~68_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(86));

-- Location: LCCOMB_X81_Y18_N28
\myMultiplier|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~65_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~63_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(86)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Add1~63_combout\,
	datad => \myMultiplier|Product\(86),
	combout => \myMultiplier|Add1~65_combout\);

-- Location: FF_X81_Y18_N29
\myMultiplier|Product[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~65_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(85));

-- Location: LCCOMB_X81_Y18_N10
\myMultiplier|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~62_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~60_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(85))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(85),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~60_combout\,
	combout => \myMultiplier|Add1~62_combout\);

-- Location: FF_X81_Y18_N11
\myMultiplier|Product[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~62_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(84));

-- Location: LCCOMB_X81_Y18_N16
\myMultiplier|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~59_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~57_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(84))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(84),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~57_combout\,
	combout => \myMultiplier|Add1~59_combout\);

-- Location: FF_X81_Y18_N17
\myMultiplier|Product[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~59_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(83));

-- Location: LCCOMB_X81_Y18_N14
\myMultiplier|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~56_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~54_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(83))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(83),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~54_combout\,
	combout => \myMultiplier|Add1~56_combout\);

-- Location: FF_X81_Y18_N15
\myMultiplier|Product[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~56_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(82));

-- Location: LCCOMB_X81_Y18_N8
\myMultiplier|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~53_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~51_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(82))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(82),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~51_combout\,
	combout => \myMultiplier|Add1~53_combout\);

-- Location: FF_X81_Y18_N9
\myMultiplier|Product[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~53_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(81));

-- Location: LCCOMB_X81_Y18_N30
\myMultiplier|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~50_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~48_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(81))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Product\(81),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~48_combout\,
	combout => \myMultiplier|Add1~50_combout\);

-- Location: FF_X81_Y18_N31
\myMultiplier|Product[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~50_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(80));

-- Location: LCCOMB_X81_Y18_N4
\myMultiplier|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~47_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~45_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(80))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(80),
	datad => \myMultiplier|Add1~45_combout\,
	combout => \myMultiplier|Add1~47_combout\);

-- Location: FF_X81_Y18_N5
\myMultiplier|Product[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~47_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(79));

-- Location: LCCOMB_X79_Y18_N14
\myMultiplier|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~44_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~42_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(79)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~42_combout\,
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(79),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~44_combout\);

-- Location: FF_X79_Y18_N15
\myMultiplier|Product[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~44_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(78));

-- Location: LCCOMB_X79_Y18_N8
\myMultiplier|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~41_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~39_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(78))))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(78),
	datac => \myMultiplier|Add1~39_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~41_combout\);

-- Location: FF_X79_Y18_N9
\myMultiplier|Product[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~41_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(77));

-- Location: LCCOMB_X79_Y18_N6
\myMultiplier|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~38_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~36_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(77))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(77),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~36_combout\,
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~38_combout\);

-- Location: FF_X79_Y18_N7
\myMultiplier|Product[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~38_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(76));

-- Location: LCCOMB_X79_Y18_N16
\myMultiplier|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~35_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~33_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(76)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~33_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(76),
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~35_combout\);

-- Location: FF_X79_Y18_N17
\myMultiplier|Product[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~35_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(75));

-- Location: LCCOMB_X79_Y18_N30
\myMultiplier|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~32_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~30_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(75)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~30_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(75),
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~32_combout\);

-- Location: FF_X79_Y18_N31
\myMultiplier|Product[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~32_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(74));

-- Location: LCCOMB_X79_Y18_N12
\myMultiplier|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~29_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~27_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(74)))))) # (!\myMultiplier|Product\(0) & 
-- (((\myMultiplier|Product\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~27_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(74),
	datad => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Add1~29_combout\);

-- Location: FF_X79_Y18_N13
\myMultiplier|Product[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(73));

-- Location: LCCOMB_X79_Y18_N18
\myMultiplier|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~26_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~24_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(73))))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(73),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Add1~24_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~26_combout\);

-- Location: FF_X79_Y18_N19
\myMultiplier|Product[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(72));

-- Location: LCCOMB_X79_Y18_N20
\myMultiplier|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~23_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~21_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(72)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~21_combout\,
	datad => \myMultiplier|Product\(72),
	combout => \myMultiplier|Add1~23_combout\);

-- Location: FF_X79_Y18_N21
\myMultiplier|Product[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(71));

-- Location: LCCOMB_X80_Y19_N4
\myMultiplier|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~20_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~18_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(71)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~18_combout\,
	datab => \myMultiplier|Product\(71),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~20_combout\);

-- Location: FF_X80_Y19_N5
\myMultiplier|Product[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(70));

-- Location: LCCOMB_X80_Y19_N10
\myMultiplier|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~17_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & (\myMultiplier|Add1~15_combout\)) # (!\myMultiplier|Product\(0) & ((\myMultiplier|Product\(70)))))) # (!\myMultiplier|Counter\(0) & 
-- (((\myMultiplier|Product\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Add1~15_combout\,
	datad => \myMultiplier|Product\(70),
	combout => \myMultiplier|Add1~17_combout\);

-- Location: FF_X80_Y19_N11
\myMultiplier|Product[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(69));

-- Location: LCCOMB_X80_Y19_N8
\myMultiplier|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~14_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~12_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(69))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(69),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~12_combout\,
	combout => \myMultiplier|Add1~14_combout\);

-- Location: FF_X80_Y19_N9
\myMultiplier|Product[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(68));

-- Location: LCCOMB_X80_Y19_N2
\myMultiplier|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~11_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~9_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(68))))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(68),
	datac => \myMultiplier|Add1~9_combout\,
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Add1~11_combout\);

-- Location: FF_X80_Y19_N3
\myMultiplier|Product[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(67));

-- Location: LCCOMB_X80_Y19_N12
\myMultiplier|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~8_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & (\myMultiplier|Add1~6_combout\)) # (!\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(67)))))) # (!\myMultiplier|Product\(0) & (((\myMultiplier|Product\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Add1~6_combout\,
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(67),
	combout => \myMultiplier|Add1~8_combout\);

-- Location: FF_X80_Y19_N13
\myMultiplier|Product[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(66));

-- Location: LCCOMB_X80_Y19_N14
\myMultiplier|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~5_combout\ = (\myMultiplier|Product\(0) & ((\myMultiplier|Counter\(0) & ((\myMultiplier|Add1~3_combout\))) # (!\myMultiplier|Counter\(0) & (\myMultiplier|Product\(66))))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(66),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Add1~3_combout\,
	combout => \myMultiplier|Add1~5_combout\);

-- Location: FF_X80_Y19_N15
\myMultiplier|Product[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(65));

-- Location: LCCOMB_X80_Y19_N0
\myMultiplier|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add1~2_combout\ = (\myMultiplier|Counter\(0) & ((\myMultiplier|Product\(0) & ((\myMultiplier|Add1~0_combout\))) # (!\myMultiplier|Product\(0) & (\myMultiplier|Product\(65))))) # (!\myMultiplier|Counter\(0) & (((\myMultiplier|Product\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datab => \myMultiplier|Product\(0),
	datac => \myMultiplier|Product\(65),
	datad => \myMultiplier|Add1~0_combout\,
	combout => \myMultiplier|Add1~2_combout\);

-- Location: FF_X80_Y19_N1
\myMultiplier|Product[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Add1~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(64));

-- Location: IOIBUF_X115_Y37_N22
\A[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(63),
	o => \A[63]~input_o\);

-- Location: LCCOMB_X85_Y20_N20
\Ain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~0_combout\ = \NotA~input_o\ $ (\A[63]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datac => \A[63]~input_o\,
	combout => \Ain~0_combout\);

-- Location: FF_X85_Y20_N21
\Ain[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(63));

-- Location: LCCOMB_X81_Y19_N20
\myMultiplier|Product~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~65_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(63)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(64),
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(63),
	combout => \myMultiplier|Product~65_combout\);

-- Location: LCCOMB_X81_Y20_N22
\myMultiplier|Product[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product[1]~3_combout\ = (\MulEnable~q\ & (!\myMultiplier|Equal1~0_combout\ & ((!\myMultiplier|Product\(0)) # (!\myMultiplier|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MulEnable~q\,
	datab => \myMultiplier|Equal1~0_combout\,
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Product[1]~3_combout\);

-- Location: FF_X81_Y19_N21
\myMultiplier|Product[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~65_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(63));

-- Location: LCCOMB_X81_Y19_N10
\myMultiplier|Product~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~64_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(62))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(62),
	datad => \myMultiplier|Product\(63),
	combout => \myMultiplier|Product~64_combout\);

-- Location: FF_X81_Y19_N11
\myMultiplier|Product[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~64_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(62));

-- Location: LCCOMB_X81_Y19_N16
\myMultiplier|Product~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~63_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(61))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(61),
	datad => \myMultiplier|Product\(62),
	combout => \myMultiplier|Product~63_combout\);

-- Location: FF_X81_Y19_N17
\myMultiplier|Product[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~63_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(61));

-- Location: LCCOMB_X81_Y19_N26
\myMultiplier|Product~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~62_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(60))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(60),
	datad => \myMultiplier|Product\(61),
	combout => \myMultiplier|Product~62_combout\);

-- Location: FF_X81_Y19_N27
\myMultiplier|Product[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~62_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(60));

-- Location: IOIBUF_X115_Y40_N1
\A[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(59),
	o => \A[59]~input_o\);

-- Location: LCCOMB_X85_Y20_N30
\Ain~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~60_combout\ = \NotA~input_o\ $ (\A[59]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datac => \A[59]~input_o\,
	combout => \Ain~60_combout\);

-- Location: FF_X85_Y20_N31
\Ain[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~60_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(59));

-- Location: LCCOMB_X83_Y19_N2
\myMultiplier|Product~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~61_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(59)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(60),
	datad => Ain(59),
	combout => \myMultiplier|Product~61_combout\);

-- Location: FF_X83_Y19_N3
\myMultiplier|Product[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~61_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(59));

-- Location: IOIBUF_X115_Y10_N1
\A[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(58),
	o => \A[58]~input_o\);

-- Location: LCCOMB_X86_Y18_N30
\Ain~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~59_combout\ = \A[58]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[58]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~59_combout\);

-- Location: FF_X86_Y18_N31
\Ain[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~59_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(58));

-- Location: LCCOMB_X83_Y19_N12
\myMultiplier|Product~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~60_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(58)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(59),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(58),
	combout => \myMultiplier|Product~60_combout\);

-- Location: FF_X83_Y19_N13
\myMultiplier|Product[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~60_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(58));

-- Location: IOIBUF_X100_Y73_N15
\A[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(57),
	o => \A[57]~input_o\);

-- Location: LCCOMB_X87_Y22_N20
\Ain~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~58_combout\ = \NotA~input_o\ $ (\A[57]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[57]~input_o\,
	combout => \Ain~58_combout\);

-- Location: FF_X87_Y22_N21
\Ain[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~58_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(57));

-- Location: LCCOMB_X83_Y19_N18
\myMultiplier|Product~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~59_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(57)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(58),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(57),
	combout => \myMultiplier|Product~59_combout\);

-- Location: FF_X83_Y19_N19
\myMultiplier|Product[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~59_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(57));

-- Location: IOIBUF_X115_Y11_N8
\A[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(56),
	o => \A[56]~input_o\);

-- Location: LCCOMB_X86_Y19_N10
\Ain~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~57_combout\ = \A[56]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[56]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~57_combout\);

-- Location: FF_X86_Y19_N11
\Ain[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~57_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(56));

-- Location: LCCOMB_X83_Y19_N0
\myMultiplier|Product~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~58_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(56)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(57),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(56),
	combout => \myMultiplier|Product~58_combout\);

-- Location: FF_X83_Y19_N1
\myMultiplier|Product[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~58_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(56));

-- Location: IOIBUF_X115_Y61_N15
\A[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(55),
	o => \A[55]~input_o\);

-- Location: LCCOMB_X85_Y20_N0
\Ain~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~56_combout\ = \NotA~input_o\ $ (\A[55]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[55]~input_o\,
	combout => \Ain~56_combout\);

-- Location: FF_X85_Y20_N1
\Ain[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~56_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(55));

-- Location: LCCOMB_X83_Y19_N10
\myMultiplier|Product~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~57_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(55)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(56),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(55),
	combout => \myMultiplier|Product~57_combout\);

-- Location: FF_X83_Y19_N11
\myMultiplier|Product[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~57_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(55));

-- Location: IOIBUF_X115_Y18_N1
\A[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(54),
	o => \A[54]~input_o\);

-- Location: LCCOMB_X86_Y18_N22
\Ain~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~55_combout\ = \NotA~input_o\ $ (\A[54]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[54]~input_o\,
	combout => \Ain~55_combout\);

-- Location: FF_X86_Y18_N23
\Ain[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~55_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(54));

-- Location: LCCOMB_X83_Y19_N8
\myMultiplier|Product~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~56_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(54)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(55),
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(54),
	combout => \myMultiplier|Product~56_combout\);

-- Location: FF_X83_Y19_N9
\myMultiplier|Product[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~56_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(54));

-- Location: IOIBUF_X115_Y34_N15
\A[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(53),
	o => \A[53]~input_o\);

-- Location: LCCOMB_X87_Y22_N10
\Ain~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~54_combout\ = \NotA~input_o\ $ (\A[53]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datac => \A[53]~input_o\,
	combout => \Ain~54_combout\);

-- Location: FF_X87_Y22_N11
\Ain[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~54_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(53));

-- Location: LCCOMB_X83_Y19_N30
\myMultiplier|Product~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~55_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(53)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(54),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(53),
	combout => \myMultiplier|Product~55_combout\);

-- Location: FF_X83_Y19_N31
\myMultiplier|Product[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~55_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(53));

-- Location: IOIBUF_X115_Y61_N22
\A[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(52),
	o => \A[52]~input_o\);

-- Location: LCCOMB_X88_Y22_N4
\Ain~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~53_combout\ = \NotA~input_o\ $ (\A[52]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[52]~input_o\,
	combout => \Ain~53_combout\);

-- Location: FF_X88_Y22_N5
\Ain[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~53_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(52));

-- Location: LCCOMB_X83_Y19_N16
\myMultiplier|Product~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~54_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(52)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(53),
	datab => Ain(52),
	datac => \myMultiplier|Equal0~2_combout\,
	combout => \myMultiplier|Product~54_combout\);

-- Location: FF_X83_Y19_N17
\myMultiplier|Product[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~54_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(52));

-- Location: IOIBUF_X109_Y73_N8
\A[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(51),
	o => \A[51]~input_o\);

-- Location: LCCOMB_X85_Y20_N2
\Ain~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~52_combout\ = \NotA~input_o\ $ (\A[51]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[51]~input_o\,
	combout => \Ain~52_combout\);

-- Location: FF_X85_Y20_N3
\Ain[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~52_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(51));

-- Location: LCCOMB_X86_Y22_N10
\myMultiplier|Product~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~53_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(51)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(52),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(51),
	combout => \myMultiplier|Product~53_combout\);

-- Location: FF_X86_Y22_N11
\myMultiplier|Product[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~53_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(51));

-- Location: LCCOMB_X86_Y22_N12
\myMultiplier|Product~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~52_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(50))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Ain(50),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(51),
	combout => \myMultiplier|Product~52_combout\);

-- Location: FF_X86_Y22_N13
\myMultiplier|Product[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~52_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(50));

-- Location: LCCOMB_X86_Y22_N30
\myMultiplier|Product~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~51_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(49))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Ain(49),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(50),
	combout => \myMultiplier|Product~51_combout\);

-- Location: FF_X86_Y22_N31
\myMultiplier|Product[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~51_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(49));

-- Location: IOIBUF_X115_Y22_N22
\A[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(48),
	o => \A[48]~input_o\);

-- Location: LCCOMB_X88_Y22_N22
\Ain~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~49_combout\ = \A[48]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[48]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~49_combout\);

-- Location: FF_X88_Y22_N23
\Ain[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~49_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(48));

-- Location: LCCOMB_X86_Y22_N8
\myMultiplier|Product~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~50_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(48)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(49),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(48),
	combout => \myMultiplier|Product~50_combout\);

-- Location: FF_X86_Y22_N9
\myMultiplier|Product[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~50_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(48));

-- Location: LCCOMB_X86_Y22_N6
\myMultiplier|Product~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~49_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(47))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(47),
	datab => \myMultiplier|Product\(48),
	datac => \myMultiplier|Equal0~2_combout\,
	combout => \myMultiplier|Product~49_combout\);

-- Location: FF_X86_Y22_N7
\myMultiplier|Product[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~49_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(47));

-- Location: LCCOMB_X86_Y22_N28
\myMultiplier|Product~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~48_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(46))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Ain(46),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(47),
	combout => \myMultiplier|Product~48_combout\);

-- Location: FF_X86_Y22_N29
\myMultiplier|Product[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~48_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(46));

-- Location: IOIBUF_X115_Y42_N15
\A[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(45),
	o => \A[45]~input_o\);

-- Location: LCCOMB_X87_Y22_N6
\Ain~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~46_combout\ = \NotA~input_o\ $ (\A[45]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[45]~input_o\,
	combout => \Ain~46_combout\);

-- Location: FF_X87_Y22_N7
\Ain[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~46_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(45));

-- Location: LCCOMB_X86_Y22_N18
\myMultiplier|Product~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~47_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(45)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(46),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(45),
	combout => \myMultiplier|Product~47_combout\);

-- Location: FF_X86_Y22_N19
\myMultiplier|Product[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~47_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(45));

-- Location: LCCOMB_X86_Y22_N24
\myMultiplier|Product~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~46_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(44))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(44),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(45),
	combout => \myMultiplier|Product~46_combout\);

-- Location: FF_X86_Y22_N25
\myMultiplier|Product[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~46_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(44));

-- Location: LCCOMB_X86_Y22_N26
\myMultiplier|Product~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~45_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(43))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Ain(43),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(44),
	combout => \myMultiplier|Product~45_combout\);

-- Location: FF_X86_Y22_N27
\myMultiplier|Product[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~45_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(43));

-- Location: LCCOMB_X85_Y22_N18
\myMultiplier|Product~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~44_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(42))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(42),
	datad => \myMultiplier|Product\(43),
	combout => \myMultiplier|Product~44_combout\);

-- Location: FF_X85_Y22_N19
\myMultiplier|Product[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~44_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(42));

-- Location: LCCOMB_X85_Y22_N0
\myMultiplier|Product~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~43_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(41))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(41),
	datad => \myMultiplier|Product\(42),
	combout => \myMultiplier|Product~43_combout\);

-- Location: FF_X85_Y22_N1
\myMultiplier|Product[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~43_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(41));

-- Location: IOIBUF_X56_Y73_N15
\A[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(40),
	o => \A[40]~input_o\);

-- Location: LCCOMB_X86_Y19_N26
\Ain~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~41_combout\ = \A[40]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A[40]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~41_combout\);

-- Location: FF_X86_Y19_N27
\Ain[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~41_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(40));

-- Location: LCCOMB_X85_Y22_N22
\myMultiplier|Product~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~42_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(40)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(41),
	datad => Ain(40),
	combout => \myMultiplier|Product~42_combout\);

-- Location: FF_X85_Y22_N23
\myMultiplier|Product[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~42_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(40));

-- Location: IOIBUF_X115_Y51_N1
\A[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(39),
	o => \A[39]~input_o\);

-- Location: LCCOMB_X91_Y21_N14
\Ain~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~40_combout\ = \NotA~input_o\ $ (\A[39]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[39]~input_o\,
	combout => \Ain~40_combout\);

-- Location: FF_X91_Y21_N15
\Ain[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~40_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(39));

-- Location: LCCOMB_X85_Y22_N28
\myMultiplier|Product~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~41_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(39)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(40),
	datad => Ain(39),
	combout => \myMultiplier|Product~41_combout\);

-- Location: FF_X85_Y22_N29
\myMultiplier|Product[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~41_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(39));

-- Location: IOIBUF_X115_Y13_N1
\A[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(38),
	o => \A[38]~input_o\);

-- Location: LCCOMB_X86_Y18_N4
\Ain~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~39_combout\ = \NotA~input_o\ $ (\A[38]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[38]~input_o\,
	combout => \Ain~39_combout\);

-- Location: FF_X86_Y18_N5
\Ain[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~39_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(38));

-- Location: LCCOMB_X85_Y22_N6
\myMultiplier|Product~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~40_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(38)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(39),
	datad => Ain(38),
	combout => \myMultiplier|Product~40_combout\);

-- Location: FF_X85_Y22_N7
\myMultiplier|Product[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~40_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(38));

-- Location: LCCOMB_X85_Y22_N12
\myMultiplier|Product~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~39_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(37))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(37),
	datad => \myMultiplier|Product\(38),
	combout => \myMultiplier|Product~39_combout\);

-- Location: FF_X85_Y22_N13
\myMultiplier|Product[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~39_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(37));

-- Location: IOIBUF_X56_Y73_N8
\A[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(36),
	o => \A[36]~input_o\);

-- Location: LCCOMB_X88_Y22_N30
\Ain~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~37_combout\ = \A[36]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[36]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~37_combout\);

-- Location: FF_X88_Y22_N31
\Ain[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~37_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(36));

-- Location: LCCOMB_X84_Y22_N10
\myMultiplier|Product~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~38_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(36)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(37),
	datad => Ain(36),
	combout => \myMultiplier|Product~38_combout\);

-- Location: FF_X84_Y22_N11
\myMultiplier|Product[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~38_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(36));

-- Location: LCCOMB_X84_Y22_N28
\myMultiplier|Product~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~37_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(35))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(35),
	datad => \myMultiplier|Product\(36),
	combout => \myMultiplier|Product~37_combout\);

-- Location: FF_X84_Y22_N29
\myMultiplier|Product[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~37_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(35));

-- Location: LCCOMB_X84_Y22_N30
\myMultiplier|Product~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~36_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(34))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(34),
	datad => \myMultiplier|Product\(35),
	combout => \myMultiplier|Product~36_combout\);

-- Location: FF_X84_Y22_N31
\myMultiplier|Product[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~36_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(34));

-- Location: IOIBUF_X0_Y66_N22
\A[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(33),
	o => \A[33]~input_o\);

-- Location: LCCOMB_X86_Y20_N30
\Ain~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~34_combout\ = \NotA~input_o\ $ (\A[33]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NotA~input_o\,
	datad => \A[33]~input_o\,
	combout => \Ain~34_combout\);

-- Location: FF_X86_Y20_N31
\Ain[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~34_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(33));

-- Location: LCCOMB_X84_Y22_N4
\myMultiplier|Product~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~35_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(33)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(34),
	datad => Ain(33),
	combout => \myMultiplier|Product~35_combout\);

-- Location: FF_X84_Y22_N5
\myMultiplier|Product[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~35_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(33));

-- Location: LCCOMB_X85_Y22_N26
\myMultiplier|Product~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~34_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(32))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => Ain(32),
	datac => \myMultiplier|Product\(33),
	combout => \myMultiplier|Product~34_combout\);

-- Location: FF_X85_Y22_N27
\myMultiplier|Product[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~34_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(32));

-- Location: LCCOMB_X85_Y22_N16
\myMultiplier|Product~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~33_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(31))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => Ain(31),
	datac => \myMultiplier|Product\(32),
	combout => \myMultiplier|Product~33_combout\);

-- Location: FF_X85_Y22_N17
\myMultiplier|Product[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~33_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(31));

-- Location: IOIBUF_X115_Y16_N1
\A[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(30),
	o => \A[30]~input_o\);

-- Location: LCCOMB_X88_Y20_N22
\Ain~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~31_combout\ = \NotA~input_o\ $ (\A[30]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[30]~input_o\,
	combout => \Ain~31_combout\);

-- Location: FF_X88_Y20_N23
\Ain[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~31_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(30));

-- Location: LCCOMB_X84_Y22_N6
\myMultiplier|Product~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~32_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(30)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(31),
	datac => Ain(30),
	combout => \myMultiplier|Product~32_combout\);

-- Location: FF_X84_Y22_N7
\myMultiplier|Product[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~32_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(30));

-- Location: LCCOMB_X84_Y22_N12
\myMultiplier|Product~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~31_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(29))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(29),
	datad => \myMultiplier|Product\(30),
	combout => \myMultiplier|Product~31_combout\);

-- Location: FF_X84_Y22_N13
\myMultiplier|Product[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~31_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(29));

-- Location: LCCOMB_X85_Y22_N30
\myMultiplier|Product~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~30_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(28))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(28),
	datad => \myMultiplier|Product\(29),
	combout => \myMultiplier|Product~30_combout\);

-- Location: FF_X85_Y22_N31
\myMultiplier|Product[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~30_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(28));

-- Location: IOIBUF_X85_Y73_N1
\A[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(27),
	o => \A[27]~input_o\);

-- Location: LCCOMB_X85_Y20_N18
\Ain~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~28_combout\ = \NotA~input_o\ $ (\A[27]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[27]~input_o\,
	combout => \Ain~28_combout\);

-- Location: FF_X85_Y20_N19
\Ain[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~28_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(27));

-- Location: LCCOMB_X85_Y21_N28
\myMultiplier|Product~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~29_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(27)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(28),
	datad => Ain(27),
	combout => \myMultiplier|Product~29_combout\);

-- Location: FF_X85_Y21_N29
\myMultiplier|Product[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(27));

-- Location: IOIBUF_X115_Y33_N8
\A[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(26),
	o => \A[26]~input_o\);

-- Location: LCCOMB_X88_Y22_N18
\Ain~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~27_combout\ = \NotA~input_o\ $ (\A[26]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[26]~input_o\,
	combout => \Ain~27_combout\);

-- Location: FF_X88_Y22_N19
\Ain[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~27_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(26));

-- Location: LCCOMB_X85_Y21_N10
\myMultiplier|Product~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~28_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(26)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(27),
	datac => Ain(26),
	combout => \myMultiplier|Product~28_combout\);

-- Location: FF_X85_Y21_N11
\myMultiplier|Product[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~28_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(26));

-- Location: LCCOMB_X85_Y21_N20
\myMultiplier|Product~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~27_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(25))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(25),
	datad => \myMultiplier|Product\(26),
	combout => \myMultiplier|Product~27_combout\);

-- Location: FF_X85_Y21_N21
\myMultiplier|Product[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~27_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(25));

-- Location: IOIBUF_X105_Y0_N15
\A[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(24),
	o => \A[24]~input_o\);

-- Location: LCCOMB_X86_Y19_N12
\Ain~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~25_combout\ = \A[24]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A[24]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~25_combout\);

-- Location: FF_X86_Y19_N13
\Ain[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~25_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(24));

-- Location: LCCOMB_X85_Y21_N2
\myMultiplier|Product~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~26_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(24)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(25),
	datad => Ain(24),
	combout => \myMultiplier|Product~26_combout\);

-- Location: FF_X85_Y21_N3
\myMultiplier|Product[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(24));

-- Location: LCCOMB_X85_Y21_N4
\myMultiplier|Product~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~25_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(23))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(23),
	datad => \myMultiplier|Product\(24),
	combout => \myMultiplier|Product~25_combout\);

-- Location: FF_X85_Y21_N5
\myMultiplier|Product[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~25_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(23));

-- Location: IOIBUF_X89_Y0_N8
\A[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(22),
	o => \A[22]~input_o\);

-- Location: LCCOMB_X88_Y20_N8
\Ain~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~23_combout\ = \NotA~input_o\ $ (\A[22]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[22]~input_o\,
	combout => \Ain~23_combout\);

-- Location: FF_X88_Y20_N9
\Ain[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(22));

-- Location: LCCOMB_X84_Y20_N18
\myMultiplier|Product~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~24_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(22)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(23),
	datad => Ain(22),
	combout => \myMultiplier|Product~24_combout\);

-- Location: FF_X84_Y20_N19
\myMultiplier|Product[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~24_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(22));

-- Location: LCCOMB_X85_Y21_N6
\myMultiplier|Product~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~23_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(21))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(21),
	datad => \myMultiplier|Product\(22),
	combout => \myMultiplier|Product~23_combout\);

-- Location: FF_X85_Y21_N7
\myMultiplier|Product[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(21));

-- Location: IOIBUF_X115_Y32_N8
\A[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(20),
	o => \A[20]~input_o\);

-- Location: LCCOMB_X90_Y21_N2
\Ain~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~21_combout\ = \NotA~input_o\ $ (\A[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[20]~input_o\,
	combout => \Ain~21_combout\);

-- Location: FF_X90_Y21_N3
\Ain[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~21_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(20));

-- Location: LCCOMB_X85_Y21_N12
\myMultiplier|Product~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~22_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(20)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(21),
	datac => Ain(20),
	datad => \myMultiplier|Equal0~2_combout\,
	combout => \myMultiplier|Product~22_combout\);

-- Location: FF_X85_Y21_N13
\myMultiplier|Product[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~22_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(20));

-- Location: IOIBUF_X58_Y73_N15
\A[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(19),
	o => \A[19]~input_o\);

-- Location: LCCOMB_X85_Y20_N24
\Ain~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~20_combout\ = \A[19]~input_o\ $ (\NotA~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \A[19]~input_o\,
	datad => \NotA~input_o\,
	combout => \Ain~20_combout\);

-- Location: FF_X85_Y20_N25
\Ain[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(19));

-- Location: LCCOMB_X84_Y20_N28
\myMultiplier|Product~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~21_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(19)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(20),
	datad => Ain(19),
	combout => \myMultiplier|Product~21_combout\);

-- Location: FF_X84_Y20_N29
\myMultiplier|Product[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~21_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(19));

-- Location: IOIBUF_X96_Y73_N22
\A[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(18),
	o => \A[18]~input_o\);

-- Location: LCCOMB_X88_Y20_N30
\Ain~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~19_combout\ = \NotA~input_o\ $ (\A[18]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[18]~input_o\,
	combout => \Ain~19_combout\);

-- Location: FF_X88_Y20_N31
\Ain[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~19_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(18));

-- Location: LCCOMB_X84_Y20_N30
\myMultiplier|Product~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~20_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(18)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(19),
	datac => Ain(18),
	combout => \myMultiplier|Product~20_combout\);

-- Location: FF_X84_Y20_N31
\myMultiplier|Product[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(18));

-- Location: LCCOMB_X84_Y20_N16
\myMultiplier|Product~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~19_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(17))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => Ain(17),
	datac => \myMultiplier|Product\(18),
	combout => \myMultiplier|Product~19_combout\);

-- Location: FF_X84_Y20_N17
\myMultiplier|Product[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~19_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(17));

-- Location: IOIBUF_X115_Y52_N1
\A[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(16),
	o => \A[16]~input_o\);

-- Location: LCCOMB_X90_Y21_N12
\Ain~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~17_combout\ = \NotA~input_o\ $ (\A[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[16]~input_o\,
	combout => \Ain~17_combout\);

-- Location: FF_X90_Y21_N13
\Ain[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(16));

-- Location: LCCOMB_X84_Y20_N14
\myMultiplier|Product~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~18_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(16)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(17),
	datac => Ain(16),
	combout => \myMultiplier|Product~18_combout\);

-- Location: FF_X84_Y20_N15
\myMultiplier|Product[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~18_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(16));

-- Location: IOIBUF_X115_Y24_N1
\A[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(15),
	o => \A[15]~input_o\);

-- Location: LCCOMB_X91_Y21_N22
\Ain~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~16_combout\ = \NotA~input_o\ $ (\A[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[15]~input_o\,
	combout => \Ain~16_combout\);

-- Location: FF_X91_Y21_N23
\Ain[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~16_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(15));

-- Location: LCCOMB_X84_Y20_N12
\myMultiplier|Product~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~17_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(15)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datab => \myMultiplier|Product\(16),
	datad => Ain(15),
	combout => \myMultiplier|Product~17_combout\);

-- Location: FF_X84_Y20_N13
\myMultiplier|Product[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(15));

-- Location: LCCOMB_X84_Y20_N10
\myMultiplier|Product~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~16_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(14))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Equal0~2_combout\,
	datac => Ain(14),
	datad => \myMultiplier|Product\(15),
	combout => \myMultiplier|Product~16_combout\);

-- Location: FF_X84_Y20_N11
\myMultiplier|Product[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~16_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(14));

-- Location: IOIBUF_X115_Y24_N8
\A[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(13),
	o => \A[13]~input_o\);

-- Location: LCCOMB_X90_Y21_N0
\Ain~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~14_combout\ = \NotA~input_o\ $ (\A[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[13]~input_o\,
	combout => \Ain~14_combout\);

-- Location: FF_X90_Y21_N1
\Ain[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(13));

-- Location: LCCOMB_X84_Y20_N20
\myMultiplier|Product~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~15_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(13)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(14),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(13),
	combout => \myMultiplier|Product~15_combout\);

-- Location: FF_X84_Y20_N21
\myMultiplier|Product[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~15_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(13));

-- Location: LCCOMB_X84_Y18_N26
\myMultiplier|Product~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~14_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(12))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(12),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(13),
	combout => \myMultiplier|Product~14_combout\);

-- Location: FF_X84_Y18_N27
\myMultiplier|Product[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(12));

-- Location: IOIBUF_X115_Y31_N1
\A[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(11),
	o => \A[11]~input_o\);

-- Location: LCCOMB_X91_Y21_N12
\Ain~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~12_combout\ = \NotA~input_o\ $ (\A[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[11]~input_o\,
	combout => \Ain~12_combout\);

-- Location: FF_X91_Y21_N13
\Ain[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(11));

-- Location: LCCOMB_X84_Y18_N4
\myMultiplier|Product~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~13_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(11)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(12),
	datab => Ain(11),
	datac => \myMultiplier|Equal0~2_combout\,
	combout => \myMultiplier|Product~13_combout\);

-- Location: FF_X84_Y18_N5
\myMultiplier|Product[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~13_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(11));

-- Location: IOIBUF_X102_Y73_N8
\A[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(10),
	o => \A[10]~input_o\);

-- Location: LCCOMB_X88_Y22_N6
\Ain~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~11_combout\ = \NotA~input_o\ $ (\A[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[10]~input_o\,
	combout => \Ain~11_combout\);

-- Location: FF_X88_Y22_N7
\Ain[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(10));

-- Location: LCCOMB_X84_Y18_N22
\myMultiplier|Product~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~12_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(10)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(11),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(10),
	combout => \myMultiplier|Product~12_combout\);

-- Location: FF_X84_Y18_N23
\myMultiplier|Product[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(10));

-- Location: IOIBUF_X60_Y73_N1
\A[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(9),
	o => \A[9]~input_o\);

-- Location: LCCOMB_X86_Y21_N8
\Ain~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~10_combout\ = \NotA~input_o\ $ (\A[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[9]~input_o\,
	combout => \Ain~10_combout\);

-- Location: FF_X86_Y21_N9
\Ain[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(9));

-- Location: LCCOMB_X84_Y18_N28
\myMultiplier|Product~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~11_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(9)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(10),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(9),
	combout => \myMultiplier|Product~11_combout\);

-- Location: FF_X84_Y18_N29
\myMultiplier|Product[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(9));

-- Location: LCCOMB_X84_Y18_N6
\myMultiplier|Product~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~10_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(8))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(8),
	datad => \myMultiplier|Product\(9),
	combout => \myMultiplier|Product~10_combout\);

-- Location: FF_X84_Y18_N7
\myMultiplier|Product[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(8));

-- Location: LCCOMB_X84_Y18_N20
\myMultiplier|Product~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~9_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(7))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(7),
	datad => \myMultiplier|Product\(8),
	combout => \myMultiplier|Product~9_combout\);

-- Location: FF_X84_Y18_N21
\myMultiplier|Product[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(7));

-- Location: IOIBUF_X94_Y73_N8
\A[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: LCCOMB_X88_Y20_N16
\Ain~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~7_combout\ = \NotA~input_o\ $ (\A[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NotA~input_o\,
	datad => \A[6]~input_o\,
	combout => \Ain~7_combout\);

-- Location: FF_X88_Y20_N17
\Ain[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(6));

-- Location: LCCOMB_X84_Y18_N2
\myMultiplier|Product~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~8_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(6)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(7),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(6),
	combout => \myMultiplier|Product~8_combout\);

-- Location: FF_X84_Y18_N3
\myMultiplier|Product[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(6));

-- Location: IOIBUF_X0_Y29_N22
\A[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: LCCOMB_X87_Y22_N24
\Ain~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~6_combout\ = \NotA~input_o\ $ (\A[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[5]~input_o\,
	combout => \Ain~6_combout\);

-- Location: FF_X87_Y22_N25
\Ain[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(5));

-- Location: LCCOMB_X84_Y18_N8
\myMultiplier|Product~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~7_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(5)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(6),
	datad => Ain(5),
	combout => \myMultiplier|Product~7_combout\);

-- Location: FF_X84_Y18_N9
\myMultiplier|Product[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(5));

-- Location: IOIBUF_X115_Y28_N8
\A[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: LCCOMB_X90_Y21_N24
\Ain~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~5_combout\ = \NotA~input_o\ $ (\A[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[4]~input_o\,
	combout => \Ain~5_combout\);

-- Location: FF_X90_Y21_N25
\Ain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(4));

-- Location: LCCOMB_X84_Y18_N10
\myMultiplier|Product~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~6_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(4)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => \myMultiplier|Product\(5),
	datad => Ain(4),
	combout => \myMultiplier|Product~6_combout\);

-- Location: FF_X84_Y18_N11
\myMultiplier|Product[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(4));

-- Location: LCCOMB_X84_Y18_N12
\myMultiplier|Product~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~5_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(3))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Equal0~2_combout\,
	datac => Ain(3),
	datad => \myMultiplier|Product\(4),
	combout => \myMultiplier|Product~5_combout\);

-- Location: FF_X84_Y18_N13
\myMultiplier|Product[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(3));

-- Location: LCCOMB_X84_Y18_N14
\myMultiplier|Product~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~4_combout\ = (\myMultiplier|Equal0~2_combout\ & (Ain(2))) # (!\myMultiplier|Equal0~2_combout\ & ((\myMultiplier|Product\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(2),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => \myMultiplier|Product\(3),
	combout => \myMultiplier|Product~4_combout\);

-- Location: FF_X84_Y18_N15
\myMultiplier|Product[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(2));

-- Location: IOIBUF_X0_Y36_N22
\A[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: LCCOMB_X86_Y20_N6
\Ain~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~2_combout\ = \NotA~input_o\ $ (\A[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[1]~input_o\,
	combout => \Ain~2_combout\);

-- Location: FF_X86_Y20_N7
\Ain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(1));

-- Location: LCCOMB_X84_Y18_N24
\myMultiplier|Product~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~2_combout\ = (\myMultiplier|Equal0~2_combout\ & ((Ain(1)))) # (!\myMultiplier|Equal0~2_combout\ & (\myMultiplier|Product\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myMultiplier|Product\(2),
	datac => \myMultiplier|Equal0~2_combout\,
	datad => Ain(1),
	combout => \myMultiplier|Product~2_combout\);

-- Location: FF_X84_Y18_N25
\myMultiplier|Product[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(1));

-- Location: LCCOMB_X83_Y18_N20
\myMultiplier|Product~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product~0_combout\ = (\myMultiplier|Product\(1)) # ((\myMultiplier|Counter\(0) & \myMultiplier|Product\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Product\(0),
	datad => \myMultiplier|Product\(1),
	combout => \myMultiplier|Product~0_combout\);

-- Location: IOIBUF_X115_Y32_N1
\A[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: LCCOMB_X90_Y21_N28
\Ain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ain~1_combout\ = \NotA~input_o\ $ (\A[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NotA~input_o\,
	datad => \A[0]~input_o\,
	combout => \Ain~1_combout\);

-- Location: FF_X90_Y21_N29
\Ain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ain~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \Enable~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Ain(0));

-- Location: FF_X83_Y18_N21
\myMultiplier|Product[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product~0_combout\,
	asdata => Ain(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myMultiplier|Equal0~2_combout\,
	ena => \myMultiplier|Product[128]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product\(0));

-- Location: LCCOMB_X81_Y18_N0
\myMultiplier|Counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~2_combout\ = (\myMultiplier|Product\(0)) # (!\myMultiplier|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(0),
	datac => \myMultiplier|Counter\(0),
	combout => \myMultiplier|Counter~2_combout\);

-- Location: LCCOMB_X81_Y20_N14
\myMultiplier|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add2~12_combout\ = \myMultiplier|Counter\(7) $ (!\myMultiplier|Add2~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	cin => \myMultiplier|Add2~11\,
	combout => \myMultiplier|Add2~12_combout\);

-- Location: LCCOMB_X82_Y20_N22
\myMultiplier|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Add0~14_combout\ = \myMultiplier|Counter\(7) $ (\myMultiplier|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	cin => \myMultiplier|Add0~13\,
	combout => \myMultiplier|Add0~14_combout\);

-- Location: LCCOMB_X81_Y20_N26
\myMultiplier|Counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Counter~9_combout\ = (!\myMultiplier|Equal1~0_combout\ & ((\myMultiplier|Counter~2_combout\ & ((\myMultiplier|Add0~14_combout\))) # (!\myMultiplier|Counter~2_combout\ & (\myMultiplier|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter~2_combout\,
	datab => \myMultiplier|Equal1~0_combout\,
	datac => \myMultiplier|Add2~12_combout\,
	datad => \myMultiplier|Add0~14_combout\,
	combout => \myMultiplier|Counter~9_combout\);

-- Location: FF_X81_Y20_N27
\myMultiplier|Counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Counter~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \MulEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Counter\(7));

-- Location: LCCOMB_X82_Y20_N24
\myMultiplier|Ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Ready~0_combout\ = (\myMultiplier|Ready~q\) # ((\myMultiplier|Counter\(7) & (\myMultiplier|Counter\(0) & \myMultiplier|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	datab => \myMultiplier|Counter\(0),
	datac => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Equal0~1_combout\,
	combout => \myMultiplier|Ready~0_combout\);

-- Location: LCCOMB_X82_Y20_N26
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X82_Y20_N25
\myMultiplier|Ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Ready~0_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_MulEnable~q\,
	sload => \myMultiplier|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Ready~q\);

-- Location: LCCOMB_X86_Y14_N10
\myDivider|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~8_combout\ = (\myDivider|Counter\(4) & (\myDivider|Add2~7\ $ (GND))) # (!\myDivider|Counter\(4) & (!\myDivider|Add2~7\ & VCC))
-- \myDivider|Add2~9\ = CARRY((\myDivider|Counter\(4) & !\myDivider|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(4),
	datad => VCC,
	cin => \myDivider|Add2~7\,
	combout => \myDivider|Add2~8_combout\,
	cout => \myDivider|Add2~9\);

-- Location: LCCOMB_X86_Y14_N12
\myDivider|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~10_combout\ = (\myDivider|Counter\(5) & (!\myDivider|Add2~9\)) # (!\myDivider|Counter\(5) & ((\myDivider|Add2~9\) # (GND)))
-- \myDivider|Add2~11\ = CARRY((!\myDivider|Add2~9\) # (!\myDivider|Counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(5),
	datad => VCC,
	cin => \myDivider|Add2~9\,
	combout => \myDivider|Add2~10_combout\,
	cout => \myDivider|Add2~11\);

-- Location: FF_X86_Y14_N13
\myDivider|Counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(5));

-- Location: LCCOMB_X86_Y14_N14
\myDivider|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~12_combout\ = (\myDivider|Counter\(6) & (\myDivider|Add2~11\ $ (GND))) # (!\myDivider|Counter\(6) & (!\myDivider|Add2~11\ & VCC))
-- \myDivider|Add2~13\ = CARRY((\myDivider|Counter\(6) & !\myDivider|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(6),
	datad => VCC,
	cin => \myDivider|Add2~11\,
	combout => \myDivider|Add2~12_combout\,
	cout => \myDivider|Add2~13\);

-- Location: FF_X86_Y14_N15
\myDivider|Counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(6));

-- Location: LCCOMB_X86_Y14_N16
\myDivider|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~14_combout\ = \myDivider|Add2~13\ $ (\myDivider|Counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Counter\(7),
	cin => \myDivider|Add2~13\,
	combout => \myDivider|Add2~14_combout\);

-- Location: LCCOMB_X86_Y14_N28
\myDivider|Counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Counter~1_combout\ = (\myDivider|Add2~14_combout\ & !\myDivider|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add2~14_combout\,
	datac => \myDivider|Equal1~0_combout\,
	combout => \myDivider|Counter~1_combout\);

-- Location: FF_X86_Y14_N29
\myDivider|Counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Counter~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(7));

-- Location: LCCOMB_X86_Y14_N26
\myDivider|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Equal1~0_combout\ = (\myDivider|Equal0~1_combout\ & (\myDivider|Counter\(0) & (\myDivider|Counter\(1) & \myDivider|Counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~1_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Counter\(1),
	datad => \myDivider|Counter\(7),
	combout => \myDivider|Equal1~0_combout\);

-- Location: LCCOMB_X77_Y16_N0
\myDivider|Ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Ready~0_combout\ = (\myDivider|Equal1~0_combout\) # (\myDivider|Ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal1~0_combout\,
	datac => \myDivider|Ready~q\,
	combout => \myDivider|Ready~0_combout\);

-- Location: FF_X77_Y16_N1
\myDivider|Ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Ready~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \ALT_INV_DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Ready~q\);

-- Location: LCCOMB_X77_Y17_N28
\DivEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DivEnable~0_combout\ = (\Enable~input_o\) # ((\myMultiplier|Ready~q\) # ((\myAdder|Ready~q\) # (!\myDivider|Ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Enable~input_o\,
	datab => \myMultiplier|Ready~q\,
	datac => \myAdder|Ready~q\,
	datad => \myDivider|Ready~q\,
	combout => \DivEnable~0_combout\);

-- Location: LCCOMB_X77_Y17_N4
\DivEnable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DivEnable~1_combout\ = (\MulEnable~2_combout\ & ((\OpCode[0]~input_o\) # ((\DivEnable~q\ & \DivEnable~0_combout\)))) # (!\MulEnable~2_combout\ & (((\DivEnable~q\ & \DivEnable~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MulEnable~2_combout\,
	datab => \OpCode[0]~input_o\,
	datac => \DivEnable~q\,
	datad => \DivEnable~0_combout\,
	combout => \DivEnable~1_combout\);

-- Location: FF_X77_Y17_N5
DivEnable : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \DivEnable~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DivEnable~q\);

-- Location: FF_X86_Y14_N3
\myDivider|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(0));

-- Location: LCCOMB_X86_Y14_N4
\myDivider|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~2_combout\ = (\myDivider|Counter\(1) & (!\myDivider|Add2~1\)) # (!\myDivider|Counter\(1) & ((\myDivider|Add2~1\) # (GND)))
-- \myDivider|Add2~3\ = CARRY((!\myDivider|Add2~1\) # (!\myDivider|Counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(1),
	datad => VCC,
	cin => \myDivider|Add2~1\,
	combout => \myDivider|Add2~2_combout\,
	cout => \myDivider|Add2~3\);

-- Location: FF_X86_Y14_N5
\myDivider|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(1));

-- Location: LCCOMB_X86_Y14_N6
\myDivider|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~4_combout\ = (\myDivider|Counter\(2) & (\myDivider|Add2~3\ $ (GND))) # (!\myDivider|Counter\(2) & (!\myDivider|Add2~3\ & VCC))
-- \myDivider|Add2~5\ = CARRY((\myDivider|Counter\(2) & !\myDivider|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(2),
	datad => VCC,
	cin => \myDivider|Add2~3\,
	combout => \myDivider|Add2~4_combout\,
	cout => \myDivider|Add2~5\);

-- Location: LCCOMB_X86_Y14_N0
\myDivider|Counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Counter~0_combout\ = (\myDivider|Add2~4_combout\ & !\myDivider|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add2~4_combout\,
	datac => \myDivider|Equal1~0_combout\,
	combout => \myDivider|Counter~0_combout\);

-- Location: FF_X86_Y14_N1
\myDivider|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Counter~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(2));

-- Location: LCCOMB_X86_Y14_N8
\myDivider|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add2~6_combout\ = (\myDivider|Counter\(3) & (!\myDivider|Add2~5\)) # (!\myDivider|Counter\(3) & ((\myDivider|Add2~5\) # (GND)))
-- \myDivider|Add2~7\ = CARRY((!\myDivider|Add2~5\) # (!\myDivider|Counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(3),
	datad => VCC,
	cin => \myDivider|Add2~5\,
	combout => \myDivider|Add2~6_combout\,
	cout => \myDivider|Add2~7\);

-- Location: FF_X86_Y14_N9
\myDivider|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(3));

-- Location: FF_X86_Y14_N11
\myDivider|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add2~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Counter\(4));

-- Location: LCCOMB_X86_Y14_N30
\myDivider|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Equal0~0_combout\ = (!\myDivider|Counter\(4) & (!\myDivider|Counter\(3) & (!\myDivider|Counter\(6) & !\myDivider|Counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(4),
	datab => \myDivider|Counter\(3),
	datac => \myDivider|Counter\(6),
	datad => \myDivider|Counter\(5),
	combout => \myDivider|Equal0~0_combout\);

-- Location: LCCOMB_X86_Y14_N22
\myDivider|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Equal0~1_combout\ = (\myDivider|Equal0~0_combout\ & !\myDivider|Counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~0_combout\,
	datad => \myDivider|Counter\(2),
	combout => \myDivider|Equal0~1_combout\);

-- Location: LCCOMB_X86_Y14_N20
\myDivider|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Equal0~2_combout\ = (\myDivider|Equal0~1_combout\ & (!\myDivider|Counter\(0) & (!\myDivider|Counter\(1) & !\myDivider|Counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~1_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Counter\(1),
	datad => \myDivider|Counter\(7),
	combout => \myDivider|Equal0~2_combout\);

-- Location: LCCOMB_X85_Y14_N20
\myDivider|Divisor_Reg~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~64_combout\ = (\myDivider|Divisor_Reg\(127) & \myDivider|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Divisor_Reg\(127),
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Divisor_Reg~64_combout\);

-- Location: FF_X85_Y14_N21
\myDivider|Divisor_Reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~64_combout\,
	asdata => Bin(63),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(127));

-- Location: LCCOMB_X83_Y17_N14
\myDivider|Divisor_Reg~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~65_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(62)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(127),
	datab => Bin(62),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~65_combout\);

-- Location: LCCOMB_X86_Y17_N0
\myDivider|Quotient_Reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg[0]~1_combout\ = (!\myDivider|Counter\(0) & \DivEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Counter\(0),
	datad => \DivEnable~q\,
	combout => \myDivider|Quotient_Reg[0]~1_combout\);

-- Location: FF_X83_Y17_N15
\myDivider|Divisor_Reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~65_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(126));

-- Location: LCCOMB_X83_Y17_N0
\myDivider|Divisor_Reg~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~66_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(61)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => \myDivider|Divisor_Reg\(126),
	datac => Bin(61),
	combout => \myDivider|Divisor_Reg~66_combout\);

-- Location: FF_X83_Y17_N1
\myDivider|Divisor_Reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~66_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(125));

-- Location: LCCOMB_X83_Y17_N6
\myDivider|Divisor_Reg~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~67_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(60))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => Bin(60),
	datad => \myDivider|Divisor_Reg\(125),
	combout => \myDivider|Divisor_Reg~67_combout\);

-- Location: FF_X83_Y17_N7
\myDivider|Divisor_Reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~67_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(124));

-- Location: LCCOMB_X83_Y14_N6
\myDivider|Divisor_Reg~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~68_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(59)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(124),
	datab => \myDivider|Equal0~2_combout\,
	datad => Bin(59),
	combout => \myDivider|Divisor_Reg~68_combout\);

-- Location: FF_X83_Y14_N7
\myDivider|Divisor_Reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~68_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(123));

-- Location: LCCOMB_X83_Y14_N20
\myDivider|Divisor_Reg~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~69_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(58))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(58),
	datab => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(123),
	combout => \myDivider|Divisor_Reg~69_combout\);

-- Location: FF_X83_Y14_N21
\myDivider|Divisor_Reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~69_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(122));

-- Location: LCCOMB_X83_Y14_N22
\myDivider|Divisor_Reg~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~70_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(57))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => Bin(57),
	datad => \myDivider|Divisor_Reg\(122),
	combout => \myDivider|Divisor_Reg~70_combout\);

-- Location: FF_X83_Y14_N23
\myDivider|Divisor_Reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~70_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(121));

-- Location: LCCOMB_X83_Y14_N28
\myDivider|Divisor_Reg~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~71_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(56)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(121),
	datab => \myDivider|Equal0~2_combout\,
	datac => Bin(56),
	combout => \myDivider|Divisor_Reg~71_combout\);

-- Location: FF_X83_Y14_N29
\myDivider|Divisor_Reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~71_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(120));

-- Location: LCCOMB_X82_Y14_N24
\myDivider|Divisor_Reg~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~72_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(55))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(55),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(120),
	combout => \myDivider|Divisor_Reg~72_combout\);

-- Location: FF_X82_Y14_N25
\myDivider|Divisor_Reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~72_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(119));

-- Location: LCCOMB_X84_Y14_N8
\myDivider|Divisor_Reg~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~73_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(54)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(119),
	datad => Bin(54),
	combout => \myDivider|Divisor_Reg~73_combout\);

-- Location: FF_X84_Y14_N9
\myDivider|Divisor_Reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~73_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(118));

-- Location: LCCOMB_X84_Y14_N22
\myDivider|Divisor_Reg~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~74_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(53)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(118),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(53),
	combout => \myDivider|Divisor_Reg~74_combout\);

-- Location: FF_X84_Y14_N23
\myDivider|Divisor_Reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~74_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(117));

-- Location: LCCOMB_X84_Y14_N4
\myDivider|Divisor_Reg~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~75_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(52)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(117),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(52),
	combout => \myDivider|Divisor_Reg~75_combout\);

-- Location: FF_X84_Y14_N5
\myDivider|Divisor_Reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~75_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(116));

-- Location: LCCOMB_X82_Y14_N14
\myDivider|Divisor_Reg~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~76_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(51))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => Bin(51),
	datac => \myDivider|Divisor_Reg\(116),
	combout => \myDivider|Divisor_Reg~76_combout\);

-- Location: FF_X82_Y14_N15
\myDivider|Divisor_Reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~76_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(115));

-- Location: LCCOMB_X80_Y14_N10
\myDivider|Divisor_Reg~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~77_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(50)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(115),
	datad => Bin(50),
	combout => \myDivider|Divisor_Reg~77_combout\);

-- Location: FF_X80_Y14_N11
\myDivider|Divisor_Reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~77_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(114));

-- Location: LCCOMB_X80_Y14_N24
\myDivider|Divisor_Reg~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~78_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(49))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => Bin(49),
	datad => \myDivider|Divisor_Reg\(114),
	combout => \myDivider|Divisor_Reg~78_combout\);

-- Location: FF_X80_Y14_N25
\myDivider|Divisor_Reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~78_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(113));

-- Location: LCCOMB_X80_Y14_N30
\myDivider|Divisor_Reg~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~79_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(48)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(113),
	datac => Bin(48),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~79_combout\);

-- Location: FF_X80_Y14_N31
\myDivider|Divisor_Reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~79_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(112));

-- Location: LCCOMB_X80_Y14_N16
\myDivider|Divisor_Reg~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~80_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(47)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(112),
	datad => Bin(47),
	combout => \myDivider|Divisor_Reg~80_combout\);

-- Location: FF_X80_Y14_N17
\myDivider|Divisor_Reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~80_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(111));

-- Location: LCCOMB_X81_Y15_N20
\myDivider|Divisor_Reg~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~81_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(46))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(46),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(111),
	combout => \myDivider|Divisor_Reg~81_combout\);

-- Location: FF_X81_Y15_N21
\myDivider|Divisor_Reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~81_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(110));

-- Location: LCCOMB_X81_Y15_N14
\myDivider|Divisor_Reg~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~82_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(45)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(110),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(45),
	combout => \myDivider|Divisor_Reg~82_combout\);

-- Location: FF_X81_Y15_N15
\myDivider|Divisor_Reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~82_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(109));

-- Location: LCCOMB_X81_Y15_N24
\myDivider|Divisor_Reg~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~83_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(44)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(109),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(44),
	combout => \myDivider|Divisor_Reg~83_combout\);

-- Location: FF_X81_Y15_N25
\myDivider|Divisor_Reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~83_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(108));

-- Location: LCCOMB_X81_Y15_N22
\myDivider|Divisor_Reg~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~84_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(43))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(43),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(108),
	combout => \myDivider|Divisor_Reg~84_combout\);

-- Location: FF_X81_Y15_N23
\myDivider|Divisor_Reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~84_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(107));

-- Location: LCCOMB_X84_Y15_N2
\myDivider|Divisor_Reg~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~85_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(42)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(107),
	datab => Bin(42),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~85_combout\);

-- Location: FF_X84_Y15_N3
\myDivider|Divisor_Reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~85_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(106));

-- Location: LCCOMB_X84_Y15_N8
\myDivider|Divisor_Reg~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~86_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(41))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => Bin(41),
	datad => \myDivider|Divisor_Reg\(106),
	combout => \myDivider|Divisor_Reg~86_combout\);

-- Location: FF_X84_Y15_N9
\myDivider|Divisor_Reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~86_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(105));

-- Location: LCCOMB_X84_Y15_N26
\myDivider|Divisor_Reg~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~87_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(40))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(40),
	datab => \myDivider|Divisor_Reg\(105),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~87_combout\);

-- Location: FF_X84_Y15_N27
\myDivider|Divisor_Reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~87_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(104));

-- Location: LCCOMB_X84_Y15_N28
\myDivider|Divisor_Reg~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~88_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(39)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(104),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(39),
	combout => \myDivider|Divisor_Reg~88_combout\);

-- Location: FF_X84_Y15_N29
\myDivider|Divisor_Reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~88_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(103));

-- Location: LCCOMB_X84_Y15_N14
\myDivider|Divisor_Reg~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~89_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(38))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(38),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(103),
	combout => \myDivider|Divisor_Reg~89_combout\);

-- Location: FF_X84_Y15_N15
\myDivider|Divisor_Reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~89_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(102));

-- Location: LCCOMB_X84_Y15_N4
\myDivider|Divisor_Reg~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~90_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(37))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(37),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(102),
	combout => \myDivider|Divisor_Reg~90_combout\);

-- Location: FF_X84_Y15_N5
\myDivider|Divisor_Reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~90_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(101));

-- Location: LCCOMB_X81_Y15_N12
\myDivider|Divisor_Reg~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~91_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(36))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(36),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(101),
	combout => \myDivider|Divisor_Reg~91_combout\);

-- Location: FF_X81_Y15_N13
\myDivider|Divisor_Reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~91_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(100));

-- Location: LCCOMB_X81_Y15_N30
\myDivider|Divisor_Reg~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~92_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(35))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(35),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(100),
	combout => \myDivider|Divisor_Reg~92_combout\);

-- Location: FF_X81_Y15_N31
\myDivider|Divisor_Reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~92_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(99));

-- Location: LCCOMB_X81_Y15_N8
\myDivider|Divisor_Reg~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~93_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(34)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(99),
	datab => Bin(34),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~93_combout\);

-- Location: FF_X81_Y15_N9
\myDivider|Divisor_Reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~93_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(98));

-- Location: LCCOMB_X81_Y15_N2
\myDivider|Divisor_Reg~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~94_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(33))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(33),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(98),
	combout => \myDivider|Divisor_Reg~94_combout\);

-- Location: FF_X81_Y15_N3
\myDivider|Divisor_Reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~94_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(97));

-- Location: LCCOMB_X84_Y15_N22
\myDivider|Divisor_Reg~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~95_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(32))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(32),
	datab => \myDivider|Divisor_Reg\(97),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~95_combout\);

-- Location: FF_X84_Y15_N23
\myDivider|Divisor_Reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~95_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(96));

-- Location: LCCOMB_X84_Y16_N30
\myDivider|Divisor_Reg~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~96_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(31)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(96),
	datad => Bin(31),
	combout => \myDivider|Divisor_Reg~96_combout\);

-- Location: FF_X84_Y16_N31
\myDivider|Divisor_Reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~96_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(95));

-- Location: LCCOMB_X84_Y16_N20
\myDivider|Divisor_Reg~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~97_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(30)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(95),
	datac => Bin(30),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~97_combout\);

-- Location: FF_X84_Y16_N21
\myDivider|Divisor_Reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~97_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(94));

-- Location: LCCOMB_X84_Y16_N2
\myDivider|Divisor_Reg~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~98_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(29)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => \myDivider|Divisor_Reg\(94),
	datad => Bin(29),
	combout => \myDivider|Divisor_Reg~98_combout\);

-- Location: FF_X84_Y16_N3
\myDivider|Divisor_Reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~98_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(93));

-- Location: LCCOMB_X82_Y16_N30
\myDivider|Divisor_Reg~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~99_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(28))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(28),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(93),
	combout => \myDivider|Divisor_Reg~99_combout\);

-- Location: FF_X82_Y16_N31
\myDivider|Divisor_Reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~99_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(92));

-- Location: LCCOMB_X82_Y16_N16
\myDivider|Divisor_Reg~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~100_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(27)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(92),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(27),
	combout => \myDivider|Divisor_Reg~100_combout\);

-- Location: FF_X82_Y16_N17
\myDivider|Divisor_Reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~100_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(91));

-- Location: LCCOMB_X82_Y16_N6
\myDivider|Divisor_Reg~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~101_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(26))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(26),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(91),
	combout => \myDivider|Divisor_Reg~101_combout\);

-- Location: FF_X82_Y16_N7
\myDivider|Divisor_Reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~101_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(90));

-- Location: LCCOMB_X82_Y16_N20
\myDivider|Divisor_Reg~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~102_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(25)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(90),
	datab => Bin(25),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~102_combout\);

-- Location: FF_X82_Y16_N21
\myDivider|Divisor_Reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~102_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(89));

-- Location: LCCOMB_X82_Y16_N10
\myDivider|Divisor_Reg~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~103_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(24)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(89),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(24),
	combout => \myDivider|Divisor_Reg~103_combout\);

-- Location: FF_X82_Y16_N11
\myDivider|Divisor_Reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~103_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(88));

-- Location: LCCOMB_X83_Y14_N18
\myDivider|Divisor_Reg~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~104_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(23))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(23),
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(88),
	combout => \myDivider|Divisor_Reg~104_combout\);

-- Location: FF_X83_Y14_N19
\myDivider|Divisor_Reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~104_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(87));

-- Location: LCCOMB_X83_Y14_N8
\myDivider|Divisor_Reg~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~105_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(22)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(87),
	datad => Bin(22),
	combout => \myDivider|Divisor_Reg~105_combout\);

-- Location: FF_X83_Y14_N9
\myDivider|Divisor_Reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~105_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(86));

-- Location: LCCOMB_X84_Y14_N18
\myDivider|Divisor_Reg~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~106_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(21)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(86),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(21),
	combout => \myDivider|Divisor_Reg~106_combout\);

-- Location: FF_X84_Y14_N19
\myDivider|Divisor_Reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~106_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(85));

-- Location: LCCOMB_X84_Y14_N24
\myDivider|Divisor_Reg~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~107_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(20)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(85),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(20),
	combout => \myDivider|Divisor_Reg~107_combout\);

-- Location: FF_X84_Y14_N25
\myDivider|Divisor_Reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~107_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(84));

-- Location: LCCOMB_X84_Y14_N26
\myDivider|Divisor_Reg~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~108_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(19)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(84),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(19),
	combout => \myDivider|Divisor_Reg~108_combout\);

-- Location: FF_X84_Y14_N27
\myDivider|Divisor_Reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~108_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(83));

-- Location: LCCOMB_X84_Y14_N16
\myDivider|Divisor_Reg~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~109_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(18)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(83),
	datab => Bin(18),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~109_combout\);

-- Location: FF_X84_Y14_N17
\myDivider|Divisor_Reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~109_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(82));

-- Location: LCCOMB_X84_Y14_N10
\myDivider|Divisor_Reg~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~110_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(17)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(82),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(17),
	combout => \myDivider|Divisor_Reg~110_combout\);

-- Location: FF_X84_Y14_N11
\myDivider|Divisor_Reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~110_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(81));

-- Location: LCCOMB_X84_Y15_N0
\myDivider|Divisor_Reg~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~111_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(16))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => Bin(16),
	datac => \myDivider|Divisor_Reg\(81),
	combout => \myDivider|Divisor_Reg~111_combout\);

-- Location: FF_X84_Y15_N1
\myDivider|Divisor_Reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~111_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(80));

-- Location: LCCOMB_X84_Y16_N4
\myDivider|Divisor_Reg~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~112_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(15)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => \myDivider|Divisor_Reg\(80),
	datad => Bin(15),
	combout => \myDivider|Divisor_Reg~112_combout\);

-- Location: FF_X84_Y16_N5
\myDivider|Divisor_Reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~112_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(79));

-- Location: LCCOMB_X84_Y16_N26
\myDivider|Divisor_Reg~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~113_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(14))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(14),
	datab => \myDivider|Divisor_Reg\(79),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~113_combout\);

-- Location: FF_X84_Y16_N27
\myDivider|Divisor_Reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~113_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(78));

-- Location: LCCOMB_X84_Y16_N16
\myDivider|Divisor_Reg~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~114_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(13))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(13),
	datac => \myDivider|Divisor_Reg\(78),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~114_combout\);

-- Location: FF_X84_Y16_N17
\myDivider|Divisor_Reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~114_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(77));

-- Location: LCCOMB_X84_Y16_N14
\myDivider|Divisor_Reg~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~115_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(12))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => Bin(12),
	datad => \myDivider|Divisor_Reg\(77),
	combout => \myDivider|Divisor_Reg~115_combout\);

-- Location: FF_X84_Y16_N15
\myDivider|Divisor_Reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~115_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(76));

-- Location: LCCOMB_X84_Y16_N12
\myDivider|Divisor_Reg~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~116_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(11)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(76),
	datad => Bin(11),
	combout => \myDivider|Divisor_Reg~116_combout\);

-- Location: FF_X84_Y16_N13
\myDivider|Divisor_Reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~116_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(75));

-- Location: LCCOMB_X81_Y15_N28
\myDivider|Divisor_Reg~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~117_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(10))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Bin(10),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(75),
	combout => \myDivider|Divisor_Reg~117_combout\);

-- Location: FF_X81_Y15_N29
\myDivider|Divisor_Reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~117_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(74));

-- Location: LCCOMB_X81_Y15_N26
\myDivider|Divisor_Reg~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~118_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(9)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(74),
	datac => \myDivider|Equal0~2_combout\,
	datad => Bin(9),
	combout => \myDivider|Divisor_Reg~118_combout\);

-- Location: FF_X81_Y15_N27
\myDivider|Divisor_Reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~118_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(73));

-- Location: LCCOMB_X84_Y17_N30
\myDivider|Divisor_Reg~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~119_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(8))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => Bin(8),
	datac => \myDivider|Divisor_Reg\(73),
	combout => \myDivider|Divisor_Reg~119_combout\);

-- Location: FF_X84_Y17_N31
\myDivider|Divisor_Reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~119_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(72));

-- Location: LCCOMB_X84_Y17_N28
\myDivider|Divisor_Reg~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~120_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(7)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(72),
	datad => Bin(7),
	combout => \myDivider|Divisor_Reg~120_combout\);

-- Location: FF_X84_Y17_N29
\myDivider|Divisor_Reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~120_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(71));

-- Location: LCCOMB_X84_Y17_N26
\myDivider|Divisor_Reg~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~121_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(6))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(6),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(71),
	combout => \myDivider|Divisor_Reg~121_combout\);

-- Location: FF_X84_Y17_N27
\myDivider|Divisor_Reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~121_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(70));

-- Location: LCCOMB_X84_Y17_N12
\myDivider|Divisor_Reg~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~122_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(5))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => Bin(5),
	datad => \myDivider|Divisor_Reg\(70),
	combout => \myDivider|Divisor_Reg~122_combout\);

-- Location: FF_X84_Y17_N13
\myDivider|Divisor_Reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~122_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(69));

-- Location: LCCOMB_X84_Y17_N14
\myDivider|Divisor_Reg~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~123_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(4))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => Bin(4),
	datad => \myDivider|Divisor_Reg\(69),
	combout => \myDivider|Divisor_Reg~123_combout\);

-- Location: FF_X84_Y17_N15
\myDivider|Divisor_Reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~123_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(68));

-- Location: LCCOMB_X84_Y17_N16
\myDivider|Divisor_Reg~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~124_combout\ = (\myDivider|Equal0~2_combout\ & ((Bin(3)))) # (!\myDivider|Equal0~2_combout\ & (\myDivider|Divisor_Reg\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(68),
	datad => Bin(3),
	combout => \myDivider|Divisor_Reg~124_combout\);

-- Location: FF_X84_Y17_N17
\myDivider|Divisor_Reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~124_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(67));

-- Location: LCCOMB_X84_Y17_N2
\myDivider|Divisor_Reg~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~125_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(2))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(2),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(67),
	combout => \myDivider|Divisor_Reg~125_combout\);

-- Location: FF_X84_Y17_N3
\myDivider|Divisor_Reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~125_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(66));

-- Location: LCCOMB_X84_Y17_N0
\myDivider|Divisor_Reg~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~126_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(1))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(1),
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(66),
	combout => \myDivider|Divisor_Reg~126_combout\);

-- Location: FF_X84_Y17_N1
\myDivider|Divisor_Reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~126_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(65));

-- Location: LCCOMB_X84_Y17_N18
\myDivider|Divisor_Reg~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~127_combout\ = (\myDivider|Equal0~2_combout\ & (Bin(0))) # (!\myDivider|Equal0~2_combout\ & ((\myDivider|Divisor_Reg\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datab => Bin(0),
	datad => \myDivider|Divisor_Reg\(65),
	combout => \myDivider|Divisor_Reg~127_combout\);

-- Location: FF_X84_Y17_N19
\myDivider|Divisor_Reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~127_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(64));

-- Location: LCCOMB_X88_Y18_N26
\myDivider|Divisor_Reg~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~63_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(64))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(64),
	combout => \myDivider|Divisor_Reg~63_combout\);

-- Location: FF_X88_Y18_N27
\myDivider|Divisor_Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~63_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(63));

-- Location: LCCOMB_X88_Y18_N24
\myDivider|Divisor_Reg~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~62_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(63),
	combout => \myDivider|Divisor_Reg~62_combout\);

-- Location: FF_X88_Y18_N25
\myDivider|Divisor_Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~62_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(62));

-- Location: LCCOMB_X88_Y18_N10
\myDivider|Divisor_Reg~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~61_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(62),
	combout => \myDivider|Divisor_Reg~61_combout\);

-- Location: FF_X88_Y18_N11
\myDivider|Divisor_Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~61_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(61));

-- Location: LCCOMB_X88_Y18_N28
\myDivider|Divisor_Reg~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~60_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(61),
	combout => \myDivider|Divisor_Reg~60_combout\);

-- Location: FF_X88_Y18_N29
\myDivider|Divisor_Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~60_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(60));

-- Location: LCCOMB_X88_Y18_N14
\myDivider|Divisor_Reg~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~59_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(60),
	combout => \myDivider|Divisor_Reg~59_combout\);

-- Location: FF_X88_Y18_N15
\myDivider|Divisor_Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~59_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(59));

-- Location: LCCOMB_X88_Y18_N20
\myDivider|Divisor_Reg~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~58_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(59),
	combout => \myDivider|Divisor_Reg~58_combout\);

-- Location: FF_X88_Y18_N21
\myDivider|Divisor_Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~58_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(58));

-- Location: LCCOMB_X88_Y18_N22
\myDivider|Divisor_Reg~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~57_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(58))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(58),
	combout => \myDivider|Divisor_Reg~57_combout\);

-- Location: FF_X88_Y18_N23
\myDivider|Divisor_Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~57_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(57));

-- Location: LCCOMB_X88_Y18_N0
\myDivider|Divisor_Reg~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~56_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(57),
	combout => \myDivider|Divisor_Reg~56_combout\);

-- Location: FF_X88_Y18_N1
\myDivider|Divisor_Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~56_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(56));

-- Location: LCCOMB_X88_Y18_N18
\myDivider|Divisor_Reg~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~55_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(56),
	combout => \myDivider|Divisor_Reg~55_combout\);

-- Location: FF_X88_Y18_N19
\myDivider|Divisor_Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~55_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(55));

-- Location: LCCOMB_X88_Y18_N16
\myDivider|Divisor_Reg~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~54_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(55))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(55),
	combout => \myDivider|Divisor_Reg~54_combout\);

-- Location: FF_X88_Y18_N17
\myDivider|Divisor_Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~54_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(54));

-- Location: LCCOMB_X88_Y18_N6
\myDivider|Divisor_Reg~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~53_combout\ = (\myDivider|Divisor_Reg\(54) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(54),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~53_combout\);

-- Location: FF_X88_Y18_N7
\myDivider|Divisor_Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~53_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(53));

-- Location: LCCOMB_X88_Y18_N12
\myDivider|Divisor_Reg~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~52_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(53),
	combout => \myDivider|Divisor_Reg~52_combout\);

-- Location: FF_X88_Y18_N13
\myDivider|Divisor_Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~52_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(52));

-- Location: LCCOMB_X88_Y18_N2
\myDivider|Divisor_Reg~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~51_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(52),
	combout => \myDivider|Divisor_Reg~51_combout\);

-- Location: FF_X88_Y18_N3
\myDivider|Divisor_Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~51_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(51));

-- Location: LCCOMB_X88_Y18_N8
\myDivider|Divisor_Reg~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~50_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(51),
	combout => \myDivider|Divisor_Reg~50_combout\);

-- Location: FF_X88_Y18_N9
\myDivider|Divisor_Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~50_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(50));

-- Location: LCCOMB_X88_Y18_N30
\myDivider|Divisor_Reg~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~49_combout\ = (\myDivider|Divisor_Reg\(50) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(50),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~49_combout\);

-- Location: FF_X88_Y18_N31
\myDivider|Divisor_Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~49_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(49));

-- Location: LCCOMB_X88_Y18_N4
\myDivider|Divisor_Reg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~48_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(49),
	combout => \myDivider|Divisor_Reg~48_combout\);

-- Location: FF_X88_Y18_N5
\myDivider|Divisor_Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~48_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(48));

-- Location: LCCOMB_X90_Y19_N12
\myDivider|Divisor_Reg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~47_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(48),
	combout => \myDivider|Divisor_Reg~47_combout\);

-- Location: FF_X90_Y19_N13
\myDivider|Divisor_Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~47_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(47));

-- Location: LCCOMB_X90_Y19_N2
\myDivider|Divisor_Reg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~46_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(47),
	combout => \myDivider|Divisor_Reg~46_combout\);

-- Location: FF_X90_Y19_N3
\myDivider|Divisor_Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~46_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(46));

-- Location: LCCOMB_X90_Y19_N24
\myDivider|Divisor_Reg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~45_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(46),
	combout => \myDivider|Divisor_Reg~45_combout\);

-- Location: FF_X90_Y19_N25
\myDivider|Divisor_Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~45_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(45));

-- Location: LCCOMB_X90_Y19_N18
\myDivider|Divisor_Reg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~44_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(45),
	combout => \myDivider|Divisor_Reg~44_combout\);

-- Location: FF_X90_Y19_N19
\myDivider|Divisor_Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~44_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(44));

-- Location: LCCOMB_X90_Y19_N0
\myDivider|Divisor_Reg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~43_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(44),
	combout => \myDivider|Divisor_Reg~43_combout\);

-- Location: FF_X90_Y19_N1
\myDivider|Divisor_Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~43_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(43));

-- Location: LCCOMB_X90_Y19_N22
\myDivider|Divisor_Reg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~42_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(43),
	combout => \myDivider|Divisor_Reg~42_combout\);

-- Location: FF_X90_Y19_N23
\myDivider|Divisor_Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~42_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(42));

-- Location: LCCOMB_X90_Y19_N4
\myDivider|Divisor_Reg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~41_combout\ = (\myDivider|Divisor_Reg\(42) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(42),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~41_combout\);

-- Location: FF_X90_Y19_N5
\myDivider|Divisor_Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~41_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(41));

-- Location: LCCOMB_X90_Y19_N10
\myDivider|Divisor_Reg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~40_combout\ = (\myDivider|Divisor_Reg\(41) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(41),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~40_combout\);

-- Location: FF_X89_Y19_N27
\myDivider|Divisor_Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~40_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(40));

-- Location: LCCOMB_X90_Y19_N6
\myDivider|Divisor_Reg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~39_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(40),
	combout => \myDivider|Divisor_Reg~39_combout\);

-- Location: FF_X90_Y19_N7
\myDivider|Divisor_Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~39_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(39));

-- Location: LCCOMB_X90_Y19_N28
\myDivider|Divisor_Reg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~38_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(39),
	combout => \myDivider|Divisor_Reg~38_combout\);

-- Location: FF_X90_Y19_N29
\myDivider|Divisor_Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~38_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(38));

-- Location: LCCOMB_X90_Y19_N8
\myDivider|Divisor_Reg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~37_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(38),
	combout => \myDivider|Divisor_Reg~37_combout\);

-- Location: FF_X89_Y19_N23
\myDivider|Divisor_Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~37_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(37));

-- Location: LCCOMB_X90_Y19_N14
\myDivider|Divisor_Reg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~36_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(37),
	combout => \myDivider|Divisor_Reg~36_combout\);

-- Location: FF_X89_Y19_N7
\myDivider|Divisor_Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~36_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(36));

-- Location: LCCOMB_X90_Y19_N16
\myDivider|Divisor_Reg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~35_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(36),
	combout => \myDivider|Divisor_Reg~35_combout\);

-- Location: FF_X89_Y19_N25
\myDivider|Divisor_Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~35_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(35));

-- Location: LCCOMB_X88_Y19_N0
\myDivider|Divisor_Reg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~34_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(35),
	combout => \myDivider|Divisor_Reg~34_combout\);

-- Location: FF_X89_Y19_N15
\myDivider|Divisor_Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~34_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(34));

-- Location: LCCOMB_X90_Y19_N30
\myDivider|Divisor_Reg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~33_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(34),
	combout => \myDivider|Divisor_Reg~33_combout\);

-- Location: FF_X89_Y19_N1
\myDivider|Divisor_Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~33_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(33));

-- Location: LCCOMB_X90_Y19_N20
\myDivider|Divisor_Reg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~32_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(33),
	combout => \myDivider|Divisor_Reg~32_combout\);

-- Location: FF_X89_Y19_N11
\myDivider|Divisor_Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~32_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(32));

-- Location: LCCOMB_X90_Y19_N26
\myDivider|Divisor_Reg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~31_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(32),
	combout => \myDivider|Divisor_Reg~31_combout\);

-- Location: FF_X89_Y20_N17
\myDivider|Divisor_Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~31_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(31));

-- Location: LCCOMB_X90_Y20_N26
\myDivider|Divisor_Reg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~30_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(31),
	combout => \myDivider|Divisor_Reg~30_combout\);

-- Location: FF_X90_Y20_N27
\myDivider|Divisor_Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~30_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(30));

-- Location: LCCOMB_X90_Y20_N24
\myDivider|Divisor_Reg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~29_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(30),
	combout => \myDivider|Divisor_Reg~29_combout\);

-- Location: FF_X90_Y20_N25
\myDivider|Divisor_Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(29));

-- Location: LCCOMB_X90_Y20_N14
\myDivider|Divisor_Reg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~28_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(29),
	combout => \myDivider|Divisor_Reg~28_combout\);

-- Location: FF_X89_Y20_N9
\myDivider|Divisor_Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~28_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(28));

-- Location: LCCOMB_X90_Y20_N18
\myDivider|Divisor_Reg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~27_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(28),
	combout => \myDivider|Divisor_Reg~27_combout\);

-- Location: FF_X90_Y20_N19
\myDivider|Divisor_Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~27_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(27));

-- Location: LCCOMB_X90_Y20_N16
\myDivider|Divisor_Reg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~26_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(27),
	combout => \myDivider|Divisor_Reg~26_combout\);

-- Location: FF_X90_Y20_N17
\myDivider|Divisor_Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(26));

-- Location: LCCOMB_X90_Y20_N2
\myDivider|Divisor_Reg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~25_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(26),
	combout => \myDivider|Divisor_Reg~25_combout\);

-- Location: FF_X90_Y20_N3
\myDivider|Divisor_Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~25_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(25));

-- Location: LCCOMB_X90_Y20_N4
\myDivider|Divisor_Reg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~24_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(25),
	combout => \myDivider|Divisor_Reg~24_combout\);

-- Location: FF_X90_Y20_N5
\myDivider|Divisor_Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~24_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(24));

-- Location: LCCOMB_X90_Y20_N0
\myDivider|Divisor_Reg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~23_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(24),
	combout => \myDivider|Divisor_Reg~23_combout\);

-- Location: FF_X89_Y20_N23
\myDivider|Divisor_Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(23));

-- Location: LCCOMB_X90_Y20_N30
\myDivider|Divisor_Reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~22_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(23),
	combout => \myDivider|Divisor_Reg~22_combout\);

-- Location: FF_X89_Y20_N13
\myDivider|Divisor_Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~22_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(22));

-- Location: LCCOMB_X90_Y20_N20
\myDivider|Divisor_Reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~21_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(22),
	combout => \myDivider|Divisor_Reg~21_combout\);

-- Location: FF_X89_Y20_N7
\myDivider|Divisor_Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~21_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(21));

-- Location: LCCOMB_X90_Y20_N6
\myDivider|Divisor_Reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~20_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(21),
	combout => \myDivider|Divisor_Reg~20_combout\);

-- Location: FF_X90_Y20_N7
\myDivider|Divisor_Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(20));

-- Location: LCCOMB_X90_Y20_N12
\myDivider|Divisor_Reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~19_combout\ = (\myDivider|Divisor_Reg\(20) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(20),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~19_combout\);

-- Location: FF_X90_Y20_N13
\myDivider|Divisor_Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~19_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(19));

-- Location: LCCOMB_X90_Y20_N10
\myDivider|Divisor_Reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~18_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(19),
	combout => \myDivider|Divisor_Reg~18_combout\);

-- Location: FF_X89_Y20_N5
\myDivider|Divisor_Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~18_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(18));

-- Location: LCCOMB_X90_Y20_N22
\myDivider|Divisor_Reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~17_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(18),
	combout => \myDivider|Divisor_Reg~17_combout\);

-- Location: FF_X90_Y20_N23
\myDivider|Divisor_Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(17));

-- Location: LCCOMB_X90_Y20_N8
\myDivider|Divisor_Reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~16_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(17),
	combout => \myDivider|Divisor_Reg~16_combout\);

-- Location: FF_X89_Y20_N1
\myDivider|Divisor_Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Divisor_Reg~16_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(16));

-- Location: LCCOMB_X88_Y21_N10
\myDivider|Divisor_Reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~15_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(16),
	combout => \myDivider|Divisor_Reg~15_combout\);

-- Location: FF_X88_Y21_N11
\myDivider|Divisor_Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~15_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(15));

-- Location: LCCOMB_X88_Y21_N20
\myDivider|Divisor_Reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~14_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(15),
	combout => \myDivider|Divisor_Reg~14_combout\);

-- Location: FF_X88_Y21_N21
\myDivider|Divisor_Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(14));

-- Location: LCCOMB_X88_Y21_N26
\myDivider|Divisor_Reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~13_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(14),
	combout => \myDivider|Divisor_Reg~13_combout\);

-- Location: FF_X88_Y21_N27
\myDivider|Divisor_Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~13_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(13));

-- Location: LCCOMB_X88_Y21_N0
\myDivider|Divisor_Reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~12_combout\ = (\myDivider|Divisor_Reg\(13) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(13),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~12_combout\);

-- Location: FF_X88_Y21_N1
\myDivider|Divisor_Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(12));

-- Location: LCCOMB_X88_Y21_N14
\myDivider|Divisor_Reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~11_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(12),
	combout => \myDivider|Divisor_Reg~11_combout\);

-- Location: FF_X88_Y21_N15
\myDivider|Divisor_Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(11));

-- Location: LCCOMB_X88_Y21_N8
\myDivider|Divisor_Reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~10_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(11),
	combout => \myDivider|Divisor_Reg~10_combout\);

-- Location: FF_X88_Y21_N9
\myDivider|Divisor_Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(10));

-- Location: LCCOMB_X88_Y21_N22
\myDivider|Divisor_Reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~9_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Divisor_Reg\(10),
	combout => \myDivider|Divisor_Reg~9_combout\);

-- Location: FF_X88_Y21_N23
\myDivider|Divisor_Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(9));

-- Location: LCCOMB_X88_Y21_N28
\myDivider|Divisor_Reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~8_combout\ = (\myDivider|Divisor_Reg\(9) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(9),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~8_combout\);

-- Location: FF_X88_Y21_N29
\myDivider|Divisor_Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(8));

-- Location: LCCOMB_X88_Y21_N6
\myDivider|Divisor_Reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~7_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(8),
	combout => \myDivider|Divisor_Reg~7_combout\);

-- Location: FF_X88_Y21_N7
\myDivider|Divisor_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(7));

-- Location: LCCOMB_X88_Y21_N16
\myDivider|Divisor_Reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~6_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(7),
	combout => \myDivider|Divisor_Reg~6_combout\);

-- Location: FF_X88_Y21_N17
\myDivider|Divisor_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(6));

-- Location: LCCOMB_X88_Y21_N18
\myDivider|Divisor_Reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~5_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(6),
	combout => \myDivider|Divisor_Reg~5_combout\);

-- Location: FF_X88_Y21_N19
\myDivider|Divisor_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(5));

-- Location: LCCOMB_X88_Y21_N4
\myDivider|Divisor_Reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~4_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(5),
	combout => \myDivider|Divisor_Reg~4_combout\);

-- Location: FF_X88_Y21_N5
\myDivider|Divisor_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(4));

-- Location: LCCOMB_X88_Y21_N30
\myDivider|Divisor_Reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~3_combout\ = (\myDivider|Divisor_Reg\(4) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Divisor_Reg\(4),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~3_combout\);

-- Location: FF_X88_Y21_N31
\myDivider|Divisor_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(3));

-- Location: LCCOMB_X88_Y21_N12
\myDivider|Divisor_Reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~2_combout\ = (\myDivider|Divisor_Reg\(3) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(3),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Divisor_Reg~2_combout\);

-- Location: FF_X88_Y21_N13
\myDivider|Divisor_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(2));

-- Location: LCCOMB_X88_Y21_N2
\myDivider|Divisor_Reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~1_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(2),
	combout => \myDivider|Divisor_Reg~1_combout\);

-- Location: FF_X88_Y21_N3
\myDivider|Divisor_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(1));

-- Location: LCCOMB_X88_Y21_N24
\myDivider|Divisor_Reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Divisor_Reg~0_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Divisor_Reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Divisor_Reg\(1),
	combout => \myDivider|Divisor_Reg~0_combout\);

-- Location: FF_X88_Y21_N25
\myDivider|Divisor_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Divisor_Reg~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Divisor_Reg\(0));

-- Location: LCCOMB_X89_Y21_N0
\myDivider|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~0_combout\ = (\myDivider|Remainder_Reg\(0) & (\myDivider|Divisor_Reg\(0) $ (VCC))) # (!\myDivider|Remainder_Reg\(0) & (\myDivider|Divisor_Reg\(0) & VCC))
-- \myDivider|Add0~1\ = CARRY((\myDivider|Remainder_Reg\(0) & \myDivider|Divisor_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(0),
	datab => \myDivider|Divisor_Reg\(0),
	datad => VCC,
	combout => \myDivider|Add0~0_combout\,
	cout => \myDivider|Add0~1\);

-- Location: LCCOMB_X87_Y21_N0
\myDivider|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~0_combout\ = (\myDivider|Remainder_Reg\(0) & ((GND) # (!\myDivider|Divisor_Reg\(0)))) # (!\myDivider|Remainder_Reg\(0) & (\myDivider|Divisor_Reg\(0) $ (GND)))
-- \myDivider|Add1~1\ = CARRY((\myDivider|Remainder_Reg\(0)) # (!\myDivider|Divisor_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(0),
	datab => \myDivider|Divisor_Reg\(0),
	datad => VCC,
	combout => \myDivider|Add1~0_combout\,
	cout => \myDivider|Add1~1\);

-- Location: LCCOMB_X90_Y21_N4
\myDivider|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~2_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~0_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~0_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~0_combout\,
	combout => \myDivider|Add1~2_combout\);

-- Location: LCCOMB_X85_Y14_N18
\myDivider|Remainder_Reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder_Reg[0]~0_combout\ = (\myDivider|Counter\(0)) # (\myDivider|Remainder_Reg\(127))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datad => \myDivider|Remainder_Reg\(127),
	combout => \myDivider|Remainder_Reg[0]~0_combout\);

-- Location: LCCOMB_X85_Y14_N8
\myDivider|Remainder_Reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder_Reg[0]~1_combout\ = (\DivEnable~q\ & ((\myDivider|Equal0~2_combout\) # ((\myDivider|Remainder_Reg[0]~0_combout\ & !\myDivider|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DivEnable~q\,
	datab => \myDivider|Remainder_Reg[0]~0_combout\,
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Equal1~0_combout\,
	combout => \myDivider|Remainder_Reg[0]~1_combout\);

-- Location: FF_X90_Y21_N5
\myDivider|Remainder_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~2_combout\,
	asdata => Ain(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(0));

-- Location: LCCOMB_X89_Y21_N2
\myDivider|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~2_combout\ = (\myDivider|Divisor_Reg\(1) & ((\myDivider|Remainder_Reg\(1) & (\myDivider|Add0~1\ & VCC)) # (!\myDivider|Remainder_Reg\(1) & (!\myDivider|Add0~1\)))) # (!\myDivider|Divisor_Reg\(1) & ((\myDivider|Remainder_Reg\(1) & 
-- (!\myDivider|Add0~1\)) # (!\myDivider|Remainder_Reg\(1) & ((\myDivider|Add0~1\) # (GND)))))
-- \myDivider|Add0~3\ = CARRY((\myDivider|Divisor_Reg\(1) & (!\myDivider|Remainder_Reg\(1) & !\myDivider|Add0~1\)) # (!\myDivider|Divisor_Reg\(1) & ((!\myDivider|Add0~1\) # (!\myDivider|Remainder_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(1),
	datab => \myDivider|Remainder_Reg\(1),
	datad => VCC,
	cin => \myDivider|Add0~1\,
	combout => \myDivider|Add0~2_combout\,
	cout => \myDivider|Add0~3\);

-- Location: LCCOMB_X87_Y21_N2
\myDivider|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~3_combout\ = (\myDivider|Divisor_Reg\(1) & ((\myDivider|Remainder_Reg\(1) & (!\myDivider|Add1~1\)) # (!\myDivider|Remainder_Reg\(1) & ((\myDivider|Add1~1\) # (GND))))) # (!\myDivider|Divisor_Reg\(1) & ((\myDivider|Remainder_Reg\(1) & 
-- (\myDivider|Add1~1\ & VCC)) # (!\myDivider|Remainder_Reg\(1) & (!\myDivider|Add1~1\))))
-- \myDivider|Add1~4\ = CARRY((\myDivider|Divisor_Reg\(1) & ((!\myDivider|Add1~1\) # (!\myDivider|Remainder_Reg\(1)))) # (!\myDivider|Divisor_Reg\(1) & (!\myDivider|Remainder_Reg\(1) & !\myDivider|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(1),
	datab => \myDivider|Remainder_Reg\(1),
	datad => VCC,
	cin => \myDivider|Add1~1\,
	combout => \myDivider|Add1~3_combout\,
	cout => \myDivider|Add1~4\);

-- Location: LCCOMB_X86_Y21_N24
\myDivider|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~5_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~3_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~2_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~3_combout\,
	combout => \myDivider|Add1~5_combout\);

-- Location: FF_X86_Y21_N25
\myDivider|Remainder_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~5_combout\,
	asdata => Ain(1),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(1));

-- Location: LCCOMB_X89_Y21_N4
\myDivider|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~4_combout\ = ((\myDivider|Divisor_Reg\(2) $ (\myDivider|Remainder_Reg\(2) $ (!\myDivider|Add0~3\)))) # (GND)
-- \myDivider|Add0~5\ = CARRY((\myDivider|Divisor_Reg\(2) & ((\myDivider|Remainder_Reg\(2)) # (!\myDivider|Add0~3\))) # (!\myDivider|Divisor_Reg\(2) & (\myDivider|Remainder_Reg\(2) & !\myDivider|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(2),
	datab => \myDivider|Remainder_Reg\(2),
	datad => VCC,
	cin => \myDivider|Add0~3\,
	combout => \myDivider|Add0~4_combout\,
	cout => \myDivider|Add0~5\);

-- Location: LCCOMB_X87_Y21_N4
\myDivider|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~6_combout\ = ((\myDivider|Remainder_Reg\(2) $ (\myDivider|Divisor_Reg\(2) $ (\myDivider|Add1~4\)))) # (GND)
-- \myDivider|Add1~7\ = CARRY((\myDivider|Remainder_Reg\(2) & ((!\myDivider|Add1~4\) # (!\myDivider|Divisor_Reg\(2)))) # (!\myDivider|Remainder_Reg\(2) & (!\myDivider|Divisor_Reg\(2) & !\myDivider|Add1~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(2),
	datab => \myDivider|Divisor_Reg\(2),
	datad => VCC,
	cin => \myDivider|Add1~4\,
	combout => \myDivider|Add1~6_combout\,
	cout => \myDivider|Add1~7\);

-- Location: LCCOMB_X86_Y21_N14
\myDivider|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~8_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~6_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~4_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~6_combout\,
	combout => \myDivider|Add1~8_combout\);

-- Location: FF_X86_Y21_N15
\myDivider|Remainder_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~8_combout\,
	asdata => Ain(2),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(2));

-- Location: LCCOMB_X87_Y21_N6
\myDivider|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~9_combout\ = (\myDivider|Remainder_Reg\(3) & ((\myDivider|Divisor_Reg\(3) & (!\myDivider|Add1~7\)) # (!\myDivider|Divisor_Reg\(3) & (\myDivider|Add1~7\ & VCC)))) # (!\myDivider|Remainder_Reg\(3) & ((\myDivider|Divisor_Reg\(3) & 
-- ((\myDivider|Add1~7\) # (GND))) # (!\myDivider|Divisor_Reg\(3) & (!\myDivider|Add1~7\))))
-- \myDivider|Add1~10\ = CARRY((\myDivider|Remainder_Reg\(3) & (\myDivider|Divisor_Reg\(3) & !\myDivider|Add1~7\)) # (!\myDivider|Remainder_Reg\(3) & ((\myDivider|Divisor_Reg\(3)) # (!\myDivider|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(3),
	datab => \myDivider|Divisor_Reg\(3),
	datad => VCC,
	cin => \myDivider|Add1~7\,
	combout => \myDivider|Add1~9_combout\,
	cout => \myDivider|Add1~10\);

-- Location: LCCOMB_X89_Y21_N6
\myDivider|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~6_combout\ = (\myDivider|Remainder_Reg\(3) & ((\myDivider|Divisor_Reg\(3) & (\myDivider|Add0~5\ & VCC)) # (!\myDivider|Divisor_Reg\(3) & (!\myDivider|Add0~5\)))) # (!\myDivider|Remainder_Reg\(3) & ((\myDivider|Divisor_Reg\(3) & 
-- (!\myDivider|Add0~5\)) # (!\myDivider|Divisor_Reg\(3) & ((\myDivider|Add0~5\) # (GND)))))
-- \myDivider|Add0~7\ = CARRY((\myDivider|Remainder_Reg\(3) & (!\myDivider|Divisor_Reg\(3) & !\myDivider|Add0~5\)) # (!\myDivider|Remainder_Reg\(3) & ((!\myDivider|Add0~5\) # (!\myDivider|Divisor_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(3),
	datab => \myDivider|Divisor_Reg\(3),
	datad => VCC,
	cin => \myDivider|Add0~5\,
	combout => \myDivider|Add0~6_combout\,
	cout => \myDivider|Add0~7\);

-- Location: LCCOMB_X86_Y21_N20
\myDivider|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~11_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~9_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~9_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~6_combout\,
	combout => \myDivider|Add1~11_combout\);

-- Location: FF_X86_Y21_N21
\myDivider|Remainder_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~11_combout\,
	asdata => Ain(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(3));

-- Location: LCCOMB_X87_Y21_N8
\myDivider|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~12_combout\ = ((\myDivider|Divisor_Reg\(4) $ (\myDivider|Remainder_Reg\(4) $ (\myDivider|Add1~10\)))) # (GND)
-- \myDivider|Add1~13\ = CARRY((\myDivider|Divisor_Reg\(4) & (\myDivider|Remainder_Reg\(4) & !\myDivider|Add1~10\)) # (!\myDivider|Divisor_Reg\(4) & ((\myDivider|Remainder_Reg\(4)) # (!\myDivider|Add1~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(4),
	datab => \myDivider|Remainder_Reg\(4),
	datad => VCC,
	cin => \myDivider|Add1~10\,
	combout => \myDivider|Add1~12_combout\,
	cout => \myDivider|Add1~13\);

-- Location: LCCOMB_X89_Y21_N8
\myDivider|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~8_combout\ = ((\myDivider|Remainder_Reg\(4) $ (\myDivider|Divisor_Reg\(4) $ (!\myDivider|Add0~7\)))) # (GND)
-- \myDivider|Add0~9\ = CARRY((\myDivider|Remainder_Reg\(4) & ((\myDivider|Divisor_Reg\(4)) # (!\myDivider|Add0~7\))) # (!\myDivider|Remainder_Reg\(4) & (\myDivider|Divisor_Reg\(4) & !\myDivider|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(4),
	datab => \myDivider|Divisor_Reg\(4),
	datad => VCC,
	cin => \myDivider|Add0~7\,
	combout => \myDivider|Add0~8_combout\,
	cout => \myDivider|Add0~9\);

-- Location: LCCOMB_X90_Y21_N6
\myDivider|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~14_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~12_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~12_combout\,
	datad => \myDivider|Add0~8_combout\,
	combout => \myDivider|Add1~14_combout\);

-- Location: FF_X90_Y21_N7
\myDivider|Remainder_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~14_combout\,
	asdata => Ain(4),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(4));

-- Location: LCCOMB_X87_Y21_N10
\myDivider|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~15_combout\ = (\myDivider|Remainder_Reg\(5) & ((\myDivider|Divisor_Reg\(5) & (!\myDivider|Add1~13\)) # (!\myDivider|Divisor_Reg\(5) & (\myDivider|Add1~13\ & VCC)))) # (!\myDivider|Remainder_Reg\(5) & ((\myDivider|Divisor_Reg\(5) & 
-- ((\myDivider|Add1~13\) # (GND))) # (!\myDivider|Divisor_Reg\(5) & (!\myDivider|Add1~13\))))
-- \myDivider|Add1~16\ = CARRY((\myDivider|Remainder_Reg\(5) & (\myDivider|Divisor_Reg\(5) & !\myDivider|Add1~13\)) # (!\myDivider|Remainder_Reg\(5) & ((\myDivider|Divisor_Reg\(5)) # (!\myDivider|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(5),
	datab => \myDivider|Divisor_Reg\(5),
	datad => VCC,
	cin => \myDivider|Add1~13\,
	combout => \myDivider|Add1~15_combout\,
	cout => \myDivider|Add1~16\);

-- Location: LCCOMB_X89_Y21_N10
\myDivider|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~10_combout\ = (\myDivider|Remainder_Reg\(5) & ((\myDivider|Divisor_Reg\(5) & (\myDivider|Add0~9\ & VCC)) # (!\myDivider|Divisor_Reg\(5) & (!\myDivider|Add0~9\)))) # (!\myDivider|Remainder_Reg\(5) & ((\myDivider|Divisor_Reg\(5) & 
-- (!\myDivider|Add0~9\)) # (!\myDivider|Divisor_Reg\(5) & ((\myDivider|Add0~9\) # (GND)))))
-- \myDivider|Add0~11\ = CARRY((\myDivider|Remainder_Reg\(5) & (!\myDivider|Divisor_Reg\(5) & !\myDivider|Add0~9\)) # (!\myDivider|Remainder_Reg\(5) & ((!\myDivider|Add0~9\) # (!\myDivider|Divisor_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(5),
	datab => \myDivider|Divisor_Reg\(5),
	datad => VCC,
	cin => \myDivider|Add0~9\,
	combout => \myDivider|Add0~10_combout\,
	cout => \myDivider|Add0~11\);

-- Location: LCCOMB_X86_Y21_N26
\myDivider|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~17_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~15_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~15_combout\,
	datad => \myDivider|Add0~10_combout\,
	combout => \myDivider|Add1~17_combout\);

-- Location: FF_X86_Y21_N27
\myDivider|Remainder_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~17_combout\,
	asdata => Ain(5),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(5));

-- Location: LCCOMB_X87_Y21_N12
\myDivider|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~18_combout\ = ((\myDivider|Remainder_Reg\(6) $ (\myDivider|Divisor_Reg\(6) $ (\myDivider|Add1~16\)))) # (GND)
-- \myDivider|Add1~19\ = CARRY((\myDivider|Remainder_Reg\(6) & ((!\myDivider|Add1~16\) # (!\myDivider|Divisor_Reg\(6)))) # (!\myDivider|Remainder_Reg\(6) & (!\myDivider|Divisor_Reg\(6) & !\myDivider|Add1~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(6),
	datab => \myDivider|Divisor_Reg\(6),
	datad => VCC,
	cin => \myDivider|Add1~16\,
	combout => \myDivider|Add1~18_combout\,
	cout => \myDivider|Add1~19\);

-- Location: LCCOMB_X89_Y21_N12
\myDivider|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~12_combout\ = ((\myDivider|Divisor_Reg\(6) $ (\myDivider|Remainder_Reg\(6) $ (!\myDivider|Add0~11\)))) # (GND)
-- \myDivider|Add0~13\ = CARRY((\myDivider|Divisor_Reg\(6) & ((\myDivider|Remainder_Reg\(6)) # (!\myDivider|Add0~11\))) # (!\myDivider|Divisor_Reg\(6) & (\myDivider|Remainder_Reg\(6) & !\myDivider|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(6),
	datab => \myDivider|Remainder_Reg\(6),
	datad => VCC,
	cin => \myDivider|Add0~11\,
	combout => \myDivider|Add0~12_combout\,
	cout => \myDivider|Add0~13\);

-- Location: LCCOMB_X86_Y21_N12
\myDivider|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~20_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~18_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~18_combout\,
	datad => \myDivider|Add0~12_combout\,
	combout => \myDivider|Add1~20_combout\);

-- Location: FF_X86_Y21_N13
\myDivider|Remainder_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~20_combout\,
	asdata => Ain(6),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(6));

-- Location: LCCOMB_X87_Y21_N14
\myDivider|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~21_combout\ = (\myDivider|Divisor_Reg\(7) & ((\myDivider|Remainder_Reg\(7) & (!\myDivider|Add1~19\)) # (!\myDivider|Remainder_Reg\(7) & ((\myDivider|Add1~19\) # (GND))))) # (!\myDivider|Divisor_Reg\(7) & ((\myDivider|Remainder_Reg\(7) & 
-- (\myDivider|Add1~19\ & VCC)) # (!\myDivider|Remainder_Reg\(7) & (!\myDivider|Add1~19\))))
-- \myDivider|Add1~22\ = CARRY((\myDivider|Divisor_Reg\(7) & ((!\myDivider|Add1~19\) # (!\myDivider|Remainder_Reg\(7)))) # (!\myDivider|Divisor_Reg\(7) & (!\myDivider|Remainder_Reg\(7) & !\myDivider|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(7),
	datab => \myDivider|Remainder_Reg\(7),
	datad => VCC,
	cin => \myDivider|Add1~19\,
	combout => \myDivider|Add1~21_combout\,
	cout => \myDivider|Add1~22\);

-- Location: LCCOMB_X89_Y21_N14
\myDivider|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~14_combout\ = (\myDivider|Remainder_Reg\(7) & ((\myDivider|Divisor_Reg\(7) & (\myDivider|Add0~13\ & VCC)) # (!\myDivider|Divisor_Reg\(7) & (!\myDivider|Add0~13\)))) # (!\myDivider|Remainder_Reg\(7) & ((\myDivider|Divisor_Reg\(7) & 
-- (!\myDivider|Add0~13\)) # (!\myDivider|Divisor_Reg\(7) & ((\myDivider|Add0~13\) # (GND)))))
-- \myDivider|Add0~15\ = CARRY((\myDivider|Remainder_Reg\(7) & (!\myDivider|Divisor_Reg\(7) & !\myDivider|Add0~13\)) # (!\myDivider|Remainder_Reg\(7) & ((!\myDivider|Add0~13\) # (!\myDivider|Divisor_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(7),
	datab => \myDivider|Divisor_Reg\(7),
	datad => VCC,
	cin => \myDivider|Add0~13\,
	combout => \myDivider|Add0~14_combout\,
	cout => \myDivider|Add0~15\);

-- Location: LCCOMB_X86_Y21_N30
\myDivider|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~23_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~21_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~21_combout\,
	datad => \myDivider|Add0~14_combout\,
	combout => \myDivider|Add1~23_combout\);

-- Location: FF_X86_Y21_N31
\myDivider|Remainder_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~23_combout\,
	asdata => Ain(7),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(7));

-- Location: LCCOMB_X89_Y21_N16
\myDivider|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~16_combout\ = ((\myDivider|Remainder_Reg\(8) $ (\myDivider|Divisor_Reg\(8) $ (!\myDivider|Add0~15\)))) # (GND)
-- \myDivider|Add0~17\ = CARRY((\myDivider|Remainder_Reg\(8) & ((\myDivider|Divisor_Reg\(8)) # (!\myDivider|Add0~15\))) # (!\myDivider|Remainder_Reg\(8) & (\myDivider|Divisor_Reg\(8) & !\myDivider|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(8),
	datab => \myDivider|Divisor_Reg\(8),
	datad => VCC,
	cin => \myDivider|Add0~15\,
	combout => \myDivider|Add0~16_combout\,
	cout => \myDivider|Add0~17\);

-- Location: LCCOMB_X87_Y21_N16
\myDivider|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~24_combout\ = ((\myDivider|Remainder_Reg\(8) $ (\myDivider|Divisor_Reg\(8) $ (\myDivider|Add1~22\)))) # (GND)
-- \myDivider|Add1~25\ = CARRY((\myDivider|Remainder_Reg\(8) & ((!\myDivider|Add1~22\) # (!\myDivider|Divisor_Reg\(8)))) # (!\myDivider|Remainder_Reg\(8) & (!\myDivider|Divisor_Reg\(8) & !\myDivider|Add1~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(8),
	datab => \myDivider|Divisor_Reg\(8),
	datad => VCC,
	cin => \myDivider|Add1~22\,
	combout => \myDivider|Add1~24_combout\,
	cout => \myDivider|Add1~25\);

-- Location: LCCOMB_X86_Y21_N16
\myDivider|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~26_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~24_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~16_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~24_combout\,
	combout => \myDivider|Add1~26_combout\);

-- Location: FF_X86_Y21_N17
\myDivider|Remainder_Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~26_combout\,
	asdata => Ain(8),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(8));

-- Location: LCCOMB_X89_Y21_N18
\myDivider|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~18_combout\ = (\myDivider|Remainder_Reg\(9) & ((\myDivider|Divisor_Reg\(9) & (\myDivider|Add0~17\ & VCC)) # (!\myDivider|Divisor_Reg\(9) & (!\myDivider|Add0~17\)))) # (!\myDivider|Remainder_Reg\(9) & ((\myDivider|Divisor_Reg\(9) & 
-- (!\myDivider|Add0~17\)) # (!\myDivider|Divisor_Reg\(9) & ((\myDivider|Add0~17\) # (GND)))))
-- \myDivider|Add0~19\ = CARRY((\myDivider|Remainder_Reg\(9) & (!\myDivider|Divisor_Reg\(9) & !\myDivider|Add0~17\)) # (!\myDivider|Remainder_Reg\(9) & ((!\myDivider|Add0~17\) # (!\myDivider|Divisor_Reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(9),
	datab => \myDivider|Divisor_Reg\(9),
	datad => VCC,
	cin => \myDivider|Add0~17\,
	combout => \myDivider|Add0~18_combout\,
	cout => \myDivider|Add0~19\);

-- Location: LCCOMB_X87_Y21_N18
\myDivider|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~27_combout\ = (\myDivider|Remainder_Reg\(9) & ((\myDivider|Divisor_Reg\(9) & (!\myDivider|Add1~25\)) # (!\myDivider|Divisor_Reg\(9) & (\myDivider|Add1~25\ & VCC)))) # (!\myDivider|Remainder_Reg\(9) & ((\myDivider|Divisor_Reg\(9) & 
-- ((\myDivider|Add1~25\) # (GND))) # (!\myDivider|Divisor_Reg\(9) & (!\myDivider|Add1~25\))))
-- \myDivider|Add1~28\ = CARRY((\myDivider|Remainder_Reg\(9) & (\myDivider|Divisor_Reg\(9) & !\myDivider|Add1~25\)) # (!\myDivider|Remainder_Reg\(9) & ((\myDivider|Divisor_Reg\(9)) # (!\myDivider|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(9),
	datab => \myDivider|Divisor_Reg\(9),
	datad => VCC,
	cin => \myDivider|Add1~25\,
	combout => \myDivider|Add1~27_combout\,
	cout => \myDivider|Add1~28\);

-- Location: LCCOMB_X86_Y21_N10
\myDivider|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~29_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~27_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~18_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~27_combout\,
	combout => \myDivider|Add1~29_combout\);

-- Location: FF_X86_Y21_N11
\myDivider|Remainder_Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~29_combout\,
	asdata => Ain(9),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(9));

-- Location: LCCOMB_X87_Y21_N20
\myDivider|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~30_combout\ = ((\myDivider|Remainder_Reg\(10) $ (\myDivider|Divisor_Reg\(10) $ (\myDivider|Add1~28\)))) # (GND)
-- \myDivider|Add1~31\ = CARRY((\myDivider|Remainder_Reg\(10) & ((!\myDivider|Add1~28\) # (!\myDivider|Divisor_Reg\(10)))) # (!\myDivider|Remainder_Reg\(10) & (!\myDivider|Divisor_Reg\(10) & !\myDivider|Add1~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(10),
	datab => \myDivider|Divisor_Reg\(10),
	datad => VCC,
	cin => \myDivider|Add1~28\,
	combout => \myDivider|Add1~30_combout\,
	cout => \myDivider|Add1~31\);

-- Location: LCCOMB_X89_Y21_N20
\myDivider|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~20_combout\ = ((\myDivider|Divisor_Reg\(10) $ (\myDivider|Remainder_Reg\(10) $ (!\myDivider|Add0~19\)))) # (GND)
-- \myDivider|Add0~21\ = CARRY((\myDivider|Divisor_Reg\(10) & ((\myDivider|Remainder_Reg\(10)) # (!\myDivider|Add0~19\))) # (!\myDivider|Divisor_Reg\(10) & (\myDivider|Remainder_Reg\(10) & !\myDivider|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(10),
	datab => \myDivider|Remainder_Reg\(10),
	datad => VCC,
	cin => \myDivider|Add0~19\,
	combout => \myDivider|Add0~20_combout\,
	cout => \myDivider|Add0~21\);

-- Location: LCCOMB_X90_Y21_N10
\myDivider|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~32_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~30_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~30_combout\,
	datad => \myDivider|Add0~20_combout\,
	combout => \myDivider|Add1~32_combout\);

-- Location: FF_X90_Y21_N11
\myDivider|Remainder_Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~32_combout\,
	asdata => Ain(10),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(10));

-- Location: LCCOMB_X87_Y21_N22
\myDivider|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~33_combout\ = (\myDivider|Remainder_Reg\(11) & ((\myDivider|Divisor_Reg\(11) & (!\myDivider|Add1~31\)) # (!\myDivider|Divisor_Reg\(11) & (\myDivider|Add1~31\ & VCC)))) # (!\myDivider|Remainder_Reg\(11) & ((\myDivider|Divisor_Reg\(11) & 
-- ((\myDivider|Add1~31\) # (GND))) # (!\myDivider|Divisor_Reg\(11) & (!\myDivider|Add1~31\))))
-- \myDivider|Add1~34\ = CARRY((\myDivider|Remainder_Reg\(11) & (\myDivider|Divisor_Reg\(11) & !\myDivider|Add1~31\)) # (!\myDivider|Remainder_Reg\(11) & ((\myDivider|Divisor_Reg\(11)) # (!\myDivider|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(11),
	datab => \myDivider|Divisor_Reg\(11),
	datad => VCC,
	cin => \myDivider|Add1~31\,
	combout => \myDivider|Add1~33_combout\,
	cout => \myDivider|Add1~34\);

-- Location: LCCOMB_X89_Y21_N22
\myDivider|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~22_combout\ = (\myDivider|Divisor_Reg\(11) & ((\myDivider|Remainder_Reg\(11) & (\myDivider|Add0~21\ & VCC)) # (!\myDivider|Remainder_Reg\(11) & (!\myDivider|Add0~21\)))) # (!\myDivider|Divisor_Reg\(11) & ((\myDivider|Remainder_Reg\(11) & 
-- (!\myDivider|Add0~21\)) # (!\myDivider|Remainder_Reg\(11) & ((\myDivider|Add0~21\) # (GND)))))
-- \myDivider|Add0~23\ = CARRY((\myDivider|Divisor_Reg\(11) & (!\myDivider|Remainder_Reg\(11) & !\myDivider|Add0~21\)) # (!\myDivider|Divisor_Reg\(11) & ((!\myDivider|Add0~21\) # (!\myDivider|Remainder_Reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(11),
	datab => \myDivider|Remainder_Reg\(11),
	datad => VCC,
	cin => \myDivider|Add0~21\,
	combout => \myDivider|Add0~22_combout\,
	cout => \myDivider|Add0~23\);

-- Location: LCCOMB_X90_Y21_N18
\myDivider|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~35_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~33_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~33_combout\,
	datab => \myDivider|Add0~22_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~35_combout\);

-- Location: FF_X90_Y21_N19
\myDivider|Remainder_Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~35_combout\,
	asdata => Ain(11),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(11));

-- Location: LCCOMB_X87_Y21_N24
\myDivider|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~36_combout\ = ((\myDivider|Remainder_Reg\(12) $ (\myDivider|Divisor_Reg\(12) $ (\myDivider|Add1~34\)))) # (GND)
-- \myDivider|Add1~37\ = CARRY((\myDivider|Remainder_Reg\(12) & ((!\myDivider|Add1~34\) # (!\myDivider|Divisor_Reg\(12)))) # (!\myDivider|Remainder_Reg\(12) & (!\myDivider|Divisor_Reg\(12) & !\myDivider|Add1~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(12),
	datab => \myDivider|Divisor_Reg\(12),
	datad => VCC,
	cin => \myDivider|Add1~34\,
	combout => \myDivider|Add1~36_combout\,
	cout => \myDivider|Add1~37\);

-- Location: LCCOMB_X89_Y21_N24
\myDivider|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~24_combout\ = ((\myDivider|Divisor_Reg\(12) $ (\myDivider|Remainder_Reg\(12) $ (!\myDivider|Add0~23\)))) # (GND)
-- \myDivider|Add0~25\ = CARRY((\myDivider|Divisor_Reg\(12) & ((\myDivider|Remainder_Reg\(12)) # (!\myDivider|Add0~23\))) # (!\myDivider|Divisor_Reg\(12) & (\myDivider|Remainder_Reg\(12) & !\myDivider|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(12),
	datab => \myDivider|Remainder_Reg\(12),
	datad => VCC,
	cin => \myDivider|Add0~23\,
	combout => \myDivider|Add0~24_combout\,
	cout => \myDivider|Add0~25\);

-- Location: LCCOMB_X90_Y21_N16
\myDivider|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~38_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~36_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~36_combout\,
	datab => \myDivider|Add0~24_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~38_combout\);

-- Location: FF_X90_Y21_N17
\myDivider|Remainder_Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~38_combout\,
	asdata => Ain(12),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(12));

-- Location: LCCOMB_X89_Y21_N26
\myDivider|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~26_combout\ = (\myDivider|Divisor_Reg\(13) & ((\myDivider|Remainder_Reg\(13) & (\myDivider|Add0~25\ & VCC)) # (!\myDivider|Remainder_Reg\(13) & (!\myDivider|Add0~25\)))) # (!\myDivider|Divisor_Reg\(13) & ((\myDivider|Remainder_Reg\(13) & 
-- (!\myDivider|Add0~25\)) # (!\myDivider|Remainder_Reg\(13) & ((\myDivider|Add0~25\) # (GND)))))
-- \myDivider|Add0~27\ = CARRY((\myDivider|Divisor_Reg\(13) & (!\myDivider|Remainder_Reg\(13) & !\myDivider|Add0~25\)) # (!\myDivider|Divisor_Reg\(13) & ((!\myDivider|Add0~25\) # (!\myDivider|Remainder_Reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(13),
	datab => \myDivider|Remainder_Reg\(13),
	datad => VCC,
	cin => \myDivider|Add0~25\,
	combout => \myDivider|Add0~26_combout\,
	cout => \myDivider|Add0~27\);

-- Location: LCCOMB_X87_Y21_N26
\myDivider|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~39_combout\ = (\myDivider|Divisor_Reg\(13) & ((\myDivider|Remainder_Reg\(13) & (!\myDivider|Add1~37\)) # (!\myDivider|Remainder_Reg\(13) & ((\myDivider|Add1~37\) # (GND))))) # (!\myDivider|Divisor_Reg\(13) & ((\myDivider|Remainder_Reg\(13) 
-- & (\myDivider|Add1~37\ & VCC)) # (!\myDivider|Remainder_Reg\(13) & (!\myDivider|Add1~37\))))
-- \myDivider|Add1~40\ = CARRY((\myDivider|Divisor_Reg\(13) & ((!\myDivider|Add1~37\) # (!\myDivider|Remainder_Reg\(13)))) # (!\myDivider|Divisor_Reg\(13) & (!\myDivider|Remainder_Reg\(13) & !\myDivider|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(13),
	datab => \myDivider|Remainder_Reg\(13),
	datad => VCC,
	cin => \myDivider|Add1~37\,
	combout => \myDivider|Add1~39_combout\,
	cout => \myDivider|Add1~40\);

-- Location: LCCOMB_X90_Y21_N14
\myDivider|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~41_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~39_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~26_combout\,
	datab => \myDivider|Add1~39_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~41_combout\);

-- Location: FF_X90_Y21_N15
\myDivider|Remainder_Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~41_combout\,
	asdata => Ain(13),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(13));

-- Location: LCCOMB_X87_Y21_N28
\myDivider|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~42_combout\ = ((\myDivider|Remainder_Reg\(14) $ (\myDivider|Divisor_Reg\(14) $ (\myDivider|Add1~40\)))) # (GND)
-- \myDivider|Add1~43\ = CARRY((\myDivider|Remainder_Reg\(14) & ((!\myDivider|Add1~40\) # (!\myDivider|Divisor_Reg\(14)))) # (!\myDivider|Remainder_Reg\(14) & (!\myDivider|Divisor_Reg\(14) & !\myDivider|Add1~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(14),
	datab => \myDivider|Divisor_Reg\(14),
	datad => VCC,
	cin => \myDivider|Add1~40\,
	combout => \myDivider|Add1~42_combout\,
	cout => \myDivider|Add1~43\);

-- Location: LCCOMB_X89_Y21_N28
\myDivider|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~28_combout\ = ((\myDivider|Remainder_Reg\(14) $ (\myDivider|Divisor_Reg\(14) $ (!\myDivider|Add0~27\)))) # (GND)
-- \myDivider|Add0~29\ = CARRY((\myDivider|Remainder_Reg\(14) & ((\myDivider|Divisor_Reg\(14)) # (!\myDivider|Add0~27\))) # (!\myDivider|Remainder_Reg\(14) & (\myDivider|Divisor_Reg\(14) & !\myDivider|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(14),
	datab => \myDivider|Divisor_Reg\(14),
	datad => VCC,
	cin => \myDivider|Add0~27\,
	combout => \myDivider|Add0~28_combout\,
	cout => \myDivider|Add0~29\);

-- Location: LCCOMB_X90_Y21_N20
\myDivider|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~44_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~42_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~42_combout\,
	datad => \myDivider|Add0~28_combout\,
	combout => \myDivider|Add1~44_combout\);

-- Location: FF_X90_Y21_N21
\myDivider|Remainder_Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~44_combout\,
	asdata => Ain(14),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(14));

-- Location: LCCOMB_X87_Y21_N30
\myDivider|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~45_combout\ = (\myDivider|Divisor_Reg\(15) & ((\myDivider|Remainder_Reg\(15) & (!\myDivider|Add1~43\)) # (!\myDivider|Remainder_Reg\(15) & ((\myDivider|Add1~43\) # (GND))))) # (!\myDivider|Divisor_Reg\(15) & ((\myDivider|Remainder_Reg\(15) 
-- & (\myDivider|Add1~43\ & VCC)) # (!\myDivider|Remainder_Reg\(15) & (!\myDivider|Add1~43\))))
-- \myDivider|Add1~46\ = CARRY((\myDivider|Divisor_Reg\(15) & ((!\myDivider|Add1~43\) # (!\myDivider|Remainder_Reg\(15)))) # (!\myDivider|Divisor_Reg\(15) & (!\myDivider|Remainder_Reg\(15) & !\myDivider|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(15),
	datab => \myDivider|Remainder_Reg\(15),
	datad => VCC,
	cin => \myDivider|Add1~43\,
	combout => \myDivider|Add1~45_combout\,
	cout => \myDivider|Add1~46\);

-- Location: LCCOMB_X89_Y21_N30
\myDivider|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~30_combout\ = (\myDivider|Divisor_Reg\(15) & ((\myDivider|Remainder_Reg\(15) & (\myDivider|Add0~29\ & VCC)) # (!\myDivider|Remainder_Reg\(15) & (!\myDivider|Add0~29\)))) # (!\myDivider|Divisor_Reg\(15) & ((\myDivider|Remainder_Reg\(15) & 
-- (!\myDivider|Add0~29\)) # (!\myDivider|Remainder_Reg\(15) & ((\myDivider|Add0~29\) # (GND)))))
-- \myDivider|Add0~31\ = CARRY((\myDivider|Divisor_Reg\(15) & (!\myDivider|Remainder_Reg\(15) & !\myDivider|Add0~29\)) # (!\myDivider|Divisor_Reg\(15) & ((!\myDivider|Add0~29\) # (!\myDivider|Remainder_Reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(15),
	datab => \myDivider|Remainder_Reg\(15),
	datad => VCC,
	cin => \myDivider|Add0~29\,
	combout => \myDivider|Add0~30_combout\,
	cout => \myDivider|Add0~31\);

-- Location: LCCOMB_X86_Y21_N28
\myDivider|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~47_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~45_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~45_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~30_combout\,
	combout => \myDivider|Add1~47_combout\);

-- Location: FF_X86_Y21_N29
\myDivider|Remainder_Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~47_combout\,
	asdata => Ain(15),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(15));

-- Location: LCCOMB_X87_Y20_N0
\myDivider|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~48_combout\ = ((\myDivider|Remainder_Reg\(16) $ (\myDivider|Divisor_Reg\(16) $ (\myDivider|Add1~46\)))) # (GND)
-- \myDivider|Add1~49\ = CARRY((\myDivider|Remainder_Reg\(16) & ((!\myDivider|Add1~46\) # (!\myDivider|Divisor_Reg\(16)))) # (!\myDivider|Remainder_Reg\(16) & (!\myDivider|Divisor_Reg\(16) & !\myDivider|Add1~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(16),
	datab => \myDivider|Divisor_Reg\(16),
	datad => VCC,
	cin => \myDivider|Add1~46\,
	combout => \myDivider|Add1~48_combout\,
	cout => \myDivider|Add1~49\);

-- Location: LCCOMB_X89_Y20_N0
\myDivider|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~32_combout\ = ((\myDivider|Remainder_Reg\(16) $ (\myDivider|Divisor_Reg\(16) $ (!\myDivider|Add0~31\)))) # (GND)
-- \myDivider|Add0~33\ = CARRY((\myDivider|Remainder_Reg\(16) & ((\myDivider|Divisor_Reg\(16)) # (!\myDivider|Add0~31\))) # (!\myDivider|Remainder_Reg\(16) & (\myDivider|Divisor_Reg\(16) & !\myDivider|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(16),
	datab => \myDivider|Divisor_Reg\(16),
	datad => VCC,
	cin => \myDivider|Add0~31\,
	combout => \myDivider|Add0~32_combout\,
	cout => \myDivider|Add0~33\);

-- Location: LCCOMB_X88_Y20_N2
\myDivider|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~50_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~48_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~48_combout\,
	datab => \myDivider|Add0~32_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~50_combout\);

-- Location: FF_X88_Y20_N3
\myDivider|Remainder_Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~50_combout\,
	asdata => Ain(16),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(16));

-- Location: LCCOMB_X87_Y20_N2
\myDivider|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~51_combout\ = (\myDivider|Remainder_Reg\(17) & ((\myDivider|Divisor_Reg\(17) & (!\myDivider|Add1~49\)) # (!\myDivider|Divisor_Reg\(17) & (\myDivider|Add1~49\ & VCC)))) # (!\myDivider|Remainder_Reg\(17) & ((\myDivider|Divisor_Reg\(17) & 
-- ((\myDivider|Add1~49\) # (GND))) # (!\myDivider|Divisor_Reg\(17) & (!\myDivider|Add1~49\))))
-- \myDivider|Add1~52\ = CARRY((\myDivider|Remainder_Reg\(17) & (\myDivider|Divisor_Reg\(17) & !\myDivider|Add1~49\)) # (!\myDivider|Remainder_Reg\(17) & ((\myDivider|Divisor_Reg\(17)) # (!\myDivider|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(17),
	datab => \myDivider|Divisor_Reg\(17),
	datad => VCC,
	cin => \myDivider|Add1~49\,
	combout => \myDivider|Add1~51_combout\,
	cout => \myDivider|Add1~52\);

-- Location: LCCOMB_X89_Y20_N2
\myDivider|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~34_combout\ = (\myDivider|Remainder_Reg\(17) & ((\myDivider|Divisor_Reg\(17) & (\myDivider|Add0~33\ & VCC)) # (!\myDivider|Divisor_Reg\(17) & (!\myDivider|Add0~33\)))) # (!\myDivider|Remainder_Reg\(17) & ((\myDivider|Divisor_Reg\(17) & 
-- (!\myDivider|Add0~33\)) # (!\myDivider|Divisor_Reg\(17) & ((\myDivider|Add0~33\) # (GND)))))
-- \myDivider|Add0~35\ = CARRY((\myDivider|Remainder_Reg\(17) & (!\myDivider|Divisor_Reg\(17) & !\myDivider|Add0~33\)) # (!\myDivider|Remainder_Reg\(17) & ((!\myDivider|Add0~33\) # (!\myDivider|Divisor_Reg\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(17),
	datab => \myDivider|Divisor_Reg\(17),
	datad => VCC,
	cin => \myDivider|Add0~33\,
	combout => \myDivider|Add0~34_combout\,
	cout => \myDivider|Add0~35\);

-- Location: LCCOMB_X88_Y20_N10
\myDivider|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~53_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~51_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~51_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~34_combout\,
	combout => \myDivider|Add1~53_combout\);

-- Location: FF_X88_Y20_N11
\myDivider|Remainder_Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~53_combout\,
	asdata => Ain(17),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(17));

-- Location: LCCOMB_X89_Y20_N4
\myDivider|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~36_combout\ = ((\myDivider|Remainder_Reg\(18) $ (\myDivider|Divisor_Reg\(18) $ (!\myDivider|Add0~35\)))) # (GND)
-- \myDivider|Add0~37\ = CARRY((\myDivider|Remainder_Reg\(18) & ((\myDivider|Divisor_Reg\(18)) # (!\myDivider|Add0~35\))) # (!\myDivider|Remainder_Reg\(18) & (\myDivider|Divisor_Reg\(18) & !\myDivider|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(18),
	datab => \myDivider|Divisor_Reg\(18),
	datad => VCC,
	cin => \myDivider|Add0~35\,
	combout => \myDivider|Add0~36_combout\,
	cout => \myDivider|Add0~37\);

-- Location: LCCOMB_X87_Y20_N4
\myDivider|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~54_combout\ = ((\myDivider|Remainder_Reg\(18) $ (\myDivider|Divisor_Reg\(18) $ (\myDivider|Add1~52\)))) # (GND)
-- \myDivider|Add1~55\ = CARRY((\myDivider|Remainder_Reg\(18) & ((!\myDivider|Add1~52\) # (!\myDivider|Divisor_Reg\(18)))) # (!\myDivider|Remainder_Reg\(18) & (!\myDivider|Divisor_Reg\(18) & !\myDivider|Add1~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(18),
	datab => \myDivider|Divisor_Reg\(18),
	datad => VCC,
	cin => \myDivider|Add1~52\,
	combout => \myDivider|Add1~54_combout\,
	cout => \myDivider|Add1~55\);

-- Location: LCCOMB_X88_Y20_N20
\myDivider|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~56_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~54_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~36_combout\,
	datab => \myDivider|Add1~54_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~56_combout\);

-- Location: FF_X88_Y20_N21
\myDivider|Remainder_Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~56_combout\,
	asdata => Ain(18),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(18));

-- Location: LCCOMB_X89_Y20_N6
\myDivider|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~38_combout\ = (\myDivider|Remainder_Reg\(19) & ((\myDivider|Divisor_Reg\(19) & (\myDivider|Add0~37\ & VCC)) # (!\myDivider|Divisor_Reg\(19) & (!\myDivider|Add0~37\)))) # (!\myDivider|Remainder_Reg\(19) & ((\myDivider|Divisor_Reg\(19) & 
-- (!\myDivider|Add0~37\)) # (!\myDivider|Divisor_Reg\(19) & ((\myDivider|Add0~37\) # (GND)))))
-- \myDivider|Add0~39\ = CARRY((\myDivider|Remainder_Reg\(19) & (!\myDivider|Divisor_Reg\(19) & !\myDivider|Add0~37\)) # (!\myDivider|Remainder_Reg\(19) & ((!\myDivider|Add0~37\) # (!\myDivider|Divisor_Reg\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(19),
	datab => \myDivider|Divisor_Reg\(19),
	datad => VCC,
	cin => \myDivider|Add0~37\,
	combout => \myDivider|Add0~38_combout\,
	cout => \myDivider|Add0~39\);

-- Location: LCCOMB_X87_Y20_N6
\myDivider|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~57_combout\ = (\myDivider|Remainder_Reg\(19) & ((\myDivider|Divisor_Reg\(19) & (!\myDivider|Add1~55\)) # (!\myDivider|Divisor_Reg\(19) & (\myDivider|Add1~55\ & VCC)))) # (!\myDivider|Remainder_Reg\(19) & ((\myDivider|Divisor_Reg\(19) & 
-- ((\myDivider|Add1~55\) # (GND))) # (!\myDivider|Divisor_Reg\(19) & (!\myDivider|Add1~55\))))
-- \myDivider|Add1~58\ = CARRY((\myDivider|Remainder_Reg\(19) & (\myDivider|Divisor_Reg\(19) & !\myDivider|Add1~55\)) # (!\myDivider|Remainder_Reg\(19) & ((\myDivider|Divisor_Reg\(19)) # (!\myDivider|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(19),
	datab => \myDivider|Divisor_Reg\(19),
	datad => VCC,
	cin => \myDivider|Add1~55\,
	combout => \myDivider|Add1~57_combout\,
	cout => \myDivider|Add1~58\);

-- Location: LCCOMB_X88_Y20_N28
\myDivider|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~59_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~57_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~38_combout\,
	datab => \myDivider|Add1~57_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~59_combout\);

-- Location: FF_X88_Y20_N29
\myDivider|Remainder_Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~59_combout\,
	asdata => Ain(19),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(19));

-- Location: LCCOMB_X87_Y20_N8
\myDivider|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~60_combout\ = ((\myDivider|Remainder_Reg\(20) $ (\myDivider|Divisor_Reg\(20) $ (\myDivider|Add1~58\)))) # (GND)
-- \myDivider|Add1~61\ = CARRY((\myDivider|Remainder_Reg\(20) & ((!\myDivider|Add1~58\) # (!\myDivider|Divisor_Reg\(20)))) # (!\myDivider|Remainder_Reg\(20) & (!\myDivider|Divisor_Reg\(20) & !\myDivider|Add1~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(20),
	datab => \myDivider|Divisor_Reg\(20),
	datad => VCC,
	cin => \myDivider|Add1~58\,
	combout => \myDivider|Add1~60_combout\,
	cout => \myDivider|Add1~61\);

-- Location: LCCOMB_X89_Y20_N8
\myDivider|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~40_combout\ = ((\myDivider|Divisor_Reg\(20) $ (\myDivider|Remainder_Reg\(20) $ (!\myDivider|Add0~39\)))) # (GND)
-- \myDivider|Add0~41\ = CARRY((\myDivider|Divisor_Reg\(20) & ((\myDivider|Remainder_Reg\(20)) # (!\myDivider|Add0~39\))) # (!\myDivider|Divisor_Reg\(20) & (\myDivider|Remainder_Reg\(20) & !\myDivider|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(20),
	datab => \myDivider|Remainder_Reg\(20),
	datad => VCC,
	cin => \myDivider|Add0~39\,
	combout => \myDivider|Add0~40_combout\,
	cout => \myDivider|Add0~41\);

-- Location: LCCOMB_X88_Y20_N14
\myDivider|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~62_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~60_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~60_combout\,
	datab => \myDivider|Add0~40_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~62_combout\);

-- Location: FF_X88_Y20_N15
\myDivider|Remainder_Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~62_combout\,
	asdata => Ain(20),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(20));

-- Location: LCCOMB_X87_Y20_N10
\myDivider|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~63_combout\ = (\myDivider|Divisor_Reg\(21) & ((\myDivider|Remainder_Reg\(21) & (!\myDivider|Add1~61\)) # (!\myDivider|Remainder_Reg\(21) & ((\myDivider|Add1~61\) # (GND))))) # (!\myDivider|Divisor_Reg\(21) & ((\myDivider|Remainder_Reg\(21) 
-- & (\myDivider|Add1~61\ & VCC)) # (!\myDivider|Remainder_Reg\(21) & (!\myDivider|Add1~61\))))
-- \myDivider|Add1~64\ = CARRY((\myDivider|Divisor_Reg\(21) & ((!\myDivider|Add1~61\) # (!\myDivider|Remainder_Reg\(21)))) # (!\myDivider|Divisor_Reg\(21) & (!\myDivider|Remainder_Reg\(21) & !\myDivider|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(21),
	datab => \myDivider|Remainder_Reg\(21),
	datad => VCC,
	cin => \myDivider|Add1~61\,
	combout => \myDivider|Add1~63_combout\,
	cout => \myDivider|Add1~64\);

-- Location: LCCOMB_X89_Y20_N10
\myDivider|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~42_combout\ = (\myDivider|Divisor_Reg\(21) & ((\myDivider|Remainder_Reg\(21) & (\myDivider|Add0~41\ & VCC)) # (!\myDivider|Remainder_Reg\(21) & (!\myDivider|Add0~41\)))) # (!\myDivider|Divisor_Reg\(21) & ((\myDivider|Remainder_Reg\(21) & 
-- (!\myDivider|Add0~41\)) # (!\myDivider|Remainder_Reg\(21) & ((\myDivider|Add0~41\) # (GND)))))
-- \myDivider|Add0~43\ = CARRY((\myDivider|Divisor_Reg\(21) & (!\myDivider|Remainder_Reg\(21) & !\myDivider|Add0~41\)) # (!\myDivider|Divisor_Reg\(21) & ((!\myDivider|Add0~41\) # (!\myDivider|Remainder_Reg\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(21),
	datab => \myDivider|Remainder_Reg\(21),
	datad => VCC,
	cin => \myDivider|Add0~41\,
	combout => \myDivider|Add0~42_combout\,
	cout => \myDivider|Add0~43\);

-- Location: LCCOMB_X86_Y20_N28
\myDivider|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~65_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~63_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~63_combout\,
	datad => \myDivider|Add0~42_combout\,
	combout => \myDivider|Add1~65_combout\);

-- Location: FF_X86_Y20_N29
\myDivider|Remainder_Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~65_combout\,
	asdata => Ain(21),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(21));

-- Location: LCCOMB_X87_Y20_N12
\myDivider|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~66_combout\ = ((\myDivider|Divisor_Reg\(22) $ (\myDivider|Remainder_Reg\(22) $ (\myDivider|Add1~64\)))) # (GND)
-- \myDivider|Add1~67\ = CARRY((\myDivider|Divisor_Reg\(22) & (\myDivider|Remainder_Reg\(22) & !\myDivider|Add1~64\)) # (!\myDivider|Divisor_Reg\(22) & ((\myDivider|Remainder_Reg\(22)) # (!\myDivider|Add1~64\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(22),
	datab => \myDivider|Remainder_Reg\(22),
	datad => VCC,
	cin => \myDivider|Add1~64\,
	combout => \myDivider|Add1~66_combout\,
	cout => \myDivider|Add1~67\);

-- Location: LCCOMB_X89_Y20_N12
\myDivider|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~44_combout\ = ((\myDivider|Divisor_Reg\(22) $ (\myDivider|Remainder_Reg\(22) $ (!\myDivider|Add0~43\)))) # (GND)
-- \myDivider|Add0~45\ = CARRY((\myDivider|Divisor_Reg\(22) & ((\myDivider|Remainder_Reg\(22)) # (!\myDivider|Add0~43\))) # (!\myDivider|Divisor_Reg\(22) & (\myDivider|Remainder_Reg\(22) & !\myDivider|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(22),
	datab => \myDivider|Remainder_Reg\(22),
	datad => VCC,
	cin => \myDivider|Add0~43\,
	combout => \myDivider|Add0~44_combout\,
	cout => \myDivider|Add0~45\);

-- Location: LCCOMB_X88_Y20_N6
\myDivider|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~68_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~66_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~66_combout\,
	datab => \myDivider|Add0~44_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~68_combout\);

-- Location: FF_X88_Y20_N7
\myDivider|Remainder_Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~68_combout\,
	asdata => Ain(22),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(22));

-- Location: LCCOMB_X87_Y20_N14
\myDivider|Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~69_combout\ = (\myDivider|Remainder_Reg\(23) & ((\myDivider|Divisor_Reg\(23) & (!\myDivider|Add1~67\)) # (!\myDivider|Divisor_Reg\(23) & (\myDivider|Add1~67\ & VCC)))) # (!\myDivider|Remainder_Reg\(23) & ((\myDivider|Divisor_Reg\(23) & 
-- ((\myDivider|Add1~67\) # (GND))) # (!\myDivider|Divisor_Reg\(23) & (!\myDivider|Add1~67\))))
-- \myDivider|Add1~70\ = CARRY((\myDivider|Remainder_Reg\(23) & (\myDivider|Divisor_Reg\(23) & !\myDivider|Add1~67\)) # (!\myDivider|Remainder_Reg\(23) & ((\myDivider|Divisor_Reg\(23)) # (!\myDivider|Add1~67\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(23),
	datab => \myDivider|Divisor_Reg\(23),
	datad => VCC,
	cin => \myDivider|Add1~67\,
	combout => \myDivider|Add1~69_combout\,
	cout => \myDivider|Add1~70\);

-- Location: LCCOMB_X89_Y20_N14
\myDivider|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~46_combout\ = (\myDivider|Divisor_Reg\(23) & ((\myDivider|Remainder_Reg\(23) & (\myDivider|Add0~45\ & VCC)) # (!\myDivider|Remainder_Reg\(23) & (!\myDivider|Add0~45\)))) # (!\myDivider|Divisor_Reg\(23) & ((\myDivider|Remainder_Reg\(23) & 
-- (!\myDivider|Add0~45\)) # (!\myDivider|Remainder_Reg\(23) & ((\myDivider|Add0~45\) # (GND)))))
-- \myDivider|Add0~47\ = CARRY((\myDivider|Divisor_Reg\(23) & (!\myDivider|Remainder_Reg\(23) & !\myDivider|Add0~45\)) # (!\myDivider|Divisor_Reg\(23) & ((!\myDivider|Add0~45\) # (!\myDivider|Remainder_Reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(23),
	datab => \myDivider|Remainder_Reg\(23),
	datad => VCC,
	cin => \myDivider|Add0~45\,
	combout => \myDivider|Add0~46_combout\,
	cout => \myDivider|Add0~47\);

-- Location: LCCOMB_X86_Y20_N20
\myDivider|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~71_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~69_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~69_combout\,
	datad => \myDivider|Add0~46_combout\,
	combout => \myDivider|Add1~71_combout\);

-- Location: FF_X86_Y20_N21
\myDivider|Remainder_Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~71_combout\,
	asdata => Ain(23),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(23));

-- Location: LCCOMB_X87_Y20_N16
\myDivider|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~72_combout\ = ((\myDivider|Remainder_Reg\(24) $ (\myDivider|Divisor_Reg\(24) $ (\myDivider|Add1~70\)))) # (GND)
-- \myDivider|Add1~73\ = CARRY((\myDivider|Remainder_Reg\(24) & ((!\myDivider|Add1~70\) # (!\myDivider|Divisor_Reg\(24)))) # (!\myDivider|Remainder_Reg\(24) & (!\myDivider|Divisor_Reg\(24) & !\myDivider|Add1~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(24),
	datab => \myDivider|Divisor_Reg\(24),
	datad => VCC,
	cin => \myDivider|Add1~70\,
	combout => \myDivider|Add1~72_combout\,
	cout => \myDivider|Add1~73\);

-- Location: LCCOMB_X89_Y20_N16
\myDivider|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~48_combout\ = ((\myDivider|Divisor_Reg\(24) $ (\myDivider|Remainder_Reg\(24) $ (!\myDivider|Add0~47\)))) # (GND)
-- \myDivider|Add0~49\ = CARRY((\myDivider|Divisor_Reg\(24) & ((\myDivider|Remainder_Reg\(24)) # (!\myDivider|Add0~47\))) # (!\myDivider|Divisor_Reg\(24) & (\myDivider|Remainder_Reg\(24) & !\myDivider|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(24),
	datab => \myDivider|Remainder_Reg\(24),
	datad => VCC,
	cin => \myDivider|Add0~47\,
	combout => \myDivider|Add0~48_combout\,
	cout => \myDivider|Add0~49\);

-- Location: LCCOMB_X88_Y20_N18
\myDivider|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~74_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~72_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~72_combout\,
	datab => \myDivider|Add0~48_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~74_combout\);

-- Location: FF_X88_Y20_N19
\myDivider|Remainder_Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~74_combout\,
	asdata => Ain(24),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(24));

-- Location: LCCOMB_X89_Y20_N18
\myDivider|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~50_combout\ = (\myDivider|Divisor_Reg\(25) & ((\myDivider|Remainder_Reg\(25) & (\myDivider|Add0~49\ & VCC)) # (!\myDivider|Remainder_Reg\(25) & (!\myDivider|Add0~49\)))) # (!\myDivider|Divisor_Reg\(25) & ((\myDivider|Remainder_Reg\(25) & 
-- (!\myDivider|Add0~49\)) # (!\myDivider|Remainder_Reg\(25) & ((\myDivider|Add0~49\) # (GND)))))
-- \myDivider|Add0~51\ = CARRY((\myDivider|Divisor_Reg\(25) & (!\myDivider|Remainder_Reg\(25) & !\myDivider|Add0~49\)) # (!\myDivider|Divisor_Reg\(25) & ((!\myDivider|Add0~49\) # (!\myDivider|Remainder_Reg\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(25),
	datab => \myDivider|Remainder_Reg\(25),
	datad => VCC,
	cin => \myDivider|Add0~49\,
	combout => \myDivider|Add0~50_combout\,
	cout => \myDivider|Add0~51\);

-- Location: LCCOMB_X87_Y20_N18
\myDivider|Add1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~75_combout\ = (\myDivider|Divisor_Reg\(25) & ((\myDivider|Remainder_Reg\(25) & (!\myDivider|Add1~73\)) # (!\myDivider|Remainder_Reg\(25) & ((\myDivider|Add1~73\) # (GND))))) # (!\myDivider|Divisor_Reg\(25) & ((\myDivider|Remainder_Reg\(25) 
-- & (\myDivider|Add1~73\ & VCC)) # (!\myDivider|Remainder_Reg\(25) & (!\myDivider|Add1~73\))))
-- \myDivider|Add1~76\ = CARRY((\myDivider|Divisor_Reg\(25) & ((!\myDivider|Add1~73\) # (!\myDivider|Remainder_Reg\(25)))) # (!\myDivider|Divisor_Reg\(25) & (!\myDivider|Remainder_Reg\(25) & !\myDivider|Add1~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(25),
	datab => \myDivider|Remainder_Reg\(25),
	datad => VCC,
	cin => \myDivider|Add1~73\,
	combout => \myDivider|Add1~75_combout\,
	cout => \myDivider|Add1~76\);

-- Location: LCCOMB_X86_Y20_N24
\myDivider|Add1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~77_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~75_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~50_combout\,
	datab => \myDivider|Add1~75_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~77_combout\);

-- Location: FF_X86_Y20_N25
\myDivider|Remainder_Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~77_combout\,
	asdata => Ain(25),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(25));

-- Location: LCCOMB_X89_Y20_N20
\myDivider|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~52_combout\ = ((\myDivider|Remainder_Reg\(26) $ (\myDivider|Divisor_Reg\(26) $ (!\myDivider|Add0~51\)))) # (GND)
-- \myDivider|Add0~53\ = CARRY((\myDivider|Remainder_Reg\(26) & ((\myDivider|Divisor_Reg\(26)) # (!\myDivider|Add0~51\))) # (!\myDivider|Remainder_Reg\(26) & (\myDivider|Divisor_Reg\(26) & !\myDivider|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(26),
	datab => \myDivider|Divisor_Reg\(26),
	datad => VCC,
	cin => \myDivider|Add0~51\,
	combout => \myDivider|Add0~52_combout\,
	cout => \myDivider|Add0~53\);

-- Location: LCCOMB_X87_Y20_N20
\myDivider|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~78_combout\ = ((\myDivider|Remainder_Reg\(26) $ (\myDivider|Divisor_Reg\(26) $ (\myDivider|Add1~76\)))) # (GND)
-- \myDivider|Add1~79\ = CARRY((\myDivider|Remainder_Reg\(26) & ((!\myDivider|Add1~76\) # (!\myDivider|Divisor_Reg\(26)))) # (!\myDivider|Remainder_Reg\(26) & (!\myDivider|Divisor_Reg\(26) & !\myDivider|Add1~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(26),
	datab => \myDivider|Divisor_Reg\(26),
	datad => VCC,
	cin => \myDivider|Add1~76\,
	combout => \myDivider|Add1~78_combout\,
	cout => \myDivider|Add1~79\);

-- Location: LCCOMB_X88_Y20_N26
\myDivider|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~80_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~78_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~52_combout\,
	datab => \myDivider|Add1~78_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~80_combout\);

-- Location: FF_X88_Y20_N27
\myDivider|Remainder_Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~80_combout\,
	asdata => Ain(26),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(26));

-- Location: LCCOMB_X87_Y20_N22
\myDivider|Add1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~81_combout\ = (\myDivider|Divisor_Reg\(27) & ((\myDivider|Remainder_Reg\(27) & (!\myDivider|Add1~79\)) # (!\myDivider|Remainder_Reg\(27) & ((\myDivider|Add1~79\) # (GND))))) # (!\myDivider|Divisor_Reg\(27) & ((\myDivider|Remainder_Reg\(27) 
-- & (\myDivider|Add1~79\ & VCC)) # (!\myDivider|Remainder_Reg\(27) & (!\myDivider|Add1~79\))))
-- \myDivider|Add1~82\ = CARRY((\myDivider|Divisor_Reg\(27) & ((!\myDivider|Add1~79\) # (!\myDivider|Remainder_Reg\(27)))) # (!\myDivider|Divisor_Reg\(27) & (!\myDivider|Remainder_Reg\(27) & !\myDivider|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(27),
	datab => \myDivider|Remainder_Reg\(27),
	datad => VCC,
	cin => \myDivider|Add1~79\,
	combout => \myDivider|Add1~81_combout\,
	cout => \myDivider|Add1~82\);

-- Location: LCCOMB_X89_Y20_N22
\myDivider|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~54_combout\ = (\myDivider|Remainder_Reg\(27) & ((\myDivider|Divisor_Reg\(27) & (\myDivider|Add0~53\ & VCC)) # (!\myDivider|Divisor_Reg\(27) & (!\myDivider|Add0~53\)))) # (!\myDivider|Remainder_Reg\(27) & ((\myDivider|Divisor_Reg\(27) & 
-- (!\myDivider|Add0~53\)) # (!\myDivider|Divisor_Reg\(27) & ((\myDivider|Add0~53\) # (GND)))))
-- \myDivider|Add0~55\ = CARRY((\myDivider|Remainder_Reg\(27) & (!\myDivider|Divisor_Reg\(27) & !\myDivider|Add0~53\)) # (!\myDivider|Remainder_Reg\(27) & ((!\myDivider|Add0~53\) # (!\myDivider|Divisor_Reg\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(27),
	datab => \myDivider|Divisor_Reg\(27),
	datad => VCC,
	cin => \myDivider|Add0~53\,
	combout => \myDivider|Add0~54_combout\,
	cout => \myDivider|Add0~55\);

-- Location: LCCOMB_X86_Y20_N12
\myDivider|Add1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~83_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~81_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~81_combout\,
	datad => \myDivider|Add0~54_combout\,
	combout => \myDivider|Add1~83_combout\);

-- Location: FF_X86_Y20_N13
\myDivider|Remainder_Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~83_combout\,
	asdata => Ain(27),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(27));

-- Location: LCCOMB_X89_Y20_N24
\myDivider|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~56_combout\ = ((\myDivider|Remainder_Reg\(28) $ (\myDivider|Divisor_Reg\(28) $ (!\myDivider|Add0~55\)))) # (GND)
-- \myDivider|Add0~57\ = CARRY((\myDivider|Remainder_Reg\(28) & ((\myDivider|Divisor_Reg\(28)) # (!\myDivider|Add0~55\))) # (!\myDivider|Remainder_Reg\(28) & (\myDivider|Divisor_Reg\(28) & !\myDivider|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(28),
	datab => \myDivider|Divisor_Reg\(28),
	datad => VCC,
	cin => \myDivider|Add0~55\,
	combout => \myDivider|Add0~56_combout\,
	cout => \myDivider|Add0~57\);

-- Location: LCCOMB_X87_Y20_N24
\myDivider|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~84_combout\ = ((\myDivider|Divisor_Reg\(28) $ (\myDivider|Remainder_Reg\(28) $ (\myDivider|Add1~82\)))) # (GND)
-- \myDivider|Add1~85\ = CARRY((\myDivider|Divisor_Reg\(28) & (\myDivider|Remainder_Reg\(28) & !\myDivider|Add1~82\)) # (!\myDivider|Divisor_Reg\(28) & ((\myDivider|Remainder_Reg\(28)) # (!\myDivider|Add1~82\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(28),
	datab => \myDivider|Remainder_Reg\(28),
	datad => VCC,
	cin => \myDivider|Add1~82\,
	combout => \myDivider|Add1~84_combout\,
	cout => \myDivider|Add1~85\);

-- Location: LCCOMB_X90_Y20_N28
\myDivider|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~86_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~84_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~56_combout\,
	datad => \myDivider|Add1~84_combout\,
	combout => \myDivider|Add1~86_combout\);

-- Location: FF_X90_Y20_N29
\myDivider|Remainder_Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~86_combout\,
	asdata => Ain(28),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(28));

-- Location: LCCOMB_X87_Y20_N26
\myDivider|Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~87_combout\ = (\myDivider|Remainder_Reg\(29) & ((\myDivider|Divisor_Reg\(29) & (!\myDivider|Add1~85\)) # (!\myDivider|Divisor_Reg\(29) & (\myDivider|Add1~85\ & VCC)))) # (!\myDivider|Remainder_Reg\(29) & ((\myDivider|Divisor_Reg\(29) & 
-- ((\myDivider|Add1~85\) # (GND))) # (!\myDivider|Divisor_Reg\(29) & (!\myDivider|Add1~85\))))
-- \myDivider|Add1~88\ = CARRY((\myDivider|Remainder_Reg\(29) & (\myDivider|Divisor_Reg\(29) & !\myDivider|Add1~85\)) # (!\myDivider|Remainder_Reg\(29) & ((\myDivider|Divisor_Reg\(29)) # (!\myDivider|Add1~85\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(29),
	datab => \myDivider|Divisor_Reg\(29),
	datad => VCC,
	cin => \myDivider|Add1~85\,
	combout => \myDivider|Add1~87_combout\,
	cout => \myDivider|Add1~88\);

-- Location: LCCOMB_X89_Y20_N26
\myDivider|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~58_combout\ = (\myDivider|Divisor_Reg\(29) & ((\myDivider|Remainder_Reg\(29) & (\myDivider|Add0~57\ & VCC)) # (!\myDivider|Remainder_Reg\(29) & (!\myDivider|Add0~57\)))) # (!\myDivider|Divisor_Reg\(29) & ((\myDivider|Remainder_Reg\(29) & 
-- (!\myDivider|Add0~57\)) # (!\myDivider|Remainder_Reg\(29) & ((\myDivider|Add0~57\) # (GND)))))
-- \myDivider|Add0~59\ = CARRY((\myDivider|Divisor_Reg\(29) & (!\myDivider|Remainder_Reg\(29) & !\myDivider|Add0~57\)) # (!\myDivider|Divisor_Reg\(29) & ((!\myDivider|Add0~57\) # (!\myDivider|Remainder_Reg\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(29),
	datab => \myDivider|Remainder_Reg\(29),
	datad => VCC,
	cin => \myDivider|Add0~57\,
	combout => \myDivider|Add0~58_combout\,
	cout => \myDivider|Add0~59\);

-- Location: LCCOMB_X88_Y22_N20
\myDivider|Add1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~89_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~87_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~87_combout\,
	datad => \myDivider|Add0~58_combout\,
	combout => \myDivider|Add1~89_combout\);

-- Location: FF_X88_Y22_N21
\myDivider|Remainder_Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~89_combout\,
	asdata => Ain(29),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(29));

-- Location: LCCOMB_X87_Y20_N28
\myDivider|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~90_combout\ = ((\myDivider|Divisor_Reg\(30) $ (\myDivider|Remainder_Reg\(30) $ (\myDivider|Add1~88\)))) # (GND)
-- \myDivider|Add1~91\ = CARRY((\myDivider|Divisor_Reg\(30) & (\myDivider|Remainder_Reg\(30) & !\myDivider|Add1~88\)) # (!\myDivider|Divisor_Reg\(30) & ((\myDivider|Remainder_Reg\(30)) # (!\myDivider|Add1~88\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(30),
	datab => \myDivider|Remainder_Reg\(30),
	datad => VCC,
	cin => \myDivider|Add1~88\,
	combout => \myDivider|Add1~90_combout\,
	cout => \myDivider|Add1~91\);

-- Location: LCCOMB_X89_Y20_N28
\myDivider|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~60_combout\ = ((\myDivider|Remainder_Reg\(30) $ (\myDivider|Divisor_Reg\(30) $ (!\myDivider|Add0~59\)))) # (GND)
-- \myDivider|Add0~61\ = CARRY((\myDivider|Remainder_Reg\(30) & ((\myDivider|Divisor_Reg\(30)) # (!\myDivider|Add0~59\))) # (!\myDivider|Remainder_Reg\(30) & (\myDivider|Divisor_Reg\(30) & !\myDivider|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(30),
	datab => \myDivider|Divisor_Reg\(30),
	datad => VCC,
	cin => \myDivider|Add0~59\,
	combout => \myDivider|Add0~60_combout\,
	cout => \myDivider|Add0~61\);

-- Location: LCCOMB_X88_Y20_N4
\myDivider|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~92_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~90_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~90_combout\,
	datad => \myDivider|Add0~60_combout\,
	combout => \myDivider|Add1~92_combout\);

-- Location: FF_X88_Y20_N5
\myDivider|Remainder_Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~92_combout\,
	asdata => Ain(30),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(30));

-- Location: LCCOMB_X87_Y20_N30
\myDivider|Add1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~93_combout\ = (\myDivider|Remainder_Reg\(31) & ((\myDivider|Divisor_Reg\(31) & (!\myDivider|Add1~91\)) # (!\myDivider|Divisor_Reg\(31) & (\myDivider|Add1~91\ & VCC)))) # (!\myDivider|Remainder_Reg\(31) & ((\myDivider|Divisor_Reg\(31) & 
-- ((\myDivider|Add1~91\) # (GND))) # (!\myDivider|Divisor_Reg\(31) & (!\myDivider|Add1~91\))))
-- \myDivider|Add1~94\ = CARRY((\myDivider|Remainder_Reg\(31) & (\myDivider|Divisor_Reg\(31) & !\myDivider|Add1~91\)) # (!\myDivider|Remainder_Reg\(31) & ((\myDivider|Divisor_Reg\(31)) # (!\myDivider|Add1~91\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(31),
	datab => \myDivider|Divisor_Reg\(31),
	datad => VCC,
	cin => \myDivider|Add1~91\,
	combout => \myDivider|Add1~93_combout\,
	cout => \myDivider|Add1~94\);

-- Location: LCCOMB_X89_Y20_N30
\myDivider|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~62_combout\ = (\myDivider|Remainder_Reg\(31) & ((\myDivider|Divisor_Reg\(31) & (\myDivider|Add0~61\ & VCC)) # (!\myDivider|Divisor_Reg\(31) & (!\myDivider|Add0~61\)))) # (!\myDivider|Remainder_Reg\(31) & ((\myDivider|Divisor_Reg\(31) & 
-- (!\myDivider|Add0~61\)) # (!\myDivider|Divisor_Reg\(31) & ((\myDivider|Add0~61\) # (GND)))))
-- \myDivider|Add0~63\ = CARRY((\myDivider|Remainder_Reg\(31) & (!\myDivider|Divisor_Reg\(31) & !\myDivider|Add0~61\)) # (!\myDivider|Remainder_Reg\(31) & ((!\myDivider|Add0~61\) # (!\myDivider|Divisor_Reg\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(31),
	datab => \myDivider|Divisor_Reg\(31),
	datad => VCC,
	cin => \myDivider|Add0~61\,
	combout => \myDivider|Add0~62_combout\,
	cout => \myDivider|Add0~63\);

-- Location: LCCOMB_X86_Y20_N26
\myDivider|Add1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~95_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~93_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~93_combout\,
	datab => \myDivider|Add0~62_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~95_combout\);

-- Location: FF_X86_Y20_N27
\myDivider|Remainder_Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~95_combout\,
	asdata => Ain(31),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(31));

-- Location: LCCOMB_X87_Y19_N0
\myDivider|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~96_combout\ = ((\myDivider|Remainder_Reg\(32) $ (\myDivider|Divisor_Reg\(32) $ (\myDivider|Add1~94\)))) # (GND)
-- \myDivider|Add1~97\ = CARRY((\myDivider|Remainder_Reg\(32) & ((!\myDivider|Add1~94\) # (!\myDivider|Divisor_Reg\(32)))) # (!\myDivider|Remainder_Reg\(32) & (!\myDivider|Divisor_Reg\(32) & !\myDivider|Add1~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(32),
	datab => \myDivider|Divisor_Reg\(32),
	datad => VCC,
	cin => \myDivider|Add1~94\,
	combout => \myDivider|Add1~96_combout\,
	cout => \myDivider|Add1~97\);

-- Location: LCCOMB_X89_Y19_N0
\myDivider|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~64_combout\ = ((\myDivider|Divisor_Reg\(32) $ (\myDivider|Remainder_Reg\(32) $ (!\myDivider|Add0~63\)))) # (GND)
-- \myDivider|Add0~65\ = CARRY((\myDivider|Divisor_Reg\(32) & ((\myDivider|Remainder_Reg\(32)) # (!\myDivider|Add0~63\))) # (!\myDivider|Divisor_Reg\(32) & (\myDivider|Remainder_Reg\(32) & !\myDivider|Add0~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(32),
	datab => \myDivider|Remainder_Reg\(32),
	datad => VCC,
	cin => \myDivider|Add0~63\,
	combout => \myDivider|Add0~64_combout\,
	cout => \myDivider|Add0~65\);

-- Location: LCCOMB_X88_Y19_N24
\myDivider|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~98_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~96_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~96_combout\,
	datab => \myDivider|Add0~64_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~98_combout\);

-- Location: FF_X88_Y19_N25
\myDivider|Remainder_Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~98_combout\,
	asdata => Ain(32),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(32));

-- Location: LCCOMB_X87_Y19_N2
\myDivider|Add1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~99_combout\ = (\myDivider|Divisor_Reg\(33) & ((\myDivider|Remainder_Reg\(33) & (!\myDivider|Add1~97\)) # (!\myDivider|Remainder_Reg\(33) & ((\myDivider|Add1~97\) # (GND))))) # (!\myDivider|Divisor_Reg\(33) & ((\myDivider|Remainder_Reg\(33) 
-- & (\myDivider|Add1~97\ & VCC)) # (!\myDivider|Remainder_Reg\(33) & (!\myDivider|Add1~97\))))
-- \myDivider|Add1~100\ = CARRY((\myDivider|Divisor_Reg\(33) & ((!\myDivider|Add1~97\) # (!\myDivider|Remainder_Reg\(33)))) # (!\myDivider|Divisor_Reg\(33) & (!\myDivider|Remainder_Reg\(33) & !\myDivider|Add1~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(33),
	datab => \myDivider|Remainder_Reg\(33),
	datad => VCC,
	cin => \myDivider|Add1~97\,
	combout => \myDivider|Add1~99_combout\,
	cout => \myDivider|Add1~100\);

-- Location: LCCOMB_X89_Y19_N2
\myDivider|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~66_combout\ = (\myDivider|Remainder_Reg\(33) & ((\myDivider|Divisor_Reg\(33) & (\myDivider|Add0~65\ & VCC)) # (!\myDivider|Divisor_Reg\(33) & (!\myDivider|Add0~65\)))) # (!\myDivider|Remainder_Reg\(33) & ((\myDivider|Divisor_Reg\(33) & 
-- (!\myDivider|Add0~65\)) # (!\myDivider|Divisor_Reg\(33) & ((\myDivider|Add0~65\) # (GND)))))
-- \myDivider|Add0~67\ = CARRY((\myDivider|Remainder_Reg\(33) & (!\myDivider|Divisor_Reg\(33) & !\myDivider|Add0~65\)) # (!\myDivider|Remainder_Reg\(33) & ((!\myDivider|Add0~65\) # (!\myDivider|Divisor_Reg\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(33),
	datab => \myDivider|Divisor_Reg\(33),
	datad => VCC,
	cin => \myDivider|Add0~65\,
	combout => \myDivider|Add0~66_combout\,
	cout => \myDivider|Add0~67\);

-- Location: LCCOMB_X88_Y19_N26
\myDivider|Add1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~101_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~99_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~99_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~66_combout\,
	combout => \myDivider|Add1~101_combout\);

-- Location: FF_X88_Y19_N27
\myDivider|Remainder_Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~101_combout\,
	asdata => Ain(33),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(33));

-- Location: LCCOMB_X89_Y19_N4
\myDivider|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~68_combout\ = ((\myDivider|Remainder_Reg\(34) $ (\myDivider|Divisor_Reg\(34) $ (!\myDivider|Add0~67\)))) # (GND)
-- \myDivider|Add0~69\ = CARRY((\myDivider|Remainder_Reg\(34) & ((\myDivider|Divisor_Reg\(34)) # (!\myDivider|Add0~67\))) # (!\myDivider|Remainder_Reg\(34) & (\myDivider|Divisor_Reg\(34) & !\myDivider|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(34),
	datab => \myDivider|Divisor_Reg\(34),
	datad => VCC,
	cin => \myDivider|Add0~67\,
	combout => \myDivider|Add0~68_combout\,
	cout => \myDivider|Add0~69\);

-- Location: LCCOMB_X87_Y19_N4
\myDivider|Add1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~102_combout\ = ((\myDivider|Divisor_Reg\(34) $ (\myDivider|Remainder_Reg\(34) $ (\myDivider|Add1~100\)))) # (GND)
-- \myDivider|Add1~103\ = CARRY((\myDivider|Divisor_Reg\(34) & (\myDivider|Remainder_Reg\(34) & !\myDivider|Add1~100\)) # (!\myDivider|Divisor_Reg\(34) & ((\myDivider|Remainder_Reg\(34)) # (!\myDivider|Add1~100\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(34),
	datab => \myDivider|Remainder_Reg\(34),
	datad => VCC,
	cin => \myDivider|Add1~100\,
	combout => \myDivider|Add1~102_combout\,
	cout => \myDivider|Add1~103\);

-- Location: LCCOMB_X88_Y19_N28
\myDivider|Add1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~104_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~102_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~68_combout\,
	datab => \myDivider|Add1~102_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~104_combout\);

-- Location: FF_X88_Y19_N29
\myDivider|Remainder_Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~104_combout\,
	asdata => Ain(34),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(34));

-- Location: LCCOMB_X89_Y19_N6
\myDivider|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~70_combout\ = (\myDivider|Remainder_Reg\(35) & ((\myDivider|Divisor_Reg\(35) & (\myDivider|Add0~69\ & VCC)) # (!\myDivider|Divisor_Reg\(35) & (!\myDivider|Add0~69\)))) # (!\myDivider|Remainder_Reg\(35) & ((\myDivider|Divisor_Reg\(35) & 
-- (!\myDivider|Add0~69\)) # (!\myDivider|Divisor_Reg\(35) & ((\myDivider|Add0~69\) # (GND)))))
-- \myDivider|Add0~71\ = CARRY((\myDivider|Remainder_Reg\(35) & (!\myDivider|Divisor_Reg\(35) & !\myDivider|Add0~69\)) # (!\myDivider|Remainder_Reg\(35) & ((!\myDivider|Add0~69\) # (!\myDivider|Divisor_Reg\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(35),
	datab => \myDivider|Divisor_Reg\(35),
	datad => VCC,
	cin => \myDivider|Add0~69\,
	combout => \myDivider|Add0~70_combout\,
	cout => \myDivider|Add0~71\);

-- Location: LCCOMB_X87_Y19_N6
\myDivider|Add1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~105_combout\ = (\myDivider|Divisor_Reg\(35) & ((\myDivider|Remainder_Reg\(35) & (!\myDivider|Add1~103\)) # (!\myDivider|Remainder_Reg\(35) & ((\myDivider|Add1~103\) # (GND))))) # (!\myDivider|Divisor_Reg\(35) & 
-- ((\myDivider|Remainder_Reg\(35) & (\myDivider|Add1~103\ & VCC)) # (!\myDivider|Remainder_Reg\(35) & (!\myDivider|Add1~103\))))
-- \myDivider|Add1~106\ = CARRY((\myDivider|Divisor_Reg\(35) & ((!\myDivider|Add1~103\) # (!\myDivider|Remainder_Reg\(35)))) # (!\myDivider|Divisor_Reg\(35) & (!\myDivider|Remainder_Reg\(35) & !\myDivider|Add1~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(35),
	datab => \myDivider|Remainder_Reg\(35),
	datad => VCC,
	cin => \myDivider|Add1~103\,
	combout => \myDivider|Add1~105_combout\,
	cout => \myDivider|Add1~106\);

-- Location: LCCOMB_X88_Y19_N18
\myDivider|Add1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~107_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~105_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~70_combout\,
	datab => \myDivider|Add1~105_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~107_combout\);

-- Location: FF_X88_Y19_N19
\myDivider|Remainder_Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~107_combout\,
	asdata => Ain(35),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(35));

-- Location: LCCOMB_X89_Y19_N8
\myDivider|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~72_combout\ = ((\myDivider|Divisor_Reg\(36) $ (\myDivider|Remainder_Reg\(36) $ (!\myDivider|Add0~71\)))) # (GND)
-- \myDivider|Add0~73\ = CARRY((\myDivider|Divisor_Reg\(36) & ((\myDivider|Remainder_Reg\(36)) # (!\myDivider|Add0~71\))) # (!\myDivider|Divisor_Reg\(36) & (\myDivider|Remainder_Reg\(36) & !\myDivider|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(36),
	datab => \myDivider|Remainder_Reg\(36),
	datad => VCC,
	cin => \myDivider|Add0~71\,
	combout => \myDivider|Add0~72_combout\,
	cout => \myDivider|Add0~73\);

-- Location: LCCOMB_X87_Y19_N8
\myDivider|Add1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~108_combout\ = ((\myDivider|Divisor_Reg\(36) $ (\myDivider|Remainder_Reg\(36) $ (\myDivider|Add1~106\)))) # (GND)
-- \myDivider|Add1~109\ = CARRY((\myDivider|Divisor_Reg\(36) & (\myDivider|Remainder_Reg\(36) & !\myDivider|Add1~106\)) # (!\myDivider|Divisor_Reg\(36) & ((\myDivider|Remainder_Reg\(36)) # (!\myDivider|Add1~106\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(36),
	datab => \myDivider|Remainder_Reg\(36),
	datad => VCC,
	cin => \myDivider|Add1~106\,
	combout => \myDivider|Add1~108_combout\,
	cout => \myDivider|Add1~109\);

-- Location: LCCOMB_X88_Y22_N28
\myDivider|Add1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~110_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~108_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~72_combout\,
	datad => \myDivider|Add1~108_combout\,
	combout => \myDivider|Add1~110_combout\);

-- Location: FF_X88_Y22_N29
\myDivider|Remainder_Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~110_combout\,
	asdata => Ain(36),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(36));

-- Location: LCCOMB_X87_Y19_N10
\myDivider|Add1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~111_combout\ = (\myDivider|Remainder_Reg\(37) & ((\myDivider|Divisor_Reg\(37) & (!\myDivider|Add1~109\)) # (!\myDivider|Divisor_Reg\(37) & (\myDivider|Add1~109\ & VCC)))) # (!\myDivider|Remainder_Reg\(37) & ((\myDivider|Divisor_Reg\(37) & 
-- ((\myDivider|Add1~109\) # (GND))) # (!\myDivider|Divisor_Reg\(37) & (!\myDivider|Add1~109\))))
-- \myDivider|Add1~112\ = CARRY((\myDivider|Remainder_Reg\(37) & (\myDivider|Divisor_Reg\(37) & !\myDivider|Add1~109\)) # (!\myDivider|Remainder_Reg\(37) & ((\myDivider|Divisor_Reg\(37)) # (!\myDivider|Add1~109\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(37),
	datab => \myDivider|Divisor_Reg\(37),
	datad => VCC,
	cin => \myDivider|Add1~109\,
	combout => \myDivider|Add1~111_combout\,
	cout => \myDivider|Add1~112\);

-- Location: LCCOMB_X89_Y19_N10
\myDivider|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~74_combout\ = (\myDivider|Divisor_Reg\(37) & ((\myDivider|Remainder_Reg\(37) & (\myDivider|Add0~73\ & VCC)) # (!\myDivider|Remainder_Reg\(37) & (!\myDivider|Add0~73\)))) # (!\myDivider|Divisor_Reg\(37) & ((\myDivider|Remainder_Reg\(37) & 
-- (!\myDivider|Add0~73\)) # (!\myDivider|Remainder_Reg\(37) & ((\myDivider|Add0~73\) # (GND)))))
-- \myDivider|Add0~75\ = CARRY((\myDivider|Divisor_Reg\(37) & (!\myDivider|Remainder_Reg\(37) & !\myDivider|Add0~73\)) # (!\myDivider|Divisor_Reg\(37) & ((!\myDivider|Add0~73\) # (!\myDivider|Remainder_Reg\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(37),
	datab => \myDivider|Remainder_Reg\(37),
	datad => VCC,
	cin => \myDivider|Add0~73\,
	combout => \myDivider|Add0~74_combout\,
	cout => \myDivider|Add0~75\);

-- Location: LCCOMB_X88_Y19_N20
\myDivider|Add1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~113_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~111_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~111_combout\,
	datab => \myDivider|Add0~74_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~113_combout\);

-- Location: FF_X88_Y19_N21
\myDivider|Remainder_Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~113_combout\,
	asdata => Ain(37),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(37));

-- Location: LCCOMB_X87_Y19_N12
\myDivider|Add1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~114_combout\ = ((\myDivider|Remainder_Reg\(38) $ (\myDivider|Divisor_Reg\(38) $ (\myDivider|Add1~112\)))) # (GND)
-- \myDivider|Add1~115\ = CARRY((\myDivider|Remainder_Reg\(38) & ((!\myDivider|Add1~112\) # (!\myDivider|Divisor_Reg\(38)))) # (!\myDivider|Remainder_Reg\(38) & (!\myDivider|Divisor_Reg\(38) & !\myDivider|Add1~112\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(38),
	datab => \myDivider|Divisor_Reg\(38),
	datad => VCC,
	cin => \myDivider|Add1~112\,
	combout => \myDivider|Add1~114_combout\,
	cout => \myDivider|Add1~115\);

-- Location: LCCOMB_X89_Y19_N12
\myDivider|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~76_combout\ = ((\myDivider|Remainder_Reg\(38) $ (\myDivider|Divisor_Reg\(38) $ (!\myDivider|Add0~75\)))) # (GND)
-- \myDivider|Add0~77\ = CARRY((\myDivider|Remainder_Reg\(38) & ((\myDivider|Divisor_Reg\(38)) # (!\myDivider|Add0~75\))) # (!\myDivider|Remainder_Reg\(38) & (\myDivider|Divisor_Reg\(38) & !\myDivider|Add0~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(38),
	datab => \myDivider|Divisor_Reg\(38),
	datad => VCC,
	cin => \myDivider|Add0~75\,
	combout => \myDivider|Add0~76_combout\,
	cout => \myDivider|Add0~77\);

-- Location: LCCOMB_X88_Y19_N2
\myDivider|Add1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~116_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~114_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~114_combout\,
	datab => \myDivider|Add0~76_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~116_combout\);

-- Location: FF_X88_Y19_N3
\myDivider|Remainder_Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~116_combout\,
	asdata => Ain(38),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(38));

-- Location: LCCOMB_X87_Y19_N14
\myDivider|Add1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~117_combout\ = (\myDivider|Divisor_Reg\(39) & ((\myDivider|Remainder_Reg\(39) & (!\myDivider|Add1~115\)) # (!\myDivider|Remainder_Reg\(39) & ((\myDivider|Add1~115\) # (GND))))) # (!\myDivider|Divisor_Reg\(39) & 
-- ((\myDivider|Remainder_Reg\(39) & (\myDivider|Add1~115\ & VCC)) # (!\myDivider|Remainder_Reg\(39) & (!\myDivider|Add1~115\))))
-- \myDivider|Add1~118\ = CARRY((\myDivider|Divisor_Reg\(39) & ((!\myDivider|Add1~115\) # (!\myDivider|Remainder_Reg\(39)))) # (!\myDivider|Divisor_Reg\(39) & (!\myDivider|Remainder_Reg\(39) & !\myDivider|Add1~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(39),
	datab => \myDivider|Remainder_Reg\(39),
	datad => VCC,
	cin => \myDivider|Add1~115\,
	combout => \myDivider|Add1~117_combout\,
	cout => \myDivider|Add1~118\);

-- Location: LCCOMB_X89_Y19_N14
\myDivider|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~78_combout\ = (\myDivider|Remainder_Reg\(39) & ((\myDivider|Divisor_Reg\(39) & (\myDivider|Add0~77\ & VCC)) # (!\myDivider|Divisor_Reg\(39) & (!\myDivider|Add0~77\)))) # (!\myDivider|Remainder_Reg\(39) & ((\myDivider|Divisor_Reg\(39) & 
-- (!\myDivider|Add0~77\)) # (!\myDivider|Divisor_Reg\(39) & ((\myDivider|Add0~77\) # (GND)))))
-- \myDivider|Add0~79\ = CARRY((\myDivider|Remainder_Reg\(39) & (!\myDivider|Divisor_Reg\(39) & !\myDivider|Add0~77\)) # (!\myDivider|Remainder_Reg\(39) & ((!\myDivider|Add0~77\) # (!\myDivider|Divisor_Reg\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(39),
	datab => \myDivider|Divisor_Reg\(39),
	datad => VCC,
	cin => \myDivider|Add0~77\,
	combout => \myDivider|Add0~78_combout\,
	cout => \myDivider|Add0~79\);

-- Location: LCCOMB_X88_Y19_N16
\myDivider|Add1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~119_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~117_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~117_combout\,
	datab => \myDivider|Add0~78_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~119_combout\);

-- Location: FF_X88_Y19_N17
\myDivider|Remainder_Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~119_combout\,
	asdata => Ain(39),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(39));

-- Location: LCCOMB_X89_Y19_N16
\myDivider|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~80_combout\ = ((\myDivider|Divisor_Reg\(40) $ (\myDivider|Remainder_Reg\(40) $ (!\myDivider|Add0~79\)))) # (GND)
-- \myDivider|Add0~81\ = CARRY((\myDivider|Divisor_Reg\(40) & ((\myDivider|Remainder_Reg\(40)) # (!\myDivider|Add0~79\))) # (!\myDivider|Divisor_Reg\(40) & (\myDivider|Remainder_Reg\(40) & !\myDivider|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(40),
	datab => \myDivider|Remainder_Reg\(40),
	datad => VCC,
	cin => \myDivider|Add0~79\,
	combout => \myDivider|Add0~80_combout\,
	cout => \myDivider|Add0~81\);

-- Location: LCCOMB_X87_Y19_N16
\myDivider|Add1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~120_combout\ = ((\myDivider|Remainder_Reg\(40) $ (\myDivider|Divisor_Reg\(40) $ (\myDivider|Add1~118\)))) # (GND)
-- \myDivider|Add1~121\ = CARRY((\myDivider|Remainder_Reg\(40) & ((!\myDivider|Add1~118\) # (!\myDivider|Divisor_Reg\(40)))) # (!\myDivider|Remainder_Reg\(40) & (!\myDivider|Divisor_Reg\(40) & !\myDivider|Add1~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(40),
	datab => \myDivider|Divisor_Reg\(40),
	datad => VCC,
	cin => \myDivider|Add1~118\,
	combout => \myDivider|Add1~120_combout\,
	cout => \myDivider|Add1~121\);

-- Location: LCCOMB_X86_Y19_N16
\myDivider|Add1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~122_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~120_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~80_combout\,
	datab => \myDivider|Add1~120_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~122_combout\);

-- Location: FF_X86_Y19_N17
\myDivider|Remainder_Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~122_combout\,
	asdata => Ain(40),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(40));

-- Location: LCCOMB_X89_Y19_N18
\myDivider|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~82_combout\ = (\myDivider|Divisor_Reg\(41) & ((\myDivider|Remainder_Reg\(41) & (\myDivider|Add0~81\ & VCC)) # (!\myDivider|Remainder_Reg\(41) & (!\myDivider|Add0~81\)))) # (!\myDivider|Divisor_Reg\(41) & ((\myDivider|Remainder_Reg\(41) & 
-- (!\myDivider|Add0~81\)) # (!\myDivider|Remainder_Reg\(41) & ((\myDivider|Add0~81\) # (GND)))))
-- \myDivider|Add0~83\ = CARRY((\myDivider|Divisor_Reg\(41) & (!\myDivider|Remainder_Reg\(41) & !\myDivider|Add0~81\)) # (!\myDivider|Divisor_Reg\(41) & ((!\myDivider|Add0~81\) # (!\myDivider|Remainder_Reg\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(41),
	datab => \myDivider|Remainder_Reg\(41),
	datad => VCC,
	cin => \myDivider|Add0~81\,
	combout => \myDivider|Add0~82_combout\,
	cout => \myDivider|Add0~83\);

-- Location: LCCOMB_X87_Y19_N18
\myDivider|Add1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~123_combout\ = (\myDivider|Remainder_Reg\(41) & ((\myDivider|Divisor_Reg\(41) & (!\myDivider|Add1~121\)) # (!\myDivider|Divisor_Reg\(41) & (\myDivider|Add1~121\ & VCC)))) # (!\myDivider|Remainder_Reg\(41) & ((\myDivider|Divisor_Reg\(41) & 
-- ((\myDivider|Add1~121\) # (GND))) # (!\myDivider|Divisor_Reg\(41) & (!\myDivider|Add1~121\))))
-- \myDivider|Add1~124\ = CARRY((\myDivider|Remainder_Reg\(41) & (\myDivider|Divisor_Reg\(41) & !\myDivider|Add1~121\)) # (!\myDivider|Remainder_Reg\(41) & ((\myDivider|Divisor_Reg\(41)) # (!\myDivider|Add1~121\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(41),
	datab => \myDivider|Divisor_Reg\(41),
	datad => VCC,
	cin => \myDivider|Add1~121\,
	combout => \myDivider|Add1~123_combout\,
	cout => \myDivider|Add1~124\);

-- Location: LCCOMB_X88_Y19_N22
\myDivider|Add1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~125_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~123_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~82_combout\,
	datad => \myDivider|Add1~123_combout\,
	combout => \myDivider|Add1~125_combout\);

-- Location: FF_X88_Y19_N23
\myDivider|Remainder_Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~125_combout\,
	asdata => Ain(41),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(41));

-- Location: LCCOMB_X87_Y19_N20
\myDivider|Add1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~126_combout\ = ((\myDivider|Divisor_Reg\(42) $ (\myDivider|Remainder_Reg\(42) $ (\myDivider|Add1~124\)))) # (GND)
-- \myDivider|Add1~127\ = CARRY((\myDivider|Divisor_Reg\(42) & (\myDivider|Remainder_Reg\(42) & !\myDivider|Add1~124\)) # (!\myDivider|Divisor_Reg\(42) & ((\myDivider|Remainder_Reg\(42)) # (!\myDivider|Add1~124\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(42),
	datab => \myDivider|Remainder_Reg\(42),
	datad => VCC,
	cin => \myDivider|Add1~124\,
	combout => \myDivider|Add1~126_combout\,
	cout => \myDivider|Add1~127\);

-- Location: LCCOMB_X89_Y19_N20
\myDivider|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~84_combout\ = ((\myDivider|Remainder_Reg\(42) $ (\myDivider|Divisor_Reg\(42) $ (!\myDivider|Add0~83\)))) # (GND)
-- \myDivider|Add0~85\ = CARRY((\myDivider|Remainder_Reg\(42) & ((\myDivider|Divisor_Reg\(42)) # (!\myDivider|Add0~83\))) # (!\myDivider|Remainder_Reg\(42) & (\myDivider|Divisor_Reg\(42) & !\myDivider|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(42),
	datab => \myDivider|Divisor_Reg\(42),
	datad => VCC,
	cin => \myDivider|Add0~83\,
	combout => \myDivider|Add0~84_combout\,
	cout => \myDivider|Add0~85\);

-- Location: LCCOMB_X86_Y19_N8
\myDivider|Add1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~128_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~126_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~126_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~84_combout\,
	combout => \myDivider|Add1~128_combout\);

-- Location: FF_X86_Y19_N9
\myDivider|Remainder_Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~128_combout\,
	asdata => Ain(42),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(42));

-- Location: LCCOMB_X89_Y19_N22
\myDivider|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~86_combout\ = (\myDivider|Remainder_Reg\(43) & ((\myDivider|Divisor_Reg\(43) & (\myDivider|Add0~85\ & VCC)) # (!\myDivider|Divisor_Reg\(43) & (!\myDivider|Add0~85\)))) # (!\myDivider|Remainder_Reg\(43) & ((\myDivider|Divisor_Reg\(43) & 
-- (!\myDivider|Add0~85\)) # (!\myDivider|Divisor_Reg\(43) & ((\myDivider|Add0~85\) # (GND)))))
-- \myDivider|Add0~87\ = CARRY((\myDivider|Remainder_Reg\(43) & (!\myDivider|Divisor_Reg\(43) & !\myDivider|Add0~85\)) # (!\myDivider|Remainder_Reg\(43) & ((!\myDivider|Add0~85\) # (!\myDivider|Divisor_Reg\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(43),
	datab => \myDivider|Divisor_Reg\(43),
	datad => VCC,
	cin => \myDivider|Add0~85\,
	combout => \myDivider|Add0~86_combout\,
	cout => \myDivider|Add0~87\);

-- Location: LCCOMB_X87_Y19_N22
\myDivider|Add1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~129_combout\ = (\myDivider|Divisor_Reg\(43) & ((\myDivider|Remainder_Reg\(43) & (!\myDivider|Add1~127\)) # (!\myDivider|Remainder_Reg\(43) & ((\myDivider|Add1~127\) # (GND))))) # (!\myDivider|Divisor_Reg\(43) & 
-- ((\myDivider|Remainder_Reg\(43) & (\myDivider|Add1~127\ & VCC)) # (!\myDivider|Remainder_Reg\(43) & (!\myDivider|Add1~127\))))
-- \myDivider|Add1~130\ = CARRY((\myDivider|Divisor_Reg\(43) & ((!\myDivider|Add1~127\) # (!\myDivider|Remainder_Reg\(43)))) # (!\myDivider|Divisor_Reg\(43) & (!\myDivider|Remainder_Reg\(43) & !\myDivider|Add1~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(43),
	datab => \myDivider|Remainder_Reg\(43),
	datad => VCC,
	cin => \myDivider|Add1~127\,
	combout => \myDivider|Add1~129_combout\,
	cout => \myDivider|Add1~130\);

-- Location: LCCOMB_X88_Y19_N8
\myDivider|Add1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~131_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~129_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~86_combout\,
	datad => \myDivider|Add1~129_combout\,
	combout => \myDivider|Add1~131_combout\);

-- Location: FF_X88_Y19_N9
\myDivider|Remainder_Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~131_combout\,
	asdata => Ain(43),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(43));

-- Location: LCCOMB_X89_Y19_N24
\myDivider|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~88_combout\ = ((\myDivider|Divisor_Reg\(44) $ (\myDivider|Remainder_Reg\(44) $ (!\myDivider|Add0~87\)))) # (GND)
-- \myDivider|Add0~89\ = CARRY((\myDivider|Divisor_Reg\(44) & ((\myDivider|Remainder_Reg\(44)) # (!\myDivider|Add0~87\))) # (!\myDivider|Divisor_Reg\(44) & (\myDivider|Remainder_Reg\(44) & !\myDivider|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(44),
	datab => \myDivider|Remainder_Reg\(44),
	datad => VCC,
	cin => \myDivider|Add0~87\,
	combout => \myDivider|Add0~88_combout\,
	cout => \myDivider|Add0~89\);

-- Location: LCCOMB_X87_Y19_N24
\myDivider|Add1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~132_combout\ = ((\myDivider|Divisor_Reg\(44) $ (\myDivider|Remainder_Reg\(44) $ (\myDivider|Add1~130\)))) # (GND)
-- \myDivider|Add1~133\ = CARRY((\myDivider|Divisor_Reg\(44) & (\myDivider|Remainder_Reg\(44) & !\myDivider|Add1~130\)) # (!\myDivider|Divisor_Reg\(44) & ((\myDivider|Remainder_Reg\(44)) # (!\myDivider|Add1~130\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(44),
	datab => \myDivider|Remainder_Reg\(44),
	datad => VCC,
	cin => \myDivider|Add1~130\,
	combout => \myDivider|Add1~132_combout\,
	cout => \myDivider|Add1~133\);

-- Location: LCCOMB_X86_Y19_N22
\myDivider|Add1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~134_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~132_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~88_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~132_combout\,
	combout => \myDivider|Add1~134_combout\);

-- Location: FF_X86_Y19_N23
\myDivider|Remainder_Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~134_combout\,
	asdata => Ain(44),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(44));

-- Location: LCCOMB_X87_Y19_N26
\myDivider|Add1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~135_combout\ = (\myDivider|Remainder_Reg\(45) & ((\myDivider|Divisor_Reg\(45) & (!\myDivider|Add1~133\)) # (!\myDivider|Divisor_Reg\(45) & (\myDivider|Add1~133\ & VCC)))) # (!\myDivider|Remainder_Reg\(45) & ((\myDivider|Divisor_Reg\(45) & 
-- ((\myDivider|Add1~133\) # (GND))) # (!\myDivider|Divisor_Reg\(45) & (!\myDivider|Add1~133\))))
-- \myDivider|Add1~136\ = CARRY((\myDivider|Remainder_Reg\(45) & (\myDivider|Divisor_Reg\(45) & !\myDivider|Add1~133\)) # (!\myDivider|Remainder_Reg\(45) & ((\myDivider|Divisor_Reg\(45)) # (!\myDivider|Add1~133\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(45),
	datab => \myDivider|Divisor_Reg\(45),
	datad => VCC,
	cin => \myDivider|Add1~133\,
	combout => \myDivider|Add1~135_combout\,
	cout => \myDivider|Add1~136\);

-- Location: LCCOMB_X89_Y19_N26
\myDivider|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~90_combout\ = (\myDivider|Divisor_Reg\(45) & ((\myDivider|Remainder_Reg\(45) & (\myDivider|Add0~89\ & VCC)) # (!\myDivider|Remainder_Reg\(45) & (!\myDivider|Add0~89\)))) # (!\myDivider|Divisor_Reg\(45) & ((\myDivider|Remainder_Reg\(45) & 
-- (!\myDivider|Add0~89\)) # (!\myDivider|Remainder_Reg\(45) & ((\myDivider|Add0~89\) # (GND)))))
-- \myDivider|Add0~91\ = CARRY((\myDivider|Divisor_Reg\(45) & (!\myDivider|Remainder_Reg\(45) & !\myDivider|Add0~89\)) # (!\myDivider|Divisor_Reg\(45) & ((!\myDivider|Add0~89\) # (!\myDivider|Remainder_Reg\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(45),
	datab => \myDivider|Remainder_Reg\(45),
	datad => VCC,
	cin => \myDivider|Add0~89\,
	combout => \myDivider|Add0~90_combout\,
	cout => \myDivider|Add0~91\);

-- Location: LCCOMB_X88_Y22_N2
\myDivider|Add1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~137_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~135_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~135_combout\,
	datab => \myDivider|Add0~90_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~137_combout\);

-- Location: FF_X88_Y22_N3
\myDivider|Remainder_Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~137_combout\,
	asdata => Ain(45),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(45));

-- Location: LCCOMB_X89_Y19_N28
\myDivider|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~92_combout\ = ((\myDivider|Divisor_Reg\(46) $ (\myDivider|Remainder_Reg\(46) $ (!\myDivider|Add0~91\)))) # (GND)
-- \myDivider|Add0~93\ = CARRY((\myDivider|Divisor_Reg\(46) & ((\myDivider|Remainder_Reg\(46)) # (!\myDivider|Add0~91\))) # (!\myDivider|Divisor_Reg\(46) & (\myDivider|Remainder_Reg\(46) & !\myDivider|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(46),
	datab => \myDivider|Remainder_Reg\(46),
	datad => VCC,
	cin => \myDivider|Add0~91\,
	combout => \myDivider|Add0~92_combout\,
	cout => \myDivider|Add0~93\);

-- Location: LCCOMB_X87_Y19_N28
\myDivider|Add1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~138_combout\ = ((\myDivider|Remainder_Reg\(46) $ (\myDivider|Divisor_Reg\(46) $ (\myDivider|Add1~136\)))) # (GND)
-- \myDivider|Add1~139\ = CARRY((\myDivider|Remainder_Reg\(46) & ((!\myDivider|Add1~136\) # (!\myDivider|Divisor_Reg\(46)))) # (!\myDivider|Remainder_Reg\(46) & (!\myDivider|Divisor_Reg\(46) & !\myDivider|Add1~136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(46),
	datab => \myDivider|Divisor_Reg\(46),
	datad => VCC,
	cin => \myDivider|Add1~136\,
	combout => \myDivider|Add1~138_combout\,
	cout => \myDivider|Add1~139\);

-- Location: LCCOMB_X86_Y19_N14
\myDivider|Add1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~140_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~138_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~92_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~138_combout\,
	combout => \myDivider|Add1~140_combout\);

-- Location: FF_X86_Y19_N15
\myDivider|Remainder_Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~140_combout\,
	asdata => Ain(46),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(46));

-- Location: LCCOMB_X89_Y19_N30
\myDivider|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~94_combout\ = (\myDivider|Divisor_Reg\(47) & ((\myDivider|Remainder_Reg\(47) & (\myDivider|Add0~93\ & VCC)) # (!\myDivider|Remainder_Reg\(47) & (!\myDivider|Add0~93\)))) # (!\myDivider|Divisor_Reg\(47) & ((\myDivider|Remainder_Reg\(47) & 
-- (!\myDivider|Add0~93\)) # (!\myDivider|Remainder_Reg\(47) & ((\myDivider|Add0~93\) # (GND)))))
-- \myDivider|Add0~95\ = CARRY((\myDivider|Divisor_Reg\(47) & (!\myDivider|Remainder_Reg\(47) & !\myDivider|Add0~93\)) # (!\myDivider|Divisor_Reg\(47) & ((!\myDivider|Add0~93\) # (!\myDivider|Remainder_Reg\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(47),
	datab => \myDivider|Remainder_Reg\(47),
	datad => VCC,
	cin => \myDivider|Add0~93\,
	combout => \myDivider|Add0~94_combout\,
	cout => \myDivider|Add0~95\);

-- Location: LCCOMB_X87_Y19_N30
\myDivider|Add1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~141_combout\ = (\myDivider|Remainder_Reg\(47) & ((\myDivider|Divisor_Reg\(47) & (!\myDivider|Add1~139\)) # (!\myDivider|Divisor_Reg\(47) & (\myDivider|Add1~139\ & VCC)))) # (!\myDivider|Remainder_Reg\(47) & ((\myDivider|Divisor_Reg\(47) & 
-- ((\myDivider|Add1~139\) # (GND))) # (!\myDivider|Divisor_Reg\(47) & (!\myDivider|Add1~139\))))
-- \myDivider|Add1~142\ = CARRY((\myDivider|Remainder_Reg\(47) & (\myDivider|Divisor_Reg\(47) & !\myDivider|Add1~139\)) # (!\myDivider|Remainder_Reg\(47) & ((\myDivider|Divisor_Reg\(47)) # (!\myDivider|Add1~139\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(47),
	datab => \myDivider|Divisor_Reg\(47),
	datad => VCC,
	cin => \myDivider|Add1~139\,
	combout => \myDivider|Add1~141_combout\,
	cout => \myDivider|Add1~142\);

-- Location: LCCOMB_X88_Y19_N6
\myDivider|Add1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~143_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~141_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~94_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~141_combout\,
	combout => \myDivider|Add1~143_combout\);

-- Location: FF_X88_Y19_N7
\myDivider|Remainder_Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~143_combout\,
	asdata => Ain(47),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(47));

-- Location: LCCOMB_X87_Y18_N0
\myDivider|Add1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~144_combout\ = ((\myDivider|Divisor_Reg\(48) $ (\myDivider|Remainder_Reg\(48) $ (\myDivider|Add1~142\)))) # (GND)
-- \myDivider|Add1~145\ = CARRY((\myDivider|Divisor_Reg\(48) & (\myDivider|Remainder_Reg\(48) & !\myDivider|Add1~142\)) # (!\myDivider|Divisor_Reg\(48) & ((\myDivider|Remainder_Reg\(48)) # (!\myDivider|Add1~142\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(48),
	datab => \myDivider|Remainder_Reg\(48),
	datad => VCC,
	cin => \myDivider|Add1~142\,
	combout => \myDivider|Add1~144_combout\,
	cout => \myDivider|Add1~145\);

-- Location: LCCOMB_X89_Y18_N0
\myDivider|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~96_combout\ = ((\myDivider|Divisor_Reg\(48) $ (\myDivider|Remainder_Reg\(48) $ (!\myDivider|Add0~95\)))) # (GND)
-- \myDivider|Add0~97\ = CARRY((\myDivider|Divisor_Reg\(48) & ((\myDivider|Remainder_Reg\(48)) # (!\myDivider|Add0~95\))) # (!\myDivider|Divisor_Reg\(48) & (\myDivider|Remainder_Reg\(48) & !\myDivider|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(48),
	datab => \myDivider|Remainder_Reg\(48),
	datad => VCC,
	cin => \myDivider|Add0~95\,
	combout => \myDivider|Add0~96_combout\,
	cout => \myDivider|Add0~97\);

-- Location: LCCOMB_X88_Y22_N16
\myDivider|Add1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~146_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~144_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~144_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add0~96_combout\,
	combout => \myDivider|Add1~146_combout\);

-- Location: FF_X88_Y22_N17
\myDivider|Remainder_Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~146_combout\,
	asdata => Ain(48),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(48));

-- Location: LCCOMB_X89_Y18_N2
\myDivider|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~98_combout\ = (\myDivider|Remainder_Reg\(49) & ((\myDivider|Divisor_Reg\(49) & (\myDivider|Add0~97\ & VCC)) # (!\myDivider|Divisor_Reg\(49) & (!\myDivider|Add0~97\)))) # (!\myDivider|Remainder_Reg\(49) & ((\myDivider|Divisor_Reg\(49) & 
-- (!\myDivider|Add0~97\)) # (!\myDivider|Divisor_Reg\(49) & ((\myDivider|Add0~97\) # (GND)))))
-- \myDivider|Add0~99\ = CARRY((\myDivider|Remainder_Reg\(49) & (!\myDivider|Divisor_Reg\(49) & !\myDivider|Add0~97\)) # (!\myDivider|Remainder_Reg\(49) & ((!\myDivider|Add0~97\) # (!\myDivider|Divisor_Reg\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(49),
	datab => \myDivider|Divisor_Reg\(49),
	datad => VCC,
	cin => \myDivider|Add0~97\,
	combout => \myDivider|Add0~98_combout\,
	cout => \myDivider|Add0~99\);

-- Location: LCCOMB_X87_Y18_N2
\myDivider|Add1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~147_combout\ = (\myDivider|Divisor_Reg\(49) & ((\myDivider|Remainder_Reg\(49) & (!\myDivider|Add1~145\)) # (!\myDivider|Remainder_Reg\(49) & ((\myDivider|Add1~145\) # (GND))))) # (!\myDivider|Divisor_Reg\(49) & 
-- ((\myDivider|Remainder_Reg\(49) & (\myDivider|Add1~145\ & VCC)) # (!\myDivider|Remainder_Reg\(49) & (!\myDivider|Add1~145\))))
-- \myDivider|Add1~148\ = CARRY((\myDivider|Divisor_Reg\(49) & ((!\myDivider|Add1~145\) # (!\myDivider|Remainder_Reg\(49)))) # (!\myDivider|Divisor_Reg\(49) & (!\myDivider|Remainder_Reg\(49) & !\myDivider|Add1~145\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(49),
	datab => \myDivider|Remainder_Reg\(49),
	datad => VCC,
	cin => \myDivider|Add1~145\,
	combout => \myDivider|Add1~147_combout\,
	cout => \myDivider|Add1~148\);

-- Location: LCCOMB_X86_Y19_N18
\myDivider|Add1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~149_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~147_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~98_combout\,
	datab => \myDivider|Counter\(0),
	datad => \myDivider|Add1~147_combout\,
	combout => \myDivider|Add1~149_combout\);

-- Location: FF_X86_Y19_N19
\myDivider|Remainder_Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~149_combout\,
	asdata => Ain(49),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(49));

-- Location: LCCOMB_X89_Y18_N4
\myDivider|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~100_combout\ = ((\myDivider|Divisor_Reg\(50) $ (\myDivider|Remainder_Reg\(50) $ (!\myDivider|Add0~99\)))) # (GND)
-- \myDivider|Add0~101\ = CARRY((\myDivider|Divisor_Reg\(50) & ((\myDivider|Remainder_Reg\(50)) # (!\myDivider|Add0~99\))) # (!\myDivider|Divisor_Reg\(50) & (\myDivider|Remainder_Reg\(50) & !\myDivider|Add0~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(50),
	datab => \myDivider|Remainder_Reg\(50),
	datad => VCC,
	cin => \myDivider|Add0~99\,
	combout => \myDivider|Add0~100_combout\,
	cout => \myDivider|Add0~101\);

-- Location: LCCOMB_X87_Y18_N4
\myDivider|Add1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~150_combout\ = ((\myDivider|Remainder_Reg\(50) $ (\myDivider|Divisor_Reg\(50) $ (\myDivider|Add1~148\)))) # (GND)
-- \myDivider|Add1~151\ = CARRY((\myDivider|Remainder_Reg\(50) & ((!\myDivider|Add1~148\) # (!\myDivider|Divisor_Reg\(50)))) # (!\myDivider|Remainder_Reg\(50) & (!\myDivider|Divisor_Reg\(50) & !\myDivider|Add1~148\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(50),
	datab => \myDivider|Divisor_Reg\(50),
	datad => VCC,
	cin => \myDivider|Add1~148\,
	combout => \myDivider|Add1~150_combout\,
	cout => \myDivider|Add1~151\);

-- Location: LCCOMB_X86_Y18_N10
\myDivider|Add1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~152_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~150_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~100_combout\,
	datad => \myDivider|Add1~150_combout\,
	combout => \myDivider|Add1~152_combout\);

-- Location: FF_X86_Y18_N11
\myDivider|Remainder_Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~152_combout\,
	asdata => Ain(50),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(50));

-- Location: LCCOMB_X89_Y18_N6
\myDivider|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~102_combout\ = (\myDivider|Divisor_Reg\(51) & ((\myDivider|Remainder_Reg\(51) & (\myDivider|Add0~101\ & VCC)) # (!\myDivider|Remainder_Reg\(51) & (!\myDivider|Add0~101\)))) # (!\myDivider|Divisor_Reg\(51) & ((\myDivider|Remainder_Reg\(51) 
-- & (!\myDivider|Add0~101\)) # (!\myDivider|Remainder_Reg\(51) & ((\myDivider|Add0~101\) # (GND)))))
-- \myDivider|Add0~103\ = CARRY((\myDivider|Divisor_Reg\(51) & (!\myDivider|Remainder_Reg\(51) & !\myDivider|Add0~101\)) # (!\myDivider|Divisor_Reg\(51) & ((!\myDivider|Add0~101\) # (!\myDivider|Remainder_Reg\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(51),
	datab => \myDivider|Remainder_Reg\(51),
	datad => VCC,
	cin => \myDivider|Add0~101\,
	combout => \myDivider|Add0~102_combout\,
	cout => \myDivider|Add0~103\);

-- Location: LCCOMB_X87_Y18_N6
\myDivider|Add1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~153_combout\ = (\myDivider|Divisor_Reg\(51) & ((\myDivider|Remainder_Reg\(51) & (!\myDivider|Add1~151\)) # (!\myDivider|Remainder_Reg\(51) & ((\myDivider|Add1~151\) # (GND))))) # (!\myDivider|Divisor_Reg\(51) & 
-- ((\myDivider|Remainder_Reg\(51) & (\myDivider|Add1~151\ & VCC)) # (!\myDivider|Remainder_Reg\(51) & (!\myDivider|Add1~151\))))
-- \myDivider|Add1~154\ = CARRY((\myDivider|Divisor_Reg\(51) & ((!\myDivider|Add1~151\) # (!\myDivider|Remainder_Reg\(51)))) # (!\myDivider|Divisor_Reg\(51) & (!\myDivider|Remainder_Reg\(51) & !\myDivider|Add1~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(51),
	datab => \myDivider|Remainder_Reg\(51),
	datad => VCC,
	cin => \myDivider|Add1~151\,
	combout => \myDivider|Add1~153_combout\,
	cout => \myDivider|Add1~154\);

-- Location: LCCOMB_X85_Y18_N4
\myDivider|Add1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~155_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~153_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~102_combout\,
	datad => \myDivider|Add1~153_combout\,
	combout => \myDivider|Add1~155_combout\);

-- Location: FF_X85_Y18_N5
\myDivider|Remainder_Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~155_combout\,
	asdata => Ain(51),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(51));

-- Location: LCCOMB_X89_Y18_N8
\myDivider|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~104_combout\ = ((\myDivider|Divisor_Reg\(52) $ (\myDivider|Remainder_Reg\(52) $ (!\myDivider|Add0~103\)))) # (GND)
-- \myDivider|Add0~105\ = CARRY((\myDivider|Divisor_Reg\(52) & ((\myDivider|Remainder_Reg\(52)) # (!\myDivider|Add0~103\))) # (!\myDivider|Divisor_Reg\(52) & (\myDivider|Remainder_Reg\(52) & !\myDivider|Add0~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(52),
	datab => \myDivider|Remainder_Reg\(52),
	datad => VCC,
	cin => \myDivider|Add0~103\,
	combout => \myDivider|Add0~104_combout\,
	cout => \myDivider|Add0~105\);

-- Location: LCCOMB_X87_Y18_N8
\myDivider|Add1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~156_combout\ = ((\myDivider|Remainder_Reg\(52) $ (\myDivider|Divisor_Reg\(52) $ (\myDivider|Add1~154\)))) # (GND)
-- \myDivider|Add1~157\ = CARRY((\myDivider|Remainder_Reg\(52) & ((!\myDivider|Add1~154\) # (!\myDivider|Divisor_Reg\(52)))) # (!\myDivider|Remainder_Reg\(52) & (!\myDivider|Divisor_Reg\(52) & !\myDivider|Add1~154\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(52),
	datab => \myDivider|Divisor_Reg\(52),
	datad => VCC,
	cin => \myDivider|Add1~154\,
	combout => \myDivider|Add1~156_combout\,
	cout => \myDivider|Add1~157\);

-- Location: LCCOMB_X88_Y22_N14
\myDivider|Add1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~158_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~156_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~104_combout\,
	datad => \myDivider|Add1~156_combout\,
	combout => \myDivider|Add1~158_combout\);

-- Location: FF_X88_Y22_N15
\myDivider|Remainder_Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~158_combout\,
	asdata => Ain(52),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(52));

-- Location: LCCOMB_X89_Y18_N10
\myDivider|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~106_combout\ = (\myDivider|Remainder_Reg\(53) & ((\myDivider|Divisor_Reg\(53) & (\myDivider|Add0~105\ & VCC)) # (!\myDivider|Divisor_Reg\(53) & (!\myDivider|Add0~105\)))) # (!\myDivider|Remainder_Reg\(53) & ((\myDivider|Divisor_Reg\(53) & 
-- (!\myDivider|Add0~105\)) # (!\myDivider|Divisor_Reg\(53) & ((\myDivider|Add0~105\) # (GND)))))
-- \myDivider|Add0~107\ = CARRY((\myDivider|Remainder_Reg\(53) & (!\myDivider|Divisor_Reg\(53) & !\myDivider|Add0~105\)) # (!\myDivider|Remainder_Reg\(53) & ((!\myDivider|Add0~105\) # (!\myDivider|Divisor_Reg\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(53),
	datab => \myDivider|Divisor_Reg\(53),
	datad => VCC,
	cin => \myDivider|Add0~105\,
	combout => \myDivider|Add0~106_combout\,
	cout => \myDivider|Add0~107\);

-- Location: LCCOMB_X87_Y18_N10
\myDivider|Add1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~159_combout\ = (\myDivider|Remainder_Reg\(53) & ((\myDivider|Divisor_Reg\(53) & (!\myDivider|Add1~157\)) # (!\myDivider|Divisor_Reg\(53) & (\myDivider|Add1~157\ & VCC)))) # (!\myDivider|Remainder_Reg\(53) & ((\myDivider|Divisor_Reg\(53) & 
-- ((\myDivider|Add1~157\) # (GND))) # (!\myDivider|Divisor_Reg\(53) & (!\myDivider|Add1~157\))))
-- \myDivider|Add1~160\ = CARRY((\myDivider|Remainder_Reg\(53) & (\myDivider|Divisor_Reg\(53) & !\myDivider|Add1~157\)) # (!\myDivider|Remainder_Reg\(53) & ((\myDivider|Divisor_Reg\(53)) # (!\myDivider|Add1~157\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(53),
	datab => \myDivider|Divisor_Reg\(53),
	datad => VCC,
	cin => \myDivider|Add1~157\,
	combout => \myDivider|Add1~159_combout\,
	cout => \myDivider|Add1~160\);

-- Location: LCCOMB_X86_Y18_N8
\myDivider|Add1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~161_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~159_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~106_combout\,
	datad => \myDivider|Add1~159_combout\,
	combout => \myDivider|Add1~161_combout\);

-- Location: FF_X86_Y18_N9
\myDivider|Remainder_Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~161_combout\,
	asdata => Ain(53),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(53));

-- Location: LCCOMB_X87_Y18_N12
\myDivider|Add1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~162_combout\ = ((\myDivider|Remainder_Reg\(54) $ (\myDivider|Divisor_Reg\(54) $ (\myDivider|Add1~160\)))) # (GND)
-- \myDivider|Add1~163\ = CARRY((\myDivider|Remainder_Reg\(54) & ((!\myDivider|Add1~160\) # (!\myDivider|Divisor_Reg\(54)))) # (!\myDivider|Remainder_Reg\(54) & (!\myDivider|Divisor_Reg\(54) & !\myDivider|Add1~160\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(54),
	datab => \myDivider|Divisor_Reg\(54),
	datad => VCC,
	cin => \myDivider|Add1~160\,
	combout => \myDivider|Add1~162_combout\,
	cout => \myDivider|Add1~163\);

-- Location: LCCOMB_X89_Y18_N12
\myDivider|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~108_combout\ = ((\myDivider|Divisor_Reg\(54) $ (\myDivider|Remainder_Reg\(54) $ (!\myDivider|Add0~107\)))) # (GND)
-- \myDivider|Add0~109\ = CARRY((\myDivider|Divisor_Reg\(54) & ((\myDivider|Remainder_Reg\(54)) # (!\myDivider|Add0~107\))) # (!\myDivider|Divisor_Reg\(54) & (\myDivider|Remainder_Reg\(54) & !\myDivider|Add0~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(54),
	datab => \myDivider|Remainder_Reg\(54),
	datad => VCC,
	cin => \myDivider|Add0~107\,
	combout => \myDivider|Add0~108_combout\,
	cout => \myDivider|Add0~109\);

-- Location: LCCOMB_X86_Y18_N2
\myDivider|Add1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~164_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~162_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~162_combout\,
	datad => \myDivider|Add0~108_combout\,
	combout => \myDivider|Add1~164_combout\);

-- Location: FF_X86_Y18_N3
\myDivider|Remainder_Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~164_combout\,
	asdata => Ain(54),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(54));

-- Location: LCCOMB_X87_Y18_N14
\myDivider|Add1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~165_combout\ = (\myDivider|Remainder_Reg\(55) & ((\myDivider|Divisor_Reg\(55) & (!\myDivider|Add1~163\)) # (!\myDivider|Divisor_Reg\(55) & (\myDivider|Add1~163\ & VCC)))) # (!\myDivider|Remainder_Reg\(55) & ((\myDivider|Divisor_Reg\(55) & 
-- ((\myDivider|Add1~163\) # (GND))) # (!\myDivider|Divisor_Reg\(55) & (!\myDivider|Add1~163\))))
-- \myDivider|Add1~166\ = CARRY((\myDivider|Remainder_Reg\(55) & (\myDivider|Divisor_Reg\(55) & !\myDivider|Add1~163\)) # (!\myDivider|Remainder_Reg\(55) & ((\myDivider|Divisor_Reg\(55)) # (!\myDivider|Add1~163\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(55),
	datab => \myDivider|Divisor_Reg\(55),
	datad => VCC,
	cin => \myDivider|Add1~163\,
	combout => \myDivider|Add1~165_combout\,
	cout => \myDivider|Add1~166\);

-- Location: LCCOMB_X89_Y18_N14
\myDivider|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~110_combout\ = (\myDivider|Remainder_Reg\(55) & ((\myDivider|Divisor_Reg\(55) & (\myDivider|Add0~109\ & VCC)) # (!\myDivider|Divisor_Reg\(55) & (!\myDivider|Add0~109\)))) # (!\myDivider|Remainder_Reg\(55) & ((\myDivider|Divisor_Reg\(55) & 
-- (!\myDivider|Add0~109\)) # (!\myDivider|Divisor_Reg\(55) & ((\myDivider|Add0~109\) # (GND)))))
-- \myDivider|Add0~111\ = CARRY((\myDivider|Remainder_Reg\(55) & (!\myDivider|Divisor_Reg\(55) & !\myDivider|Add0~109\)) # (!\myDivider|Remainder_Reg\(55) & ((!\myDivider|Add0~109\) # (!\myDivider|Divisor_Reg\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(55),
	datab => \myDivider|Divisor_Reg\(55),
	datad => VCC,
	cin => \myDivider|Add0~109\,
	combout => \myDivider|Add0~110_combout\,
	cout => \myDivider|Add0~111\);

-- Location: LCCOMB_X85_Y18_N6
\myDivider|Add1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~167_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~165_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~165_combout\,
	datad => \myDivider|Add0~110_combout\,
	combout => \myDivider|Add1~167_combout\);

-- Location: FF_X85_Y18_N7
\myDivider|Remainder_Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~167_combout\,
	asdata => Ain(55),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(55));

-- Location: LCCOMB_X89_Y18_N16
\myDivider|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~112_combout\ = ((\myDivider|Divisor_Reg\(56) $ (\myDivider|Remainder_Reg\(56) $ (!\myDivider|Add0~111\)))) # (GND)
-- \myDivider|Add0~113\ = CARRY((\myDivider|Divisor_Reg\(56) & ((\myDivider|Remainder_Reg\(56)) # (!\myDivider|Add0~111\))) # (!\myDivider|Divisor_Reg\(56) & (\myDivider|Remainder_Reg\(56) & !\myDivider|Add0~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(56),
	datab => \myDivider|Remainder_Reg\(56),
	datad => VCC,
	cin => \myDivider|Add0~111\,
	combout => \myDivider|Add0~112_combout\,
	cout => \myDivider|Add0~113\);

-- Location: LCCOMB_X87_Y18_N16
\myDivider|Add1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~168_combout\ = ((\myDivider|Remainder_Reg\(56) $ (\myDivider|Divisor_Reg\(56) $ (\myDivider|Add1~166\)))) # (GND)
-- \myDivider|Add1~169\ = CARRY((\myDivider|Remainder_Reg\(56) & ((!\myDivider|Add1~166\) # (!\myDivider|Divisor_Reg\(56)))) # (!\myDivider|Remainder_Reg\(56) & (!\myDivider|Divisor_Reg\(56) & !\myDivider|Add1~166\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(56),
	datab => \myDivider|Divisor_Reg\(56),
	datad => VCC,
	cin => \myDivider|Add1~166\,
	combout => \myDivider|Add1~168_combout\,
	cout => \myDivider|Add1~169\);

-- Location: LCCOMB_X86_Y18_N14
\myDivider|Add1~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~170_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~168_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~112_combout\,
	datad => \myDivider|Add1~168_combout\,
	combout => \myDivider|Add1~170_combout\);

-- Location: FF_X86_Y18_N15
\myDivider|Remainder_Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~170_combout\,
	asdata => Ain(56),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(56));

-- Location: LCCOMB_X87_Y18_N18
\myDivider|Add1~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~171_combout\ = (\myDivider|Remainder_Reg\(57) & ((\myDivider|Divisor_Reg\(57) & (!\myDivider|Add1~169\)) # (!\myDivider|Divisor_Reg\(57) & (\myDivider|Add1~169\ & VCC)))) # (!\myDivider|Remainder_Reg\(57) & ((\myDivider|Divisor_Reg\(57) & 
-- ((\myDivider|Add1~169\) # (GND))) # (!\myDivider|Divisor_Reg\(57) & (!\myDivider|Add1~169\))))
-- \myDivider|Add1~172\ = CARRY((\myDivider|Remainder_Reg\(57) & (\myDivider|Divisor_Reg\(57) & !\myDivider|Add1~169\)) # (!\myDivider|Remainder_Reg\(57) & ((\myDivider|Divisor_Reg\(57)) # (!\myDivider|Add1~169\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(57),
	datab => \myDivider|Divisor_Reg\(57),
	datad => VCC,
	cin => \myDivider|Add1~169\,
	combout => \myDivider|Add1~171_combout\,
	cout => \myDivider|Add1~172\);

-- Location: LCCOMB_X89_Y18_N18
\myDivider|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~114_combout\ = (\myDivider|Remainder_Reg\(57) & ((\myDivider|Divisor_Reg\(57) & (\myDivider|Add0~113\ & VCC)) # (!\myDivider|Divisor_Reg\(57) & (!\myDivider|Add0~113\)))) # (!\myDivider|Remainder_Reg\(57) & ((\myDivider|Divisor_Reg\(57) & 
-- (!\myDivider|Add0~113\)) # (!\myDivider|Divisor_Reg\(57) & ((\myDivider|Add0~113\) # (GND)))))
-- \myDivider|Add0~115\ = CARRY((\myDivider|Remainder_Reg\(57) & (!\myDivider|Divisor_Reg\(57) & !\myDivider|Add0~113\)) # (!\myDivider|Remainder_Reg\(57) & ((!\myDivider|Add0~113\) # (!\myDivider|Divisor_Reg\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(57),
	datab => \myDivider|Divisor_Reg\(57),
	datad => VCC,
	cin => \myDivider|Add0~113\,
	combout => \myDivider|Add0~114_combout\,
	cout => \myDivider|Add0~115\);

-- Location: LCCOMB_X85_Y18_N16
\myDivider|Add1~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~173_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~171_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~171_combout\,
	datad => \myDivider|Add0~114_combout\,
	combout => \myDivider|Add1~173_combout\);

-- Location: FF_X85_Y18_N17
\myDivider|Remainder_Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~173_combout\,
	asdata => Ain(57),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(57));

-- Location: LCCOMB_X87_Y18_N20
\myDivider|Add1~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~174_combout\ = ((\myDivider|Remainder_Reg\(58) $ (\myDivider|Divisor_Reg\(58) $ (\myDivider|Add1~172\)))) # (GND)
-- \myDivider|Add1~175\ = CARRY((\myDivider|Remainder_Reg\(58) & ((!\myDivider|Add1~172\) # (!\myDivider|Divisor_Reg\(58)))) # (!\myDivider|Remainder_Reg\(58) & (!\myDivider|Divisor_Reg\(58) & !\myDivider|Add1~172\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(58),
	datab => \myDivider|Divisor_Reg\(58),
	datad => VCC,
	cin => \myDivider|Add1~172\,
	combout => \myDivider|Add1~174_combout\,
	cout => \myDivider|Add1~175\);

-- Location: LCCOMB_X89_Y18_N20
\myDivider|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~116_combout\ = ((\myDivider|Divisor_Reg\(58) $ (\myDivider|Remainder_Reg\(58) $ (!\myDivider|Add0~115\)))) # (GND)
-- \myDivider|Add0~117\ = CARRY((\myDivider|Divisor_Reg\(58) & ((\myDivider|Remainder_Reg\(58)) # (!\myDivider|Add0~115\))) # (!\myDivider|Divisor_Reg\(58) & (\myDivider|Remainder_Reg\(58) & !\myDivider|Add0~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(58),
	datab => \myDivider|Remainder_Reg\(58),
	datad => VCC,
	cin => \myDivider|Add0~115\,
	combout => \myDivider|Add0~116_combout\,
	cout => \myDivider|Add0~117\);

-- Location: LCCOMB_X86_Y18_N12
\myDivider|Add1~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~176_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~174_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~174_combout\,
	datab => \myDivider|Add0~116_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~176_combout\);

-- Location: FF_X86_Y18_N13
\myDivider|Remainder_Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~176_combout\,
	asdata => Ain(58),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(58));

-- Location: LCCOMB_X87_Y18_N22
\myDivider|Add1~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~177_combout\ = (\myDivider|Divisor_Reg\(59) & ((\myDivider|Remainder_Reg\(59) & (!\myDivider|Add1~175\)) # (!\myDivider|Remainder_Reg\(59) & ((\myDivider|Add1~175\) # (GND))))) # (!\myDivider|Divisor_Reg\(59) & 
-- ((\myDivider|Remainder_Reg\(59) & (\myDivider|Add1~175\ & VCC)) # (!\myDivider|Remainder_Reg\(59) & (!\myDivider|Add1~175\))))
-- \myDivider|Add1~178\ = CARRY((\myDivider|Divisor_Reg\(59) & ((!\myDivider|Add1~175\) # (!\myDivider|Remainder_Reg\(59)))) # (!\myDivider|Divisor_Reg\(59) & (!\myDivider|Remainder_Reg\(59) & !\myDivider|Add1~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(59),
	datab => \myDivider|Remainder_Reg\(59),
	datad => VCC,
	cin => \myDivider|Add1~175\,
	combout => \myDivider|Add1~177_combout\,
	cout => \myDivider|Add1~178\);

-- Location: LCCOMB_X89_Y18_N22
\myDivider|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~118_combout\ = (\myDivider|Divisor_Reg\(59) & ((\myDivider|Remainder_Reg\(59) & (\myDivider|Add0~117\ & VCC)) # (!\myDivider|Remainder_Reg\(59) & (!\myDivider|Add0~117\)))) # (!\myDivider|Divisor_Reg\(59) & ((\myDivider|Remainder_Reg\(59) 
-- & (!\myDivider|Add0~117\)) # (!\myDivider|Remainder_Reg\(59) & ((\myDivider|Add0~117\) # (GND)))))
-- \myDivider|Add0~119\ = CARRY((\myDivider|Divisor_Reg\(59) & (!\myDivider|Remainder_Reg\(59) & !\myDivider|Add0~117\)) # (!\myDivider|Divisor_Reg\(59) & ((!\myDivider|Add0~117\) # (!\myDivider|Remainder_Reg\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(59),
	datab => \myDivider|Remainder_Reg\(59),
	datad => VCC,
	cin => \myDivider|Add0~117\,
	combout => \myDivider|Add0~118_combout\,
	cout => \myDivider|Add0~119\);

-- Location: LCCOMB_X86_Y18_N18
\myDivider|Add1~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~179_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~177_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add1~177_combout\,
	datad => \myDivider|Add0~118_combout\,
	combout => \myDivider|Add1~179_combout\);

-- Location: FF_X86_Y18_N19
\myDivider|Remainder_Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~179_combout\,
	asdata => Ain(59),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(59));

-- Location: LCCOMB_X87_Y18_N24
\myDivider|Add1~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~180_combout\ = ((\myDivider|Remainder_Reg\(60) $ (\myDivider|Divisor_Reg\(60) $ (\myDivider|Add1~178\)))) # (GND)
-- \myDivider|Add1~181\ = CARRY((\myDivider|Remainder_Reg\(60) & ((!\myDivider|Add1~178\) # (!\myDivider|Divisor_Reg\(60)))) # (!\myDivider|Remainder_Reg\(60) & (!\myDivider|Divisor_Reg\(60) & !\myDivider|Add1~178\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(60),
	datab => \myDivider|Divisor_Reg\(60),
	datad => VCC,
	cin => \myDivider|Add1~178\,
	combout => \myDivider|Add1~180_combout\,
	cout => \myDivider|Add1~181\);

-- Location: LCCOMB_X89_Y18_N24
\myDivider|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~120_combout\ = ((\myDivider|Remainder_Reg\(60) $ (\myDivider|Divisor_Reg\(60) $ (!\myDivider|Add0~119\)))) # (GND)
-- \myDivider|Add0~121\ = CARRY((\myDivider|Remainder_Reg\(60) & ((\myDivider|Divisor_Reg\(60)) # (!\myDivider|Add0~119\))) # (!\myDivider|Remainder_Reg\(60) & (\myDivider|Divisor_Reg\(60) & !\myDivider|Add0~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(60),
	datab => \myDivider|Divisor_Reg\(60),
	datad => VCC,
	cin => \myDivider|Add0~119\,
	combout => \myDivider|Add0~120_combout\,
	cout => \myDivider|Add0~121\);

-- Location: LCCOMB_X85_Y18_N18
\myDivider|Add1~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~182_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~180_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~180_combout\,
	datab => \myDivider|Add0~120_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~182_combout\);

-- Location: FF_X85_Y18_N19
\myDivider|Remainder_Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~182_combout\,
	asdata => Ain(60),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(60));

-- Location: LCCOMB_X89_Y18_N26
\myDivider|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~122_combout\ = (\myDivider|Remainder_Reg\(61) & ((\myDivider|Divisor_Reg\(61) & (\myDivider|Add0~121\ & VCC)) # (!\myDivider|Divisor_Reg\(61) & (!\myDivider|Add0~121\)))) # (!\myDivider|Remainder_Reg\(61) & ((\myDivider|Divisor_Reg\(61) & 
-- (!\myDivider|Add0~121\)) # (!\myDivider|Divisor_Reg\(61) & ((\myDivider|Add0~121\) # (GND)))))
-- \myDivider|Add0~123\ = CARRY((\myDivider|Remainder_Reg\(61) & (!\myDivider|Divisor_Reg\(61) & !\myDivider|Add0~121\)) # (!\myDivider|Remainder_Reg\(61) & ((!\myDivider|Add0~121\) # (!\myDivider|Divisor_Reg\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(61),
	datab => \myDivider|Divisor_Reg\(61),
	datad => VCC,
	cin => \myDivider|Add0~121\,
	combout => \myDivider|Add0~122_combout\,
	cout => \myDivider|Add0~123\);

-- Location: LCCOMB_X87_Y18_N26
\myDivider|Add1~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~183_combout\ = (\myDivider|Remainder_Reg\(61) & ((\myDivider|Divisor_Reg\(61) & (!\myDivider|Add1~181\)) # (!\myDivider|Divisor_Reg\(61) & (\myDivider|Add1~181\ & VCC)))) # (!\myDivider|Remainder_Reg\(61) & ((\myDivider|Divisor_Reg\(61) & 
-- ((\myDivider|Add1~181\) # (GND))) # (!\myDivider|Divisor_Reg\(61) & (!\myDivider|Add1~181\))))
-- \myDivider|Add1~184\ = CARRY((\myDivider|Remainder_Reg\(61) & (\myDivider|Divisor_Reg\(61) & !\myDivider|Add1~181\)) # (!\myDivider|Remainder_Reg\(61) & ((\myDivider|Divisor_Reg\(61)) # (!\myDivider|Add1~181\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(61),
	datab => \myDivider|Divisor_Reg\(61),
	datad => VCC,
	cin => \myDivider|Add1~181\,
	combout => \myDivider|Add1~183_combout\,
	cout => \myDivider|Add1~184\);

-- Location: LCCOMB_X86_Y18_N16
\myDivider|Add1~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~185_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~183_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~122_combout\,
	datad => \myDivider|Add1~183_combout\,
	combout => \myDivider|Add1~185_combout\);

-- Location: FF_X86_Y18_N17
\myDivider|Remainder_Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~185_combout\,
	asdata => Ain(61),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(61));

-- Location: LCCOMB_X89_Y18_N28
\myDivider|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~124_combout\ = ((\myDivider|Divisor_Reg\(62) $ (\myDivider|Remainder_Reg\(62) $ (!\myDivider|Add0~123\)))) # (GND)
-- \myDivider|Add0~125\ = CARRY((\myDivider|Divisor_Reg\(62) & ((\myDivider|Remainder_Reg\(62)) # (!\myDivider|Add0~123\))) # (!\myDivider|Divisor_Reg\(62) & (\myDivider|Remainder_Reg\(62) & !\myDivider|Add0~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(62),
	datab => \myDivider|Remainder_Reg\(62),
	datad => VCC,
	cin => \myDivider|Add0~123\,
	combout => \myDivider|Add0~124_combout\,
	cout => \myDivider|Add0~125\);

-- Location: LCCOMB_X87_Y18_N28
\myDivider|Add1~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~186_combout\ = ((\myDivider|Remainder_Reg\(62) $ (\myDivider|Divisor_Reg\(62) $ (\myDivider|Add1~184\)))) # (GND)
-- \myDivider|Add1~187\ = CARRY((\myDivider|Remainder_Reg\(62) & ((!\myDivider|Add1~184\) # (!\myDivider|Divisor_Reg\(62)))) # (!\myDivider|Remainder_Reg\(62) & (!\myDivider|Divisor_Reg\(62) & !\myDivider|Add1~184\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(62),
	datab => \myDivider|Divisor_Reg\(62),
	datad => VCC,
	cin => \myDivider|Add1~184\,
	combout => \myDivider|Add1~186_combout\,
	cout => \myDivider|Add1~187\);

-- Location: LCCOMB_X86_Y18_N28
\myDivider|Add1~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~188_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~186_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~124_combout\,
	datab => \myDivider|Add1~186_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~188_combout\);

-- Location: FF_X86_Y18_N29
\myDivider|Remainder_Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~188_combout\,
	asdata => Ain(62),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(62));

-- Location: LCCOMB_X89_Y18_N30
\myDivider|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~126_combout\ = (\myDivider|Divisor_Reg\(63) & ((\myDivider|Remainder_Reg\(63) & (\myDivider|Add0~125\ & VCC)) # (!\myDivider|Remainder_Reg\(63) & (!\myDivider|Add0~125\)))) # (!\myDivider|Divisor_Reg\(63) & ((\myDivider|Remainder_Reg\(63) 
-- & (!\myDivider|Add0~125\)) # (!\myDivider|Remainder_Reg\(63) & ((\myDivider|Add0~125\) # (GND)))))
-- \myDivider|Add0~127\ = CARRY((\myDivider|Divisor_Reg\(63) & (!\myDivider|Remainder_Reg\(63) & !\myDivider|Add0~125\)) # (!\myDivider|Divisor_Reg\(63) & ((!\myDivider|Add0~125\) # (!\myDivider|Remainder_Reg\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(63),
	datab => \myDivider|Remainder_Reg\(63),
	datad => VCC,
	cin => \myDivider|Add0~125\,
	combout => \myDivider|Add0~126_combout\,
	cout => \myDivider|Add0~127\);

-- Location: LCCOMB_X87_Y18_N30
\myDivider|Add1~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~189_combout\ = (\myDivider|Divisor_Reg\(63) & ((\myDivider|Remainder_Reg\(63) & (!\myDivider|Add1~187\)) # (!\myDivider|Remainder_Reg\(63) & ((\myDivider|Add1~187\) # (GND))))) # (!\myDivider|Divisor_Reg\(63) & 
-- ((\myDivider|Remainder_Reg\(63) & (\myDivider|Add1~187\ & VCC)) # (!\myDivider|Remainder_Reg\(63) & (!\myDivider|Add1~187\))))
-- \myDivider|Add1~190\ = CARRY((\myDivider|Divisor_Reg\(63) & ((!\myDivider|Add1~187\) # (!\myDivider|Remainder_Reg\(63)))) # (!\myDivider|Divisor_Reg\(63) & (!\myDivider|Remainder_Reg\(63) & !\myDivider|Add1~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(63),
	datab => \myDivider|Remainder_Reg\(63),
	datad => VCC,
	cin => \myDivider|Add1~187\,
	combout => \myDivider|Add1~189_combout\,
	cout => \myDivider|Add1~190\);

-- Location: LCCOMB_X85_Y18_N24
\myDivider|Add1~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~191_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~189_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add0~126_combout\,
	datab => \myDivider|Add1~189_combout\,
	datad => \myDivider|Counter\(0),
	combout => \myDivider|Add1~191_combout\);

-- Location: FF_X85_Y18_N25
\myDivider|Remainder_Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~191_combout\,
	asdata => Ain(63),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(63));

-- Location: LCCOMB_X87_Y17_N0
\myDivider|Add1~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~192_combout\ = ((\myDivider|Remainder_Reg\(64) $ (\myDivider|Divisor_Reg\(64) $ (\myDivider|Add1~190\)))) # (GND)
-- \myDivider|Add1~193\ = CARRY((\myDivider|Remainder_Reg\(64) & ((!\myDivider|Add1~190\) # (!\myDivider|Divisor_Reg\(64)))) # (!\myDivider|Remainder_Reg\(64) & (!\myDivider|Divisor_Reg\(64) & !\myDivider|Add1~190\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(64),
	datab => \myDivider|Divisor_Reg\(64),
	datad => VCC,
	cin => \myDivider|Add1~190\,
	combout => \myDivider|Add1~192_combout\,
	cout => \myDivider|Add1~193\);

-- Location: LCCOMB_X89_Y17_N0
\myDivider|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~128_combout\ = ((\myDivider|Divisor_Reg\(64) $ (\myDivider|Remainder_Reg\(64) $ (!\myDivider|Add0~127\)))) # (GND)
-- \myDivider|Add0~129\ = CARRY((\myDivider|Divisor_Reg\(64) & ((\myDivider|Remainder_Reg\(64)) # (!\myDivider|Add0~127\))) # (!\myDivider|Divisor_Reg\(64) & (\myDivider|Remainder_Reg\(64) & !\myDivider|Add0~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(64),
	datab => \myDivider|Remainder_Reg\(64),
	datad => VCC,
	cin => \myDivider|Add0~127\,
	combout => \myDivider|Add0~128_combout\,
	cout => \myDivider|Add0~129\);

-- Location: LCCOMB_X88_Y17_N30
\myDivider|Add1~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~382_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~192_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~192_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~128_combout\,
	combout => \myDivider|Add1~382_combout\);

-- Location: FF_X88_Y17_N31
\myDivider|Remainder_Reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~382_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(64));

-- Location: LCCOMB_X87_Y17_N2
\myDivider|Add1~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~194_combout\ = (\myDivider|Remainder_Reg\(65) & ((\myDivider|Divisor_Reg\(65) & (!\myDivider|Add1~193\)) # (!\myDivider|Divisor_Reg\(65) & (\myDivider|Add1~193\ & VCC)))) # (!\myDivider|Remainder_Reg\(65) & ((\myDivider|Divisor_Reg\(65) & 
-- ((\myDivider|Add1~193\) # (GND))) # (!\myDivider|Divisor_Reg\(65) & (!\myDivider|Add1~193\))))
-- \myDivider|Add1~195\ = CARRY((\myDivider|Remainder_Reg\(65) & (\myDivider|Divisor_Reg\(65) & !\myDivider|Add1~193\)) # (!\myDivider|Remainder_Reg\(65) & ((\myDivider|Divisor_Reg\(65)) # (!\myDivider|Add1~193\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(65),
	datab => \myDivider|Divisor_Reg\(65),
	datad => VCC,
	cin => \myDivider|Add1~193\,
	combout => \myDivider|Add1~194_combout\,
	cout => \myDivider|Add1~195\);

-- Location: LCCOMB_X89_Y17_N2
\myDivider|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~130_combout\ = (\myDivider|Divisor_Reg\(65) & ((\myDivider|Remainder_Reg\(65) & (\myDivider|Add0~129\ & VCC)) # (!\myDivider|Remainder_Reg\(65) & (!\myDivider|Add0~129\)))) # (!\myDivider|Divisor_Reg\(65) & ((\myDivider|Remainder_Reg\(65) 
-- & (!\myDivider|Add0~129\)) # (!\myDivider|Remainder_Reg\(65) & ((\myDivider|Add0~129\) # (GND)))))
-- \myDivider|Add0~131\ = CARRY((\myDivider|Divisor_Reg\(65) & (!\myDivider|Remainder_Reg\(65) & !\myDivider|Add0~129\)) # (!\myDivider|Divisor_Reg\(65) & ((!\myDivider|Add0~129\) # (!\myDivider|Remainder_Reg\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(65),
	datab => \myDivider|Remainder_Reg\(65),
	datad => VCC,
	cin => \myDivider|Add0~129\,
	combout => \myDivider|Add0~130_combout\,
	cout => \myDivider|Add0~131\);

-- Location: LCCOMB_X88_Y17_N20
\myDivider|Add1~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~381_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~194_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~194_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~130_combout\,
	combout => \myDivider|Add1~381_combout\);

-- Location: FF_X88_Y17_N21
\myDivider|Remainder_Reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~381_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(65));

-- Location: LCCOMB_X87_Y17_N4
\myDivider|Add1~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~196_combout\ = ((\myDivider|Divisor_Reg\(66) $ (\myDivider|Remainder_Reg\(66) $ (\myDivider|Add1~195\)))) # (GND)
-- \myDivider|Add1~197\ = CARRY((\myDivider|Divisor_Reg\(66) & (\myDivider|Remainder_Reg\(66) & !\myDivider|Add1~195\)) # (!\myDivider|Divisor_Reg\(66) & ((\myDivider|Remainder_Reg\(66)) # (!\myDivider|Add1~195\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(66),
	datab => \myDivider|Remainder_Reg\(66),
	datad => VCC,
	cin => \myDivider|Add1~195\,
	combout => \myDivider|Add1~196_combout\,
	cout => \myDivider|Add1~197\);

-- Location: LCCOMB_X89_Y17_N4
\myDivider|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~132_combout\ = ((\myDivider|Divisor_Reg\(66) $ (\myDivider|Remainder_Reg\(66) $ (!\myDivider|Add0~131\)))) # (GND)
-- \myDivider|Add0~133\ = CARRY((\myDivider|Divisor_Reg\(66) & ((\myDivider|Remainder_Reg\(66)) # (!\myDivider|Add0~131\))) # (!\myDivider|Divisor_Reg\(66) & (\myDivider|Remainder_Reg\(66) & !\myDivider|Add0~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(66),
	datab => \myDivider|Remainder_Reg\(66),
	datad => VCC,
	cin => \myDivider|Add0~131\,
	combout => \myDivider|Add0~132_combout\,
	cout => \myDivider|Add0~133\);

-- Location: LCCOMB_X88_Y17_N26
\myDivider|Add1~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~380_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~196_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~196_combout\,
	datad => \myDivider|Add0~132_combout\,
	combout => \myDivider|Add1~380_combout\);

-- Location: FF_X88_Y17_N27
\myDivider|Remainder_Reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~380_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(66));

-- Location: LCCOMB_X87_Y17_N6
\myDivider|Add1~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~198_combout\ = (\myDivider|Divisor_Reg\(67) & ((\myDivider|Remainder_Reg\(67) & (!\myDivider|Add1~197\)) # (!\myDivider|Remainder_Reg\(67) & ((\myDivider|Add1~197\) # (GND))))) # (!\myDivider|Divisor_Reg\(67) & 
-- ((\myDivider|Remainder_Reg\(67) & (\myDivider|Add1~197\ & VCC)) # (!\myDivider|Remainder_Reg\(67) & (!\myDivider|Add1~197\))))
-- \myDivider|Add1~199\ = CARRY((\myDivider|Divisor_Reg\(67) & ((!\myDivider|Add1~197\) # (!\myDivider|Remainder_Reg\(67)))) # (!\myDivider|Divisor_Reg\(67) & (!\myDivider|Remainder_Reg\(67) & !\myDivider|Add1~197\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(67),
	datab => \myDivider|Remainder_Reg\(67),
	datad => VCC,
	cin => \myDivider|Add1~197\,
	combout => \myDivider|Add1~198_combout\,
	cout => \myDivider|Add1~199\);

-- Location: LCCOMB_X89_Y17_N6
\myDivider|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~134_combout\ = (\myDivider|Remainder_Reg\(67) & ((\myDivider|Divisor_Reg\(67) & (\myDivider|Add0~133\ & VCC)) # (!\myDivider|Divisor_Reg\(67) & (!\myDivider|Add0~133\)))) # (!\myDivider|Remainder_Reg\(67) & ((\myDivider|Divisor_Reg\(67) & 
-- (!\myDivider|Add0~133\)) # (!\myDivider|Divisor_Reg\(67) & ((\myDivider|Add0~133\) # (GND)))))
-- \myDivider|Add0~135\ = CARRY((\myDivider|Remainder_Reg\(67) & (!\myDivider|Divisor_Reg\(67) & !\myDivider|Add0~133\)) # (!\myDivider|Remainder_Reg\(67) & ((!\myDivider|Add0~133\) # (!\myDivider|Divisor_Reg\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(67),
	datab => \myDivider|Divisor_Reg\(67),
	datad => VCC,
	cin => \myDivider|Add0~133\,
	combout => \myDivider|Add0~134_combout\,
	cout => \myDivider|Add0~135\);

-- Location: LCCOMB_X88_Y17_N12
\myDivider|Add1~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~379_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~198_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~198_combout\,
	datad => \myDivider|Add0~134_combout\,
	combout => \myDivider|Add1~379_combout\);

-- Location: FF_X88_Y17_N13
\myDivider|Remainder_Reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~379_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(67));

-- Location: LCCOMB_X89_Y17_N8
\myDivider|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~136_combout\ = ((\myDivider|Divisor_Reg\(68) $ (\myDivider|Remainder_Reg\(68) $ (!\myDivider|Add0~135\)))) # (GND)
-- \myDivider|Add0~137\ = CARRY((\myDivider|Divisor_Reg\(68) & ((\myDivider|Remainder_Reg\(68)) # (!\myDivider|Add0~135\))) # (!\myDivider|Divisor_Reg\(68) & (\myDivider|Remainder_Reg\(68) & !\myDivider|Add0~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(68),
	datab => \myDivider|Remainder_Reg\(68),
	datad => VCC,
	cin => \myDivider|Add0~135\,
	combout => \myDivider|Add0~136_combout\,
	cout => \myDivider|Add0~137\);

-- Location: LCCOMB_X87_Y17_N8
\myDivider|Add1~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~200_combout\ = ((\myDivider|Divisor_Reg\(68) $ (\myDivider|Remainder_Reg\(68) $ (\myDivider|Add1~199\)))) # (GND)
-- \myDivider|Add1~201\ = CARRY((\myDivider|Divisor_Reg\(68) & (\myDivider|Remainder_Reg\(68) & !\myDivider|Add1~199\)) # (!\myDivider|Divisor_Reg\(68) & ((\myDivider|Remainder_Reg\(68)) # (!\myDivider|Add1~199\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(68),
	datab => \myDivider|Remainder_Reg\(68),
	datad => VCC,
	cin => \myDivider|Add1~199\,
	combout => \myDivider|Add1~200_combout\,
	cout => \myDivider|Add1~201\);

-- Location: LCCOMB_X88_Y17_N22
\myDivider|Add1~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~378_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~200_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~136_combout\,
	datad => \myDivider|Add1~200_combout\,
	combout => \myDivider|Add1~378_combout\);

-- Location: FF_X88_Y17_N23
\myDivider|Remainder_Reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~378_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(68));

-- Location: LCCOMB_X89_Y17_N10
\myDivider|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~138_combout\ = (\myDivider|Divisor_Reg\(69) & ((\myDivider|Remainder_Reg\(69) & (\myDivider|Add0~137\ & VCC)) # (!\myDivider|Remainder_Reg\(69) & (!\myDivider|Add0~137\)))) # (!\myDivider|Divisor_Reg\(69) & ((\myDivider|Remainder_Reg\(69) 
-- & (!\myDivider|Add0~137\)) # (!\myDivider|Remainder_Reg\(69) & ((\myDivider|Add0~137\) # (GND)))))
-- \myDivider|Add0~139\ = CARRY((\myDivider|Divisor_Reg\(69) & (!\myDivider|Remainder_Reg\(69) & !\myDivider|Add0~137\)) # (!\myDivider|Divisor_Reg\(69) & ((!\myDivider|Add0~137\) # (!\myDivider|Remainder_Reg\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(69),
	datab => \myDivider|Remainder_Reg\(69),
	datad => VCC,
	cin => \myDivider|Add0~137\,
	combout => \myDivider|Add0~138_combout\,
	cout => \myDivider|Add0~139\);

-- Location: LCCOMB_X87_Y17_N10
\myDivider|Add1~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~202_combout\ = (\myDivider|Divisor_Reg\(69) & ((\myDivider|Remainder_Reg\(69) & (!\myDivider|Add1~201\)) # (!\myDivider|Remainder_Reg\(69) & ((\myDivider|Add1~201\) # (GND))))) # (!\myDivider|Divisor_Reg\(69) & 
-- ((\myDivider|Remainder_Reg\(69) & (\myDivider|Add1~201\ & VCC)) # (!\myDivider|Remainder_Reg\(69) & (!\myDivider|Add1~201\))))
-- \myDivider|Add1~203\ = CARRY((\myDivider|Divisor_Reg\(69) & ((!\myDivider|Add1~201\) # (!\myDivider|Remainder_Reg\(69)))) # (!\myDivider|Divisor_Reg\(69) & (!\myDivider|Remainder_Reg\(69) & !\myDivider|Add1~201\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(69),
	datab => \myDivider|Remainder_Reg\(69),
	datad => VCC,
	cin => \myDivider|Add1~201\,
	combout => \myDivider|Add1~202_combout\,
	cout => \myDivider|Add1~203\);

-- Location: LCCOMB_X88_Y17_N28
\myDivider|Add1~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~377_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~202_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~138_combout\,
	datad => \myDivider|Add1~202_combout\,
	combout => \myDivider|Add1~377_combout\);

-- Location: FF_X88_Y17_N29
\myDivider|Remainder_Reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~377_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(69));

-- Location: LCCOMB_X89_Y17_N12
\myDivider|Add0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~140_combout\ = ((\myDivider|Divisor_Reg\(70) $ (\myDivider|Remainder_Reg\(70) $ (!\myDivider|Add0~139\)))) # (GND)
-- \myDivider|Add0~141\ = CARRY((\myDivider|Divisor_Reg\(70) & ((\myDivider|Remainder_Reg\(70)) # (!\myDivider|Add0~139\))) # (!\myDivider|Divisor_Reg\(70) & (\myDivider|Remainder_Reg\(70) & !\myDivider|Add0~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(70),
	datab => \myDivider|Remainder_Reg\(70),
	datad => VCC,
	cin => \myDivider|Add0~139\,
	combout => \myDivider|Add0~140_combout\,
	cout => \myDivider|Add0~141\);

-- Location: LCCOMB_X87_Y17_N12
\myDivider|Add1~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~204_combout\ = ((\myDivider|Divisor_Reg\(70) $ (\myDivider|Remainder_Reg\(70) $ (\myDivider|Add1~203\)))) # (GND)
-- \myDivider|Add1~205\ = CARRY((\myDivider|Divisor_Reg\(70) & (\myDivider|Remainder_Reg\(70) & !\myDivider|Add1~203\)) # (!\myDivider|Divisor_Reg\(70) & ((\myDivider|Remainder_Reg\(70)) # (!\myDivider|Add1~203\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(70),
	datab => \myDivider|Remainder_Reg\(70),
	datad => VCC,
	cin => \myDivider|Add1~203\,
	combout => \myDivider|Add1~204_combout\,
	cout => \myDivider|Add1~205\);

-- Location: LCCOMB_X88_Y17_N18
\myDivider|Add1~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~376_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~204_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~140_combout\,
	datad => \myDivider|Add1~204_combout\,
	combout => \myDivider|Add1~376_combout\);

-- Location: FF_X88_Y17_N19
\myDivider|Remainder_Reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~376_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(70));

-- Location: LCCOMB_X89_Y17_N14
\myDivider|Add0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~142_combout\ = (\myDivider|Remainder_Reg\(71) & ((\myDivider|Divisor_Reg\(71) & (\myDivider|Add0~141\ & VCC)) # (!\myDivider|Divisor_Reg\(71) & (!\myDivider|Add0~141\)))) # (!\myDivider|Remainder_Reg\(71) & ((\myDivider|Divisor_Reg\(71) & 
-- (!\myDivider|Add0~141\)) # (!\myDivider|Divisor_Reg\(71) & ((\myDivider|Add0~141\) # (GND)))))
-- \myDivider|Add0~143\ = CARRY((\myDivider|Remainder_Reg\(71) & (!\myDivider|Divisor_Reg\(71) & !\myDivider|Add0~141\)) # (!\myDivider|Remainder_Reg\(71) & ((!\myDivider|Add0~141\) # (!\myDivider|Divisor_Reg\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(71),
	datab => \myDivider|Divisor_Reg\(71),
	datad => VCC,
	cin => \myDivider|Add0~141\,
	combout => \myDivider|Add0~142_combout\,
	cout => \myDivider|Add0~143\);

-- Location: LCCOMB_X87_Y17_N14
\myDivider|Add1~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~206_combout\ = (\myDivider|Divisor_Reg\(71) & ((\myDivider|Remainder_Reg\(71) & (!\myDivider|Add1~205\)) # (!\myDivider|Remainder_Reg\(71) & ((\myDivider|Add1~205\) # (GND))))) # (!\myDivider|Divisor_Reg\(71) & 
-- ((\myDivider|Remainder_Reg\(71) & (\myDivider|Add1~205\ & VCC)) # (!\myDivider|Remainder_Reg\(71) & (!\myDivider|Add1~205\))))
-- \myDivider|Add1~207\ = CARRY((\myDivider|Divisor_Reg\(71) & ((!\myDivider|Add1~205\) # (!\myDivider|Remainder_Reg\(71)))) # (!\myDivider|Divisor_Reg\(71) & (!\myDivider|Remainder_Reg\(71) & !\myDivider|Add1~205\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(71),
	datab => \myDivider|Remainder_Reg\(71),
	datad => VCC,
	cin => \myDivider|Add1~205\,
	combout => \myDivider|Add1~206_combout\,
	cout => \myDivider|Add1~207\);

-- Location: LCCOMB_X88_Y17_N8
\myDivider|Add1~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~375_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~206_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~142_combout\,
	datad => \myDivider|Add1~206_combout\,
	combout => \myDivider|Add1~375_combout\);

-- Location: FF_X88_Y17_N9
\myDivider|Remainder_Reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~375_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(71));

-- Location: LCCOMB_X87_Y17_N16
\myDivider|Add1~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~208_combout\ = ((\myDivider|Divisor_Reg\(72) $ (\myDivider|Remainder_Reg\(72) $ (\myDivider|Add1~207\)))) # (GND)
-- \myDivider|Add1~209\ = CARRY((\myDivider|Divisor_Reg\(72) & (\myDivider|Remainder_Reg\(72) & !\myDivider|Add1~207\)) # (!\myDivider|Divisor_Reg\(72) & ((\myDivider|Remainder_Reg\(72)) # (!\myDivider|Add1~207\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(72),
	datab => \myDivider|Remainder_Reg\(72),
	datad => VCC,
	cin => \myDivider|Add1~207\,
	combout => \myDivider|Add1~208_combout\,
	cout => \myDivider|Add1~209\);

-- Location: LCCOMB_X89_Y17_N16
\myDivider|Add0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~144_combout\ = ((\myDivider|Remainder_Reg\(72) $ (\myDivider|Divisor_Reg\(72) $ (!\myDivider|Add0~143\)))) # (GND)
-- \myDivider|Add0~145\ = CARRY((\myDivider|Remainder_Reg\(72) & ((\myDivider|Divisor_Reg\(72)) # (!\myDivider|Add0~143\))) # (!\myDivider|Remainder_Reg\(72) & (\myDivider|Divisor_Reg\(72) & !\myDivider|Add0~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(72),
	datab => \myDivider|Divisor_Reg\(72),
	datad => VCC,
	cin => \myDivider|Add0~143\,
	combout => \myDivider|Add0~144_combout\,
	cout => \myDivider|Add0~145\);

-- Location: LCCOMB_X88_Y17_N10
\myDivider|Add1~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~374_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~208_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~208_combout\,
	datad => \myDivider|Add0~144_combout\,
	combout => \myDivider|Add1~374_combout\);

-- Location: FF_X88_Y17_N11
\myDivider|Remainder_Reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~374_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(72));

-- Location: LCCOMB_X87_Y17_N18
\myDivider|Add1~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~210_combout\ = (\myDivider|Divisor_Reg\(73) & ((\myDivider|Remainder_Reg\(73) & (!\myDivider|Add1~209\)) # (!\myDivider|Remainder_Reg\(73) & ((\myDivider|Add1~209\) # (GND))))) # (!\myDivider|Divisor_Reg\(73) & 
-- ((\myDivider|Remainder_Reg\(73) & (\myDivider|Add1~209\ & VCC)) # (!\myDivider|Remainder_Reg\(73) & (!\myDivider|Add1~209\))))
-- \myDivider|Add1~211\ = CARRY((\myDivider|Divisor_Reg\(73) & ((!\myDivider|Add1~209\) # (!\myDivider|Remainder_Reg\(73)))) # (!\myDivider|Divisor_Reg\(73) & (!\myDivider|Remainder_Reg\(73) & !\myDivider|Add1~209\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(73),
	datab => \myDivider|Remainder_Reg\(73),
	datad => VCC,
	cin => \myDivider|Add1~209\,
	combout => \myDivider|Add1~210_combout\,
	cout => \myDivider|Add1~211\);

-- Location: LCCOMB_X89_Y17_N18
\myDivider|Add0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~146_combout\ = (\myDivider|Remainder_Reg\(73) & ((\myDivider|Divisor_Reg\(73) & (\myDivider|Add0~145\ & VCC)) # (!\myDivider|Divisor_Reg\(73) & (!\myDivider|Add0~145\)))) # (!\myDivider|Remainder_Reg\(73) & ((\myDivider|Divisor_Reg\(73) & 
-- (!\myDivider|Add0~145\)) # (!\myDivider|Divisor_Reg\(73) & ((\myDivider|Add0~145\) # (GND)))))
-- \myDivider|Add0~147\ = CARRY((\myDivider|Remainder_Reg\(73) & (!\myDivider|Divisor_Reg\(73) & !\myDivider|Add0~145\)) # (!\myDivider|Remainder_Reg\(73) & ((!\myDivider|Add0~145\) # (!\myDivider|Divisor_Reg\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(73),
	datab => \myDivider|Divisor_Reg\(73),
	datad => VCC,
	cin => \myDivider|Add0~145\,
	combout => \myDivider|Add0~146_combout\,
	cout => \myDivider|Add0~147\);

-- Location: LCCOMB_X88_Y17_N0
\myDivider|Add1~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~373_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~210_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~210_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~146_combout\,
	combout => \myDivider|Add1~373_combout\);

-- Location: FF_X88_Y17_N1
\myDivider|Remainder_Reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~373_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(73));

-- Location: LCCOMB_X89_Y17_N20
\myDivider|Add0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~148_combout\ = ((\myDivider|Remainder_Reg\(74) $ (\myDivider|Divisor_Reg\(74) $ (!\myDivider|Add0~147\)))) # (GND)
-- \myDivider|Add0~149\ = CARRY((\myDivider|Remainder_Reg\(74) & ((\myDivider|Divisor_Reg\(74)) # (!\myDivider|Add0~147\))) # (!\myDivider|Remainder_Reg\(74) & (\myDivider|Divisor_Reg\(74) & !\myDivider|Add0~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(74),
	datab => \myDivider|Divisor_Reg\(74),
	datad => VCC,
	cin => \myDivider|Add0~147\,
	combout => \myDivider|Add0~148_combout\,
	cout => \myDivider|Add0~149\);

-- Location: LCCOMB_X87_Y17_N20
\myDivider|Add1~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~212_combout\ = ((\myDivider|Divisor_Reg\(74) $ (\myDivider|Remainder_Reg\(74) $ (\myDivider|Add1~211\)))) # (GND)
-- \myDivider|Add1~213\ = CARRY((\myDivider|Divisor_Reg\(74) & (\myDivider|Remainder_Reg\(74) & !\myDivider|Add1~211\)) # (!\myDivider|Divisor_Reg\(74) & ((\myDivider|Remainder_Reg\(74)) # (!\myDivider|Add1~211\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(74),
	datab => \myDivider|Remainder_Reg\(74),
	datad => VCC,
	cin => \myDivider|Add1~211\,
	combout => \myDivider|Add1~212_combout\,
	cout => \myDivider|Add1~213\);

-- Location: LCCOMB_X88_Y17_N14
\myDivider|Add1~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~372_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~212_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~148_combout\,
	datad => \myDivider|Add1~212_combout\,
	combout => \myDivider|Add1~372_combout\);

-- Location: FF_X88_Y17_N15
\myDivider|Remainder_Reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~372_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(74));

-- Location: LCCOMB_X87_Y17_N22
\myDivider|Add1~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~214_combout\ = (\myDivider|Divisor_Reg\(75) & ((\myDivider|Remainder_Reg\(75) & (!\myDivider|Add1~213\)) # (!\myDivider|Remainder_Reg\(75) & ((\myDivider|Add1~213\) # (GND))))) # (!\myDivider|Divisor_Reg\(75) & 
-- ((\myDivider|Remainder_Reg\(75) & (\myDivider|Add1~213\ & VCC)) # (!\myDivider|Remainder_Reg\(75) & (!\myDivider|Add1~213\))))
-- \myDivider|Add1~215\ = CARRY((\myDivider|Divisor_Reg\(75) & ((!\myDivider|Add1~213\) # (!\myDivider|Remainder_Reg\(75)))) # (!\myDivider|Divisor_Reg\(75) & (!\myDivider|Remainder_Reg\(75) & !\myDivider|Add1~213\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(75),
	datab => \myDivider|Remainder_Reg\(75),
	datad => VCC,
	cin => \myDivider|Add1~213\,
	combout => \myDivider|Add1~214_combout\,
	cout => \myDivider|Add1~215\);

-- Location: LCCOMB_X89_Y17_N22
\myDivider|Add0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~150_combout\ = (\myDivider|Divisor_Reg\(75) & ((\myDivider|Remainder_Reg\(75) & (\myDivider|Add0~149\ & VCC)) # (!\myDivider|Remainder_Reg\(75) & (!\myDivider|Add0~149\)))) # (!\myDivider|Divisor_Reg\(75) & ((\myDivider|Remainder_Reg\(75) 
-- & (!\myDivider|Add0~149\)) # (!\myDivider|Remainder_Reg\(75) & ((\myDivider|Add0~149\) # (GND)))))
-- \myDivider|Add0~151\ = CARRY((\myDivider|Divisor_Reg\(75) & (!\myDivider|Remainder_Reg\(75) & !\myDivider|Add0~149\)) # (!\myDivider|Divisor_Reg\(75) & ((!\myDivider|Add0~149\) # (!\myDivider|Remainder_Reg\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(75),
	datab => \myDivider|Remainder_Reg\(75),
	datad => VCC,
	cin => \myDivider|Add0~149\,
	combout => \myDivider|Add0~150_combout\,
	cout => \myDivider|Add0~151\);

-- Location: LCCOMB_X88_Y17_N24
\myDivider|Add1~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~371_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~214_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~214_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~150_combout\,
	combout => \myDivider|Add1~371_combout\);

-- Location: FF_X88_Y17_N25
\myDivider|Remainder_Reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~371_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(75));

-- Location: LCCOMB_X89_Y17_N24
\myDivider|Add0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~152_combout\ = ((\myDivider|Divisor_Reg\(76) $ (\myDivider|Remainder_Reg\(76) $ (!\myDivider|Add0~151\)))) # (GND)
-- \myDivider|Add0~153\ = CARRY((\myDivider|Divisor_Reg\(76) & ((\myDivider|Remainder_Reg\(76)) # (!\myDivider|Add0~151\))) # (!\myDivider|Divisor_Reg\(76) & (\myDivider|Remainder_Reg\(76) & !\myDivider|Add0~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(76),
	datab => \myDivider|Remainder_Reg\(76),
	datad => VCC,
	cin => \myDivider|Add0~151\,
	combout => \myDivider|Add0~152_combout\,
	cout => \myDivider|Add0~153\);

-- Location: LCCOMB_X87_Y17_N24
\myDivider|Add1~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~216_combout\ = ((\myDivider|Remainder_Reg\(76) $ (\myDivider|Divisor_Reg\(76) $ (\myDivider|Add1~215\)))) # (GND)
-- \myDivider|Add1~217\ = CARRY((\myDivider|Remainder_Reg\(76) & ((!\myDivider|Add1~215\) # (!\myDivider|Divisor_Reg\(76)))) # (!\myDivider|Remainder_Reg\(76) & (!\myDivider|Divisor_Reg\(76) & !\myDivider|Add1~215\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(76),
	datab => \myDivider|Divisor_Reg\(76),
	datad => VCC,
	cin => \myDivider|Add1~215\,
	combout => \myDivider|Add1~216_combout\,
	cout => \myDivider|Add1~217\);

-- Location: LCCOMB_X88_Y17_N6
\myDivider|Add1~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~370_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~216_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~152_combout\,
	datad => \myDivider|Add1~216_combout\,
	combout => \myDivider|Add1~370_combout\);

-- Location: FF_X88_Y17_N7
\myDivider|Remainder_Reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~370_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(76));

-- Location: LCCOMB_X87_Y17_N26
\myDivider|Add1~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~218_combout\ = (\myDivider|Divisor_Reg\(77) & ((\myDivider|Remainder_Reg\(77) & (!\myDivider|Add1~217\)) # (!\myDivider|Remainder_Reg\(77) & ((\myDivider|Add1~217\) # (GND))))) # (!\myDivider|Divisor_Reg\(77) & 
-- ((\myDivider|Remainder_Reg\(77) & (\myDivider|Add1~217\ & VCC)) # (!\myDivider|Remainder_Reg\(77) & (!\myDivider|Add1~217\))))
-- \myDivider|Add1~219\ = CARRY((\myDivider|Divisor_Reg\(77) & ((!\myDivider|Add1~217\) # (!\myDivider|Remainder_Reg\(77)))) # (!\myDivider|Divisor_Reg\(77) & (!\myDivider|Remainder_Reg\(77) & !\myDivider|Add1~217\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(77),
	datab => \myDivider|Remainder_Reg\(77),
	datad => VCC,
	cin => \myDivider|Add1~217\,
	combout => \myDivider|Add1~218_combout\,
	cout => \myDivider|Add1~219\);

-- Location: LCCOMB_X89_Y17_N26
\myDivider|Add0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~154_combout\ = (\myDivider|Remainder_Reg\(77) & ((\myDivider|Divisor_Reg\(77) & (\myDivider|Add0~153\ & VCC)) # (!\myDivider|Divisor_Reg\(77) & (!\myDivider|Add0~153\)))) # (!\myDivider|Remainder_Reg\(77) & ((\myDivider|Divisor_Reg\(77) & 
-- (!\myDivider|Add0~153\)) # (!\myDivider|Divisor_Reg\(77) & ((\myDivider|Add0~153\) # (GND)))))
-- \myDivider|Add0~155\ = CARRY((\myDivider|Remainder_Reg\(77) & (!\myDivider|Divisor_Reg\(77) & !\myDivider|Add0~153\)) # (!\myDivider|Remainder_Reg\(77) & ((!\myDivider|Add0~153\) # (!\myDivider|Divisor_Reg\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(77),
	datab => \myDivider|Divisor_Reg\(77),
	datad => VCC,
	cin => \myDivider|Add0~153\,
	combout => \myDivider|Add0~154_combout\,
	cout => \myDivider|Add0~155\);

-- Location: LCCOMB_X88_Y17_N16
\myDivider|Add1~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~369_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~218_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~218_combout\,
	datad => \myDivider|Add0~154_combout\,
	combout => \myDivider|Add1~369_combout\);

-- Location: FF_X88_Y17_N17
\myDivider|Remainder_Reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~369_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(77));

-- Location: LCCOMB_X87_Y17_N28
\myDivider|Add1~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~220_combout\ = ((\myDivider|Remainder_Reg\(78) $ (\myDivider|Divisor_Reg\(78) $ (\myDivider|Add1~219\)))) # (GND)
-- \myDivider|Add1~221\ = CARRY((\myDivider|Remainder_Reg\(78) & ((!\myDivider|Add1~219\) # (!\myDivider|Divisor_Reg\(78)))) # (!\myDivider|Remainder_Reg\(78) & (!\myDivider|Divisor_Reg\(78) & !\myDivider|Add1~219\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(78),
	datab => \myDivider|Divisor_Reg\(78),
	datad => VCC,
	cin => \myDivider|Add1~219\,
	combout => \myDivider|Add1~220_combout\,
	cout => \myDivider|Add1~221\);

-- Location: LCCOMB_X89_Y17_N28
\myDivider|Add0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~156_combout\ = ((\myDivider|Remainder_Reg\(78) $ (\myDivider|Divisor_Reg\(78) $ (!\myDivider|Add0~155\)))) # (GND)
-- \myDivider|Add0~157\ = CARRY((\myDivider|Remainder_Reg\(78) & ((\myDivider|Divisor_Reg\(78)) # (!\myDivider|Add0~155\))) # (!\myDivider|Remainder_Reg\(78) & (\myDivider|Divisor_Reg\(78) & !\myDivider|Add0~155\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(78),
	datab => \myDivider|Divisor_Reg\(78),
	datad => VCC,
	cin => \myDivider|Add0~155\,
	combout => \myDivider|Add0~156_combout\,
	cout => \myDivider|Add0~157\);

-- Location: LCCOMB_X88_Y17_N2
\myDivider|Add1~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~368_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~220_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~220_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~156_combout\,
	combout => \myDivider|Add1~368_combout\);

-- Location: FF_X88_Y17_N3
\myDivider|Remainder_Reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~368_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(78));

-- Location: LCCOMB_X89_Y17_N30
\myDivider|Add0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~158_combout\ = (\myDivider|Divisor_Reg\(79) & ((\myDivider|Remainder_Reg\(79) & (\myDivider|Add0~157\ & VCC)) # (!\myDivider|Remainder_Reg\(79) & (!\myDivider|Add0~157\)))) # (!\myDivider|Divisor_Reg\(79) & ((\myDivider|Remainder_Reg\(79) 
-- & (!\myDivider|Add0~157\)) # (!\myDivider|Remainder_Reg\(79) & ((\myDivider|Add0~157\) # (GND)))))
-- \myDivider|Add0~159\ = CARRY((\myDivider|Divisor_Reg\(79) & (!\myDivider|Remainder_Reg\(79) & !\myDivider|Add0~157\)) # (!\myDivider|Divisor_Reg\(79) & ((!\myDivider|Add0~157\) # (!\myDivider|Remainder_Reg\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(79),
	datab => \myDivider|Remainder_Reg\(79),
	datad => VCC,
	cin => \myDivider|Add0~157\,
	combout => \myDivider|Add0~158_combout\,
	cout => \myDivider|Add0~159\);

-- Location: LCCOMB_X87_Y17_N30
\myDivider|Add1~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~222_combout\ = (\myDivider|Divisor_Reg\(79) & ((\myDivider|Remainder_Reg\(79) & (!\myDivider|Add1~221\)) # (!\myDivider|Remainder_Reg\(79) & ((\myDivider|Add1~221\) # (GND))))) # (!\myDivider|Divisor_Reg\(79) & 
-- ((\myDivider|Remainder_Reg\(79) & (\myDivider|Add1~221\ & VCC)) # (!\myDivider|Remainder_Reg\(79) & (!\myDivider|Add1~221\))))
-- \myDivider|Add1~223\ = CARRY((\myDivider|Divisor_Reg\(79) & ((!\myDivider|Add1~221\) # (!\myDivider|Remainder_Reg\(79)))) # (!\myDivider|Divisor_Reg\(79) & (!\myDivider|Remainder_Reg\(79) & !\myDivider|Add1~221\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(79),
	datab => \myDivider|Remainder_Reg\(79),
	datad => VCC,
	cin => \myDivider|Add1~221\,
	combout => \myDivider|Add1~222_combout\,
	cout => \myDivider|Add1~223\);

-- Location: LCCOMB_X88_Y17_N4
\myDivider|Add1~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~367_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~222_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~158_combout\,
	datad => \myDivider|Add1~222_combout\,
	combout => \myDivider|Add1~367_combout\);

-- Location: FF_X88_Y17_N5
\myDivider|Remainder_Reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~367_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(79));

-- Location: LCCOMB_X89_Y16_N0
\myDivider|Add0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~160_combout\ = ((\myDivider|Divisor_Reg\(80) $ (\myDivider|Remainder_Reg\(80) $ (!\myDivider|Add0~159\)))) # (GND)
-- \myDivider|Add0~161\ = CARRY((\myDivider|Divisor_Reg\(80) & ((\myDivider|Remainder_Reg\(80)) # (!\myDivider|Add0~159\))) # (!\myDivider|Divisor_Reg\(80) & (\myDivider|Remainder_Reg\(80) & !\myDivider|Add0~159\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(80),
	datab => \myDivider|Remainder_Reg\(80),
	datad => VCC,
	cin => \myDivider|Add0~159\,
	combout => \myDivider|Add0~160_combout\,
	cout => \myDivider|Add0~161\);

-- Location: LCCOMB_X87_Y16_N0
\myDivider|Add1~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~224_combout\ = ((\myDivider|Remainder_Reg\(80) $ (\myDivider|Divisor_Reg\(80) $ (\myDivider|Add1~223\)))) # (GND)
-- \myDivider|Add1~225\ = CARRY((\myDivider|Remainder_Reg\(80) & ((!\myDivider|Add1~223\) # (!\myDivider|Divisor_Reg\(80)))) # (!\myDivider|Remainder_Reg\(80) & (!\myDivider|Divisor_Reg\(80) & !\myDivider|Add1~223\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(80),
	datab => \myDivider|Divisor_Reg\(80),
	datad => VCC,
	cin => \myDivider|Add1~223\,
	combout => \myDivider|Add1~224_combout\,
	cout => \myDivider|Add1~225\);

-- Location: LCCOMB_X88_Y16_N30
\myDivider|Add1~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~366_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~224_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datab => \myDivider|Add0~160_combout\,
	datac => \myDivider|Add1~224_combout\,
	combout => \myDivider|Add1~366_combout\);

-- Location: FF_X88_Y16_N31
\myDivider|Remainder_Reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~366_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(80));

-- Location: LCCOMB_X87_Y16_N2
\myDivider|Add1~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~226_combout\ = (\myDivider|Remainder_Reg\(81) & ((\myDivider|Divisor_Reg\(81) & (!\myDivider|Add1~225\)) # (!\myDivider|Divisor_Reg\(81) & (\myDivider|Add1~225\ & VCC)))) # (!\myDivider|Remainder_Reg\(81) & ((\myDivider|Divisor_Reg\(81) & 
-- ((\myDivider|Add1~225\) # (GND))) # (!\myDivider|Divisor_Reg\(81) & (!\myDivider|Add1~225\))))
-- \myDivider|Add1~227\ = CARRY((\myDivider|Remainder_Reg\(81) & (\myDivider|Divisor_Reg\(81) & !\myDivider|Add1~225\)) # (!\myDivider|Remainder_Reg\(81) & ((\myDivider|Divisor_Reg\(81)) # (!\myDivider|Add1~225\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(81),
	datab => \myDivider|Divisor_Reg\(81),
	datad => VCC,
	cin => \myDivider|Add1~225\,
	combout => \myDivider|Add1~226_combout\,
	cout => \myDivider|Add1~227\);

-- Location: LCCOMB_X89_Y16_N2
\myDivider|Add0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~162_combout\ = (\myDivider|Divisor_Reg\(81) & ((\myDivider|Remainder_Reg\(81) & (\myDivider|Add0~161\ & VCC)) # (!\myDivider|Remainder_Reg\(81) & (!\myDivider|Add0~161\)))) # (!\myDivider|Divisor_Reg\(81) & ((\myDivider|Remainder_Reg\(81) 
-- & (!\myDivider|Add0~161\)) # (!\myDivider|Remainder_Reg\(81) & ((\myDivider|Add0~161\) # (GND)))))
-- \myDivider|Add0~163\ = CARRY((\myDivider|Divisor_Reg\(81) & (!\myDivider|Remainder_Reg\(81) & !\myDivider|Add0~161\)) # (!\myDivider|Divisor_Reg\(81) & ((!\myDivider|Add0~161\) # (!\myDivider|Remainder_Reg\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(81),
	datab => \myDivider|Remainder_Reg\(81),
	datad => VCC,
	cin => \myDivider|Add0~161\,
	combout => \myDivider|Add0~162_combout\,
	cout => \myDivider|Add0~163\);

-- Location: LCCOMB_X88_Y16_N20
\myDivider|Add1~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~365_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~226_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~226_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~162_combout\,
	combout => \myDivider|Add1~365_combout\);

-- Location: FF_X88_Y16_N21
\myDivider|Remainder_Reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~365_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(81));

-- Location: LCCOMB_X87_Y16_N4
\myDivider|Add1~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~228_combout\ = ((\myDivider|Divisor_Reg\(82) $ (\myDivider|Remainder_Reg\(82) $ (\myDivider|Add1~227\)))) # (GND)
-- \myDivider|Add1~229\ = CARRY((\myDivider|Divisor_Reg\(82) & (\myDivider|Remainder_Reg\(82) & !\myDivider|Add1~227\)) # (!\myDivider|Divisor_Reg\(82) & ((\myDivider|Remainder_Reg\(82)) # (!\myDivider|Add1~227\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(82),
	datab => \myDivider|Remainder_Reg\(82),
	datad => VCC,
	cin => \myDivider|Add1~227\,
	combout => \myDivider|Add1~228_combout\,
	cout => \myDivider|Add1~229\);

-- Location: LCCOMB_X89_Y16_N4
\myDivider|Add0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~164_combout\ = ((\myDivider|Divisor_Reg\(82) $ (\myDivider|Remainder_Reg\(82) $ (!\myDivider|Add0~163\)))) # (GND)
-- \myDivider|Add0~165\ = CARRY((\myDivider|Divisor_Reg\(82) & ((\myDivider|Remainder_Reg\(82)) # (!\myDivider|Add0~163\))) # (!\myDivider|Divisor_Reg\(82) & (\myDivider|Remainder_Reg\(82) & !\myDivider|Add0~163\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(82),
	datab => \myDivider|Remainder_Reg\(82),
	datad => VCC,
	cin => \myDivider|Add0~163\,
	combout => \myDivider|Add0~164_combout\,
	cout => \myDivider|Add0~165\);

-- Location: LCCOMB_X88_Y16_N22
\myDivider|Add1~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~364_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~228_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add1~228_combout\,
	datad => \myDivider|Add0~164_combout\,
	combout => \myDivider|Add1~364_combout\);

-- Location: FF_X88_Y16_N23
\myDivider|Remainder_Reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~364_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(82));

-- Location: LCCOMB_X87_Y16_N6
\myDivider|Add1~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~230_combout\ = (\myDivider|Divisor_Reg\(83) & ((\myDivider|Remainder_Reg\(83) & (!\myDivider|Add1~229\)) # (!\myDivider|Remainder_Reg\(83) & ((\myDivider|Add1~229\) # (GND))))) # (!\myDivider|Divisor_Reg\(83) & 
-- ((\myDivider|Remainder_Reg\(83) & (\myDivider|Add1~229\ & VCC)) # (!\myDivider|Remainder_Reg\(83) & (!\myDivider|Add1~229\))))
-- \myDivider|Add1~231\ = CARRY((\myDivider|Divisor_Reg\(83) & ((!\myDivider|Add1~229\) # (!\myDivider|Remainder_Reg\(83)))) # (!\myDivider|Divisor_Reg\(83) & (!\myDivider|Remainder_Reg\(83) & !\myDivider|Add1~229\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(83),
	datab => \myDivider|Remainder_Reg\(83),
	datad => VCC,
	cin => \myDivider|Add1~229\,
	combout => \myDivider|Add1~230_combout\,
	cout => \myDivider|Add1~231\);

-- Location: LCCOMB_X89_Y16_N6
\myDivider|Add0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~166_combout\ = (\myDivider|Divisor_Reg\(83) & ((\myDivider|Remainder_Reg\(83) & (\myDivider|Add0~165\ & VCC)) # (!\myDivider|Remainder_Reg\(83) & (!\myDivider|Add0~165\)))) # (!\myDivider|Divisor_Reg\(83) & ((\myDivider|Remainder_Reg\(83) 
-- & (!\myDivider|Add0~165\)) # (!\myDivider|Remainder_Reg\(83) & ((\myDivider|Add0~165\) # (GND)))))
-- \myDivider|Add0~167\ = CARRY((\myDivider|Divisor_Reg\(83) & (!\myDivider|Remainder_Reg\(83) & !\myDivider|Add0~165\)) # (!\myDivider|Divisor_Reg\(83) & ((!\myDivider|Add0~165\) # (!\myDivider|Remainder_Reg\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(83),
	datab => \myDivider|Remainder_Reg\(83),
	datad => VCC,
	cin => \myDivider|Add0~165\,
	combout => \myDivider|Add0~166_combout\,
	cout => \myDivider|Add0~167\);

-- Location: LCCOMB_X88_Y16_N28
\myDivider|Add1~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~363_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~230_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add1~230_combout\,
	datad => \myDivider|Add0~166_combout\,
	combout => \myDivider|Add1~363_combout\);

-- Location: FF_X88_Y16_N29
\myDivider|Remainder_Reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~363_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(83));

-- Location: LCCOMB_X89_Y16_N8
\myDivider|Add0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~168_combout\ = ((\myDivider|Remainder_Reg\(84) $ (\myDivider|Divisor_Reg\(84) $ (!\myDivider|Add0~167\)))) # (GND)
-- \myDivider|Add0~169\ = CARRY((\myDivider|Remainder_Reg\(84) & ((\myDivider|Divisor_Reg\(84)) # (!\myDivider|Add0~167\))) # (!\myDivider|Remainder_Reg\(84) & (\myDivider|Divisor_Reg\(84) & !\myDivider|Add0~167\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(84),
	datab => \myDivider|Divisor_Reg\(84),
	datad => VCC,
	cin => \myDivider|Add0~167\,
	combout => \myDivider|Add0~168_combout\,
	cout => \myDivider|Add0~169\);

-- Location: LCCOMB_X87_Y16_N8
\myDivider|Add1~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~232_combout\ = ((\myDivider|Divisor_Reg\(84) $ (\myDivider|Remainder_Reg\(84) $ (\myDivider|Add1~231\)))) # (GND)
-- \myDivider|Add1~233\ = CARRY((\myDivider|Divisor_Reg\(84) & (\myDivider|Remainder_Reg\(84) & !\myDivider|Add1~231\)) # (!\myDivider|Divisor_Reg\(84) & ((\myDivider|Remainder_Reg\(84)) # (!\myDivider|Add1~231\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(84),
	datab => \myDivider|Remainder_Reg\(84),
	datad => VCC,
	cin => \myDivider|Add1~231\,
	combout => \myDivider|Add1~232_combout\,
	cout => \myDivider|Add1~233\);

-- Location: LCCOMB_X88_Y16_N14
\myDivider|Add1~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~362_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~232_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~168_combout\,
	datad => \myDivider|Add1~232_combout\,
	combout => \myDivider|Add1~362_combout\);

-- Location: FF_X88_Y16_N15
\myDivider|Remainder_Reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~362_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(84));

-- Location: LCCOMB_X89_Y16_N10
\myDivider|Add0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~170_combout\ = (\myDivider|Divisor_Reg\(85) & ((\myDivider|Remainder_Reg\(85) & (\myDivider|Add0~169\ & VCC)) # (!\myDivider|Remainder_Reg\(85) & (!\myDivider|Add0~169\)))) # (!\myDivider|Divisor_Reg\(85) & ((\myDivider|Remainder_Reg\(85) 
-- & (!\myDivider|Add0~169\)) # (!\myDivider|Remainder_Reg\(85) & ((\myDivider|Add0~169\) # (GND)))))
-- \myDivider|Add0~171\ = CARRY((\myDivider|Divisor_Reg\(85) & (!\myDivider|Remainder_Reg\(85) & !\myDivider|Add0~169\)) # (!\myDivider|Divisor_Reg\(85) & ((!\myDivider|Add0~169\) # (!\myDivider|Remainder_Reg\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(85),
	datab => \myDivider|Remainder_Reg\(85),
	datad => VCC,
	cin => \myDivider|Add0~169\,
	combout => \myDivider|Add0~170_combout\,
	cout => \myDivider|Add0~171\);

-- Location: LCCOMB_X87_Y16_N10
\myDivider|Add1~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~234_combout\ = (\myDivider|Divisor_Reg\(85) & ((\myDivider|Remainder_Reg\(85) & (!\myDivider|Add1~233\)) # (!\myDivider|Remainder_Reg\(85) & ((\myDivider|Add1~233\) # (GND))))) # (!\myDivider|Divisor_Reg\(85) & 
-- ((\myDivider|Remainder_Reg\(85) & (\myDivider|Add1~233\ & VCC)) # (!\myDivider|Remainder_Reg\(85) & (!\myDivider|Add1~233\))))
-- \myDivider|Add1~235\ = CARRY((\myDivider|Divisor_Reg\(85) & ((!\myDivider|Add1~233\) # (!\myDivider|Remainder_Reg\(85)))) # (!\myDivider|Divisor_Reg\(85) & (!\myDivider|Remainder_Reg\(85) & !\myDivider|Add1~233\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(85),
	datab => \myDivider|Remainder_Reg\(85),
	datad => VCC,
	cin => \myDivider|Add1~233\,
	combout => \myDivider|Add1~234_combout\,
	cout => \myDivider|Add1~235\);

-- Location: LCCOMB_X88_Y16_N12
\myDivider|Add1~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~361_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~234_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~170_combout\,
	datad => \myDivider|Add1~234_combout\,
	combout => \myDivider|Add1~361_combout\);

-- Location: FF_X88_Y16_N13
\myDivider|Remainder_Reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~361_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(85));

-- Location: LCCOMB_X89_Y16_N12
\myDivider|Add0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~172_combout\ = ((\myDivider|Remainder_Reg\(86) $ (\myDivider|Divisor_Reg\(86) $ (!\myDivider|Add0~171\)))) # (GND)
-- \myDivider|Add0~173\ = CARRY((\myDivider|Remainder_Reg\(86) & ((\myDivider|Divisor_Reg\(86)) # (!\myDivider|Add0~171\))) # (!\myDivider|Remainder_Reg\(86) & (\myDivider|Divisor_Reg\(86) & !\myDivider|Add0~171\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(86),
	datab => \myDivider|Divisor_Reg\(86),
	datad => VCC,
	cin => \myDivider|Add0~171\,
	combout => \myDivider|Add0~172_combout\,
	cout => \myDivider|Add0~173\);

-- Location: LCCOMB_X87_Y16_N12
\myDivider|Add1~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~236_combout\ = ((\myDivider|Remainder_Reg\(86) $ (\myDivider|Divisor_Reg\(86) $ (\myDivider|Add1~235\)))) # (GND)
-- \myDivider|Add1~237\ = CARRY((\myDivider|Remainder_Reg\(86) & ((!\myDivider|Add1~235\) # (!\myDivider|Divisor_Reg\(86)))) # (!\myDivider|Remainder_Reg\(86) & (!\myDivider|Divisor_Reg\(86) & !\myDivider|Add1~235\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(86),
	datab => \myDivider|Divisor_Reg\(86),
	datad => VCC,
	cin => \myDivider|Add1~235\,
	combout => \myDivider|Add1~236_combout\,
	cout => \myDivider|Add1~237\);

-- Location: LCCOMB_X88_Y16_N18
\myDivider|Add1~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~360_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~236_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~172_combout\,
	datad => \myDivider|Add1~236_combout\,
	combout => \myDivider|Add1~360_combout\);

-- Location: FF_X88_Y16_N19
\myDivider|Remainder_Reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~360_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(86));

-- Location: LCCOMB_X89_Y16_N14
\myDivider|Add0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~174_combout\ = (\myDivider|Remainder_Reg\(87) & ((\myDivider|Divisor_Reg\(87) & (\myDivider|Add0~173\ & VCC)) # (!\myDivider|Divisor_Reg\(87) & (!\myDivider|Add0~173\)))) # (!\myDivider|Remainder_Reg\(87) & ((\myDivider|Divisor_Reg\(87) & 
-- (!\myDivider|Add0~173\)) # (!\myDivider|Divisor_Reg\(87) & ((\myDivider|Add0~173\) # (GND)))))
-- \myDivider|Add0~175\ = CARRY((\myDivider|Remainder_Reg\(87) & (!\myDivider|Divisor_Reg\(87) & !\myDivider|Add0~173\)) # (!\myDivider|Remainder_Reg\(87) & ((!\myDivider|Add0~173\) # (!\myDivider|Divisor_Reg\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(87),
	datab => \myDivider|Divisor_Reg\(87),
	datad => VCC,
	cin => \myDivider|Add0~173\,
	combout => \myDivider|Add0~174_combout\,
	cout => \myDivider|Add0~175\);

-- Location: LCCOMB_X87_Y16_N14
\myDivider|Add1~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~238_combout\ = (\myDivider|Remainder_Reg\(87) & ((\myDivider|Divisor_Reg\(87) & (!\myDivider|Add1~237\)) # (!\myDivider|Divisor_Reg\(87) & (\myDivider|Add1~237\ & VCC)))) # (!\myDivider|Remainder_Reg\(87) & ((\myDivider|Divisor_Reg\(87) & 
-- ((\myDivider|Add1~237\) # (GND))) # (!\myDivider|Divisor_Reg\(87) & (!\myDivider|Add1~237\))))
-- \myDivider|Add1~239\ = CARRY((\myDivider|Remainder_Reg\(87) & (\myDivider|Divisor_Reg\(87) & !\myDivider|Add1~237\)) # (!\myDivider|Remainder_Reg\(87) & ((\myDivider|Divisor_Reg\(87)) # (!\myDivider|Add1~237\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(87),
	datab => \myDivider|Divisor_Reg\(87),
	datad => VCC,
	cin => \myDivider|Add1~237\,
	combout => \myDivider|Add1~238_combout\,
	cout => \myDivider|Add1~239\);

-- Location: LCCOMB_X88_Y16_N8
\myDivider|Add1~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~359_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~238_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~174_combout\,
	datad => \myDivider|Add1~238_combout\,
	combout => \myDivider|Add1~359_combout\);

-- Location: FF_X88_Y16_N9
\myDivider|Remainder_Reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~359_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(87));

-- Location: LCCOMB_X87_Y16_N16
\myDivider|Add1~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~240_combout\ = ((\myDivider|Divisor_Reg\(88) $ (\myDivider|Remainder_Reg\(88) $ (\myDivider|Add1~239\)))) # (GND)
-- \myDivider|Add1~241\ = CARRY((\myDivider|Divisor_Reg\(88) & (\myDivider|Remainder_Reg\(88) & !\myDivider|Add1~239\)) # (!\myDivider|Divisor_Reg\(88) & ((\myDivider|Remainder_Reg\(88)) # (!\myDivider|Add1~239\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(88),
	datab => \myDivider|Remainder_Reg\(88),
	datad => VCC,
	cin => \myDivider|Add1~239\,
	combout => \myDivider|Add1~240_combout\,
	cout => \myDivider|Add1~241\);

-- Location: LCCOMB_X89_Y16_N16
\myDivider|Add0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~176_combout\ = ((\myDivider|Remainder_Reg\(88) $ (\myDivider|Divisor_Reg\(88) $ (!\myDivider|Add0~175\)))) # (GND)
-- \myDivider|Add0~177\ = CARRY((\myDivider|Remainder_Reg\(88) & ((\myDivider|Divisor_Reg\(88)) # (!\myDivider|Add0~175\))) # (!\myDivider|Remainder_Reg\(88) & (\myDivider|Divisor_Reg\(88) & !\myDivider|Add0~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(88),
	datab => \myDivider|Divisor_Reg\(88),
	datad => VCC,
	cin => \myDivider|Add0~175\,
	combout => \myDivider|Add0~176_combout\,
	cout => \myDivider|Add0~177\);

-- Location: LCCOMB_X88_Y16_N26
\myDivider|Add1~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~358_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~240_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add1~240_combout\,
	datad => \myDivider|Add0~176_combout\,
	combout => \myDivider|Add1~358_combout\);

-- Location: FF_X88_Y16_N27
\myDivider|Remainder_Reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~358_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(88));

-- Location: LCCOMB_X87_Y16_N18
\myDivider|Add1~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~242_combout\ = (\myDivider|Divisor_Reg\(89) & ((\myDivider|Remainder_Reg\(89) & (!\myDivider|Add1~241\)) # (!\myDivider|Remainder_Reg\(89) & ((\myDivider|Add1~241\) # (GND))))) # (!\myDivider|Divisor_Reg\(89) & 
-- ((\myDivider|Remainder_Reg\(89) & (\myDivider|Add1~241\ & VCC)) # (!\myDivider|Remainder_Reg\(89) & (!\myDivider|Add1~241\))))
-- \myDivider|Add1~243\ = CARRY((\myDivider|Divisor_Reg\(89) & ((!\myDivider|Add1~241\) # (!\myDivider|Remainder_Reg\(89)))) # (!\myDivider|Divisor_Reg\(89) & (!\myDivider|Remainder_Reg\(89) & !\myDivider|Add1~241\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(89),
	datab => \myDivider|Remainder_Reg\(89),
	datad => VCC,
	cin => \myDivider|Add1~241\,
	combout => \myDivider|Add1~242_combout\,
	cout => \myDivider|Add1~243\);

-- Location: LCCOMB_X89_Y16_N18
\myDivider|Add0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~178_combout\ = (\myDivider|Remainder_Reg\(89) & ((\myDivider|Divisor_Reg\(89) & (\myDivider|Add0~177\ & VCC)) # (!\myDivider|Divisor_Reg\(89) & (!\myDivider|Add0~177\)))) # (!\myDivider|Remainder_Reg\(89) & ((\myDivider|Divisor_Reg\(89) & 
-- (!\myDivider|Add0~177\)) # (!\myDivider|Divisor_Reg\(89) & ((\myDivider|Add0~177\) # (GND)))))
-- \myDivider|Add0~179\ = CARRY((\myDivider|Remainder_Reg\(89) & (!\myDivider|Divisor_Reg\(89) & !\myDivider|Add0~177\)) # (!\myDivider|Remainder_Reg\(89) & ((!\myDivider|Add0~177\) # (!\myDivider|Divisor_Reg\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(89),
	datab => \myDivider|Divisor_Reg\(89),
	datad => VCC,
	cin => \myDivider|Add0~177\,
	combout => \myDivider|Add0~178_combout\,
	cout => \myDivider|Add0~179\);

-- Location: LCCOMB_X88_Y16_N0
\myDivider|Add1~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~357_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~242_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~242_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~178_combout\,
	combout => \myDivider|Add1~357_combout\);

-- Location: FF_X88_Y16_N1
\myDivider|Remainder_Reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~357_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(89));

-- Location: LCCOMB_X89_Y16_N20
\myDivider|Add0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~180_combout\ = ((\myDivider|Remainder_Reg\(90) $ (\myDivider|Divisor_Reg\(90) $ (!\myDivider|Add0~179\)))) # (GND)
-- \myDivider|Add0~181\ = CARRY((\myDivider|Remainder_Reg\(90) & ((\myDivider|Divisor_Reg\(90)) # (!\myDivider|Add0~179\))) # (!\myDivider|Remainder_Reg\(90) & (\myDivider|Divisor_Reg\(90) & !\myDivider|Add0~179\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(90),
	datab => \myDivider|Divisor_Reg\(90),
	datad => VCC,
	cin => \myDivider|Add0~179\,
	combout => \myDivider|Add0~180_combout\,
	cout => \myDivider|Add0~181\);

-- Location: LCCOMB_X87_Y16_N20
\myDivider|Add1~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~244_combout\ = ((\myDivider|Divisor_Reg\(90) $ (\myDivider|Remainder_Reg\(90) $ (\myDivider|Add1~243\)))) # (GND)
-- \myDivider|Add1~245\ = CARRY((\myDivider|Divisor_Reg\(90) & (\myDivider|Remainder_Reg\(90) & !\myDivider|Add1~243\)) # (!\myDivider|Divisor_Reg\(90) & ((\myDivider|Remainder_Reg\(90)) # (!\myDivider|Add1~243\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(90),
	datab => \myDivider|Remainder_Reg\(90),
	datad => VCC,
	cin => \myDivider|Add1~243\,
	combout => \myDivider|Add1~244_combout\,
	cout => \myDivider|Add1~245\);

-- Location: LCCOMB_X88_Y16_N10
\myDivider|Add1~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~356_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~244_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~180_combout\,
	datad => \myDivider|Add1~244_combout\,
	combout => \myDivider|Add1~356_combout\);

-- Location: FF_X88_Y16_N11
\myDivider|Remainder_Reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~356_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(90));

-- Location: LCCOMB_X87_Y16_N22
\myDivider|Add1~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~246_combout\ = (\myDivider|Remainder_Reg\(91) & ((\myDivider|Divisor_Reg\(91) & (!\myDivider|Add1~245\)) # (!\myDivider|Divisor_Reg\(91) & (\myDivider|Add1~245\ & VCC)))) # (!\myDivider|Remainder_Reg\(91) & ((\myDivider|Divisor_Reg\(91) & 
-- ((\myDivider|Add1~245\) # (GND))) # (!\myDivider|Divisor_Reg\(91) & (!\myDivider|Add1~245\))))
-- \myDivider|Add1~247\ = CARRY((\myDivider|Remainder_Reg\(91) & (\myDivider|Divisor_Reg\(91) & !\myDivider|Add1~245\)) # (!\myDivider|Remainder_Reg\(91) & ((\myDivider|Divisor_Reg\(91)) # (!\myDivider|Add1~245\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(91),
	datab => \myDivider|Divisor_Reg\(91),
	datad => VCC,
	cin => \myDivider|Add1~245\,
	combout => \myDivider|Add1~246_combout\,
	cout => \myDivider|Add1~247\);

-- Location: LCCOMB_X89_Y16_N22
\myDivider|Add0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~182_combout\ = (\myDivider|Divisor_Reg\(91) & ((\myDivider|Remainder_Reg\(91) & (\myDivider|Add0~181\ & VCC)) # (!\myDivider|Remainder_Reg\(91) & (!\myDivider|Add0~181\)))) # (!\myDivider|Divisor_Reg\(91) & ((\myDivider|Remainder_Reg\(91) 
-- & (!\myDivider|Add0~181\)) # (!\myDivider|Remainder_Reg\(91) & ((\myDivider|Add0~181\) # (GND)))))
-- \myDivider|Add0~183\ = CARRY((\myDivider|Divisor_Reg\(91) & (!\myDivider|Remainder_Reg\(91) & !\myDivider|Add0~181\)) # (!\myDivider|Divisor_Reg\(91) & ((!\myDivider|Add0~181\) # (!\myDivider|Remainder_Reg\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(91),
	datab => \myDivider|Remainder_Reg\(91),
	datad => VCC,
	cin => \myDivider|Add0~181\,
	combout => \myDivider|Add0~182_combout\,
	cout => \myDivider|Add0~183\);

-- Location: LCCOMB_X88_Y16_N24
\myDivider|Add1~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~355_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~246_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~246_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~182_combout\,
	combout => \myDivider|Add1~355_combout\);

-- Location: FF_X88_Y16_N25
\myDivider|Remainder_Reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~355_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(91));

-- Location: LCCOMB_X89_Y16_N24
\myDivider|Add0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~184_combout\ = ((\myDivider|Remainder_Reg\(92) $ (\myDivider|Divisor_Reg\(92) $ (!\myDivider|Add0~183\)))) # (GND)
-- \myDivider|Add0~185\ = CARRY((\myDivider|Remainder_Reg\(92) & ((\myDivider|Divisor_Reg\(92)) # (!\myDivider|Add0~183\))) # (!\myDivider|Remainder_Reg\(92) & (\myDivider|Divisor_Reg\(92) & !\myDivider|Add0~183\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(92),
	datab => \myDivider|Divisor_Reg\(92),
	datad => VCC,
	cin => \myDivider|Add0~183\,
	combout => \myDivider|Add0~184_combout\,
	cout => \myDivider|Add0~185\);

-- Location: LCCOMB_X87_Y16_N24
\myDivider|Add1~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~248_combout\ = ((\myDivider|Remainder_Reg\(92) $ (\myDivider|Divisor_Reg\(92) $ (\myDivider|Add1~247\)))) # (GND)
-- \myDivider|Add1~249\ = CARRY((\myDivider|Remainder_Reg\(92) & ((!\myDivider|Add1~247\) # (!\myDivider|Divisor_Reg\(92)))) # (!\myDivider|Remainder_Reg\(92) & (!\myDivider|Divisor_Reg\(92) & !\myDivider|Add1~247\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(92),
	datab => \myDivider|Divisor_Reg\(92),
	datad => VCC,
	cin => \myDivider|Add1~247\,
	combout => \myDivider|Add1~248_combout\,
	cout => \myDivider|Add1~249\);

-- Location: LCCOMB_X88_Y16_N6
\myDivider|Add1~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~354_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~248_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~184_combout\,
	datad => \myDivider|Add1~248_combout\,
	combout => \myDivider|Add1~354_combout\);

-- Location: FF_X88_Y16_N7
\myDivider|Remainder_Reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~354_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(92));

-- Location: LCCOMB_X87_Y16_N26
\myDivider|Add1~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~250_combout\ = (\myDivider|Divisor_Reg\(93) & ((\myDivider|Remainder_Reg\(93) & (!\myDivider|Add1~249\)) # (!\myDivider|Remainder_Reg\(93) & ((\myDivider|Add1~249\) # (GND))))) # (!\myDivider|Divisor_Reg\(93) & 
-- ((\myDivider|Remainder_Reg\(93) & (\myDivider|Add1~249\ & VCC)) # (!\myDivider|Remainder_Reg\(93) & (!\myDivider|Add1~249\))))
-- \myDivider|Add1~251\ = CARRY((\myDivider|Divisor_Reg\(93) & ((!\myDivider|Add1~249\) # (!\myDivider|Remainder_Reg\(93)))) # (!\myDivider|Divisor_Reg\(93) & (!\myDivider|Remainder_Reg\(93) & !\myDivider|Add1~249\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(93),
	datab => \myDivider|Remainder_Reg\(93),
	datad => VCC,
	cin => \myDivider|Add1~249\,
	combout => \myDivider|Add1~250_combout\,
	cout => \myDivider|Add1~251\);

-- Location: LCCOMB_X89_Y16_N26
\myDivider|Add0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~186_combout\ = (\myDivider|Divisor_Reg\(93) & ((\myDivider|Remainder_Reg\(93) & (\myDivider|Add0~185\ & VCC)) # (!\myDivider|Remainder_Reg\(93) & (!\myDivider|Add0~185\)))) # (!\myDivider|Divisor_Reg\(93) & ((\myDivider|Remainder_Reg\(93) 
-- & (!\myDivider|Add0~185\)) # (!\myDivider|Remainder_Reg\(93) & ((\myDivider|Add0~185\) # (GND)))))
-- \myDivider|Add0~187\ = CARRY((\myDivider|Divisor_Reg\(93) & (!\myDivider|Remainder_Reg\(93) & !\myDivider|Add0~185\)) # (!\myDivider|Divisor_Reg\(93) & ((!\myDivider|Add0~185\) # (!\myDivider|Remainder_Reg\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(93),
	datab => \myDivider|Remainder_Reg\(93),
	datad => VCC,
	cin => \myDivider|Add0~185\,
	combout => \myDivider|Add0~186_combout\,
	cout => \myDivider|Add0~187\);

-- Location: LCCOMB_X88_Y16_N16
\myDivider|Add1~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~353_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~250_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add1~250_combout\,
	datad => \myDivider|Add0~186_combout\,
	combout => \myDivider|Add1~353_combout\);

-- Location: FF_X88_Y16_N17
\myDivider|Remainder_Reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~353_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(93));

-- Location: LCCOMB_X87_Y16_N28
\myDivider|Add1~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~252_combout\ = ((\myDivider|Remainder_Reg\(94) $ (\myDivider|Divisor_Reg\(94) $ (\myDivider|Add1~251\)))) # (GND)
-- \myDivider|Add1~253\ = CARRY((\myDivider|Remainder_Reg\(94) & ((!\myDivider|Add1~251\) # (!\myDivider|Divisor_Reg\(94)))) # (!\myDivider|Remainder_Reg\(94) & (!\myDivider|Divisor_Reg\(94) & !\myDivider|Add1~251\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(94),
	datab => \myDivider|Divisor_Reg\(94),
	datad => VCC,
	cin => \myDivider|Add1~251\,
	combout => \myDivider|Add1~252_combout\,
	cout => \myDivider|Add1~253\);

-- Location: LCCOMB_X89_Y16_N28
\myDivider|Add0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~188_combout\ = ((\myDivider|Remainder_Reg\(94) $ (\myDivider|Divisor_Reg\(94) $ (!\myDivider|Add0~187\)))) # (GND)
-- \myDivider|Add0~189\ = CARRY((\myDivider|Remainder_Reg\(94) & ((\myDivider|Divisor_Reg\(94)) # (!\myDivider|Add0~187\))) # (!\myDivider|Remainder_Reg\(94) & (\myDivider|Divisor_Reg\(94) & !\myDivider|Add0~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(94),
	datab => \myDivider|Divisor_Reg\(94),
	datad => VCC,
	cin => \myDivider|Add0~187\,
	combout => \myDivider|Add0~188_combout\,
	cout => \myDivider|Add0~189\);

-- Location: LCCOMB_X88_Y16_N2
\myDivider|Add1~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~352_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~252_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~252_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~188_combout\,
	combout => \myDivider|Add1~352_combout\);

-- Location: FF_X88_Y16_N3
\myDivider|Remainder_Reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~352_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(94));

-- Location: LCCOMB_X89_Y16_N30
\myDivider|Add0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~190_combout\ = (\myDivider|Divisor_Reg\(95) & ((\myDivider|Remainder_Reg\(95) & (\myDivider|Add0~189\ & VCC)) # (!\myDivider|Remainder_Reg\(95) & (!\myDivider|Add0~189\)))) # (!\myDivider|Divisor_Reg\(95) & ((\myDivider|Remainder_Reg\(95) 
-- & (!\myDivider|Add0~189\)) # (!\myDivider|Remainder_Reg\(95) & ((\myDivider|Add0~189\) # (GND)))))
-- \myDivider|Add0~191\ = CARRY((\myDivider|Divisor_Reg\(95) & (!\myDivider|Remainder_Reg\(95) & !\myDivider|Add0~189\)) # (!\myDivider|Divisor_Reg\(95) & ((!\myDivider|Add0~189\) # (!\myDivider|Remainder_Reg\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(95),
	datab => \myDivider|Remainder_Reg\(95),
	datad => VCC,
	cin => \myDivider|Add0~189\,
	combout => \myDivider|Add0~190_combout\,
	cout => \myDivider|Add0~191\);

-- Location: LCCOMB_X87_Y16_N30
\myDivider|Add1~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~254_combout\ = (\myDivider|Remainder_Reg\(95) & ((\myDivider|Divisor_Reg\(95) & (!\myDivider|Add1~253\)) # (!\myDivider|Divisor_Reg\(95) & (\myDivider|Add1~253\ & VCC)))) # (!\myDivider|Remainder_Reg\(95) & ((\myDivider|Divisor_Reg\(95) & 
-- ((\myDivider|Add1~253\) # (GND))) # (!\myDivider|Divisor_Reg\(95) & (!\myDivider|Add1~253\))))
-- \myDivider|Add1~255\ = CARRY((\myDivider|Remainder_Reg\(95) & (\myDivider|Divisor_Reg\(95) & !\myDivider|Add1~253\)) # (!\myDivider|Remainder_Reg\(95) & ((\myDivider|Divisor_Reg\(95)) # (!\myDivider|Add1~253\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(95),
	datab => \myDivider|Divisor_Reg\(95),
	datad => VCC,
	cin => \myDivider|Add1~253\,
	combout => \myDivider|Add1~254_combout\,
	cout => \myDivider|Add1~255\);

-- Location: LCCOMB_X88_Y16_N4
\myDivider|Add1~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~351_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~254_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Counter\(0),
	datac => \myDivider|Add0~190_combout\,
	datad => \myDivider|Add1~254_combout\,
	combout => \myDivider|Add1~351_combout\);

-- Location: FF_X88_Y16_N5
\myDivider|Remainder_Reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~351_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(95));

-- Location: LCCOMB_X87_Y15_N0
\myDivider|Add1~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~256_combout\ = ((\myDivider|Remainder_Reg\(96) $ (\myDivider|Divisor_Reg\(96) $ (\myDivider|Add1~255\)))) # (GND)
-- \myDivider|Add1~257\ = CARRY((\myDivider|Remainder_Reg\(96) & ((!\myDivider|Add1~255\) # (!\myDivider|Divisor_Reg\(96)))) # (!\myDivider|Remainder_Reg\(96) & (!\myDivider|Divisor_Reg\(96) & !\myDivider|Add1~255\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(96),
	datab => \myDivider|Divisor_Reg\(96),
	datad => VCC,
	cin => \myDivider|Add1~255\,
	combout => \myDivider|Add1~256_combout\,
	cout => \myDivider|Add1~257\);

-- Location: LCCOMB_X89_Y15_N0
\myDivider|Add0~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~192_combout\ = ((\myDivider|Divisor_Reg\(96) $ (\myDivider|Remainder_Reg\(96) $ (!\myDivider|Add0~191\)))) # (GND)
-- \myDivider|Add0~193\ = CARRY((\myDivider|Divisor_Reg\(96) & ((\myDivider|Remainder_Reg\(96)) # (!\myDivider|Add0~191\))) # (!\myDivider|Divisor_Reg\(96) & (\myDivider|Remainder_Reg\(96) & !\myDivider|Add0~191\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(96),
	datab => \myDivider|Remainder_Reg\(96),
	datad => VCC,
	cin => \myDivider|Add0~191\,
	combout => \myDivider|Add0~192_combout\,
	cout => \myDivider|Add0~193\);

-- Location: LCCOMB_X88_Y15_N30
\myDivider|Add1~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~350_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~256_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~256_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~192_combout\,
	combout => \myDivider|Add1~350_combout\);

-- Location: FF_X88_Y15_N31
\myDivider|Remainder_Reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~350_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(96));

-- Location: LCCOMB_X87_Y15_N2
\myDivider|Add1~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~258_combout\ = (\myDivider|Remainder_Reg\(97) & ((\myDivider|Divisor_Reg\(97) & (!\myDivider|Add1~257\)) # (!\myDivider|Divisor_Reg\(97) & (\myDivider|Add1~257\ & VCC)))) # (!\myDivider|Remainder_Reg\(97) & ((\myDivider|Divisor_Reg\(97) & 
-- ((\myDivider|Add1~257\) # (GND))) # (!\myDivider|Divisor_Reg\(97) & (!\myDivider|Add1~257\))))
-- \myDivider|Add1~259\ = CARRY((\myDivider|Remainder_Reg\(97) & (\myDivider|Divisor_Reg\(97) & !\myDivider|Add1~257\)) # (!\myDivider|Remainder_Reg\(97) & ((\myDivider|Divisor_Reg\(97)) # (!\myDivider|Add1~257\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(97),
	datab => \myDivider|Divisor_Reg\(97),
	datad => VCC,
	cin => \myDivider|Add1~257\,
	combout => \myDivider|Add1~258_combout\,
	cout => \myDivider|Add1~259\);

-- Location: LCCOMB_X89_Y15_N2
\myDivider|Add0~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~194_combout\ = (\myDivider|Remainder_Reg\(97) & ((\myDivider|Divisor_Reg\(97) & (\myDivider|Add0~193\ & VCC)) # (!\myDivider|Divisor_Reg\(97) & (!\myDivider|Add0~193\)))) # (!\myDivider|Remainder_Reg\(97) & ((\myDivider|Divisor_Reg\(97) & 
-- (!\myDivider|Add0~193\)) # (!\myDivider|Divisor_Reg\(97) & ((\myDivider|Add0~193\) # (GND)))))
-- \myDivider|Add0~195\ = CARRY((\myDivider|Remainder_Reg\(97) & (!\myDivider|Divisor_Reg\(97) & !\myDivider|Add0~193\)) # (!\myDivider|Remainder_Reg\(97) & ((!\myDivider|Add0~193\) # (!\myDivider|Divisor_Reg\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(97),
	datab => \myDivider|Divisor_Reg\(97),
	datad => VCC,
	cin => \myDivider|Add0~193\,
	combout => \myDivider|Add0~194_combout\,
	cout => \myDivider|Add0~195\);

-- Location: LCCOMB_X88_Y15_N20
\myDivider|Add1~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~349_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~258_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~258_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~194_combout\,
	combout => \myDivider|Add1~349_combout\);

-- Location: FF_X88_Y15_N21
\myDivider|Remainder_Reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~349_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(97));

-- Location: LCCOMB_X87_Y15_N4
\myDivider|Add1~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~260_combout\ = ((\myDivider|Divisor_Reg\(98) $ (\myDivider|Remainder_Reg\(98) $ (\myDivider|Add1~259\)))) # (GND)
-- \myDivider|Add1~261\ = CARRY((\myDivider|Divisor_Reg\(98) & (\myDivider|Remainder_Reg\(98) & !\myDivider|Add1~259\)) # (!\myDivider|Divisor_Reg\(98) & ((\myDivider|Remainder_Reg\(98)) # (!\myDivider|Add1~259\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(98),
	datab => \myDivider|Remainder_Reg\(98),
	datad => VCC,
	cin => \myDivider|Add1~259\,
	combout => \myDivider|Add1~260_combout\,
	cout => \myDivider|Add1~261\);

-- Location: LCCOMB_X89_Y15_N4
\myDivider|Add0~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~196_combout\ = ((\myDivider|Remainder_Reg\(98) $ (\myDivider|Divisor_Reg\(98) $ (!\myDivider|Add0~195\)))) # (GND)
-- \myDivider|Add0~197\ = CARRY((\myDivider|Remainder_Reg\(98) & ((\myDivider|Divisor_Reg\(98)) # (!\myDivider|Add0~195\))) # (!\myDivider|Remainder_Reg\(98) & (\myDivider|Divisor_Reg\(98) & !\myDivider|Add0~195\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(98),
	datab => \myDivider|Divisor_Reg\(98),
	datad => VCC,
	cin => \myDivider|Add0~195\,
	combout => \myDivider|Add0~196_combout\,
	cout => \myDivider|Add0~197\);

-- Location: LCCOMB_X88_Y15_N10
\myDivider|Add1~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~348_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~260_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~260_combout\,
	datad => \myDivider|Add0~196_combout\,
	combout => \myDivider|Add1~348_combout\);

-- Location: FF_X88_Y15_N11
\myDivider|Remainder_Reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~348_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(98));

-- Location: LCCOMB_X87_Y15_N6
\myDivider|Add1~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~262_combout\ = (\myDivider|Divisor_Reg\(99) & ((\myDivider|Remainder_Reg\(99) & (!\myDivider|Add1~261\)) # (!\myDivider|Remainder_Reg\(99) & ((\myDivider|Add1~261\) # (GND))))) # (!\myDivider|Divisor_Reg\(99) & 
-- ((\myDivider|Remainder_Reg\(99) & (\myDivider|Add1~261\ & VCC)) # (!\myDivider|Remainder_Reg\(99) & (!\myDivider|Add1~261\))))
-- \myDivider|Add1~263\ = CARRY((\myDivider|Divisor_Reg\(99) & ((!\myDivider|Add1~261\) # (!\myDivider|Remainder_Reg\(99)))) # (!\myDivider|Divisor_Reg\(99) & (!\myDivider|Remainder_Reg\(99) & !\myDivider|Add1~261\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(99),
	datab => \myDivider|Remainder_Reg\(99),
	datad => VCC,
	cin => \myDivider|Add1~261\,
	combout => \myDivider|Add1~262_combout\,
	cout => \myDivider|Add1~263\);

-- Location: LCCOMB_X89_Y15_N6
\myDivider|Add0~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~198_combout\ = (\myDivider|Remainder_Reg\(99) & ((\myDivider|Divisor_Reg\(99) & (\myDivider|Add0~197\ & VCC)) # (!\myDivider|Divisor_Reg\(99) & (!\myDivider|Add0~197\)))) # (!\myDivider|Remainder_Reg\(99) & ((\myDivider|Divisor_Reg\(99) & 
-- (!\myDivider|Add0~197\)) # (!\myDivider|Divisor_Reg\(99) & ((\myDivider|Add0~197\) # (GND)))))
-- \myDivider|Add0~199\ = CARRY((\myDivider|Remainder_Reg\(99) & (!\myDivider|Divisor_Reg\(99) & !\myDivider|Add0~197\)) # (!\myDivider|Remainder_Reg\(99) & ((!\myDivider|Add0~197\) # (!\myDivider|Divisor_Reg\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(99),
	datab => \myDivider|Divisor_Reg\(99),
	datad => VCC,
	cin => \myDivider|Add0~197\,
	combout => \myDivider|Add0~198_combout\,
	cout => \myDivider|Add0~199\);

-- Location: LCCOMB_X88_Y15_N12
\myDivider|Add1~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~347_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~262_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~198_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~262_combout\,
	datad => \myDivider|Add0~198_combout\,
	combout => \myDivider|Add1~347_combout\);

-- Location: FF_X88_Y15_N13
\myDivider|Remainder_Reg[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~347_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(99));

-- Location: LCCOMB_X89_Y15_N8
\myDivider|Add0~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~200_combout\ = ((\myDivider|Divisor_Reg\(100) $ (\myDivider|Remainder_Reg\(100) $ (!\myDivider|Add0~199\)))) # (GND)
-- \myDivider|Add0~201\ = CARRY((\myDivider|Divisor_Reg\(100) & ((\myDivider|Remainder_Reg\(100)) # (!\myDivider|Add0~199\))) # (!\myDivider|Divisor_Reg\(100) & (\myDivider|Remainder_Reg\(100) & !\myDivider|Add0~199\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(100),
	datab => \myDivider|Remainder_Reg\(100),
	datad => VCC,
	cin => \myDivider|Add0~199\,
	combout => \myDivider|Add0~200_combout\,
	cout => \myDivider|Add0~201\);

-- Location: LCCOMB_X87_Y15_N8
\myDivider|Add1~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~264_combout\ = ((\myDivider|Divisor_Reg\(100) $ (\myDivider|Remainder_Reg\(100) $ (\myDivider|Add1~263\)))) # (GND)
-- \myDivider|Add1~265\ = CARRY((\myDivider|Divisor_Reg\(100) & (\myDivider|Remainder_Reg\(100) & !\myDivider|Add1~263\)) # (!\myDivider|Divisor_Reg\(100) & ((\myDivider|Remainder_Reg\(100)) # (!\myDivider|Add1~263\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(100),
	datab => \myDivider|Remainder_Reg\(100),
	datad => VCC,
	cin => \myDivider|Add1~263\,
	combout => \myDivider|Add1~264_combout\,
	cout => \myDivider|Add1~265\);

-- Location: LCCOMB_X88_Y15_N22
\myDivider|Add1~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~346_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~264_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~200_combout\,
	datad => \myDivider|Add1~264_combout\,
	combout => \myDivider|Add1~346_combout\);

-- Location: FF_X88_Y15_N23
\myDivider|Remainder_Reg[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~346_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(100));

-- Location: LCCOMB_X89_Y15_N10
\myDivider|Add0~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~202_combout\ = (\myDivider|Remainder_Reg\(101) & ((\myDivider|Divisor_Reg\(101) & (\myDivider|Add0~201\ & VCC)) # (!\myDivider|Divisor_Reg\(101) & (!\myDivider|Add0~201\)))) # (!\myDivider|Remainder_Reg\(101) & 
-- ((\myDivider|Divisor_Reg\(101) & (!\myDivider|Add0~201\)) # (!\myDivider|Divisor_Reg\(101) & ((\myDivider|Add0~201\) # (GND)))))
-- \myDivider|Add0~203\ = CARRY((\myDivider|Remainder_Reg\(101) & (!\myDivider|Divisor_Reg\(101) & !\myDivider|Add0~201\)) # (!\myDivider|Remainder_Reg\(101) & ((!\myDivider|Add0~201\) # (!\myDivider|Divisor_Reg\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(101),
	datab => \myDivider|Divisor_Reg\(101),
	datad => VCC,
	cin => \myDivider|Add0~201\,
	combout => \myDivider|Add0~202_combout\,
	cout => \myDivider|Add0~203\);

-- Location: LCCOMB_X87_Y15_N10
\myDivider|Add1~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~266_combout\ = (\myDivider|Divisor_Reg\(101) & ((\myDivider|Remainder_Reg\(101) & (!\myDivider|Add1~265\)) # (!\myDivider|Remainder_Reg\(101) & ((\myDivider|Add1~265\) # (GND))))) # (!\myDivider|Divisor_Reg\(101) & 
-- ((\myDivider|Remainder_Reg\(101) & (\myDivider|Add1~265\ & VCC)) # (!\myDivider|Remainder_Reg\(101) & (!\myDivider|Add1~265\))))
-- \myDivider|Add1~267\ = CARRY((\myDivider|Divisor_Reg\(101) & ((!\myDivider|Add1~265\) # (!\myDivider|Remainder_Reg\(101)))) # (!\myDivider|Divisor_Reg\(101) & (!\myDivider|Remainder_Reg\(101) & !\myDivider|Add1~265\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(101),
	datab => \myDivider|Remainder_Reg\(101),
	datad => VCC,
	cin => \myDivider|Add1~265\,
	combout => \myDivider|Add1~266_combout\,
	cout => \myDivider|Add1~267\);

-- Location: LCCOMB_X88_Y15_N28
\myDivider|Add1~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~345_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~266_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~202_combout\,
	datad => \myDivider|Add1~266_combout\,
	combout => \myDivider|Add1~345_combout\);

-- Location: FF_X88_Y15_N29
\myDivider|Remainder_Reg[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~345_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(101));

-- Location: LCCOMB_X89_Y15_N12
\myDivider|Add0~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~204_combout\ = ((\myDivider|Divisor_Reg\(102) $ (\myDivider|Remainder_Reg\(102) $ (!\myDivider|Add0~203\)))) # (GND)
-- \myDivider|Add0~205\ = CARRY((\myDivider|Divisor_Reg\(102) & ((\myDivider|Remainder_Reg\(102)) # (!\myDivider|Add0~203\))) # (!\myDivider|Divisor_Reg\(102) & (\myDivider|Remainder_Reg\(102) & !\myDivider|Add0~203\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(102),
	datab => \myDivider|Remainder_Reg\(102),
	datad => VCC,
	cin => \myDivider|Add0~203\,
	combout => \myDivider|Add0~204_combout\,
	cout => \myDivider|Add0~205\);

-- Location: LCCOMB_X87_Y15_N12
\myDivider|Add1~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~268_combout\ = ((\myDivider|Divisor_Reg\(102) $ (\myDivider|Remainder_Reg\(102) $ (\myDivider|Add1~267\)))) # (GND)
-- \myDivider|Add1~269\ = CARRY((\myDivider|Divisor_Reg\(102) & (\myDivider|Remainder_Reg\(102) & !\myDivider|Add1~267\)) # (!\myDivider|Divisor_Reg\(102) & ((\myDivider|Remainder_Reg\(102)) # (!\myDivider|Add1~267\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(102),
	datab => \myDivider|Remainder_Reg\(102),
	datad => VCC,
	cin => \myDivider|Add1~267\,
	combout => \myDivider|Add1~268_combout\,
	cout => \myDivider|Add1~269\);

-- Location: LCCOMB_X88_Y15_N18
\myDivider|Add1~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~344_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~268_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~204_combout\,
	datad => \myDivider|Add1~268_combout\,
	combout => \myDivider|Add1~344_combout\);

-- Location: FF_X88_Y15_N19
\myDivider|Remainder_Reg[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~344_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(102));

-- Location: LCCOMB_X89_Y15_N14
\myDivider|Add0~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~206_combout\ = (\myDivider|Divisor_Reg\(103) & ((\myDivider|Remainder_Reg\(103) & (\myDivider|Add0~205\ & VCC)) # (!\myDivider|Remainder_Reg\(103) & (!\myDivider|Add0~205\)))) # (!\myDivider|Divisor_Reg\(103) & 
-- ((\myDivider|Remainder_Reg\(103) & (!\myDivider|Add0~205\)) # (!\myDivider|Remainder_Reg\(103) & ((\myDivider|Add0~205\) # (GND)))))
-- \myDivider|Add0~207\ = CARRY((\myDivider|Divisor_Reg\(103) & (!\myDivider|Remainder_Reg\(103) & !\myDivider|Add0~205\)) # (!\myDivider|Divisor_Reg\(103) & ((!\myDivider|Add0~205\) # (!\myDivider|Remainder_Reg\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(103),
	datab => \myDivider|Remainder_Reg\(103),
	datad => VCC,
	cin => \myDivider|Add0~205\,
	combout => \myDivider|Add0~206_combout\,
	cout => \myDivider|Add0~207\);

-- Location: LCCOMB_X87_Y15_N14
\myDivider|Add1~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~270_combout\ = (\myDivider|Divisor_Reg\(103) & ((\myDivider|Remainder_Reg\(103) & (!\myDivider|Add1~269\)) # (!\myDivider|Remainder_Reg\(103) & ((\myDivider|Add1~269\) # (GND))))) # (!\myDivider|Divisor_Reg\(103) & 
-- ((\myDivider|Remainder_Reg\(103) & (\myDivider|Add1~269\ & VCC)) # (!\myDivider|Remainder_Reg\(103) & (!\myDivider|Add1~269\))))
-- \myDivider|Add1~271\ = CARRY((\myDivider|Divisor_Reg\(103) & ((!\myDivider|Add1~269\) # (!\myDivider|Remainder_Reg\(103)))) # (!\myDivider|Divisor_Reg\(103) & (!\myDivider|Remainder_Reg\(103) & !\myDivider|Add1~269\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(103),
	datab => \myDivider|Remainder_Reg\(103),
	datad => VCC,
	cin => \myDivider|Add1~269\,
	combout => \myDivider|Add1~270_combout\,
	cout => \myDivider|Add1~271\);

-- Location: LCCOMB_X88_Y15_N8
\myDivider|Add1~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~343_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~270_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~206_combout\,
	datad => \myDivider|Add1~270_combout\,
	combout => \myDivider|Add1~343_combout\);

-- Location: FF_X88_Y15_N9
\myDivider|Remainder_Reg[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~343_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(103));

-- Location: LCCOMB_X87_Y15_N16
\myDivider|Add1~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~272_combout\ = ((\myDivider|Remainder_Reg\(104) $ (\myDivider|Divisor_Reg\(104) $ (\myDivider|Add1~271\)))) # (GND)
-- \myDivider|Add1~273\ = CARRY((\myDivider|Remainder_Reg\(104) & ((!\myDivider|Add1~271\) # (!\myDivider|Divisor_Reg\(104)))) # (!\myDivider|Remainder_Reg\(104) & (!\myDivider|Divisor_Reg\(104) & !\myDivider|Add1~271\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(104),
	datab => \myDivider|Divisor_Reg\(104),
	datad => VCC,
	cin => \myDivider|Add1~271\,
	combout => \myDivider|Add1~272_combout\,
	cout => \myDivider|Add1~273\);

-- Location: LCCOMB_X89_Y15_N16
\myDivider|Add0~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~208_combout\ = ((\myDivider|Remainder_Reg\(104) $ (\myDivider|Divisor_Reg\(104) $ (!\myDivider|Add0~207\)))) # (GND)
-- \myDivider|Add0~209\ = CARRY((\myDivider|Remainder_Reg\(104) & ((\myDivider|Divisor_Reg\(104)) # (!\myDivider|Add0~207\))) # (!\myDivider|Remainder_Reg\(104) & (\myDivider|Divisor_Reg\(104) & !\myDivider|Add0~207\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(104),
	datab => \myDivider|Divisor_Reg\(104),
	datad => VCC,
	cin => \myDivider|Add0~207\,
	combout => \myDivider|Add0~208_combout\,
	cout => \myDivider|Add0~209\);

-- Location: LCCOMB_X88_Y15_N26
\myDivider|Add1~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~342_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~272_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~272_combout\,
	datad => \myDivider|Add0~208_combout\,
	combout => \myDivider|Add1~342_combout\);

-- Location: FF_X88_Y15_N27
\myDivider|Remainder_Reg[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~342_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(104));

-- Location: LCCOMB_X87_Y15_N18
\myDivider|Add1~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~274_combout\ = (\myDivider|Divisor_Reg\(105) & ((\myDivider|Remainder_Reg\(105) & (!\myDivider|Add1~273\)) # (!\myDivider|Remainder_Reg\(105) & ((\myDivider|Add1~273\) # (GND))))) # (!\myDivider|Divisor_Reg\(105) & 
-- ((\myDivider|Remainder_Reg\(105) & (\myDivider|Add1~273\ & VCC)) # (!\myDivider|Remainder_Reg\(105) & (!\myDivider|Add1~273\))))
-- \myDivider|Add1~275\ = CARRY((\myDivider|Divisor_Reg\(105) & ((!\myDivider|Add1~273\) # (!\myDivider|Remainder_Reg\(105)))) # (!\myDivider|Divisor_Reg\(105) & (!\myDivider|Remainder_Reg\(105) & !\myDivider|Add1~273\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(105),
	datab => \myDivider|Remainder_Reg\(105),
	datad => VCC,
	cin => \myDivider|Add1~273\,
	combout => \myDivider|Add1~274_combout\,
	cout => \myDivider|Add1~275\);

-- Location: LCCOMB_X89_Y15_N18
\myDivider|Add0~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~210_combout\ = (\myDivider|Remainder_Reg\(105) & ((\myDivider|Divisor_Reg\(105) & (\myDivider|Add0~209\ & VCC)) # (!\myDivider|Divisor_Reg\(105) & (!\myDivider|Add0~209\)))) # (!\myDivider|Remainder_Reg\(105) & 
-- ((\myDivider|Divisor_Reg\(105) & (!\myDivider|Add0~209\)) # (!\myDivider|Divisor_Reg\(105) & ((\myDivider|Add0~209\) # (GND)))))
-- \myDivider|Add0~211\ = CARRY((\myDivider|Remainder_Reg\(105) & (!\myDivider|Divisor_Reg\(105) & !\myDivider|Add0~209\)) # (!\myDivider|Remainder_Reg\(105) & ((!\myDivider|Add0~209\) # (!\myDivider|Divisor_Reg\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(105),
	datab => \myDivider|Divisor_Reg\(105),
	datad => VCC,
	cin => \myDivider|Add0~209\,
	combout => \myDivider|Add0~210_combout\,
	cout => \myDivider|Add0~211\);

-- Location: LCCOMB_X88_Y15_N0
\myDivider|Add1~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~341_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~274_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~274_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~210_combout\,
	combout => \myDivider|Add1~341_combout\);

-- Location: FF_X88_Y15_N1
\myDivider|Remainder_Reg[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~341_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(105));

-- Location: LCCOMB_X89_Y15_N20
\myDivider|Add0~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~212_combout\ = ((\myDivider|Remainder_Reg\(106) $ (\myDivider|Divisor_Reg\(106) $ (!\myDivider|Add0~211\)))) # (GND)
-- \myDivider|Add0~213\ = CARRY((\myDivider|Remainder_Reg\(106) & ((\myDivider|Divisor_Reg\(106)) # (!\myDivider|Add0~211\))) # (!\myDivider|Remainder_Reg\(106) & (\myDivider|Divisor_Reg\(106) & !\myDivider|Add0~211\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(106),
	datab => \myDivider|Divisor_Reg\(106),
	datad => VCC,
	cin => \myDivider|Add0~211\,
	combout => \myDivider|Add0~212_combout\,
	cout => \myDivider|Add0~213\);

-- Location: LCCOMB_X87_Y15_N20
\myDivider|Add1~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~276_combout\ = ((\myDivider|Remainder_Reg\(106) $ (\myDivider|Divisor_Reg\(106) $ (\myDivider|Add1~275\)))) # (GND)
-- \myDivider|Add1~277\ = CARRY((\myDivider|Remainder_Reg\(106) & ((!\myDivider|Add1~275\) # (!\myDivider|Divisor_Reg\(106)))) # (!\myDivider|Remainder_Reg\(106) & (!\myDivider|Divisor_Reg\(106) & !\myDivider|Add1~275\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(106),
	datab => \myDivider|Divisor_Reg\(106),
	datad => VCC,
	cin => \myDivider|Add1~275\,
	combout => \myDivider|Add1~276_combout\,
	cout => \myDivider|Add1~277\);

-- Location: LCCOMB_X88_Y15_N14
\myDivider|Add1~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~340_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~276_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~212_combout\,
	datad => \myDivider|Add1~276_combout\,
	combout => \myDivider|Add1~340_combout\);

-- Location: FF_X88_Y15_N15
\myDivider|Remainder_Reg[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~340_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(106));

-- Location: LCCOMB_X87_Y15_N22
\myDivider|Add1~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~278_combout\ = (\myDivider|Divisor_Reg\(107) & ((\myDivider|Remainder_Reg\(107) & (!\myDivider|Add1~277\)) # (!\myDivider|Remainder_Reg\(107) & ((\myDivider|Add1~277\) # (GND))))) # (!\myDivider|Divisor_Reg\(107) & 
-- ((\myDivider|Remainder_Reg\(107) & (\myDivider|Add1~277\ & VCC)) # (!\myDivider|Remainder_Reg\(107) & (!\myDivider|Add1~277\))))
-- \myDivider|Add1~279\ = CARRY((\myDivider|Divisor_Reg\(107) & ((!\myDivider|Add1~277\) # (!\myDivider|Remainder_Reg\(107)))) # (!\myDivider|Divisor_Reg\(107) & (!\myDivider|Remainder_Reg\(107) & !\myDivider|Add1~277\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(107),
	datab => \myDivider|Remainder_Reg\(107),
	datad => VCC,
	cin => \myDivider|Add1~277\,
	combout => \myDivider|Add1~278_combout\,
	cout => \myDivider|Add1~279\);

-- Location: LCCOMB_X89_Y15_N22
\myDivider|Add0~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~214_combout\ = (\myDivider|Divisor_Reg\(107) & ((\myDivider|Remainder_Reg\(107) & (\myDivider|Add0~213\ & VCC)) # (!\myDivider|Remainder_Reg\(107) & (!\myDivider|Add0~213\)))) # (!\myDivider|Divisor_Reg\(107) & 
-- ((\myDivider|Remainder_Reg\(107) & (!\myDivider|Add0~213\)) # (!\myDivider|Remainder_Reg\(107) & ((\myDivider|Add0~213\) # (GND)))))
-- \myDivider|Add0~215\ = CARRY((\myDivider|Divisor_Reg\(107) & (!\myDivider|Remainder_Reg\(107) & !\myDivider|Add0~213\)) # (!\myDivider|Divisor_Reg\(107) & ((!\myDivider|Add0~213\) # (!\myDivider|Remainder_Reg\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(107),
	datab => \myDivider|Remainder_Reg\(107),
	datad => VCC,
	cin => \myDivider|Add0~213\,
	combout => \myDivider|Add0~214_combout\,
	cout => \myDivider|Add0~215\);

-- Location: LCCOMB_X88_Y15_N24
\myDivider|Add1~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~339_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~278_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~278_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~214_combout\,
	combout => \myDivider|Add1~339_combout\);

-- Location: FF_X88_Y15_N25
\myDivider|Remainder_Reg[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~339_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(107));

-- Location: LCCOMB_X89_Y15_N24
\myDivider|Add0~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~216_combout\ = ((\myDivider|Remainder_Reg\(108) $ (\myDivider|Divisor_Reg\(108) $ (!\myDivider|Add0~215\)))) # (GND)
-- \myDivider|Add0~217\ = CARRY((\myDivider|Remainder_Reg\(108) & ((\myDivider|Divisor_Reg\(108)) # (!\myDivider|Add0~215\))) # (!\myDivider|Remainder_Reg\(108) & (\myDivider|Divisor_Reg\(108) & !\myDivider|Add0~215\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(108),
	datab => \myDivider|Divisor_Reg\(108),
	datad => VCC,
	cin => \myDivider|Add0~215\,
	combout => \myDivider|Add0~216_combout\,
	cout => \myDivider|Add0~217\);

-- Location: LCCOMB_X87_Y15_N24
\myDivider|Add1~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~280_combout\ = ((\myDivider|Remainder_Reg\(108) $ (\myDivider|Divisor_Reg\(108) $ (\myDivider|Add1~279\)))) # (GND)
-- \myDivider|Add1~281\ = CARRY((\myDivider|Remainder_Reg\(108) & ((!\myDivider|Add1~279\) # (!\myDivider|Divisor_Reg\(108)))) # (!\myDivider|Remainder_Reg\(108) & (!\myDivider|Divisor_Reg\(108) & !\myDivider|Add1~279\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(108),
	datab => \myDivider|Divisor_Reg\(108),
	datad => VCC,
	cin => \myDivider|Add1~279\,
	combout => \myDivider|Add1~280_combout\,
	cout => \myDivider|Add1~281\);

-- Location: LCCOMB_X88_Y15_N6
\myDivider|Add1~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~338_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~280_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~216_combout\,
	datad => \myDivider|Add1~280_combout\,
	combout => \myDivider|Add1~338_combout\);

-- Location: FF_X88_Y15_N7
\myDivider|Remainder_Reg[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~338_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(108));

-- Location: LCCOMB_X87_Y15_N26
\myDivider|Add1~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~282_combout\ = (\myDivider|Divisor_Reg\(109) & ((\myDivider|Remainder_Reg\(109) & (!\myDivider|Add1~281\)) # (!\myDivider|Remainder_Reg\(109) & ((\myDivider|Add1~281\) # (GND))))) # (!\myDivider|Divisor_Reg\(109) & 
-- ((\myDivider|Remainder_Reg\(109) & (\myDivider|Add1~281\ & VCC)) # (!\myDivider|Remainder_Reg\(109) & (!\myDivider|Add1~281\))))
-- \myDivider|Add1~283\ = CARRY((\myDivider|Divisor_Reg\(109) & ((!\myDivider|Add1~281\) # (!\myDivider|Remainder_Reg\(109)))) # (!\myDivider|Divisor_Reg\(109) & (!\myDivider|Remainder_Reg\(109) & !\myDivider|Add1~281\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(109),
	datab => \myDivider|Remainder_Reg\(109),
	datad => VCC,
	cin => \myDivider|Add1~281\,
	combout => \myDivider|Add1~282_combout\,
	cout => \myDivider|Add1~283\);

-- Location: LCCOMB_X89_Y15_N26
\myDivider|Add0~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~218_combout\ = (\myDivider|Remainder_Reg\(109) & ((\myDivider|Divisor_Reg\(109) & (\myDivider|Add0~217\ & VCC)) # (!\myDivider|Divisor_Reg\(109) & (!\myDivider|Add0~217\)))) # (!\myDivider|Remainder_Reg\(109) & 
-- ((\myDivider|Divisor_Reg\(109) & (!\myDivider|Add0~217\)) # (!\myDivider|Divisor_Reg\(109) & ((\myDivider|Add0~217\) # (GND)))))
-- \myDivider|Add0~219\ = CARRY((\myDivider|Remainder_Reg\(109) & (!\myDivider|Divisor_Reg\(109) & !\myDivider|Add0~217\)) # (!\myDivider|Remainder_Reg\(109) & ((!\myDivider|Add0~217\) # (!\myDivider|Divisor_Reg\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(109),
	datab => \myDivider|Divisor_Reg\(109),
	datad => VCC,
	cin => \myDivider|Add0~217\,
	combout => \myDivider|Add0~218_combout\,
	cout => \myDivider|Add0~219\);

-- Location: LCCOMB_X88_Y15_N16
\myDivider|Add1~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~337_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~282_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~282_combout\,
	datad => \myDivider|Add0~218_combout\,
	combout => \myDivider|Add1~337_combout\);

-- Location: FF_X88_Y15_N17
\myDivider|Remainder_Reg[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~337_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(109));

-- Location: LCCOMB_X87_Y15_N28
\myDivider|Add1~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~284_combout\ = ((\myDivider|Remainder_Reg\(110) $ (\myDivider|Divisor_Reg\(110) $ (\myDivider|Add1~283\)))) # (GND)
-- \myDivider|Add1~285\ = CARRY((\myDivider|Remainder_Reg\(110) & ((!\myDivider|Add1~283\) # (!\myDivider|Divisor_Reg\(110)))) # (!\myDivider|Remainder_Reg\(110) & (!\myDivider|Divisor_Reg\(110) & !\myDivider|Add1~283\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(110),
	datab => \myDivider|Divisor_Reg\(110),
	datad => VCC,
	cin => \myDivider|Add1~283\,
	combout => \myDivider|Add1~284_combout\,
	cout => \myDivider|Add1~285\);

-- Location: LCCOMB_X89_Y15_N28
\myDivider|Add0~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~220_combout\ = ((\myDivider|Remainder_Reg\(110) $ (\myDivider|Divisor_Reg\(110) $ (!\myDivider|Add0~219\)))) # (GND)
-- \myDivider|Add0~221\ = CARRY((\myDivider|Remainder_Reg\(110) & ((\myDivider|Divisor_Reg\(110)) # (!\myDivider|Add0~219\))) # (!\myDivider|Remainder_Reg\(110) & (\myDivider|Divisor_Reg\(110) & !\myDivider|Add0~219\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(110),
	datab => \myDivider|Divisor_Reg\(110),
	datad => VCC,
	cin => \myDivider|Add0~219\,
	combout => \myDivider|Add0~220_combout\,
	cout => \myDivider|Add0~221\);

-- Location: LCCOMB_X88_Y15_N2
\myDivider|Add1~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~336_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~284_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~284_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~220_combout\,
	combout => \myDivider|Add1~336_combout\);

-- Location: FF_X88_Y15_N3
\myDivider|Remainder_Reg[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~336_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(110));

-- Location: LCCOMB_X89_Y15_N30
\myDivider|Add0~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~222_combout\ = (\myDivider|Divisor_Reg\(111) & ((\myDivider|Remainder_Reg\(111) & (\myDivider|Add0~221\ & VCC)) # (!\myDivider|Remainder_Reg\(111) & (!\myDivider|Add0~221\)))) # (!\myDivider|Divisor_Reg\(111) & 
-- ((\myDivider|Remainder_Reg\(111) & (!\myDivider|Add0~221\)) # (!\myDivider|Remainder_Reg\(111) & ((\myDivider|Add0~221\) # (GND)))))
-- \myDivider|Add0~223\ = CARRY((\myDivider|Divisor_Reg\(111) & (!\myDivider|Remainder_Reg\(111) & !\myDivider|Add0~221\)) # (!\myDivider|Divisor_Reg\(111) & ((!\myDivider|Add0~221\) # (!\myDivider|Remainder_Reg\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(111),
	datab => \myDivider|Remainder_Reg\(111),
	datad => VCC,
	cin => \myDivider|Add0~221\,
	combout => \myDivider|Add0~222_combout\,
	cout => \myDivider|Add0~223\);

-- Location: LCCOMB_X87_Y15_N30
\myDivider|Add1~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~286_combout\ = (\myDivider|Remainder_Reg\(111) & ((\myDivider|Divisor_Reg\(111) & (!\myDivider|Add1~285\)) # (!\myDivider|Divisor_Reg\(111) & (\myDivider|Add1~285\ & VCC)))) # (!\myDivider|Remainder_Reg\(111) & 
-- ((\myDivider|Divisor_Reg\(111) & ((\myDivider|Add1~285\) # (GND))) # (!\myDivider|Divisor_Reg\(111) & (!\myDivider|Add1~285\))))
-- \myDivider|Add1~287\ = CARRY((\myDivider|Remainder_Reg\(111) & (\myDivider|Divisor_Reg\(111) & !\myDivider|Add1~285\)) # (!\myDivider|Remainder_Reg\(111) & ((\myDivider|Divisor_Reg\(111)) # (!\myDivider|Add1~285\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(111),
	datab => \myDivider|Divisor_Reg\(111),
	datad => VCC,
	cin => \myDivider|Add1~285\,
	combout => \myDivider|Add1~286_combout\,
	cout => \myDivider|Add1~287\);

-- Location: LCCOMB_X88_Y15_N4
\myDivider|Add1~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~335_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~286_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~222_combout\,
	datad => \myDivider|Add1~286_combout\,
	combout => \myDivider|Add1~335_combout\);

-- Location: FF_X88_Y15_N5
\myDivider|Remainder_Reg[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~335_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(111));

-- Location: LCCOMB_X87_Y14_N0
\myDivider|Add1~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~288_combout\ = ((\myDivider|Remainder_Reg\(112) $ (\myDivider|Divisor_Reg\(112) $ (\myDivider|Add1~287\)))) # (GND)
-- \myDivider|Add1~289\ = CARRY((\myDivider|Remainder_Reg\(112) & ((!\myDivider|Add1~287\) # (!\myDivider|Divisor_Reg\(112)))) # (!\myDivider|Remainder_Reg\(112) & (!\myDivider|Divisor_Reg\(112) & !\myDivider|Add1~287\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(112),
	datab => \myDivider|Divisor_Reg\(112),
	datad => VCC,
	cin => \myDivider|Add1~287\,
	combout => \myDivider|Add1~288_combout\,
	cout => \myDivider|Add1~289\);

-- Location: LCCOMB_X89_Y14_N0
\myDivider|Add0~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~224_combout\ = ((\myDivider|Divisor_Reg\(112) $ (\myDivider|Remainder_Reg\(112) $ (!\myDivider|Add0~223\)))) # (GND)
-- \myDivider|Add0~225\ = CARRY((\myDivider|Divisor_Reg\(112) & ((\myDivider|Remainder_Reg\(112)) # (!\myDivider|Add0~223\))) # (!\myDivider|Divisor_Reg\(112) & (\myDivider|Remainder_Reg\(112) & !\myDivider|Add0~223\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(112),
	datab => \myDivider|Remainder_Reg\(112),
	datad => VCC,
	cin => \myDivider|Add0~223\,
	combout => \myDivider|Add0~224_combout\,
	cout => \myDivider|Add0~225\);

-- Location: LCCOMB_X88_Y14_N20
\myDivider|Add1~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~334_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~288_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~288_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~224_combout\,
	combout => \myDivider|Add1~334_combout\);

-- Location: FF_X88_Y14_N21
\myDivider|Remainder_Reg[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~334_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(112));

-- Location: LCCOMB_X87_Y14_N2
\myDivider|Add1~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~290_combout\ = (\myDivider|Remainder_Reg\(113) & ((\myDivider|Divisor_Reg\(113) & (!\myDivider|Add1~289\)) # (!\myDivider|Divisor_Reg\(113) & (\myDivider|Add1~289\ & VCC)))) # (!\myDivider|Remainder_Reg\(113) & 
-- ((\myDivider|Divisor_Reg\(113) & ((\myDivider|Add1~289\) # (GND))) # (!\myDivider|Divisor_Reg\(113) & (!\myDivider|Add1~289\))))
-- \myDivider|Add1~291\ = CARRY((\myDivider|Remainder_Reg\(113) & (\myDivider|Divisor_Reg\(113) & !\myDivider|Add1~289\)) # (!\myDivider|Remainder_Reg\(113) & ((\myDivider|Divisor_Reg\(113)) # (!\myDivider|Add1~289\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(113),
	datab => \myDivider|Divisor_Reg\(113),
	datad => VCC,
	cin => \myDivider|Add1~289\,
	combout => \myDivider|Add1~290_combout\,
	cout => \myDivider|Add1~291\);

-- Location: LCCOMB_X89_Y14_N2
\myDivider|Add0~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~226_combout\ = (\myDivider|Divisor_Reg\(113) & ((\myDivider|Remainder_Reg\(113) & (\myDivider|Add0~225\ & VCC)) # (!\myDivider|Remainder_Reg\(113) & (!\myDivider|Add0~225\)))) # (!\myDivider|Divisor_Reg\(113) & 
-- ((\myDivider|Remainder_Reg\(113) & (!\myDivider|Add0~225\)) # (!\myDivider|Remainder_Reg\(113) & ((\myDivider|Add0~225\) # (GND)))))
-- \myDivider|Add0~227\ = CARRY((\myDivider|Divisor_Reg\(113) & (!\myDivider|Remainder_Reg\(113) & !\myDivider|Add0~225\)) # (!\myDivider|Divisor_Reg\(113) & ((!\myDivider|Add0~225\) # (!\myDivider|Remainder_Reg\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(113),
	datab => \myDivider|Remainder_Reg\(113),
	datad => VCC,
	cin => \myDivider|Add0~225\,
	combout => \myDivider|Add0~226_combout\,
	cout => \myDivider|Add0~227\);

-- Location: LCCOMB_X88_Y14_N30
\myDivider|Add1~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~333_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~290_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Add1~290_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~226_combout\,
	combout => \myDivider|Add1~333_combout\);

-- Location: FF_X88_Y14_N31
\myDivider|Remainder_Reg[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~333_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(113));

-- Location: LCCOMB_X87_Y14_N4
\myDivider|Add1~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~292_combout\ = ((\myDivider|Divisor_Reg\(114) $ (\myDivider|Remainder_Reg\(114) $ (\myDivider|Add1~291\)))) # (GND)
-- \myDivider|Add1~293\ = CARRY((\myDivider|Divisor_Reg\(114) & (\myDivider|Remainder_Reg\(114) & !\myDivider|Add1~291\)) # (!\myDivider|Divisor_Reg\(114) & ((\myDivider|Remainder_Reg\(114)) # (!\myDivider|Add1~291\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(114),
	datab => \myDivider|Remainder_Reg\(114),
	datad => VCC,
	cin => \myDivider|Add1~291\,
	combout => \myDivider|Add1~292_combout\,
	cout => \myDivider|Add1~293\);

-- Location: LCCOMB_X89_Y14_N4
\myDivider|Add0~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~228_combout\ = ((\myDivider|Remainder_Reg\(114) $ (\myDivider|Divisor_Reg\(114) $ (!\myDivider|Add0~227\)))) # (GND)
-- \myDivider|Add0~229\ = CARRY((\myDivider|Remainder_Reg\(114) & ((\myDivider|Divisor_Reg\(114)) # (!\myDivider|Add0~227\))) # (!\myDivider|Remainder_Reg\(114) & (\myDivider|Divisor_Reg\(114) & !\myDivider|Add0~227\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(114),
	datab => \myDivider|Divisor_Reg\(114),
	datad => VCC,
	cin => \myDivider|Add0~227\,
	combout => \myDivider|Add0~228_combout\,
	cout => \myDivider|Add0~229\);

-- Location: LCCOMB_X88_Y14_N12
\myDivider|Add1~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~332_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~292_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~228_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~292_combout\,
	datad => \myDivider|Add0~228_combout\,
	combout => \myDivider|Add1~332_combout\);

-- Location: FF_X88_Y14_N13
\myDivider|Remainder_Reg[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~332_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(114));

-- Location: LCCOMB_X87_Y14_N6
\myDivider|Add1~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~294_combout\ = (\myDivider|Divisor_Reg\(115) & ((\myDivider|Remainder_Reg\(115) & (!\myDivider|Add1~293\)) # (!\myDivider|Remainder_Reg\(115) & ((\myDivider|Add1~293\) # (GND))))) # (!\myDivider|Divisor_Reg\(115) & 
-- ((\myDivider|Remainder_Reg\(115) & (\myDivider|Add1~293\ & VCC)) # (!\myDivider|Remainder_Reg\(115) & (!\myDivider|Add1~293\))))
-- \myDivider|Add1~295\ = CARRY((\myDivider|Divisor_Reg\(115) & ((!\myDivider|Add1~293\) # (!\myDivider|Remainder_Reg\(115)))) # (!\myDivider|Divisor_Reg\(115) & (!\myDivider|Remainder_Reg\(115) & !\myDivider|Add1~293\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(115),
	datab => \myDivider|Remainder_Reg\(115),
	datad => VCC,
	cin => \myDivider|Add1~293\,
	combout => \myDivider|Add1~294_combout\,
	cout => \myDivider|Add1~295\);

-- Location: LCCOMB_X89_Y14_N6
\myDivider|Add0~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~230_combout\ = (\myDivider|Remainder_Reg\(115) & ((\myDivider|Divisor_Reg\(115) & (\myDivider|Add0~229\ & VCC)) # (!\myDivider|Divisor_Reg\(115) & (!\myDivider|Add0~229\)))) # (!\myDivider|Remainder_Reg\(115) & 
-- ((\myDivider|Divisor_Reg\(115) & (!\myDivider|Add0~229\)) # (!\myDivider|Divisor_Reg\(115) & ((\myDivider|Add0~229\) # (GND)))))
-- \myDivider|Add0~231\ = CARRY((\myDivider|Remainder_Reg\(115) & (!\myDivider|Divisor_Reg\(115) & !\myDivider|Add0~229\)) # (!\myDivider|Remainder_Reg\(115) & ((!\myDivider|Add0~229\) # (!\myDivider|Divisor_Reg\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(115),
	datab => \myDivider|Divisor_Reg\(115),
	datad => VCC,
	cin => \myDivider|Add0~229\,
	combout => \myDivider|Add0~230_combout\,
	cout => \myDivider|Add0~231\);

-- Location: LCCOMB_X88_Y14_N10
\myDivider|Add1~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~331_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~294_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~294_combout\,
	datad => \myDivider|Add0~230_combout\,
	combout => \myDivider|Add1~331_combout\);

-- Location: FF_X88_Y14_N11
\myDivider|Remainder_Reg[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~331_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(115));

-- Location: LCCOMB_X89_Y14_N8
\myDivider|Add0~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~232_combout\ = ((\myDivider|Divisor_Reg\(116) $ (\myDivider|Remainder_Reg\(116) $ (!\myDivider|Add0~231\)))) # (GND)
-- \myDivider|Add0~233\ = CARRY((\myDivider|Divisor_Reg\(116) & ((\myDivider|Remainder_Reg\(116)) # (!\myDivider|Add0~231\))) # (!\myDivider|Divisor_Reg\(116) & (\myDivider|Remainder_Reg\(116) & !\myDivider|Add0~231\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(116),
	datab => \myDivider|Remainder_Reg\(116),
	datad => VCC,
	cin => \myDivider|Add0~231\,
	combout => \myDivider|Add0~232_combout\,
	cout => \myDivider|Add0~233\);

-- Location: LCCOMB_X87_Y14_N8
\myDivider|Add1~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~296_combout\ = ((\myDivider|Divisor_Reg\(116) $ (\myDivider|Remainder_Reg\(116) $ (\myDivider|Add1~295\)))) # (GND)
-- \myDivider|Add1~297\ = CARRY((\myDivider|Divisor_Reg\(116) & (\myDivider|Remainder_Reg\(116) & !\myDivider|Add1~295\)) # (!\myDivider|Divisor_Reg\(116) & ((\myDivider|Remainder_Reg\(116)) # (!\myDivider|Add1~295\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(116),
	datab => \myDivider|Remainder_Reg\(116),
	datad => VCC,
	cin => \myDivider|Add1~295\,
	combout => \myDivider|Add1~296_combout\,
	cout => \myDivider|Add1~297\);

-- Location: LCCOMB_X88_Y14_N28
\myDivider|Add1~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~330_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~296_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~232_combout\,
	datad => \myDivider|Add1~296_combout\,
	combout => \myDivider|Add1~330_combout\);

-- Location: FF_X88_Y14_N29
\myDivider|Remainder_Reg[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~330_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(116));

-- Location: LCCOMB_X89_Y14_N10
\myDivider|Add0~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~234_combout\ = (\myDivider|Remainder_Reg\(117) & ((\myDivider|Divisor_Reg\(117) & (\myDivider|Add0~233\ & VCC)) # (!\myDivider|Divisor_Reg\(117) & (!\myDivider|Add0~233\)))) # (!\myDivider|Remainder_Reg\(117) & 
-- ((\myDivider|Divisor_Reg\(117) & (!\myDivider|Add0~233\)) # (!\myDivider|Divisor_Reg\(117) & ((\myDivider|Add0~233\) # (GND)))))
-- \myDivider|Add0~235\ = CARRY((\myDivider|Remainder_Reg\(117) & (!\myDivider|Divisor_Reg\(117) & !\myDivider|Add0~233\)) # (!\myDivider|Remainder_Reg\(117) & ((!\myDivider|Add0~233\) # (!\myDivider|Divisor_Reg\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(117),
	datab => \myDivider|Divisor_Reg\(117),
	datad => VCC,
	cin => \myDivider|Add0~233\,
	combout => \myDivider|Add0~234_combout\,
	cout => \myDivider|Add0~235\);

-- Location: LCCOMB_X87_Y14_N10
\myDivider|Add1~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~298_combout\ = (\myDivider|Divisor_Reg\(117) & ((\myDivider|Remainder_Reg\(117) & (!\myDivider|Add1~297\)) # (!\myDivider|Remainder_Reg\(117) & ((\myDivider|Add1~297\) # (GND))))) # (!\myDivider|Divisor_Reg\(117) & 
-- ((\myDivider|Remainder_Reg\(117) & (\myDivider|Add1~297\ & VCC)) # (!\myDivider|Remainder_Reg\(117) & (!\myDivider|Add1~297\))))
-- \myDivider|Add1~299\ = CARRY((\myDivider|Divisor_Reg\(117) & ((!\myDivider|Add1~297\) # (!\myDivider|Remainder_Reg\(117)))) # (!\myDivider|Divisor_Reg\(117) & (!\myDivider|Remainder_Reg\(117) & !\myDivider|Add1~297\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(117),
	datab => \myDivider|Remainder_Reg\(117),
	datad => VCC,
	cin => \myDivider|Add1~297\,
	combout => \myDivider|Add1~298_combout\,
	cout => \myDivider|Add1~299\);

-- Location: LCCOMB_X88_Y14_N22
\myDivider|Add1~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~329_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~298_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~234_combout\,
	datad => \myDivider|Add1~298_combout\,
	combout => \myDivider|Add1~329_combout\);

-- Location: FF_X88_Y14_N23
\myDivider|Remainder_Reg[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~329_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(117));

-- Location: LCCOMB_X89_Y14_N12
\myDivider|Add0~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~236_combout\ = ((\myDivider|Remainder_Reg\(118) $ (\myDivider|Divisor_Reg\(118) $ (!\myDivider|Add0~235\)))) # (GND)
-- \myDivider|Add0~237\ = CARRY((\myDivider|Remainder_Reg\(118) & ((\myDivider|Divisor_Reg\(118)) # (!\myDivider|Add0~235\))) # (!\myDivider|Remainder_Reg\(118) & (\myDivider|Divisor_Reg\(118) & !\myDivider|Add0~235\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(118),
	datab => \myDivider|Divisor_Reg\(118),
	datad => VCC,
	cin => \myDivider|Add0~235\,
	combout => \myDivider|Add0~236_combout\,
	cout => \myDivider|Add0~237\);

-- Location: LCCOMB_X87_Y14_N12
\myDivider|Add1~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~300_combout\ = ((\myDivider|Divisor_Reg\(118) $ (\myDivider|Remainder_Reg\(118) $ (\myDivider|Add1~299\)))) # (GND)
-- \myDivider|Add1~301\ = CARRY((\myDivider|Divisor_Reg\(118) & (\myDivider|Remainder_Reg\(118) & !\myDivider|Add1~299\)) # (!\myDivider|Divisor_Reg\(118) & ((\myDivider|Remainder_Reg\(118)) # (!\myDivider|Add1~299\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(118),
	datab => \myDivider|Remainder_Reg\(118),
	datad => VCC,
	cin => \myDivider|Add1~299\,
	combout => \myDivider|Add1~300_combout\,
	cout => \myDivider|Add1~301\);

-- Location: LCCOMB_X88_Y14_N24
\myDivider|Add1~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~328_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~300_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~236_combout\,
	datad => \myDivider|Add1~300_combout\,
	combout => \myDivider|Add1~328_combout\);

-- Location: FF_X88_Y14_N25
\myDivider|Remainder_Reg[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~328_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(118));

-- Location: LCCOMB_X89_Y14_N14
\myDivider|Add0~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~238_combout\ = (\myDivider|Divisor_Reg\(119) & ((\myDivider|Remainder_Reg\(119) & (\myDivider|Add0~237\ & VCC)) # (!\myDivider|Remainder_Reg\(119) & (!\myDivider|Add0~237\)))) # (!\myDivider|Divisor_Reg\(119) & 
-- ((\myDivider|Remainder_Reg\(119) & (!\myDivider|Add0~237\)) # (!\myDivider|Remainder_Reg\(119) & ((\myDivider|Add0~237\) # (GND)))))
-- \myDivider|Add0~239\ = CARRY((\myDivider|Divisor_Reg\(119) & (!\myDivider|Remainder_Reg\(119) & !\myDivider|Add0~237\)) # (!\myDivider|Divisor_Reg\(119) & ((!\myDivider|Add0~237\) # (!\myDivider|Remainder_Reg\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(119),
	datab => \myDivider|Remainder_Reg\(119),
	datad => VCC,
	cin => \myDivider|Add0~237\,
	combout => \myDivider|Add0~238_combout\,
	cout => \myDivider|Add0~239\);

-- Location: LCCOMB_X87_Y14_N14
\myDivider|Add1~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~302_combout\ = (\myDivider|Remainder_Reg\(119) & ((\myDivider|Divisor_Reg\(119) & (!\myDivider|Add1~301\)) # (!\myDivider|Divisor_Reg\(119) & (\myDivider|Add1~301\ & VCC)))) # (!\myDivider|Remainder_Reg\(119) & 
-- ((\myDivider|Divisor_Reg\(119) & ((\myDivider|Add1~301\) # (GND))) # (!\myDivider|Divisor_Reg\(119) & (!\myDivider|Add1~301\))))
-- \myDivider|Add1~303\ = CARRY((\myDivider|Remainder_Reg\(119) & (\myDivider|Divisor_Reg\(119) & !\myDivider|Add1~301\)) # (!\myDivider|Remainder_Reg\(119) & ((\myDivider|Divisor_Reg\(119)) # (!\myDivider|Add1~301\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(119),
	datab => \myDivider|Divisor_Reg\(119),
	datad => VCC,
	cin => \myDivider|Add1~301\,
	combout => \myDivider|Add1~302_combout\,
	cout => \myDivider|Add1~303\);

-- Location: LCCOMB_X88_Y14_N18
\myDivider|Add1~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~327_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~302_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~238_combout\,
	datad => \myDivider|Add1~302_combout\,
	combout => \myDivider|Add1~327_combout\);

-- Location: FF_X88_Y14_N19
\myDivider|Remainder_Reg[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~327_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(119));

-- Location: LCCOMB_X87_Y14_N16
\myDivider|Add1~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~304_combout\ = ((\myDivider|Remainder_Reg\(120) $ (\myDivider|Divisor_Reg\(120) $ (\myDivider|Add1~303\)))) # (GND)
-- \myDivider|Add1~305\ = CARRY((\myDivider|Remainder_Reg\(120) & ((!\myDivider|Add1~303\) # (!\myDivider|Divisor_Reg\(120)))) # (!\myDivider|Remainder_Reg\(120) & (!\myDivider|Divisor_Reg\(120) & !\myDivider|Add1~303\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(120),
	datab => \myDivider|Divisor_Reg\(120),
	datad => VCC,
	cin => \myDivider|Add1~303\,
	combout => \myDivider|Add1~304_combout\,
	cout => \myDivider|Add1~305\);

-- Location: LCCOMB_X89_Y14_N16
\myDivider|Add0~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~240_combout\ = ((\myDivider|Remainder_Reg\(120) $ (\myDivider|Divisor_Reg\(120) $ (!\myDivider|Add0~239\)))) # (GND)
-- \myDivider|Add0~241\ = CARRY((\myDivider|Remainder_Reg\(120) & ((\myDivider|Divisor_Reg\(120)) # (!\myDivider|Add0~239\))) # (!\myDivider|Remainder_Reg\(120) & (\myDivider|Divisor_Reg\(120) & !\myDivider|Add0~239\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(120),
	datab => \myDivider|Divisor_Reg\(120),
	datad => VCC,
	cin => \myDivider|Add0~239\,
	combout => \myDivider|Add0~240_combout\,
	cout => \myDivider|Add0~241\);

-- Location: LCCOMB_X88_Y14_N8
\myDivider|Add1~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~326_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~304_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~304_combout\,
	datad => \myDivider|Add0~240_combout\,
	combout => \myDivider|Add1~326_combout\);

-- Location: FF_X88_Y14_N9
\myDivider|Remainder_Reg[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~326_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(120));

-- Location: LCCOMB_X87_Y14_N18
\myDivider|Add1~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~306_combout\ = (\myDivider|Remainder_Reg\(121) & ((\myDivider|Divisor_Reg\(121) & (!\myDivider|Add1~305\)) # (!\myDivider|Divisor_Reg\(121) & (\myDivider|Add1~305\ & VCC)))) # (!\myDivider|Remainder_Reg\(121) & 
-- ((\myDivider|Divisor_Reg\(121) & ((\myDivider|Add1~305\) # (GND))) # (!\myDivider|Divisor_Reg\(121) & (!\myDivider|Add1~305\))))
-- \myDivider|Add1~307\ = CARRY((\myDivider|Remainder_Reg\(121) & (\myDivider|Divisor_Reg\(121) & !\myDivider|Add1~305\)) # (!\myDivider|Remainder_Reg\(121) & ((\myDivider|Divisor_Reg\(121)) # (!\myDivider|Add1~305\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(121),
	datab => \myDivider|Divisor_Reg\(121),
	datad => VCC,
	cin => \myDivider|Add1~305\,
	combout => \myDivider|Add1~306_combout\,
	cout => \myDivider|Add1~307\);

-- Location: LCCOMB_X89_Y14_N18
\myDivider|Add0~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~242_combout\ = (\myDivider|Remainder_Reg\(121) & ((\myDivider|Divisor_Reg\(121) & (\myDivider|Add0~241\ & VCC)) # (!\myDivider|Divisor_Reg\(121) & (!\myDivider|Add0~241\)))) # (!\myDivider|Remainder_Reg\(121) & 
-- ((\myDivider|Divisor_Reg\(121) & (!\myDivider|Add0~241\)) # (!\myDivider|Divisor_Reg\(121) & ((\myDivider|Add0~241\) # (GND)))))
-- \myDivider|Add0~243\ = CARRY((\myDivider|Remainder_Reg\(121) & (!\myDivider|Divisor_Reg\(121) & !\myDivider|Add0~241\)) # (!\myDivider|Remainder_Reg\(121) & ((!\myDivider|Add0~241\) # (!\myDivider|Divisor_Reg\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(121),
	datab => \myDivider|Divisor_Reg\(121),
	datad => VCC,
	cin => \myDivider|Add0~241\,
	combout => \myDivider|Add0~242_combout\,
	cout => \myDivider|Add0~243\);

-- Location: LCCOMB_X88_Y14_N2
\myDivider|Add1~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~325_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~306_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~242_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~306_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~242_combout\,
	combout => \myDivider|Add1~325_combout\);

-- Location: FF_X88_Y14_N3
\myDivider|Remainder_Reg[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~325_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(121));

-- Location: LCCOMB_X89_Y14_N20
\myDivider|Add0~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~244_combout\ = ((\myDivider|Remainder_Reg\(122) $ (\myDivider|Divisor_Reg\(122) $ (!\myDivider|Add0~243\)))) # (GND)
-- \myDivider|Add0~245\ = CARRY((\myDivider|Remainder_Reg\(122) & ((\myDivider|Divisor_Reg\(122)) # (!\myDivider|Add0~243\))) # (!\myDivider|Remainder_Reg\(122) & (\myDivider|Divisor_Reg\(122) & !\myDivider|Add0~243\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(122),
	datab => \myDivider|Divisor_Reg\(122),
	datad => VCC,
	cin => \myDivider|Add0~243\,
	combout => \myDivider|Add0~244_combout\,
	cout => \myDivider|Add0~245\);

-- Location: LCCOMB_X87_Y14_N20
\myDivider|Add1~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~308_combout\ = ((\myDivider|Divisor_Reg\(122) $ (\myDivider|Remainder_Reg\(122) $ (\myDivider|Add1~307\)))) # (GND)
-- \myDivider|Add1~309\ = CARRY((\myDivider|Divisor_Reg\(122) & (\myDivider|Remainder_Reg\(122) & !\myDivider|Add1~307\)) # (!\myDivider|Divisor_Reg\(122) & ((\myDivider|Remainder_Reg\(122)) # (!\myDivider|Add1~307\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(122),
	datab => \myDivider|Remainder_Reg\(122),
	datad => VCC,
	cin => \myDivider|Add1~307\,
	combout => \myDivider|Add1~308_combout\,
	cout => \myDivider|Add1~309\);

-- Location: LCCOMB_X88_Y14_N0
\myDivider|Add1~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~324_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~308_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~244_combout\,
	datad => \myDivider|Add1~308_combout\,
	combout => \myDivider|Add1~324_combout\);

-- Location: FF_X88_Y14_N1
\myDivider|Remainder_Reg[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~324_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(122));

-- Location: LCCOMB_X87_Y14_N22
\myDivider|Add1~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~310_combout\ = (\myDivider|Remainder_Reg\(123) & ((\myDivider|Divisor_Reg\(123) & (!\myDivider|Add1~309\)) # (!\myDivider|Divisor_Reg\(123) & (\myDivider|Add1~309\ & VCC)))) # (!\myDivider|Remainder_Reg\(123) & 
-- ((\myDivider|Divisor_Reg\(123) & ((\myDivider|Add1~309\) # (GND))) # (!\myDivider|Divisor_Reg\(123) & (!\myDivider|Add1~309\))))
-- \myDivider|Add1~311\ = CARRY((\myDivider|Remainder_Reg\(123) & (\myDivider|Divisor_Reg\(123) & !\myDivider|Add1~309\)) # (!\myDivider|Remainder_Reg\(123) & ((\myDivider|Divisor_Reg\(123)) # (!\myDivider|Add1~309\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(123),
	datab => \myDivider|Divisor_Reg\(123),
	datad => VCC,
	cin => \myDivider|Add1~309\,
	combout => \myDivider|Add1~310_combout\,
	cout => \myDivider|Add1~311\);

-- Location: LCCOMB_X89_Y14_N22
\myDivider|Add0~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~246_combout\ = (\myDivider|Remainder_Reg\(123) & ((\myDivider|Divisor_Reg\(123) & (\myDivider|Add0~245\ & VCC)) # (!\myDivider|Divisor_Reg\(123) & (!\myDivider|Add0~245\)))) # (!\myDivider|Remainder_Reg\(123) & 
-- ((\myDivider|Divisor_Reg\(123) & (!\myDivider|Add0~245\)) # (!\myDivider|Divisor_Reg\(123) & ((\myDivider|Add0~245\) # (GND)))))
-- \myDivider|Add0~247\ = CARRY((\myDivider|Remainder_Reg\(123) & (!\myDivider|Divisor_Reg\(123) & !\myDivider|Add0~245\)) # (!\myDivider|Remainder_Reg\(123) & ((!\myDivider|Add0~245\) # (!\myDivider|Divisor_Reg\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(123),
	datab => \myDivider|Divisor_Reg\(123),
	datad => VCC,
	cin => \myDivider|Add0~245\,
	combout => \myDivider|Add0~246_combout\,
	cout => \myDivider|Add0~247\);

-- Location: LCCOMB_X88_Y14_N6
\myDivider|Add1~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~323_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~310_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~310_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~246_combout\,
	combout => \myDivider|Add1~323_combout\);

-- Location: FF_X88_Y14_N7
\myDivider|Remainder_Reg[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~323_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(123));

-- Location: LCCOMB_X89_Y14_N24
\myDivider|Add0~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~248_combout\ = ((\myDivider|Remainder_Reg\(124) $ (\myDivider|Divisor_Reg\(124) $ (!\myDivider|Add0~247\)))) # (GND)
-- \myDivider|Add0~249\ = CARRY((\myDivider|Remainder_Reg\(124) & ((\myDivider|Divisor_Reg\(124)) # (!\myDivider|Add0~247\))) # (!\myDivider|Remainder_Reg\(124) & (\myDivider|Divisor_Reg\(124) & !\myDivider|Add0~247\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(124),
	datab => \myDivider|Divisor_Reg\(124),
	datad => VCC,
	cin => \myDivider|Add0~247\,
	combout => \myDivider|Add0~248_combout\,
	cout => \myDivider|Add0~249\);

-- Location: LCCOMB_X87_Y14_N24
\myDivider|Add1~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~312_combout\ = ((\myDivider|Divisor_Reg\(124) $ (\myDivider|Remainder_Reg\(124) $ (\myDivider|Add1~311\)))) # (GND)
-- \myDivider|Add1~313\ = CARRY((\myDivider|Divisor_Reg\(124) & (\myDivider|Remainder_Reg\(124) & !\myDivider|Add1~311\)) # (!\myDivider|Divisor_Reg\(124) & ((\myDivider|Remainder_Reg\(124)) # (!\myDivider|Add1~311\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(124),
	datab => \myDivider|Remainder_Reg\(124),
	datad => VCC,
	cin => \myDivider|Add1~311\,
	combout => \myDivider|Add1~312_combout\,
	cout => \myDivider|Add1~313\);

-- Location: LCCOMB_X88_Y14_N16
\myDivider|Add1~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~322_combout\ = (\myDivider|Counter\(0) & ((\myDivider|Add1~312_combout\))) # (!\myDivider|Counter\(0) & (\myDivider|Add0~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~248_combout\,
	datad => \myDivider|Add1~312_combout\,
	combout => \myDivider|Add1~322_combout\);

-- Location: FF_X88_Y14_N17
\myDivider|Remainder_Reg[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~322_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(124));

-- Location: LCCOMB_X87_Y14_N26
\myDivider|Add1~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~314_combout\ = (\myDivider|Divisor_Reg\(125) & ((\myDivider|Remainder_Reg\(125) & (!\myDivider|Add1~313\)) # (!\myDivider|Remainder_Reg\(125) & ((\myDivider|Add1~313\) # (GND))))) # (!\myDivider|Divisor_Reg\(125) & 
-- ((\myDivider|Remainder_Reg\(125) & (\myDivider|Add1~313\ & VCC)) # (!\myDivider|Remainder_Reg\(125) & (!\myDivider|Add1~313\))))
-- \myDivider|Add1~315\ = CARRY((\myDivider|Divisor_Reg\(125) & ((!\myDivider|Add1~313\) # (!\myDivider|Remainder_Reg\(125)))) # (!\myDivider|Divisor_Reg\(125) & (!\myDivider|Remainder_Reg\(125) & !\myDivider|Add1~313\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(125),
	datab => \myDivider|Remainder_Reg\(125),
	datad => VCC,
	cin => \myDivider|Add1~313\,
	combout => \myDivider|Add1~314_combout\,
	cout => \myDivider|Add1~315\);

-- Location: LCCOMB_X89_Y14_N26
\myDivider|Add0~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~250_combout\ = (\myDivider|Remainder_Reg\(125) & ((\myDivider|Divisor_Reg\(125) & (\myDivider|Add0~249\ & VCC)) # (!\myDivider|Divisor_Reg\(125) & (!\myDivider|Add0~249\)))) # (!\myDivider|Remainder_Reg\(125) & 
-- ((\myDivider|Divisor_Reg\(125) & (!\myDivider|Add0~249\)) # (!\myDivider|Divisor_Reg\(125) & ((\myDivider|Add0~249\) # (GND)))))
-- \myDivider|Add0~251\ = CARRY((\myDivider|Remainder_Reg\(125) & (!\myDivider|Divisor_Reg\(125) & !\myDivider|Add0~249\)) # (!\myDivider|Remainder_Reg\(125) & ((!\myDivider|Add0~249\) # (!\myDivider|Divisor_Reg\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(125),
	datab => \myDivider|Divisor_Reg\(125),
	datad => VCC,
	cin => \myDivider|Add0~249\,
	combout => \myDivider|Add0~250_combout\,
	cout => \myDivider|Add0~251\);

-- Location: LCCOMB_X88_Y14_N14
\myDivider|Add1~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~321_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~314_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~314_combout\,
	datad => \myDivider|Add0~250_combout\,
	combout => \myDivider|Add1~321_combout\);

-- Location: FF_X88_Y14_N15
\myDivider|Remainder_Reg[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~321_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(125));

-- Location: LCCOMB_X87_Y14_N28
\myDivider|Add1~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~316_combout\ = ((\myDivider|Divisor_Reg\(126) $ (\myDivider|Remainder_Reg\(126) $ (\myDivider|Add1~315\)))) # (GND)
-- \myDivider|Add1~317\ = CARRY((\myDivider|Divisor_Reg\(126) & (\myDivider|Remainder_Reg\(126) & !\myDivider|Add1~315\)) # (!\myDivider|Divisor_Reg\(126) & ((\myDivider|Remainder_Reg\(126)) # (!\myDivider|Add1~315\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(126),
	datab => \myDivider|Remainder_Reg\(126),
	datad => VCC,
	cin => \myDivider|Add1~315\,
	combout => \myDivider|Add1~316_combout\,
	cout => \myDivider|Add1~317\);

-- Location: LCCOMB_X89_Y14_N28
\myDivider|Add0~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~252_combout\ = ((\myDivider|Divisor_Reg\(126) $ (\myDivider|Remainder_Reg\(126) $ (!\myDivider|Add0~251\)))) # (GND)
-- \myDivider|Add0~253\ = CARRY((\myDivider|Divisor_Reg\(126) & ((\myDivider|Remainder_Reg\(126)) # (!\myDivider|Add0~251\))) # (!\myDivider|Divisor_Reg\(126) & (\myDivider|Remainder_Reg\(126) & !\myDivider|Add0~251\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(126),
	datab => \myDivider|Remainder_Reg\(126),
	datad => VCC,
	cin => \myDivider|Add0~251\,
	combout => \myDivider|Add0~252_combout\,
	cout => \myDivider|Add0~253\);

-- Location: LCCOMB_X88_Y14_N4
\myDivider|Add1~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~320_combout\ = (\myDivider|Counter\(0) & (\myDivider|Add1~316_combout\)) # (!\myDivider|Counter\(0) & ((\myDivider|Add0~252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Add1~316_combout\,
	datac => \myDivider|Counter\(0),
	datad => \myDivider|Add0~252_combout\,
	combout => \myDivider|Add1~320_combout\);

-- Location: FF_X88_Y14_N5
\myDivider|Remainder_Reg[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Add1~320_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \myDivider|Remainder_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(126));

-- Location: LCCOMB_X89_Y14_N30
\myDivider|Add0~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add0~254_combout\ = \myDivider|Remainder_Reg\(127) $ (\myDivider|Add0~253\ $ (\myDivider|Divisor_Reg\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder_Reg\(127),
	datad => \myDivider|Divisor_Reg\(127),
	cin => \myDivider|Add0~253\,
	combout => \myDivider|Add0~254_combout\);

-- Location: LCCOMB_X87_Y14_N30
\myDivider|Add1~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Add1~318_combout\ = \myDivider|Divisor_Reg\(127) $ (\myDivider|Add1~317\ $ (!\myDivider|Remainder_Reg\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Divisor_Reg\(127),
	datad => \myDivider|Remainder_Reg\(127),
	cin => \myDivider|Add1~317\,
	combout => \myDivider|Add1~318_combout\);

-- Location: LCCOMB_X86_Y14_N18
\myDivider|Remainder_Reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder_Reg~2_combout\ = (\myDivider|Equal1~0_combout\ & (((\myDivider|Remainder_Reg\(127))))) # (!\myDivider|Equal1~0_combout\ & ((\myDivider|Counter\(0) & (\myDivider|Add1~318_combout\)) # (!\myDivider|Counter\(0) & 
-- ((\myDivider|Remainder_Reg\(127))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal1~0_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add1~318_combout\,
	datad => \myDivider|Remainder_Reg\(127),
	combout => \myDivider|Remainder_Reg~2_combout\);

-- Location: LCCOMB_X86_Y14_N24
\myDivider|Remainder_Reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder_Reg~3_combout\ = (\myDivider|Remainder_Reg~2_combout\ & ((\myDivider|Equal1~0_combout\) # ((\myDivider|Counter\(0)) # (\myDivider|Add0~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal1~0_combout\,
	datab => \myDivider|Counter\(0),
	datac => \myDivider|Add0~254_combout\,
	datad => \myDivider|Remainder_Reg~2_combout\,
	combout => \myDivider|Remainder_Reg~3_combout\);

-- Location: FF_X86_Y14_N25
\myDivider|Remainder_Reg[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder_Reg~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sclr => \myDivider|Equal0~2_combout\,
	ena => \DivEnable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder_Reg\(127));

-- Location: LCCOMB_X86_Y17_N20
\myDivider|Quotient_Reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~0_combout\ = (!\myDivider|Equal0~2_combout\ & !\myDivider|Remainder_Reg\(127))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Remainder_Reg\(127),
	combout => \myDivider|Quotient_Reg~0_combout\);

-- Location: FF_X86_Y17_N21
\myDivider|Quotient_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(0));

-- Location: LCCOMB_X82_Y21_N10
\myDivider|Quotient[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[0]~feeder_combout\ = \myDivider|Quotient_Reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(0),
	combout => \myDivider|Quotient[0]~feeder_combout\);

-- Location: LCCOMB_X77_Y16_N14
\myDivider|Quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[0]~0_combout\ = (\DivEnable~q\ & (\myDivider|Equal1~0_combout\ & !\Reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DivEnable~q\,
	datab => \myDivider|Equal1~0_combout\,
	datac => \Reset~input_o\,
	combout => \myDivider|Quotient[0]~0_combout\);

-- Location: FF_X82_Y21_N11
\myDivider|Quotient[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[0]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(0));

-- Location: LCCOMB_X83_Y18_N6
\myMultiplier|Product_lower[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[0]~feeder_combout\ = \myMultiplier|Product\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(0),
	combout => \myMultiplier|Product_lower[0]~feeder_combout\);

-- Location: LCCOMB_X82_Y20_N30
\myMultiplier|Product_lower[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[0]~0_combout\ = (\myMultiplier|Counter\(7) & (\MulEnable~q\ & (\myMultiplier|Counter\(0) & \myMultiplier|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Counter\(7),
	datab => \MulEnable~q\,
	datac => \myMultiplier|Counter\(0),
	datad => \myMultiplier|Equal0~1_combout\,
	combout => \myMultiplier|Product_lower[0]~0_combout\);

-- Location: FF_X83_Y18_N7
\myMultiplier|Product_lower[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[0]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(0));

-- Location: LCCOMB_X82_Y21_N24
\Ylower~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~0_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(0)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(0),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(0),
	combout => \Ylower~0_combout\);

-- Location: LCCOMB_X80_Y13_N28
\myAdder|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~10_combout\ = (\myAdder|Counter\(3) & (((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(2) & ((Bin(20)))) # (!\myAdder|Counter\(2) & (Bin(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(4),
	datac => \myAdder|Counter\(2),
	datad => Bin(20),
	combout => \myAdder|Add0~10_combout\);

-- Location: LCCOMB_X80_Y13_N30
\myAdder|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~11_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~10_combout\ & (Bin(52))) # (!\myAdder|Add0~10_combout\ & ((Bin(36)))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(52),
	datab => Bin(36),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Add0~10_combout\,
	combout => \myAdder|Add0~11_combout\);

-- Location: LCCOMB_X80_Y13_N2
\myAdder|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~17_combout\ = (\myAdder|Counter\(3) & ((Bin(44)) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(3) & (((!\myAdder|Counter\(2) & Bin(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(44),
	datac => \myAdder|Counter\(2),
	datad => Bin(12),
	combout => \myAdder|Add0~17_combout\);

-- Location: LCCOMB_X80_Y13_N8
\myAdder|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~18_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Add0~17_combout\ & ((Bin(60)))) # (!\myAdder|Add0~17_combout\ & (Bin(28))))) # (!\myAdder|Counter\(2) & (((\myAdder|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(28),
	datab => Bin(60),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~17_combout\,
	combout => \myAdder|Add0~18_combout\);

-- Location: LCCOMB_X80_Y13_N12
\myAdder|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~14_combout\ = (\myAdder|Counter\(3) & ((Bin(32)) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(3) & (((!\myAdder|Counter\(2) & Bin(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(32),
	datac => \myAdder|Counter\(2),
	datad => Bin(0),
	combout => \myAdder|Add0~14_combout\);

-- Location: LCCOMB_X80_Y13_N22
\myAdder|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~15_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Add0~14_combout\ & ((Bin(48)))) # (!\myAdder|Add0~14_combout\ & (Bin(16))))) # (!\myAdder|Counter\(2) & (((\myAdder|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(16),
	datab => Bin(48),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~14_combout\,
	combout => \myAdder|Add0~15_combout\);

-- Location: LCCOMB_X80_Y13_N16
\myAdder|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~12_combout\ = (\myAdder|Counter\(2) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(2) & ((\myAdder|Counter\(3) & (Bin(40))) # (!\myAdder|Counter\(3) & ((Bin(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(40),
	datab => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(3),
	datad => Bin(8),
	combout => \myAdder|Add0~12_combout\);

-- Location: LCCOMB_X80_Y13_N18
\myAdder|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~13_combout\ = (\myAdder|Add0~12_combout\ & ((Bin(56)) # ((!\myAdder|Counter\(2))))) # (!\myAdder|Add0~12_combout\ & (((\myAdder|Counter\(2) & Bin(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(56),
	datab => \myAdder|Add0~12_combout\,
	datac => \myAdder|Counter\(2),
	datad => Bin(24),
	combout => \myAdder|Add0~13_combout\);

-- Location: LCCOMB_X80_Y13_N24
\myAdder|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~16_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(0)) # (\myAdder|Add0~13_combout\)))) # (!\myAdder|Counter\(1) & (\myAdder|Add0~15_combout\ & (!\myAdder|Counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~15_combout\,
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(0),
	datad => \myAdder|Add0~13_combout\,
	combout => \myAdder|Add0~16_combout\);

-- Location: LCCOMB_X80_Y13_N10
\myAdder|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~19_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~16_combout\ & ((\myAdder|Add0~18_combout\))) # (!\myAdder|Add0~16_combout\ & (\myAdder|Add0~11_combout\)))) # (!\myAdder|Counter\(0) & (((\myAdder|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~11_combout\,
	datab => \myAdder|Add0~18_combout\,
	datac => \myAdder|Counter\(0),
	datad => \myAdder|Add0~16_combout\,
	combout => \myAdder|Add0~19_combout\);

-- Location: LCCOMB_X86_Y19_N2
\myAdder|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~7_combout\ = (\myAdder|Counter\(0) & ((Ain(44)) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & (((Ain(40) & !\myAdder|Counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => Ain(44),
	datac => Ain(40),
	datad => \myAdder|Counter\(2),
	combout => \myAdder|Add0~7_combout\);

-- Location: LCCOMB_X86_Y19_N24
\myAdder|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~8_combout\ = (\myAdder|Add0~7_combout\ & (((Ain(60)) # (!\myAdder|Counter\(2))))) # (!\myAdder|Add0~7_combout\ & (Ain(56) & ((\myAdder|Counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(56),
	datab => \myAdder|Add0~7_combout\,
	datac => Ain(60),
	datad => \myAdder|Counter\(2),
	combout => \myAdder|Add0~8_combout\);

-- Location: LCCOMB_X86_Y19_N28
\myAdder|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~0_combout\ = (\myAdder|Counter\(0) & ((Ain(12)) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & (((Ain(8) & !\myAdder|Counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => Ain(12),
	datac => Ain(8),
	datad => \myAdder|Counter\(2),
	combout => \myAdder|Add0~0_combout\);

-- Location: LCCOMB_X86_Y19_N20
\myAdder|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~1_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Add0~0_combout\ & (Ain(28))) # (!\myAdder|Add0~0_combout\ & ((Ain(24)))))) # (!\myAdder|Counter\(2) & (\myAdder|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => \myAdder|Add0~0_combout\,
	datac => Ain(28),
	datad => Ain(24),
	combout => \myAdder|Add0~1_combout\);

-- Location: LCCOMB_X88_Y22_N12
\myAdder|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~2_combout\ = (\myAdder|Counter\(0) & (((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & ((\myAdder|Counter\(2) & (Ain(48))) # (!\myAdder|Counter\(2) & ((Ain(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(48),
	datab => Ain(32),
	datac => \myAdder|Counter\(0),
	datad => \myAdder|Counter\(2),
	combout => \myAdder|Add0~2_combout\);

-- Location: LCCOMB_X88_Y22_N26
\myAdder|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~3_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~2_combout\ & ((Ain(52)))) # (!\myAdder|Add0~2_combout\ & (Ain(36))))) # (!\myAdder|Counter\(0) & (((\myAdder|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(36),
	datab => Ain(52),
	datac => \myAdder|Counter\(0),
	datad => \myAdder|Add0~2_combout\,
	combout => \myAdder|Add0~3_combout\);

-- Location: LCCOMB_X90_Y21_N22
\myAdder|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~4_combout\ = (\myAdder|Counter\(0) & (((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & ((\myAdder|Counter\(2) & (Ain(16))) # (!\myAdder|Counter\(2) & ((Ain(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(16),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => Ain(0),
	combout => \myAdder|Add0~4_combout\);

-- Location: LCCOMB_X90_Y21_N8
\myAdder|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~5_combout\ = (\myAdder|Add0~4_combout\ & (((Ain(20)) # (!\myAdder|Counter\(0))))) # (!\myAdder|Add0~4_combout\ & (Ain(4) & (\myAdder|Counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~4_combout\,
	datab => Ain(4),
	datac => \myAdder|Counter\(0),
	datad => Ain(20),
	combout => \myAdder|Add0~5_combout\);

-- Location: LCCOMB_X89_Y22_N4
\myAdder|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~6_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Counter\(1)) # ((\myAdder|Add0~3_combout\)))) # (!\myAdder|Counter\(3) & (!\myAdder|Counter\(1) & ((\myAdder|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Add0~3_combout\,
	datad => \myAdder|Add0~5_combout\,
	combout => \myAdder|Add0~6_combout\);

-- Location: LCCOMB_X85_Y19_N20
\myAdder|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~9_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~6_combout\ & (\myAdder|Add0~8_combout\)) # (!\myAdder|Add0~6_combout\ & ((\myAdder|Add0~1_combout\))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Add0~8_combout\,
	datac => \myAdder|Add0~1_combout\,
	datad => \myAdder|Add0~6_combout\,
	combout => \myAdder|Add0~9_combout\);

-- Location: LCCOMB_X82_Y14_N12
\myAdder|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~81_combout\ = (\myAdder|Counter\(3) & (((Bin(39)) # (\myAdder|Counter\(1))))) # (!\myAdder|Counter\(3) & (Bin(7) & ((!\myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(7),
	datac => Bin(39),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~81_combout\);

-- Location: LCCOMB_X82_Y14_N2
\myAdder|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~82_combout\ = (\myAdder|Add0~81_combout\ & ((Bin(47)) # ((!\myAdder|Counter\(1))))) # (!\myAdder|Add0~81_combout\ & (((Bin(15) & \myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~81_combout\,
	datab => Bin(47),
	datac => Bin(15),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~82_combout\);

-- Location: LCCOMB_X81_Y14_N20
\myAdder|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~83_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & (Bin(35))) # (!\myAdder|Counter\(3) & ((Bin(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(35),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(3),
	datad => Bin(3),
	combout => \myAdder|Add0~83_combout\);

-- Location: LCCOMB_X80_Y14_N2
\myAdder|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~84_combout\ = (\myAdder|Add0~83_combout\ & (((Bin(43)) # (!\myAdder|Counter\(1))))) # (!\myAdder|Add0~83_combout\ & (Bin(11) & ((\myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(11),
	datab => Bin(43),
	datac => \myAdder|Add0~83_combout\,
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~84_combout\);

-- Location: LCCOMB_X81_Y14_N10
\myAdder|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~85_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~82_combout\) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & (((!\myAdder|Counter\(2) & \myAdder|Add0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~82_combout\,
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~84_combout\,
	combout => \myAdder|Add0~85_combout\);

-- Location: LCCOMB_X82_Y14_N0
\myAdder|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~79_combout\ = (\myAdder|Counter\(3) & (\myAdder|Counter\(1))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(1) & ((Bin(27)))) # (!\myAdder|Counter\(1) & (Bin(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Counter\(1),
	datac => Bin(19),
	datad => Bin(27),
	combout => \myAdder|Add0~79_combout\);

-- Location: LCCOMB_X82_Y14_N10
\myAdder|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~80_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~79_combout\ & ((Bin(59)))) # (!\myAdder|Add0~79_combout\ & (Bin(51))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(51),
	datac => Bin(59),
	datad => \myAdder|Add0~79_combout\,
	combout => \myAdder|Add0~80_combout\);

-- Location: LCCOMB_X82_Y14_N8
\myAdder|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~86_combout\ = (\myAdder|Counter\(3) & (\myAdder|Counter\(1))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(1) & (Bin(31))) # (!\myAdder|Counter\(1) & ((Bin(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Counter\(1),
	datac => Bin(31),
	datad => Bin(23),
	combout => \myAdder|Add0~86_combout\);

-- Location: LCCOMB_X82_Y14_N6
\myAdder|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~87_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~86_combout\ & (Bin(63))) # (!\myAdder|Add0~86_combout\ & ((Bin(55)))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(63),
	datac => \myAdder|Add0~86_combout\,
	datad => Bin(55),
	combout => \myAdder|Add0~87_combout\);

-- Location: LCCOMB_X81_Y14_N0
\myAdder|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~88_combout\ = (\myAdder|Add0~85_combout\ & (((\myAdder|Add0~87_combout\) # (!\myAdder|Counter\(2))))) # (!\myAdder|Add0~85_combout\ & (\myAdder|Add0~80_combout\ & (\myAdder|Counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~85_combout\,
	datab => \myAdder|Add0~80_combout\,
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~87_combout\,
	combout => \myAdder|Add0~88_combout\);

-- Location: LCCOMB_X85_Y20_N8
\myAdder|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~76_combout\ = (\myAdder|Counter\(1) & ((Ain(31)) # ((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & (((!\myAdder|Counter\(3) & Ain(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => Ain(31),
	datac => \myAdder|Counter\(3),
	datad => Ain(23),
	combout => \myAdder|Add0~76_combout\);

-- Location: LCCOMB_X85_Y20_N26
\myAdder|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~77_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~76_combout\ & ((Ain(63)))) # (!\myAdder|Add0~76_combout\ & (Ain(55))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Ain(55),
	datac => \myAdder|Add0~76_combout\,
	datad => Ain(63),
	combout => \myAdder|Add0~77_combout\);

-- Location: LCCOMB_X91_Y21_N20
\myAdder|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~73_combout\ = (\myAdder|Counter\(3) & ((Ain(35)) # ((\myAdder|Counter\(1))))) # (!\myAdder|Counter\(3) & (((!\myAdder|Counter\(1) & Ain(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Ain(35),
	datac => \myAdder|Counter\(1),
	datad => Ain(3),
	combout => \myAdder|Add0~73_combout\);

-- Location: LCCOMB_X91_Y21_N2
\myAdder|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~74_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~73_combout\ & ((Ain(43)))) # (!\myAdder|Add0~73_combout\ & (Ain(11))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(11),
	datab => Ain(43),
	datac => \myAdder|Counter\(1),
	datad => \myAdder|Add0~73_combout\,
	combout => \myAdder|Add0~74_combout\);

-- Location: LCCOMB_X91_Y21_N28
\myAdder|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~71_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & ((Ain(39)))) # (!\myAdder|Counter\(3) & (Ain(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(7),
	datab => Ain(39),
	datac => \myAdder|Counter\(1),
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Add0~71_combout\);

-- Location: LCCOMB_X91_Y21_N18
\myAdder|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~72_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~71_combout\ & ((Ain(47)))) # (!\myAdder|Add0~71_combout\ & (Ain(15))))) # (!\myAdder|Counter\(1) & (\myAdder|Add0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Add0~71_combout\,
	datac => Ain(15),
	datad => Ain(47),
	combout => \myAdder|Add0~72_combout\);

-- Location: LCCOMB_X90_Y21_N30
\myAdder|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~75_combout\ = (\myAdder|Counter\(0) & (((\myAdder|Counter\(2)) # (\myAdder|Add0~72_combout\)))) # (!\myAdder|Counter\(0) & (\myAdder|Add0~74_combout\ & (!\myAdder|Counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~74_combout\,
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~72_combout\,
	combout => \myAdder|Add0~75_combout\);

-- Location: LCCOMB_X85_Y20_N28
\myAdder|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~69_combout\ = (\myAdder|Counter\(1) & ((Ain(27)) # ((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & (((!\myAdder|Counter\(3) & Ain(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => Ain(27),
	datac => \myAdder|Counter\(3),
	datad => Ain(19),
	combout => \myAdder|Add0~69_combout\);

-- Location: LCCOMB_X85_Y20_N10
\myAdder|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~70_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~69_combout\ & (Ain(59))) # (!\myAdder|Add0~69_combout\ & ((Ain(51)))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(59),
	datab => Ain(51),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Add0~69_combout\,
	combout => \myAdder|Add0~70_combout\);

-- Location: LCCOMB_X85_Y20_N12
\myAdder|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~78_combout\ = (\myAdder|Add0~75_combout\ & ((\myAdder|Add0~77_combout\) # ((!\myAdder|Counter\(2))))) # (!\myAdder|Add0~75_combout\ & (((\myAdder|Counter\(2) & \myAdder|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~77_combout\,
	datab => \myAdder|Add0~75_combout\,
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~70_combout\,
	combout => \myAdder|Add0~78_combout\);

-- Location: LCCOMB_X86_Y18_N26
\myAdder|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~54_combout\ = (\myAdder|Counter\(2) & ((Ain(58)) # ((\myAdder|Counter\(0))))) # (!\myAdder|Counter\(2) & (((Ain(42) & !\myAdder|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(58),
	datab => \myAdder|Counter\(2),
	datac => Ain(42),
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Add0~54_combout\);

-- Location: LCCOMB_X86_Y18_N20
\myAdder|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~55_combout\ = (\myAdder|Add0~54_combout\ & (((Ain(62)) # (!\myAdder|Counter\(0))))) # (!\myAdder|Add0~54_combout\ & (Ain(46) & ((\myAdder|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(46),
	datab => Ain(62),
	datac => \myAdder|Add0~54_combout\,
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Add0~55_combout\);

-- Location: LCCOMB_X88_Y20_N0
\myAdder|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~51_combout\ = (\myAdder|Counter\(0) & ((Ain(6)) # ((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & (((!\myAdder|Counter\(2) & Ain(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => Ain(6),
	datac => \myAdder|Counter\(2),
	datad => Ain(2),
	combout => \myAdder|Add0~51_combout\);

-- Location: LCCOMB_X88_Y20_N12
\myAdder|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~52_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Add0~51_combout\ & ((Ain(22)))) # (!\myAdder|Add0~51_combout\ & (Ain(18))))) # (!\myAdder|Counter\(2) & (((\myAdder|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(18),
	datab => Ain(22),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~51_combout\,
	combout => \myAdder|Add0~52_combout\);

-- Location: LCCOMB_X88_Y22_N0
\myAdder|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~49_combout\ = (\myAdder|Counter\(0) & (((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & ((\myAdder|Counter\(2) & ((Ain(26)))) # (!\myAdder|Counter\(2) & (Ain(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(10),
	datab => Ain(26),
	datac => \myAdder|Counter\(0),
	datad => \myAdder|Counter\(2),
	combout => \myAdder|Add0~49_combout\);

-- Location: LCCOMB_X86_Y20_N14
\myAdder|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~50_combout\ = (\myAdder|Add0~49_combout\ & (((Ain(30)) # (!\myAdder|Counter\(0))))) # (!\myAdder|Add0~49_combout\ & (Ain(14) & ((\myAdder|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(14),
	datab => \myAdder|Add0~49_combout\,
	datac => Ain(30),
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Add0~50_combout\);

-- Location: LCCOMB_X85_Y20_N22
\myAdder|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~53_combout\ = (\myAdder|Counter\(3) & (((\myAdder|Counter\(1))))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(1) & ((\myAdder|Add0~50_combout\))) # (!\myAdder|Counter\(1) & (\myAdder|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Add0~52_combout\,
	datac => \myAdder|Add0~50_combout\,
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~53_combout\);

-- Location: LCCOMB_X86_Y18_N0
\myAdder|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~47_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Counter\(2)) # ((Ain(38))))) # (!\myAdder|Counter\(0) & (!\myAdder|Counter\(2) & ((Ain(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => \myAdder|Counter\(2),
	datac => Ain(38),
	datad => Ain(34),
	combout => \myAdder|Add0~47_combout\);

-- Location: LCCOMB_X86_Y18_N24
\myAdder|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~48_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Add0~47_combout\ & (Ain(54))) # (!\myAdder|Add0~47_combout\ & ((Ain(50)))))) # (!\myAdder|Counter\(2) & (((\myAdder|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(54),
	datab => Ain(50),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Add0~47_combout\,
	combout => \myAdder|Add0~48_combout\);

-- Location: LCCOMB_X85_Y18_N26
\myAdder|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~56_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~53_combout\ & (\myAdder|Add0~55_combout\)) # (!\myAdder|Add0~53_combout\ & ((\myAdder|Add0~48_combout\))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~55_combout\,
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Add0~53_combout\,
	datad => \myAdder|Add0~48_combout\,
	combout => \myAdder|Add0~56_combout\);

-- Location: LCCOMB_X80_Y13_N4
\myAdder|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~57_combout\ = (\myAdder|Counter\(0) & (((\myAdder|Counter\(2))))) # (!\myAdder|Counter\(0) & ((\myAdder|Counter\(2) & ((Bin(50)))) # (!\myAdder|Counter\(2) & (Bin(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(34),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => Bin(50),
	combout => \myAdder|Add0~57_combout\);

-- Location: LCCOMB_X80_Y13_N6
\myAdder|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~58_combout\ = (\myAdder|Add0~57_combout\ & (((Bin(54)) # (!\myAdder|Counter\(0))))) # (!\myAdder|Add0~57_combout\ & (Bin(38) & (\myAdder|Counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(38),
	datab => \myAdder|Add0~57_combout\,
	datac => \myAdder|Counter\(0),
	datad => Bin(54),
	combout => \myAdder|Add0~58_combout\);

-- Location: LCCOMB_X80_Y13_N26
\myAdder|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~64_combout\ = (\myAdder|Counter\(2) & ((Bin(58)) # ((\myAdder|Counter\(0))))) # (!\myAdder|Counter\(2) & (((!\myAdder|Counter\(0) & Bin(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(58),
	datab => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(0),
	datad => Bin(42),
	combout => \myAdder|Add0~64_combout\);

-- Location: LCCOMB_X80_Y13_N20
\myAdder|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~65_combout\ = (\myAdder|Add0~64_combout\ & (((Bin(62))) # (!\myAdder|Counter\(0)))) # (!\myAdder|Add0~64_combout\ & (\myAdder|Counter\(0) & ((Bin(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~64_combout\,
	datab => \myAdder|Counter\(0),
	datac => Bin(62),
	datad => Bin(46),
	combout => \myAdder|Add0~65_combout\);

-- Location: LCCOMB_X84_Y17_N4
\myAdder|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~61_combout\ = (\myAdder|Counter\(2) & ((Bin(18)) # ((\myAdder|Counter\(0))))) # (!\myAdder|Counter\(2) & (((Bin(2) & !\myAdder|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(18),
	datab => \myAdder|Counter\(2),
	datac => Bin(2),
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Add0~61_combout\);

-- Location: LCCOMB_X84_Y17_N22
\myAdder|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~62_combout\ = (\myAdder|Add0~61_combout\ & (((Bin(22)) # (!\myAdder|Counter\(0))))) # (!\myAdder|Add0~61_combout\ & (Bin(6) & ((\myAdder|Counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(6),
	datab => Bin(22),
	datac => \myAdder|Add0~61_combout\,
	datad => \myAdder|Counter\(0),
	combout => \myAdder|Add0~62_combout\);

-- Location: LCCOMB_X81_Y14_N12
\myAdder|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~59_combout\ = (\myAdder|Counter\(2) & (((\myAdder|Counter\(0)) # (Bin(26))))) # (!\myAdder|Counter\(2) & (Bin(10) & (!\myAdder|Counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => Bin(10),
	datac => \myAdder|Counter\(0),
	datad => Bin(26),
	combout => \myAdder|Add0~59_combout\);

-- Location: LCCOMB_X81_Y14_N22
\myAdder|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~60_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~59_combout\ & (Bin(30))) # (!\myAdder|Add0~59_combout\ & ((Bin(14)))))) # (!\myAdder|Counter\(0) & (((\myAdder|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(30),
	datab => \myAdder|Counter\(0),
	datac => Bin(14),
	datad => \myAdder|Add0~59_combout\,
	combout => \myAdder|Add0~60_combout\);

-- Location: LCCOMB_X80_Y13_N0
\myAdder|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~63_combout\ = (\myAdder|Counter\(3) & (\myAdder|Counter\(1))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(1) & ((\myAdder|Add0~60_combout\))) # (!\myAdder|Counter\(1) & (\myAdder|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Add0~62_combout\,
	datad => \myAdder|Add0~60_combout\,
	combout => \myAdder|Add0~63_combout\);

-- Location: LCCOMB_X80_Y13_N14
\myAdder|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~66_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~63_combout\ & ((\myAdder|Add0~65_combout\))) # (!\myAdder|Add0~63_combout\ & (\myAdder|Add0~58_combout\)))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~58_combout\,
	datab => \myAdder|Add0~65_combout\,
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Add0~63_combout\,
	combout => \myAdder|Add0~66_combout\);

-- Location: LCCOMB_X87_Y22_N28
\myAdder|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~25_combout\ = (\myAdder|Counter\(3) & (((\myAdder|Counter\(1))))) # (!\myAdder|Counter\(3) & ((\myAdder|Counter\(1) & (Ain(13))) # (!\myAdder|Counter\(1) & ((Ain(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(13),
	datab => Ain(5),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~25_combout\);

-- Location: LCCOMB_X87_Y22_N18
\myAdder|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~26_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Add0~25_combout\ & (Ain(45))) # (!\myAdder|Add0~25_combout\ & ((Ain(37)))))) # (!\myAdder|Counter\(3) & (((\myAdder|Add0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(45),
	datab => \myAdder|Counter\(3),
	datac => Ain(37),
	datad => \myAdder|Add0~25_combout\,
	combout => \myAdder|Add0~26_combout\);

-- Location: LCCOMB_X87_Y22_N12
\myAdder|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~32_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & ((Ain(53)))) # (!\myAdder|Counter\(3) & (Ain(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(21),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(3),
	datad => Ain(53),
	combout => \myAdder|Add0~32_combout\);

-- Location: LCCOMB_X87_Y22_N30
\myAdder|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~33_combout\ = (\myAdder|Add0~32_combout\ & (((Ain(61)) # (!\myAdder|Counter\(1))))) # (!\myAdder|Add0~32_combout\ & (Ain(29) & ((\myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~32_combout\,
	datab => Ain(29),
	datac => Ain(61),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~33_combout\);

-- Location: LCCOMB_X86_Y20_N18
\myAdder|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~29_combout\ = (\myAdder|Counter\(1) & (((Ain(9)) # (\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & (Ain(1) & ((!\myAdder|Counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(1),
	datab => \myAdder|Counter\(1),
	datac => Ain(9),
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Add0~29_combout\);

-- Location: LCCOMB_X86_Y20_N22
\myAdder|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~30_combout\ = (\myAdder|Add0~29_combout\ & (((Ain(41)) # (!\myAdder|Counter\(3))))) # (!\myAdder|Add0~29_combout\ & (Ain(33) & ((\myAdder|Counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(33),
	datab => \myAdder|Add0~29_combout\,
	datac => Ain(41),
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Add0~30_combout\);

-- Location: LCCOMB_X86_Y20_N2
\myAdder|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~27_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & ((Ain(49)))) # (!\myAdder|Counter\(3) & (Ain(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(17),
	datab => Ain(49),
	datac => \myAdder|Counter\(1),
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Add0~27_combout\);

-- Location: LCCOMB_X86_Y20_N0
\myAdder|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~28_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~27_combout\ & (Ain(57))) # (!\myAdder|Add0~27_combout\ & ((Ain(25)))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(57),
	datab => \myAdder|Counter\(1),
	datac => Ain(25),
	datad => \myAdder|Add0~27_combout\,
	combout => \myAdder|Add0~28_combout\);

-- Location: LCCOMB_X86_Y20_N10
\myAdder|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~31_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Counter\(0)) # ((\myAdder|Add0~28_combout\)))) # (!\myAdder|Counter\(2) & (!\myAdder|Counter\(0) & (\myAdder|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Add0~30_combout\,
	datad => \myAdder|Add0~28_combout\,
	combout => \myAdder|Add0~31_combout\);

-- Location: LCCOMB_X87_Y22_N0
\myAdder|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~34_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~31_combout\ & ((\myAdder|Add0~33_combout\))) # (!\myAdder|Add0~31_combout\ & (\myAdder|Add0~26_combout\)))) # (!\myAdder|Counter\(0) & (((\myAdder|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => \myAdder|Add0~26_combout\,
	datac => \myAdder|Add0~33_combout\,
	datad => \myAdder|Add0~31_combout\,
	combout => \myAdder|Add0~34_combout\);

-- Location: LCCOMB_X81_Y14_N16
\myAdder|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~35_combout\ = (\myAdder|Counter\(3) & (((Bin(37)) # (\myAdder|Counter\(1))))) # (!\myAdder|Counter\(3) & (Bin(5) & ((!\myAdder|Counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => Bin(5),
	datac => Bin(37),
	datad => \myAdder|Counter\(1),
	combout => \myAdder|Add0~35_combout\);

-- Location: LCCOMB_X81_Y14_N26
\myAdder|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~36_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~35_combout\ & (Bin(45))) # (!\myAdder|Add0~35_combout\ & ((Bin(13)))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(45),
	datab => \myAdder|Counter\(1),
	datac => Bin(13),
	datad => \myAdder|Add0~35_combout\,
	combout => \myAdder|Add0~36_combout\);

-- Location: LCCOMB_X81_Y14_N4
\myAdder|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~37_combout\ = (\myAdder|Counter\(3) & ((\myAdder|Counter\(1)) # ((Bin(49))))) # (!\myAdder|Counter\(3) & (!\myAdder|Counter\(1) & (Bin(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(3),
	datab => \myAdder|Counter\(1),
	datac => Bin(17),
	datad => Bin(49),
	combout => \myAdder|Add0~37_combout\);

-- Location: LCCOMB_X81_Y14_N30
\myAdder|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~38_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~37_combout\ & (Bin(57))) # (!\myAdder|Add0~37_combout\ & ((Bin(25)))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(57),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Add0~37_combout\,
	datad => Bin(25),
	combout => \myAdder|Add0~38_combout\);

-- Location: LCCOMB_X81_Y14_N24
\myAdder|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~39_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & ((Bin(33)))) # (!\myAdder|Counter\(3) & (Bin(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(1),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(3),
	datad => Bin(33),
	combout => \myAdder|Add0~39_combout\);

-- Location: LCCOMB_X81_Y14_N18
\myAdder|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~40_combout\ = (\myAdder|Counter\(1) & ((\myAdder|Add0~39_combout\ & ((Bin(41)))) # (!\myAdder|Add0~39_combout\ & (Bin(9))))) # (!\myAdder|Counter\(1) & (((\myAdder|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(9),
	datab => \myAdder|Counter\(1),
	datac => Bin(41),
	datad => \myAdder|Add0~39_combout\,
	combout => \myAdder|Add0~40_combout\);

-- Location: LCCOMB_X81_Y14_N8
\myAdder|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~41_combout\ = (\myAdder|Counter\(2) & ((\myAdder|Counter\(0)) # ((\myAdder|Add0~38_combout\)))) # (!\myAdder|Counter\(2) & (!\myAdder|Counter\(0) & ((\myAdder|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Add0~38_combout\,
	datad => \myAdder|Add0~40_combout\,
	combout => \myAdder|Add0~41_combout\);

-- Location: LCCOMB_X81_Y14_N6
\myAdder|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~42_combout\ = (\myAdder|Counter\(1) & (((\myAdder|Counter\(3))))) # (!\myAdder|Counter\(1) & ((\myAdder|Counter\(3) & (Bin(53))) # (!\myAdder|Counter\(3) & ((Bin(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(53),
	datab => \myAdder|Counter\(1),
	datac => \myAdder|Counter\(3),
	datad => Bin(21),
	combout => \myAdder|Add0~42_combout\);

-- Location: LCCOMB_X81_Y14_N28
\myAdder|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~43_combout\ = (\myAdder|Add0~42_combout\ & (((Bin(61))) # (!\myAdder|Counter\(1)))) # (!\myAdder|Add0~42_combout\ & (\myAdder|Counter\(1) & ((Bin(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~42_combout\,
	datab => \myAdder|Counter\(1),
	datac => Bin(61),
	datad => Bin(29),
	combout => \myAdder|Add0~43_combout\);

-- Location: LCCOMB_X81_Y14_N14
\myAdder|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~44_combout\ = (\myAdder|Counter\(0) & ((\myAdder|Add0~41_combout\ & ((\myAdder|Add0~43_combout\))) # (!\myAdder|Add0~41_combout\ & (\myAdder|Add0~36_combout\)))) # (!\myAdder|Counter\(0) & (((\myAdder|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~36_combout\,
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Add0~41_combout\,
	datad => \myAdder|Add0~43_combout\,
	combout => \myAdder|Add0~44_combout\);

-- Location: LCCOMB_X77_Y18_N22
\myAdder|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~23_combout\ = (\myAdder|Add0~19_combout\ & ((\myAdder|Add0~9_combout\ & (\myAdder|Add0~22_cout\ & VCC)) # (!\myAdder|Add0~9_combout\ & (!\myAdder|Add0~22_cout\)))) # (!\myAdder|Add0~19_combout\ & ((\myAdder|Add0~9_combout\ & 
-- (!\myAdder|Add0~22_cout\)) # (!\myAdder|Add0~9_combout\ & ((\myAdder|Add0~22_cout\) # (GND)))))
-- \myAdder|Add0~24\ = CARRY((\myAdder|Add0~19_combout\ & (!\myAdder|Add0~9_combout\ & !\myAdder|Add0~22_cout\)) # (!\myAdder|Add0~19_combout\ & ((!\myAdder|Add0~22_cout\) # (!\myAdder|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~19_combout\,
	datab => \myAdder|Add0~9_combout\,
	datad => VCC,
	cin => \myAdder|Add0~22_cout\,
	combout => \myAdder|Add0~23_combout\,
	cout => \myAdder|Add0~24\);

-- Location: LCCOMB_X77_Y18_N24
\myAdder|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~45_combout\ = ((\myAdder|Add0~34_combout\ $ (\myAdder|Add0~44_combout\ $ (!\myAdder|Add0~24\)))) # (GND)
-- \myAdder|Add0~46\ = CARRY((\myAdder|Add0~34_combout\ & ((\myAdder|Add0~44_combout\) # (!\myAdder|Add0~24\))) # (!\myAdder|Add0~34_combout\ & (\myAdder|Add0~44_combout\ & !\myAdder|Add0~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~34_combout\,
	datab => \myAdder|Add0~44_combout\,
	datad => VCC,
	cin => \myAdder|Add0~24\,
	combout => \myAdder|Add0~45_combout\,
	cout => \myAdder|Add0~46\);

-- Location: LCCOMB_X77_Y18_N26
\myAdder|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~67_combout\ = (\myAdder|Add0~56_combout\ & ((\myAdder|Add0~66_combout\ & (\myAdder|Add0~46\ & VCC)) # (!\myAdder|Add0~66_combout\ & (!\myAdder|Add0~46\)))) # (!\myAdder|Add0~56_combout\ & ((\myAdder|Add0~66_combout\ & (!\myAdder|Add0~46\)) # 
-- (!\myAdder|Add0~66_combout\ & ((\myAdder|Add0~46\) # (GND)))))
-- \myAdder|Add0~68\ = CARRY((\myAdder|Add0~56_combout\ & (!\myAdder|Add0~66_combout\ & !\myAdder|Add0~46\)) # (!\myAdder|Add0~56_combout\ & ((!\myAdder|Add0~46\) # (!\myAdder|Add0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~56_combout\,
	datab => \myAdder|Add0~66_combout\,
	datad => VCC,
	cin => \myAdder|Add0~46\,
	combout => \myAdder|Add0~67_combout\,
	cout => \myAdder|Add0~68\);

-- Location: LCCOMB_X77_Y18_N28
\myAdder|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~89_combout\ = ((\myAdder|Add0~88_combout\ $ (\myAdder|Add0~78_combout\ $ (!\myAdder|Add0~68\)))) # (GND)
-- \myAdder|Add0~90\ = CARRY((\myAdder|Add0~88_combout\ & ((\myAdder|Add0~78_combout\) # (!\myAdder|Add0~68\))) # (!\myAdder|Add0~88_combout\ & (\myAdder|Add0~78_combout\ & !\myAdder|Add0~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~88_combout\,
	datab => \myAdder|Add0~78_combout\,
	datad => VCC,
	cin => \myAdder|Add0~68\,
	combout => \myAdder|Add0~89_combout\,
	cout => \myAdder|Add0~90\);

-- Location: LCCOMB_X77_Y18_N30
\myAdder|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~91_combout\ = \myAdder|Add0~90\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \myAdder|Add0~90\,
	combout => \myAdder|Add0~91_combout\);

-- Location: LCCOMB_X77_Y18_N16
\myAdder|partial_Sum[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|partial_Sum[0]~0_combout\ = (!\Reset~input_o\ & (!\myAdder|Counter\(4) & \AddEnable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~input_o\,
	datac => \myAdder|Counter\(4),
	datad => \AddEnable~q\,
	combout => \myAdder|partial_Sum[0]~0_combout\);

-- Location: LCCOMB_X77_Y18_N10
\myAdder|partial_Sum[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|partial_Sum[4]~1_combout\ = (\Reset~input_o\) # (((\myAdder|Sum_Reg[0]~2_combout\ & \myAdder|Counter\(4))) # (!\AddEnable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Sum_Reg[0]~2_combout\,
	datab => \Reset~input_o\,
	datac => \myAdder|Counter\(4),
	datad => \AddEnable~q\,
	combout => \myAdder|partial_Sum[4]~1_combout\);

-- Location: LCCOMB_X77_Y18_N12
\myAdder|partial_Sum[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|partial_Sum[4]~2_combout\ = (\myAdder|Add0~91_combout\ & ((\myAdder|partial_Sum[0]~0_combout\) # ((\myAdder|partial_Sum\(4) & \myAdder|partial_Sum[4]~1_combout\)))) # (!\myAdder|Add0~91_combout\ & (((\myAdder|partial_Sum\(4) & 
-- \myAdder|partial_Sum[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~91_combout\,
	datab => \myAdder|partial_Sum[0]~0_combout\,
	datac => \myAdder|partial_Sum\(4),
	datad => \myAdder|partial_Sum[4]~1_combout\,
	combout => \myAdder|partial_Sum[4]~2_combout\);

-- Location: FF_X77_Y18_N13
\myAdder|partial_Sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|partial_Sum[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|partial_Sum\(4));

-- Location: LCCOMB_X77_Y18_N6
\myAdder|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~20_combout\ = (\myAdder|Sum_Reg[0]~2_combout\ & ((\myAdder|Counter\(0) & ((\myAdder|partial_Sum\(4)))) # (!\myAdder|Counter\(0) & (\OpCode[0]~input_o\)))) # (!\myAdder|Sum_Reg[0]~2_combout\ & (((\myAdder|partial_Sum\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Sum_Reg[0]~2_combout\,
	datab => \myAdder|Counter\(0),
	datac => \OpCode[0]~input_o\,
	datad => \myAdder|partial_Sum\(4),
	combout => \myAdder|Add0~20_combout\);

-- Location: LCCOMB_X77_Y18_N20
\myAdder|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Add0~22_cout\ = CARRY((\myAdder|Add0~20_combout\ & !\myAdder|Counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Add0~20_combout\,
	datab => \myAdder|Counter\(4),
	datad => VCC,
	cout => \myAdder|Add0~22_cout\);

-- Location: FF_X77_Y18_N23
\myAdder|partial_Sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Add0~23_combout\,
	ena => \myAdder|partial_Sum[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|partial_Sum\(0));

-- Location: LCCOMB_X75_Y21_N12
\myAdder|Sum_Reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[0]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[0]~feeder_combout\);

-- Location: LCCOMB_X77_Y18_N8
\myAdder|Sum_Reg[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[0]~6_combout\ = (\myAdder|Sum_Reg[0]~2_combout\ & (!\myAdder|Counter\(4) & (\myAdder|Counter\(0) & \AddEnable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Sum_Reg[0]~2_combout\,
	datab => \myAdder|Counter\(4),
	datac => \myAdder|Counter\(0),
	datad => \AddEnable~q\,
	combout => \myAdder|Sum_Reg[0]~6_combout\);

-- Location: FF_X75_Y21_N13
\myAdder|Sum_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[0]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Sum_Reg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(0));

-- Location: LCCOMB_X76_Y21_N22
\myAdder|Y[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[0]~feeder_combout\ = \myAdder|Sum_Reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(0),
	combout => \myAdder|Y[0]~feeder_combout\);

-- Location: LCCOMB_X77_Y18_N0
\myAdder|Y[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[0]~0_combout\ = (\AddEnable~q\ & (\myAdder|Counter\(0) & (\myAdder|Counter\(4) & !\Reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddEnable~q\,
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(4),
	datad => \Reset~input_o\,
	combout => \myAdder|Y[0]~0_combout\);

-- Location: FF_X76_Y21_N23
\myAdder|Y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[0]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(0));

-- Location: LCCOMB_X77_Y16_N20
\Ylower[20]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower[20]~1_combout\ = (!\myDivider|Ready~q\ & (!\myAdder|Ready~q\ & !\myMultiplier|Ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Ready~q\,
	datac => \myAdder|Ready~q\,
	datad => \myMultiplier|Ready~q\,
	combout => \Ylower[20]~1_combout\);

-- Location: LCCOMB_X77_Y16_N2
\Ylower[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower[0]~2_combout\ = (!\Reset~input_o\ & (!\Enable~input_o\ & !\Ylower[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~input_o\,
	datac => \Enable~input_o\,
	datad => \Ylower[20]~1_combout\,
	combout => \Ylower[0]~2_combout\);

-- Location: FF_X82_Y21_N25
\Ylower[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~0_combout\,
	asdata => \myAdder|Y\(0),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[0]~reg0_q\);

-- Location: LCCOMB_X86_Y17_N30
\myDivider|Quotient_Reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~2_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(0),
	combout => \myDivider|Quotient_Reg~2_combout\);

-- Location: FF_X86_Y17_N31
\myDivider|Quotient_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(1));

-- Location: LCCOMB_X82_Y21_N28
\myDivider|Quotient[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[1]~feeder_combout\ = \myDivider|Quotient_Reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(1),
	combout => \myDivider|Quotient[1]~feeder_combout\);

-- Location: FF_X82_Y21_N29
\myDivider|Quotient[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[1]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(1));

-- Location: LCCOMB_X83_Y18_N8
\myMultiplier|Product_lower[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[1]~feeder_combout\ = \myMultiplier|Product\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(1),
	combout => \myMultiplier|Product_lower[1]~feeder_combout\);

-- Location: FF_X83_Y18_N9
\myMultiplier|Product_lower[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[1]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(1));

-- Location: LCCOMB_X82_Y21_N30
\Ylower~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~3_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(1)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(1),
	datad => \myMultiplier|Product_lower\(1),
	combout => \Ylower~3_combout\);

-- Location: FF_X77_Y18_N25
\myAdder|partial_Sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Add0~45_combout\,
	ena => \myAdder|partial_Sum[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|partial_Sum\(1));

-- Location: LCCOMB_X75_Y21_N10
\myAdder|Sum_Reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[1]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[1]~feeder_combout\);

-- Location: FF_X75_Y21_N11
\myAdder|Sum_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[1]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Sum_Reg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(1));

-- Location: LCCOMB_X76_Y21_N12
\myAdder|Y[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[1]~feeder_combout\ = \myAdder|Sum_Reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(1),
	combout => \myAdder|Y[1]~feeder_combout\);

-- Location: FF_X76_Y21_N13
\myAdder|Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[1]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(1));

-- Location: FF_X82_Y21_N31
\Ylower[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~3_combout\,
	asdata => \myAdder|Y\(1),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[1]~reg0_q\);

-- Location: LCCOMB_X83_Y18_N30
\myMultiplier|Product_lower[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[2]~feeder_combout\ = \myMultiplier|Product\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(2),
	combout => \myMultiplier|Product_lower[2]~feeder_combout\);

-- Location: FF_X83_Y18_N31
\myMultiplier|Product_lower[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[2]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(2));

-- Location: LCCOMB_X86_Y17_N8
\myDivider|Quotient_Reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~3_combout\ = (\myDivider|Quotient_Reg\(1) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(1),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~3_combout\);

-- Location: FF_X86_Y17_N9
\myDivider|Quotient_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(2));

-- Location: LCCOMB_X82_Y21_N6
\myDivider|Quotient[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[2]~feeder_combout\ = \myDivider|Quotient_Reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(2),
	combout => \myDivider|Quotient[2]~feeder_combout\);

-- Location: FF_X82_Y21_N7
\myDivider|Quotient[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[2]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(2));

-- Location: LCCOMB_X82_Y21_N4
\Ylower~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~4_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(2))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(2),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Quotient\(2),
	combout => \Ylower~4_combout\);

-- Location: FF_X77_Y18_N27
\myAdder|partial_Sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Add0~67_combout\,
	ena => \myAdder|partial_Sum[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|partial_Sum\(2));

-- Location: LCCOMB_X75_Y21_N0
\myAdder|Sum_Reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[2]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[2]~feeder_combout\);

-- Location: FF_X75_Y21_N1
\myAdder|Sum_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[2]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Sum_Reg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(2));

-- Location: FF_X79_Y21_N15
\myAdder|Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(2),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(2));

-- Location: FF_X82_Y21_N5
\Ylower[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~4_combout\,
	asdata => \myAdder|Y\(2),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[2]~reg0_q\);

-- Location: LCCOMB_X80_Y21_N18
\myMultiplier|Product_lower[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[3]~feeder_combout\ = \myMultiplier|Product\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(3),
	combout => \myMultiplier|Product_lower[3]~feeder_combout\);

-- Location: FF_X80_Y21_N19
\myMultiplier|Product_lower[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[3]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(3));

-- Location: LCCOMB_X86_Y17_N22
\myDivider|Quotient_Reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~4_combout\ = (\myDivider|Quotient_Reg\(2) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(2),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~4_combout\);

-- Location: FF_X86_Y17_N23
\myDivider|Quotient_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(3));

-- Location: LCCOMB_X81_Y21_N18
\myDivider|Quotient[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[3]~feeder_combout\ = \myDivider|Quotient_Reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(3),
	combout => \myDivider|Quotient[3]~feeder_combout\);

-- Location: FF_X81_Y21_N19
\myDivider|Quotient[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[3]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(3));

-- Location: LCCOMB_X80_Y21_N16
\Ylower~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~5_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(3))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(3),
	datad => \myDivider|Quotient\(3),
	combout => \Ylower~5_combout\);

-- Location: FF_X77_Y18_N29
\myAdder|partial_Sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Add0~89_combout\,
	ena => \myAdder|partial_Sum[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|partial_Sum\(3));

-- Location: FF_X75_Y21_N31
\myAdder|Sum_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Sum_Reg[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(3));

-- Location: LCCOMB_X79_Y21_N26
\myAdder|Y[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[3]~feeder_combout\ = \myAdder|Sum_Reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(3),
	combout => \myAdder|Y[3]~feeder_combout\);

-- Location: FF_X79_Y21_N27
\myAdder|Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[3]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(3));

-- Location: FF_X80_Y21_N17
\Ylower[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~5_combout\,
	asdata => \myAdder|Y\(3),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[3]~reg0_q\);

-- Location: LCCOMB_X84_Y18_N16
\myMultiplier|Product_lower[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[4]~feeder_combout\ = \myMultiplier|Product\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(4),
	combout => \myMultiplier|Product_lower[4]~feeder_combout\);

-- Location: FF_X84_Y18_N17
\myMultiplier|Product_lower[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[4]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(4));

-- Location: LCCOMB_X86_Y17_N16
\myDivider|Quotient_Reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~5_combout\ = (\myDivider|Quotient_Reg\(3) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(3),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~5_combout\);

-- Location: FF_X86_Y17_N17
\myDivider|Quotient_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(4));

-- Location: LCCOMB_X81_Y21_N24
\myDivider|Quotient[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[4]~feeder_combout\ = \myDivider|Quotient_Reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(4),
	combout => \myDivider|Quotient[4]~feeder_combout\);

-- Location: FF_X81_Y21_N25
\myDivider|Quotient[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[4]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(4));

-- Location: LCCOMB_X80_Y21_N14
\Ylower~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~6_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(4))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(4),
	datad => \myDivider|Quotient\(4),
	combout => \Ylower~6_combout\);

-- Location: LCCOMB_X75_Y21_N24
\myAdder|Sum_Reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[4]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[4]~feeder_combout\);

-- Location: LCCOMB_X75_Y20_N28
\myAdder|Sum_Reg[60]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[60]~4_combout\ = (!\myAdder|Counter\(0) & \AddEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Counter\(0),
	datad => \AddEnable~q\,
	combout => \myAdder|Sum_Reg[60]~4_combout\);

-- Location: LCCOMB_X75_Y20_N26
\myAdder|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~0_combout\ = (\myAdder|Counter\(1) & (!\myAdder|Counter\(3) & (!\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~0_combout\);

-- Location: FF_X75_Y21_N25
\myAdder|Sum_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[4]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(4));

-- Location: LCCOMB_X76_Y21_N6
\myAdder|Y[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[4]~feeder_combout\ = \myAdder|Sum_Reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(4),
	combout => \myAdder|Y[4]~feeder_combout\);

-- Location: FF_X76_Y21_N7
\myAdder|Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[4]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(4));

-- Location: FF_X80_Y21_N15
\Ylower[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~6_combout\,
	asdata => \myAdder|Y\(4),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[4]~reg0_q\);

-- Location: LCCOMB_X80_Y21_N8
\myMultiplier|Product_lower[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[5]~feeder_combout\ = \myMultiplier|Product\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(5),
	combout => \myMultiplier|Product_lower[5]~feeder_combout\);

-- Location: FF_X80_Y21_N9
\myMultiplier|Product_lower[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[5]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(5));

-- Location: LCCOMB_X86_Y17_N2
\myDivider|Quotient_Reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~6_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(4),
	combout => \myDivider|Quotient_Reg~6_combout\);

-- Location: FF_X86_Y17_N3
\myDivider|Quotient_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(5));

-- Location: LCCOMB_X84_Y21_N28
\myDivider|Quotient[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[5]~feeder_combout\ = \myDivider|Quotient_Reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(5),
	combout => \myDivider|Quotient[5]~feeder_combout\);

-- Location: FF_X84_Y21_N29
\myDivider|Quotient[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[5]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(5));

-- Location: LCCOMB_X80_Y21_N0
\Ylower~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~7_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(5))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(5),
	datad => \myDivider|Quotient\(5),
	combout => \Ylower~7_combout\);

-- Location: LCCOMB_X75_Y21_N6
\myAdder|Sum_Reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[5]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[5]~feeder_combout\);

-- Location: FF_X75_Y21_N7
\myAdder|Sum_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[5]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(5));

-- Location: LCCOMB_X79_Y21_N10
\myAdder|Y[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[5]~feeder_combout\ = \myAdder|Sum_Reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(5),
	combout => \myAdder|Y[5]~feeder_combout\);

-- Location: FF_X79_Y21_N11
\myAdder|Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[5]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(5));

-- Location: FF_X80_Y21_N1
\Ylower[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~7_combout\,
	asdata => \myAdder|Y\(5),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[5]~reg0_q\);

-- Location: LCCOMB_X86_Y17_N28
\myDivider|Quotient_Reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~7_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(5),
	combout => \myDivider|Quotient_Reg~7_combout\);

-- Location: FF_X86_Y17_N29
\myDivider|Quotient_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(6));

-- Location: LCCOMB_X82_Y17_N14
\myDivider|Quotient[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[6]~feeder_combout\ = \myDivider|Quotient_Reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(6),
	combout => \myDivider|Quotient[6]~feeder_combout\);

-- Location: FF_X82_Y17_N15
\myDivider|Quotient[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[6]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(6));

-- Location: LCCOMB_X83_Y18_N16
\myMultiplier|Product_lower[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[6]~feeder_combout\ = \myMultiplier|Product\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(6),
	combout => \myMultiplier|Product_lower[6]~feeder_combout\);

-- Location: FF_X83_Y18_N17
\myMultiplier|Product_lower[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[6]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(6));

-- Location: LCCOMB_X82_Y17_N4
\Ylower~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~8_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(6)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(6),
	datad => \myMultiplier|Product_lower\(6),
	combout => \Ylower~8_combout\);

-- Location: LCCOMB_X75_Y21_N4
\myAdder|Sum_Reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[6]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[6]~feeder_combout\);

-- Location: FF_X75_Y21_N5
\myAdder|Sum_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[6]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(6));

-- Location: FF_X79_Y21_N25
\myAdder|Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(6),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(6));

-- Location: FF_X82_Y17_N5
\Ylower[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~8_combout\,
	asdata => \myAdder|Y\(6),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[6]~reg0_q\);

-- Location: LCCOMB_X83_Y18_N26
\myMultiplier|Product_lower[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[7]~feeder_combout\ = \myMultiplier|Product\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(7),
	combout => \myMultiplier|Product_lower[7]~feeder_combout\);

-- Location: FF_X83_Y18_N27
\myMultiplier|Product_lower[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[7]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(7));

-- Location: LCCOMB_X86_Y17_N10
\myDivider|Quotient_Reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~8_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(6),
	combout => \myDivider|Quotient_Reg~8_combout\);

-- Location: FF_X86_Y17_N11
\myDivider|Quotient_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(7));

-- Location: LCCOMB_X83_Y21_N18
\myDivider|Quotient[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[7]~feeder_combout\ = \myDivider|Quotient_Reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(7),
	combout => \myDivider|Quotient[7]~feeder_combout\);

-- Location: FF_X83_Y21_N19
\myDivider|Quotient[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[7]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(7));

-- Location: LCCOMB_X83_Y21_N0
\Ylower~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~9_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(7))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(7),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Quotient\(7),
	combout => \Ylower~9_combout\);

-- Location: FF_X75_Y21_N15
\myAdder|Sum_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(7));

-- Location: LCCOMB_X76_Y21_N20
\myAdder|Y[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[7]~feeder_combout\ = \myAdder|Sum_Reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(7),
	combout => \myAdder|Y[7]~feeder_combout\);

-- Location: FF_X76_Y21_N21
\myAdder|Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[7]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(7));

-- Location: FF_X83_Y21_N1
\Ylower[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~9_combout\,
	asdata => \myAdder|Y\(7),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[7]~reg0_q\);

-- Location: LCCOMB_X86_Y17_N4
\myDivider|Quotient_Reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~9_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(7),
	combout => \myDivider|Quotient_Reg~9_combout\);

-- Location: FF_X86_Y17_N5
\myDivider|Quotient_Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(8));

-- Location: LCCOMB_X82_Y17_N24
\myDivider|Quotient[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[8]~feeder_combout\ = \myDivider|Quotient_Reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(8),
	combout => \myDivider|Quotient[8]~feeder_combout\);

-- Location: FF_X82_Y17_N25
\myDivider|Quotient[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[8]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(8));

-- Location: LCCOMB_X83_Y18_N28
\myMultiplier|Product_lower[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[8]~feeder_combout\ = \myMultiplier|Product\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(8),
	combout => \myMultiplier|Product_lower[8]~feeder_combout\);

-- Location: FF_X83_Y18_N29
\myMultiplier|Product_lower[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[8]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(8));

-- Location: LCCOMB_X82_Y17_N18
\Ylower~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~10_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(8)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(8),
	datad => \myMultiplier|Product_lower\(8),
	combout => \Ylower~10_combout\);

-- Location: LCCOMB_X75_Y18_N14
\myAdder|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~1_combout\ = (\myAdder|Counter\(0) & (\myAdder|Counter\(1) & \AddEnable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(0),
	datab => \myAdder|Counter\(1),
	datad => \AddEnable~q\,
	combout => \myAdder|Mux69~1_combout\);

-- Location: LCCOMB_X76_Y18_N10
\myAdder|Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~2_combout\ = (!\myAdder|Counter\(2) & (!\myAdder|Counter\(3) & \myAdder|Mux69~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Mux69~1_combout\,
	combout => \myAdder|Mux69~2_combout\);

-- Location: FF_X74_Y21_N13
\myAdder|Sum_Reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(8));

-- Location: LCCOMB_X79_Y21_N12
\myAdder|Y[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[8]~feeder_combout\ = \myAdder|Sum_Reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(8),
	combout => \myAdder|Y[8]~feeder_combout\);

-- Location: FF_X79_Y21_N13
\myAdder|Y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[8]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(8));

-- Location: FF_X82_Y17_N19
\Ylower[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~10_combout\,
	asdata => \myAdder|Y\(8),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[8]~reg0_q\);

-- Location: LCCOMB_X86_Y17_N26
\myDivider|Quotient_Reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~10_combout\ = (\myDivider|Quotient_Reg\(8) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(8),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~10_combout\);

-- Location: FF_X86_Y17_N27
\myDivider|Quotient_Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(9));

-- Location: LCCOMB_X83_Y21_N8
\myDivider|Quotient[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[9]~feeder_combout\ = \myDivider|Quotient_Reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(9),
	combout => \myDivider|Quotient[9]~feeder_combout\);

-- Location: FF_X83_Y21_N9
\myDivider|Quotient[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[9]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(9));

-- Location: LCCOMB_X83_Y18_N22
\myMultiplier|Product_lower[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[9]~feeder_combout\ = \myMultiplier|Product\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(9),
	combout => \myMultiplier|Product_lower[9]~feeder_combout\);

-- Location: FF_X83_Y18_N23
\myMultiplier|Product_lower[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[9]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(9));

-- Location: LCCOMB_X83_Y21_N26
\Ylower~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~11_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(9)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(9),
	datab => \myMultiplier|Product_lower\(9),
	datad => \myMultiplier|Ready~q\,
	combout => \Ylower~11_combout\);

-- Location: LCCOMB_X74_Y21_N26
\myAdder|Sum_Reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[9]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[9]~feeder_combout\);

-- Location: FF_X74_Y21_N27
\myAdder|Sum_Reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[9]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(9));

-- Location: LCCOMB_X77_Y21_N16
\myAdder|Y[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[9]~feeder_combout\ = \myAdder|Sum_Reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(9),
	combout => \myAdder|Y[9]~feeder_combout\);

-- Location: FF_X77_Y21_N17
\myAdder|Y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[9]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(9));

-- Location: FF_X83_Y21_N27
\Ylower[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~11_combout\,
	asdata => \myAdder|Y\(9),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[9]~reg0_q\);

-- Location: LCCOMB_X83_Y18_N12
\myMultiplier|Product_lower[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[10]~feeder_combout\ = \myMultiplier|Product\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(10),
	combout => \myMultiplier|Product_lower[10]~feeder_combout\);

-- Location: FF_X83_Y18_N13
\myMultiplier|Product_lower[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[10]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(10));

-- Location: LCCOMB_X86_Y17_N12
\myDivider|Quotient_Reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~11_combout\ = (\myDivider|Quotient_Reg\(9) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(9),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~11_combout\);

-- Location: FF_X86_Y17_N13
\myDivider|Quotient_Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(10));

-- Location: LCCOMB_X83_Y21_N6
\myDivider|Quotient[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[10]~feeder_combout\ = \myDivider|Quotient_Reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(10),
	combout => \myDivider|Quotient[10]~feeder_combout\);

-- Location: FF_X83_Y21_N7
\myDivider|Quotient[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[10]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(10));

-- Location: LCCOMB_X83_Y21_N16
\Ylower~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~12_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(10))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(10),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Quotient\(10),
	combout => \Ylower~12_combout\);

-- Location: LCCOMB_X74_Y21_N16
\myAdder|Sum_Reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[10]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[10]~feeder_combout\);

-- Location: FF_X74_Y21_N17
\myAdder|Sum_Reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[10]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(10));

-- Location: LCCOMB_X79_Y21_N16
\myAdder|Y[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[10]~feeder_combout\ = \myAdder|Sum_Reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(10),
	combout => \myAdder|Y[10]~feeder_combout\);

-- Location: FF_X79_Y21_N17
\myAdder|Y[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[10]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(10));

-- Location: FF_X83_Y21_N17
\Ylower[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~12_combout\,
	asdata => \myAdder|Y\(10),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[10]~reg0_q\);

-- Location: LCCOMB_X86_Y17_N18
\myDivider|Quotient_Reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~12_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(10),
	combout => \myDivider|Quotient_Reg~12_combout\);

-- Location: FF_X86_Y17_N19
\myDivider|Quotient_Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(11));

-- Location: LCCOMB_X82_Y17_N10
\myDivider|Quotient[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[11]~feeder_combout\ = \myDivider|Quotient_Reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(11),
	combout => \myDivider|Quotient[11]~feeder_combout\);

-- Location: FF_X82_Y17_N11
\myDivider|Quotient[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[11]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(11));

-- Location: LCCOMB_X83_Y18_N10
\myMultiplier|Product_lower[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[11]~feeder_combout\ = \myMultiplier|Product\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(11),
	combout => \myMultiplier|Product_lower[11]~feeder_combout\);

-- Location: FF_X83_Y18_N11
\myMultiplier|Product_lower[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[11]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(11));

-- Location: LCCOMB_X83_Y21_N30
\Ylower~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~13_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(11)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(11),
	datab => \myMultiplier|Product_lower\(11),
	datad => \myMultiplier|Ready~q\,
	combout => \Ylower~13_combout\);

-- Location: LCCOMB_X74_Y21_N30
\myAdder|Sum_Reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[11]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[11]~feeder_combout\);

-- Location: FF_X74_Y21_N31
\myAdder|Sum_Reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[11]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(11));

-- Location: FF_X79_Y21_N5
\myAdder|Y[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(11),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(11));

-- Location: FF_X83_Y21_N31
\Ylower[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~13_combout\,
	asdata => \myAdder|Y\(11),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[11]~reg0_q\);

-- Location: FF_X84_Y18_N19
\myMultiplier|Product_lower[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(12),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(12));

-- Location: LCCOMB_X83_Y17_N4
\myDivider|Quotient_Reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~13_combout\ = (\myDivider|Quotient_Reg\(11) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(11),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~13_combout\);

-- Location: FF_X83_Y17_N5
\myDivider|Quotient_Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~13_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(12));

-- Location: LCCOMB_X83_Y21_N28
\myDivider|Quotient[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[12]~feeder_combout\ = \myDivider|Quotient_Reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(12),
	combout => \myDivider|Quotient[12]~feeder_combout\);

-- Location: FF_X83_Y21_N29
\myDivider|Quotient[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[12]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(12));

-- Location: LCCOMB_X84_Y21_N24
\Ylower~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~14_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(12))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(12),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Quotient\(12),
	combout => \Ylower~14_combout\);

-- Location: LCCOMB_X76_Y20_N16
\myAdder|Sum_Reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[12]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[12]~feeder_combout\);

-- Location: LCCOMB_X75_Y20_N16
\myAdder|Mux69~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~3_combout\ = (!\myAdder|Counter\(1) & (!\myAdder|Counter\(3) & (\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~3_combout\);

-- Location: FF_X76_Y20_N17
\myAdder|Sum_Reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[12]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(12));

-- Location: LCCOMB_X76_Y21_N14
\myAdder|Y[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[12]~feeder_combout\ = \myAdder|Sum_Reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(12),
	combout => \myAdder|Y[12]~feeder_combout\);

-- Location: FF_X76_Y21_N15
\myAdder|Y[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[12]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(12));

-- Location: FF_X84_Y21_N25
\Ylower[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~14_combout\,
	asdata => \myAdder|Y\(12),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[12]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N2
\myDivider|Quotient_Reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~14_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Quotient_Reg\(12),
	combout => \myDivider|Quotient_Reg~14_combout\);

-- Location: FF_X83_Y17_N3
\myDivider|Quotient_Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(13));

-- Location: LCCOMB_X84_Y21_N30
\myDivider|Quotient[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[13]~feeder_combout\ = \myDivider|Quotient_Reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(13),
	combout => \myDivider|Quotient[13]~feeder_combout\);

-- Location: FF_X84_Y21_N31
\myDivider|Quotient[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[13]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(13));

-- Location: LCCOMB_X84_Y20_N0
\myMultiplier|Product_lower[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[13]~feeder_combout\ = \myMultiplier|Product\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(13),
	combout => \myMultiplier|Product_lower[13]~feeder_combout\);

-- Location: FF_X84_Y20_N1
\myMultiplier|Product_lower[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[13]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(13));

-- Location: LCCOMB_X84_Y21_N22
\Ylower~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~15_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(13)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(13),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(13),
	combout => \Ylower~15_combout\);

-- Location: FF_X76_Y20_N7
\myAdder|Sum_Reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(1),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(13));

-- Location: LCCOMB_X76_Y21_N8
\myAdder|Y[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[13]~feeder_combout\ = \myAdder|Sum_Reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(13),
	combout => \myAdder|Y[13]~feeder_combout\);

-- Location: FF_X76_Y21_N9
\myAdder|Y[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[13]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(13));

-- Location: FF_X84_Y21_N23
\Ylower[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~15_combout\,
	asdata => \myAdder|Y\(13),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[13]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N24
\myDivider|Quotient_Reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~15_combout\ = (\myDivider|Quotient_Reg\(13) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(13),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~15_combout\);

-- Location: FF_X83_Y17_N25
\myDivider|Quotient_Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~15_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(14));

-- Location: LCCOMB_X83_Y21_N14
\myDivider|Quotient[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[14]~feeder_combout\ = \myDivider|Quotient_Reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(14),
	combout => \myDivider|Quotient[14]~feeder_combout\);

-- Location: FF_X83_Y21_N15
\myDivider|Quotient[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[14]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(14));

-- Location: LCCOMB_X84_Y20_N2
\myMultiplier|Product_lower[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[14]~feeder_combout\ = \myMultiplier|Product\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(14),
	combout => \myMultiplier|Product_lower[14]~feeder_combout\);

-- Location: FF_X84_Y20_N3
\myMultiplier|Product_lower[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[14]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(14));

-- Location: LCCOMB_X84_Y21_N0
\Ylower~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~16_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(14)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(14),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(14),
	combout => \Ylower~16_combout\);

-- Location: LCCOMB_X76_Y20_N0
\myAdder|Sum_Reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[14]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[14]~feeder_combout\);

-- Location: FF_X76_Y20_N1
\myAdder|Sum_Reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[14]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(14));

-- Location: LCCOMB_X76_Y21_N10
\myAdder|Y[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[14]~feeder_combout\ = \myAdder|Sum_Reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(14),
	combout => \myAdder|Y[14]~feeder_combout\);

-- Location: FF_X76_Y21_N11
\myAdder|Y[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[14]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(14));

-- Location: FF_X84_Y21_N1
\Ylower[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~16_combout\,
	asdata => \myAdder|Y\(14),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[14]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N18
\myDivider|Quotient_Reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~16_combout\ = (\myDivider|Quotient_Reg\(14) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(14),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~16_combout\);

-- Location: FF_X83_Y17_N19
\myDivider|Quotient_Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~16_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(15));

-- Location: LCCOMB_X83_Y20_N18
\myDivider|Quotient[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[15]~feeder_combout\ = \myDivider|Quotient_Reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(15),
	combout => \myDivider|Quotient[15]~feeder_combout\);

-- Location: FF_X83_Y20_N19
\myDivider|Quotient[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[15]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(15));

-- Location: LCCOMB_X84_Y20_N24
\myMultiplier|Product_lower[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[15]~feeder_combout\ = \myMultiplier|Product\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(15),
	combout => \myMultiplier|Product_lower[15]~feeder_combout\);

-- Location: FF_X84_Y20_N25
\myMultiplier|Product_lower[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[15]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(15));

-- Location: LCCOMB_X83_Y20_N28
\Ylower~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~17_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(15)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(15),
	datad => \myMultiplier|Product_lower\(15),
	combout => \Ylower~17_combout\);

-- Location: FF_X76_Y20_N15
\myAdder|Sum_Reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(15));

-- Location: LCCOMB_X77_Y20_N0
\myAdder|Y[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[15]~feeder_combout\ = \myAdder|Sum_Reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(15),
	combout => \myAdder|Y[15]~feeder_combout\);

-- Location: FF_X77_Y20_N1
\myAdder|Y[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[15]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(15));

-- Location: FF_X83_Y20_N29
\Ylower[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~17_combout\,
	asdata => \myAdder|Y\(15),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[15]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N20
\myDivider|Quotient_Reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~17_combout\ = (\myDivider|Quotient_Reg\(15) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(15),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~17_combout\);

-- Location: FF_X83_Y17_N21
\myDivider|Quotient_Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(16));

-- Location: LCCOMB_X83_Y20_N16
\myDivider|Quotient[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[16]~feeder_combout\ = \myDivider|Quotient_Reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(16),
	combout => \myDivider|Quotient[16]~feeder_combout\);

-- Location: FF_X83_Y20_N17
\myDivider|Quotient[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[16]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(16));

-- Location: FF_X84_Y20_N7
\myMultiplier|Product_lower[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(16),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(16));

-- Location: LCCOMB_X83_Y20_N30
\Ylower~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~18_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(16)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(16),
	datad => \myMultiplier|Product_lower\(16),
	combout => \Ylower~18_combout\);

-- Location: LCCOMB_X75_Y20_N30
\myAdder|Mux69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~4_combout\ = (!\myAdder|Counter\(1) & (\myAdder|Counter\(0) & (\myAdder|Counter\(2) & \AddEnable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(0),
	datac => \myAdder|Counter\(2),
	datad => \AddEnable~q\,
	combout => \myAdder|Mux69~4_combout\);

-- Location: LCCOMB_X75_Y19_N0
\myAdder|Mux69~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~5_combout\ = (\myAdder|Mux69~4_combout\ & !\myAdder|Counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Mux69~4_combout\,
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Mux69~5_combout\);

-- Location: FF_X77_Y22_N13
\myAdder|Sum_Reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(16));

-- Location: LCCOMB_X77_Y21_N2
\myAdder|Y[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[16]~feeder_combout\ = \myAdder|Sum_Reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(16),
	combout => \myAdder|Y[16]~feeder_combout\);

-- Location: FF_X77_Y21_N3
\myAdder|Y[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[16]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(16));

-- Location: FF_X83_Y20_N31
\Ylower[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~18_combout\,
	asdata => \myAdder|Y\(16),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[16]~reg0_q\);

-- Location: LCCOMB_X85_Y21_N0
\myMultiplier|Product_lower[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[17]~feeder_combout\ = \myMultiplier|Product\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(17),
	combout => \myMultiplier|Product_lower[17]~feeder_combout\);

-- Location: FF_X85_Y21_N1
\myMultiplier|Product_lower[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[17]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(17));

-- Location: LCCOMB_X83_Y17_N22
\myDivider|Quotient_Reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~18_combout\ = (\myDivider|Quotient_Reg\(16) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(16),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~18_combout\);

-- Location: FF_X83_Y17_N23
\myDivider|Quotient_Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~18_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(17));

-- Location: LCCOMB_X82_Y21_N20
\myDivider|Quotient[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[17]~feeder_combout\ = \myDivider|Quotient_Reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(17),
	combout => \myDivider|Quotient[17]~feeder_combout\);

-- Location: FF_X82_Y21_N21
\myDivider|Quotient[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[17]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(17));

-- Location: LCCOMB_X82_Y21_N14
\Ylower~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~19_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(17))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(17),
	datad => \myDivider|Quotient\(17),
	combout => \Ylower~19_combout\);

-- Location: LCCOMB_X77_Y22_N22
\myAdder|Sum_Reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[17]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[17]~feeder_combout\);

-- Location: FF_X77_Y22_N23
\myAdder|Sum_Reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[17]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(17));

-- Location: LCCOMB_X76_Y21_N16
\myAdder|Y[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[17]~feeder_combout\ = \myAdder|Sum_Reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(17),
	combout => \myAdder|Y[17]~feeder_combout\);

-- Location: FF_X76_Y21_N17
\myAdder|Y[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[17]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(17));

-- Location: FF_X82_Y21_N15
\Ylower[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~19_combout\,
	asdata => \myAdder|Y\(17),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[17]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N16
\myDivider|Quotient_Reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~19_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Quotient_Reg\(17),
	combout => \myDivider|Quotient_Reg~19_combout\);

-- Location: FF_X83_Y17_N17
\myDivider|Quotient_Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~19_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(18));

-- Location: LCCOMB_X83_Y21_N12
\myDivider|Quotient[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[18]~feeder_combout\ = \myDivider|Quotient_Reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(18),
	combout => \myDivider|Quotient[18]~feeder_combout\);

-- Location: FF_X83_Y21_N13
\myDivider|Quotient[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[18]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(18));

-- Location: FF_X84_Y20_N9
\myMultiplier|Product_lower[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(18),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(18));

-- Location: LCCOMB_X83_Y21_N20
\Ylower~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~20_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(18)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(18),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(18),
	combout => \Ylower~20_combout\);

-- Location: LCCOMB_X77_Y22_N20
\myAdder|Sum_Reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[18]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[18]~feeder_combout\);

-- Location: FF_X77_Y22_N21
\myAdder|Sum_Reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[18]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(18));

-- Location: LCCOMB_X77_Y21_N8
\myAdder|Y[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[18]~feeder_combout\ = \myAdder|Sum_Reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(18),
	combout => \myAdder|Y[18]~feeder_combout\);

-- Location: FF_X77_Y21_N9
\myAdder|Y[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[18]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(18));

-- Location: FF_X83_Y21_N21
\Ylower[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~20_combout\,
	asdata => \myAdder|Y\(18),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[18]~reg0_q\);

-- Location: LCCOMB_X84_Y20_N22
\myMultiplier|Product_lower[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[19]~feeder_combout\ = \myMultiplier|Product\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(19),
	combout => \myMultiplier|Product_lower[19]~feeder_combout\);

-- Location: FF_X84_Y20_N23
\myMultiplier|Product_lower[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[19]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(19));

-- Location: LCCOMB_X83_Y17_N26
\myDivider|Quotient_Reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~20_combout\ = (\myDivider|Quotient_Reg\(18) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(18),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~20_combout\);

-- Location: FF_X83_Y17_N27
\myDivider|Quotient_Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(19));

-- Location: LCCOMB_X82_Y17_N12
\myDivider|Quotient[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[19]~feeder_combout\ = \myDivider|Quotient_Reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(19),
	combout => \myDivider|Quotient[19]~feeder_combout\);

-- Location: FF_X82_Y17_N13
\myDivider|Quotient[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[19]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(19));

-- Location: LCCOMB_X82_Y17_N8
\Ylower~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~21_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(19))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(19),
	datad => \myDivider|Quotient\(19),
	combout => \Ylower~21_combout\);

-- Location: FF_X77_Y22_N31
\myAdder|Sum_Reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(19));

-- Location: FF_X77_Y21_N13
\myAdder|Y[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(19),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(19));

-- Location: FF_X82_Y17_N9
\Ylower[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~21_combout\,
	asdata => \myAdder|Y\(19),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[19]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N28
\myDivider|Quotient_Reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~21_combout\ = (\myDivider|Quotient_Reg\(19) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(19),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~21_combout\);

-- Location: FF_X83_Y17_N29
\myDivider|Quotient_Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~21_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(20));

-- Location: LCCOMB_X83_Y21_N10
\myDivider|Quotient[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[20]~feeder_combout\ = \myDivider|Quotient_Reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(20),
	combout => \myDivider|Quotient[20]~feeder_combout\);

-- Location: FF_X83_Y21_N11
\myDivider|Quotient[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[20]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(20));

-- Location: LCCOMB_X85_Y21_N14
\myMultiplier|Product_lower[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[20]~feeder_combout\ = \myMultiplier|Product\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(20),
	combout => \myMultiplier|Product_lower[20]~feeder_combout\);

-- Location: FF_X85_Y21_N15
\myMultiplier|Product_lower[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[20]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(20));

-- Location: LCCOMB_X83_Y21_N2
\Ylower~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~22_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(20)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(20),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(20),
	combout => \Ylower~22_combout\);

-- Location: LCCOMB_X75_Y20_N4
\myAdder|Mux69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~6_combout\ = (\myAdder|Counter\(1) & (!\myAdder|Counter\(3) & (\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~6_combout\);

-- Location: FF_X74_Y21_N25
\myAdder|Sum_Reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(20));

-- Location: LCCOMB_X77_Y21_N24
\myAdder|Y[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[20]~feeder_combout\ = \myAdder|Sum_Reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(20),
	combout => \myAdder|Y[20]~feeder_combout\);

-- Location: FF_X77_Y21_N25
\myAdder|Y[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[20]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(20));

-- Location: FF_X83_Y21_N3
\Ylower[20]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~22_combout\,
	asdata => \myAdder|Y\(20),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[20]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N10
\myDivider|Quotient_Reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~22_combout\ = (\myDivider|Quotient_Reg\(20) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(20),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~22_combout\);

-- Location: FF_X83_Y17_N11
\myDivider|Quotient_Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~22_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(21));

-- Location: LCCOMB_X84_Y21_N12
\myDivider|Quotient[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[21]~feeder_combout\ = \myDivider|Quotient_Reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(21),
	combout => \myDivider|Quotient[21]~feeder_combout\);

-- Location: FF_X84_Y21_N13
\myDivider|Quotient[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[21]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(21));

-- Location: LCCOMB_X85_Y21_N16
\myMultiplier|Product_lower[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[21]~feeder_combout\ = \myMultiplier|Product\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(21),
	combout => \myMultiplier|Product_lower[21]~feeder_combout\);

-- Location: FF_X85_Y21_N17
\myMultiplier|Product_lower[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[21]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(21));

-- Location: LCCOMB_X84_Y21_N10
\Ylower~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~23_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(21)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(21),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_lower\(21),
	combout => \Ylower~23_combout\);

-- Location: LCCOMB_X74_Y21_N10
\myAdder|Sum_Reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[21]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[21]~feeder_combout\);

-- Location: FF_X74_Y21_N11
\myAdder|Sum_Reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[21]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(21));

-- Location: LCCOMB_X77_Y21_N20
\myAdder|Y[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[21]~feeder_combout\ = \myAdder|Sum_Reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(21),
	combout => \myAdder|Y[21]~feeder_combout\);

-- Location: FF_X77_Y21_N21
\myAdder|Y[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[21]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(21));

-- Location: FF_X84_Y21_N11
\Ylower[21]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~23_combout\,
	asdata => \myAdder|Y\(21),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[21]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N12
\myDivider|Quotient_Reg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~23_combout\ = (\myDivider|Quotient_Reg\(21) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(21),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~23_combout\);

-- Location: FF_X83_Y17_N13
\myDivider|Quotient_Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(22));

-- Location: LCCOMB_X83_Y20_N2
\myDivider|Quotient[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[22]~feeder_combout\ = \myDivider|Quotient_Reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(22),
	combout => \myDivider|Quotient[22]~feeder_combout\);

-- Location: FF_X83_Y20_N3
\myDivider|Quotient[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[22]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(22));

-- Location: LCCOMB_X84_Y20_N4
\myMultiplier|Product_lower[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[22]~feeder_combout\ = \myMultiplier|Product\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(22),
	combout => \myMultiplier|Product_lower[22]~feeder_combout\);

-- Location: FF_X84_Y20_N5
\myMultiplier|Product_lower[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[22]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(22));

-- Location: LCCOMB_X83_Y20_N12
\Ylower~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~24_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(22)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(22),
	datad => \myMultiplier|Product_lower\(22),
	combout => \Ylower~24_combout\);

-- Location: LCCOMB_X74_Y21_N4
\myAdder|Sum_Reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[22]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[22]~feeder_combout\);

-- Location: FF_X74_Y21_N5
\myAdder|Sum_Reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[22]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(22));

-- Location: LCCOMB_X77_Y21_N26
\myAdder|Y[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[22]~feeder_combout\ = \myAdder|Sum_Reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(22),
	combout => \myAdder|Y[22]~feeder_combout\);

-- Location: FF_X77_Y21_N27
\myAdder|Y[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[22]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(22));

-- Location: FF_X83_Y20_N13
\Ylower[22]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~24_combout\,
	asdata => \myAdder|Y\(22),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[22]~reg0_q\);

-- Location: LCCOMB_X83_Y17_N30
\myDivider|Quotient_Reg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~24_combout\ = (\myDivider|Quotient_Reg\(22) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(22),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~24_combout\);

-- Location: FF_X83_Y17_N31
\myDivider|Quotient_Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~24_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(23));

-- Location: LCCOMB_X83_Y20_N8
\myDivider|Quotient[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[23]~feeder_combout\ = \myDivider|Quotient_Reg\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(23),
	combout => \myDivider|Quotient[23]~feeder_combout\);

-- Location: FF_X83_Y20_N9
\myDivider|Quotient[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[23]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(23));

-- Location: FF_X84_Y20_N27
\myMultiplier|Product_lower[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(23),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(23));

-- Location: LCCOMB_X80_Y20_N0
\Ylower~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~25_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(23)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(23),
	datad => \myMultiplier|Product_lower\(23),
	combout => \Ylower~25_combout\);

-- Location: LCCOMB_X74_Y21_N22
\myAdder|Sum_Reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[23]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[23]~feeder_combout\);

-- Location: FF_X74_Y21_N23
\myAdder|Sum_Reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[23]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(23));

-- Location: FF_X77_Y21_N11
\myAdder|Y[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(23),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(23));

-- Location: FF_X80_Y20_N1
\Ylower[23]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~25_combout\,
	asdata => \myAdder|Y\(23),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[23]~reg0_q\);

-- Location: LCCOMB_X85_Y21_N30
\myMultiplier|Product_lower[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[24]~feeder_combout\ = \myMultiplier|Product\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(24),
	combout => \myMultiplier|Product_lower[24]~feeder_combout\);

-- Location: FF_X85_Y21_N31
\myMultiplier|Product_lower[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[24]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(24));

-- Location: LCCOMB_X83_Y17_N8
\myDivider|Quotient_Reg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~25_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Quotient_Reg\(23),
	combout => \myDivider|Quotient_Reg~25_combout\);

-- Location: FF_X83_Y17_N9
\myDivider|Quotient_Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~25_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(24));

-- Location: LCCOMB_X82_Y21_N22
\myDivider|Quotient[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[24]~feeder_combout\ = \myDivider|Quotient_Reg\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(24),
	combout => \myDivider|Quotient[24]~feeder_combout\);

-- Location: FF_X82_Y21_N23
\myDivider|Quotient[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[24]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(24));

-- Location: LCCOMB_X81_Y21_N28
\Ylower~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~26_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(24))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(24),
	datad => \myDivider|Quotient\(24),
	combout => \Ylower~26_combout\);

-- Location: LCCOMB_X76_Y18_N12
\myAdder|Mux69~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~7_combout\ = (\myAdder|Counter\(2) & (!\myAdder|Counter\(3) & \myAdder|Mux69~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Mux69~1_combout\,
	combout => \myAdder|Mux69~7_combout\);

-- Location: FF_X77_Y22_N5
\myAdder|Sum_Reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(24));

-- Location: LCCOMB_X76_Y22_N10
\myAdder|Y[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[24]~feeder_combout\ = \myAdder|Sum_Reg\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(24),
	combout => \myAdder|Y[24]~feeder_combout\);

-- Location: FF_X76_Y22_N11
\myAdder|Y[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[24]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(24));

-- Location: FF_X81_Y21_N29
\Ylower[24]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~26_combout\,
	asdata => \myAdder|Y\(24),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[24]~reg0_q\);

-- Location: LCCOMB_X85_Y21_N24
\myMultiplier|Product_lower[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[25]~feeder_combout\ = \myMultiplier|Product\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(25),
	combout => \myMultiplier|Product_lower[25]~feeder_combout\);

-- Location: FF_X85_Y21_N25
\myMultiplier|Product_lower[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[25]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(25));

-- Location: LCCOMB_X82_Y22_N28
\myDivider|Quotient_Reg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~26_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datac => \myDivider|Quotient_Reg\(24),
	combout => \myDivider|Quotient_Reg~26_combout\);

-- Location: FF_X82_Y22_N29
\myDivider|Quotient_Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(25));

-- Location: LCCOMB_X82_Y21_N16
\myDivider|Quotient[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[25]~feeder_combout\ = \myDivider|Quotient_Reg\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(25),
	combout => \myDivider|Quotient[25]~feeder_combout\);

-- Location: FF_X82_Y21_N17
\myDivider|Quotient[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[25]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(25));

-- Location: LCCOMB_X81_Y21_N30
\Ylower~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~27_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(25))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(25),
	datad => \myDivider|Quotient\(25),
	combout => \Ylower~27_combout\);

-- Location: LCCOMB_X77_Y22_N26
\myAdder|Sum_Reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[25]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[25]~feeder_combout\);

-- Location: FF_X77_Y22_N27
\myAdder|Sum_Reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[25]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(25));

-- Location: LCCOMB_X76_Y22_N2
\myAdder|Y[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[25]~feeder_combout\ = \myAdder|Sum_Reg\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(25),
	combout => \myAdder|Y[25]~feeder_combout\);

-- Location: FF_X76_Y22_N3
\myAdder|Y[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[25]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(25));

-- Location: FF_X81_Y21_N31
\Ylower[25]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~27_combout\,
	asdata => \myAdder|Y\(25),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[25]~reg0_q\);

-- Location: LCCOMB_X85_Y21_N26
\myMultiplier|Product_lower[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[26]~feeder_combout\ = \myMultiplier|Product\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(26),
	combout => \myMultiplier|Product_lower[26]~feeder_combout\);

-- Location: FF_X85_Y21_N27
\myMultiplier|Product_lower[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[26]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(26));

-- Location: LCCOMB_X82_Y22_N22
\myDivider|Quotient_Reg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~27_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(25),
	combout => \myDivider|Quotient_Reg~27_combout\);

-- Location: FF_X82_Y22_N23
\myDivider|Quotient_Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~27_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(26));

-- Location: LCCOMB_X82_Y21_N26
\myDivider|Quotient[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[26]~feeder_combout\ = \myDivider|Quotient_Reg\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(26),
	combout => \myDivider|Quotient[26]~feeder_combout\);

-- Location: FF_X82_Y21_N27
\myDivider|Quotient[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[26]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(26));

-- Location: LCCOMB_X81_Y21_N12
\Ylower~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~28_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(26))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(26),
	datad => \myDivider|Quotient\(26),
	combout => \Ylower~28_combout\);

-- Location: LCCOMB_X77_Y22_N16
\myAdder|Sum_Reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[26]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[26]~feeder_combout\);

-- Location: FF_X77_Y22_N17
\myAdder|Sum_Reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[26]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(26));

-- Location: LCCOMB_X76_Y22_N8
\myAdder|Y[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[26]~feeder_combout\ = \myAdder|Sum_Reg\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(26),
	combout => \myAdder|Y[26]~feeder_combout\);

-- Location: FF_X76_Y22_N9
\myAdder|Y[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[26]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(26));

-- Location: FF_X81_Y21_N13
\Ylower[26]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~28_combout\,
	asdata => \myAdder|Y\(26),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[26]~reg0_q\);

-- Location: LCCOMB_X85_Y21_N8
\myMultiplier|Product_lower[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[27]~feeder_combout\ = \myMultiplier|Product\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(27),
	combout => \myMultiplier|Product_lower[27]~feeder_combout\);

-- Location: FF_X85_Y21_N9
\myMultiplier|Product_lower[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[27]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(27));

-- Location: LCCOMB_X82_Y22_N24
\myDivider|Quotient_Reg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~28_combout\ = (\myDivider|Quotient_Reg\(26) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(26),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~28_combout\);

-- Location: FF_X82_Y22_N25
\myDivider|Quotient_Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~28_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(27));

-- Location: LCCOMB_X81_Y21_N10
\myDivider|Quotient[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[27]~feeder_combout\ = \myDivider|Quotient_Reg\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(27),
	combout => \myDivider|Quotient[27]~feeder_combout\);

-- Location: FF_X81_Y21_N11
\myDivider|Quotient[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[27]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(27));

-- Location: LCCOMB_X81_Y21_N2
\Ylower~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~29_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(27))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_lower\(27),
	datad => \myDivider|Quotient\(27),
	combout => \Ylower~29_combout\);

-- Location: FF_X77_Y22_N11
\myAdder|Sum_Reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(27));

-- Location: FF_X76_Y22_N17
\myAdder|Y[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(27),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(27));

-- Location: FF_X81_Y21_N3
\Ylower[27]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~29_combout\,
	asdata => \myAdder|Y\(27),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[27]~reg0_q\);

-- Location: LCCOMB_X82_Y22_N14
\myDivider|Quotient_Reg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~29_combout\ = (\myDivider|Quotient_Reg\(27) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(27),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~29_combout\);

-- Location: FF_X82_Y22_N15
\myDivider|Quotient_Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(28));

-- Location: LCCOMB_X83_Y22_N18
\myDivider|Quotient[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[28]~feeder_combout\ = \myDivider|Quotient_Reg\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(28),
	combout => \myDivider|Quotient[28]~feeder_combout\);

-- Location: FF_X83_Y22_N19
\myDivider|Quotient[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[28]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(28));

-- Location: FF_X85_Y21_N23
\myMultiplier|Product_lower[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(28),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(28));

-- Location: LCCOMB_X83_Y22_N16
\Ylower~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~30_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(28)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(28),
	datad => \myMultiplier|Product_lower\(28),
	combout => \Ylower~30_combout\);

-- Location: LCCOMB_X75_Y20_N2
\myAdder|Mux69~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~8_combout\ = (!\myAdder|Counter\(1) & (\myAdder|Counter\(3) & (!\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~8_combout\);

-- Location: FF_X75_Y19_N21
\myAdder|Sum_Reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(28));

-- Location: FF_X79_Y22_N25
\myAdder|Y[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(28),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(28));

-- Location: FF_X83_Y22_N17
\Ylower[28]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~30_combout\,
	asdata => \myAdder|Y\(28),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[28]~reg0_q\);

-- Location: LCCOMB_X82_Y22_N4
\myDivider|Quotient_Reg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~30_combout\ = (\myDivider|Quotient_Reg\(28) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(28),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~30_combout\);

-- Location: FF_X82_Y22_N5
\myDivider|Quotient_Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~30_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(29));

-- Location: LCCOMB_X83_Y22_N28
\myDivider|Quotient[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[29]~feeder_combout\ = \myDivider|Quotient_Reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(29),
	combout => \myDivider|Quotient[29]~feeder_combout\);

-- Location: FF_X83_Y22_N29
\myDivider|Quotient[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[29]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(29));

-- Location: LCCOMB_X84_Y22_N24
\myMultiplier|Product_lower[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[29]~feeder_combout\ = \myMultiplier|Product\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(29),
	combout => \myMultiplier|Product_lower[29]~feeder_combout\);

-- Location: FF_X84_Y22_N25
\myMultiplier|Product_lower[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[29]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(29));

-- Location: LCCOMB_X83_Y22_N22
\Ylower~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~31_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(29)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Quotient\(29),
	datad => \myMultiplier|Product_lower\(29),
	combout => \Ylower~31_combout\);

-- Location: LCCOMB_X75_Y19_N2
\myAdder|Sum_Reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[29]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[29]~feeder_combout\);

-- Location: FF_X75_Y19_N3
\myAdder|Sum_Reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[29]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(29));

-- Location: LCCOMB_X76_Y22_N12
\myAdder|Y[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[29]~feeder_combout\ = \myAdder|Sum_Reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(29),
	combout => \myAdder|Y[29]~feeder_combout\);

-- Location: FF_X76_Y22_N13
\myAdder|Y[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[29]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(29));

-- Location: FF_X83_Y22_N23
\Ylower[29]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~31_combout\,
	asdata => \myAdder|Y\(29),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[29]~reg0_q\);

-- Location: LCCOMB_X82_Y22_N2
\myDivider|Quotient_Reg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~31_combout\ = (\myDivider|Quotient_Reg\(29) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(29),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~31_combout\);

-- Location: FF_X82_Y22_N3
\myDivider|Quotient_Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~31_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(30));

-- Location: LCCOMB_X83_Y22_N26
\myDivider|Quotient[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[30]~feeder_combout\ = \myDivider|Quotient_Reg\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Quotient_Reg\(30),
	combout => \myDivider|Quotient[30]~feeder_combout\);

-- Location: FF_X83_Y22_N27
\myDivider|Quotient[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[30]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(30));

-- Location: LCCOMB_X84_Y22_N18
\myMultiplier|Product_lower[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[30]~feeder_combout\ = \myMultiplier|Product\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(30),
	combout => \myMultiplier|Product_lower[30]~feeder_combout\);

-- Location: FF_X84_Y22_N19
\myMultiplier|Product_lower[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[30]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(30));

-- Location: LCCOMB_X83_Y22_N20
\Ylower~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~32_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_lower\(30)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Quotient\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient\(30),
	datab => \myMultiplier|Product_lower\(30),
	datad => \myMultiplier|Ready~q\,
	combout => \Ylower~32_combout\);

-- Location: LCCOMB_X75_Y19_N16
\myAdder|Sum_Reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[30]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[30]~feeder_combout\);

-- Location: FF_X75_Y19_N17
\myAdder|Sum_Reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[30]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(30));

-- Location: LCCOMB_X76_Y22_N24
\myAdder|Y[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[30]~feeder_combout\ = \myAdder|Sum_Reg\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(30),
	combout => \myAdder|Y[30]~feeder_combout\);

-- Location: FF_X76_Y22_N25
\myAdder|Y[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[30]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(30));

-- Location: FF_X83_Y22_N21
\Ylower[30]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~32_combout\,
	asdata => \myAdder|Y\(30),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[30]~reg0_q\);

-- Location: LCCOMB_X84_Y22_N20
\myMultiplier|Product_lower[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[31]~feeder_combout\ = \myMultiplier|Product\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(31),
	combout => \myMultiplier|Product_lower[31]~feeder_combout\);

-- Location: FF_X84_Y22_N21
\myMultiplier|Product_lower[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[31]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(31));

-- Location: LCCOMB_X82_Y22_N16
\myDivider|Quotient_Reg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~32_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(30),
	combout => \myDivider|Quotient_Reg~32_combout\);

-- Location: FF_X82_Y22_N17
\myDivider|Quotient_Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~32_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(31));

-- Location: LCCOMB_X83_Y22_N4
\myDivider|Quotient[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient[31]~feeder_combout\ = \myDivider|Quotient_Reg\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Quotient_Reg\(31),
	combout => \myDivider|Quotient[31]~feeder_combout\);

-- Location: FF_X83_Y22_N5
\myDivider|Quotient[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient[31]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(31));

-- Location: LCCOMB_X83_Y22_N30
\Ylower~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~33_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_lower\(31))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Quotient\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(31),
	datab => \myDivider|Quotient\(31),
	datad => \myMultiplier|Ready~q\,
	combout => \Ylower~33_combout\);

-- Location: LCCOMB_X75_Y19_N22
\myAdder|Sum_Reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[31]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[31]~feeder_combout\);

-- Location: FF_X75_Y19_N23
\myAdder|Sum_Reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[31]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(31));

-- Location: FF_X76_Y22_N21
\myAdder|Y[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(31),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(31));

-- Location: FF_X83_Y22_N31
\Ylower[31]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~33_combout\,
	asdata => \myAdder|Y\(31),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[31]~reg0_q\);

-- Location: LCCOMB_X84_Y22_N22
\myMultiplier|Product_lower[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[32]~feeder_combout\ = \myMultiplier|Product\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(32),
	combout => \myMultiplier|Product_lower[32]~feeder_combout\);

-- Location: FF_X84_Y22_N23
\myMultiplier|Product_lower[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[32]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(32));

-- Location: LCCOMB_X75_Y20_N18
\myAdder|Sum_Reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[0]~3_combout\ = (\myAdder|Counter\(0) & \AddEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Counter\(0),
	datad => \AddEnable~q\,
	combout => \myAdder|Sum_Reg[0]~3_combout\);

-- Location: LCCOMB_X75_Y20_N0
\myAdder|Mux69~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~9_combout\ = (!\myAdder|Counter\(1) & (\myAdder|Counter\(3) & (!\myAdder|Counter\(2) & \myAdder|Sum_Reg[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[0]~3_combout\,
	combout => \myAdder|Mux69~9_combout\);

-- Location: FF_X79_Y21_N31
\myAdder|Sum_Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(32));

-- Location: FF_X79_Y21_N3
\myAdder|Y[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(32),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(32));

-- Location: LCCOMB_X82_Y22_N6
\myDivider|Quotient_Reg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~33_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(31),
	combout => \myDivider|Quotient_Reg~33_combout\);

-- Location: FF_X82_Y22_N7
\myDivider|Quotient_Reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~33_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(32));

-- Location: FF_X80_Y22_N29
\myDivider|Quotient[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(32),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(32));

-- Location: IOIBUF_X58_Y0_N15
\ExtWord~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ExtWord,
	o => \ExtWord~input_o\);

-- Location: LCCOMB_X79_Y19_N24
\Ylower[34]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower[34]~34_combout\ = (\myAdder|Ready~q\ & ((\ExtWord~input_o\))) # (!\myAdder|Ready~q\ & (\myMultiplier|Ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datac => \myAdder|Ready~q\,
	datad => \ExtWord~input_o\,
	combout => \Ylower[34]~34_combout\);

-- Location: LCCOMB_X80_Y22_N28
\Ylower~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~35_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(32)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(32) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(32),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(32),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~35_combout\);

-- Location: LCCOMB_X80_Y22_N4
\Ylower~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~36_combout\ = (\Ylower~35_combout\ & (((\myAdder|Y\(31)) # (!\Ylower[34]~34_combout\)))) # (!\Ylower~35_combout\ & (\myMultiplier|Product_lower\(32) & ((\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(32),
	datab => \Ylower~35_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~36_combout\);

-- Location: FF_X80_Y22_N5
\Ylower[32]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~36_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[32]~reg0_q\);

-- Location: FF_X84_Y22_N17
\myMultiplier|Product_lower[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(33),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(33));

-- Location: LCCOMB_X82_Y22_N20
\myDivider|Quotient_Reg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~34_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(32),
	combout => \myDivider|Quotient_Reg~34_combout\);

-- Location: FF_X82_Y22_N21
\myDivider|Quotient_Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~34_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(33));

-- Location: FF_X81_Y22_N21
\myDivider|Quotient[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(33),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(33));

-- Location: LCCOMB_X79_Y21_N18
\myAdder|Sum_Reg[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[33]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[33]~feeder_combout\);

-- Location: FF_X79_Y21_N19
\myAdder|Sum_Reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[33]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(33));

-- Location: LCCOMB_X79_Y21_N6
\myAdder|Y[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[33]~feeder_combout\ = \myAdder|Sum_Reg\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(33),
	combout => \myAdder|Y[33]~feeder_combout\);

-- Location: FF_X79_Y21_N7
\myAdder|Y[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[33]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(33));

-- Location: LCCOMB_X81_Y22_N20
\Ylower~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~37_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(33))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(33),
	datad => \myAdder|Y\(33),
	combout => \Ylower~37_combout\);

-- Location: LCCOMB_X81_Y22_N24
\Ylower~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~38_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~37_combout\ & (\myAdder|Y\(31))) # (!\Ylower~37_combout\ & ((\myMultiplier|Product_lower\(33)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(31),
	datab => \myMultiplier|Product_lower\(33),
	datac => \Ylower[34]~34_combout\,
	datad => \Ylower~37_combout\,
	combout => \Ylower~38_combout\);

-- Location: FF_X81_Y22_N25
\Ylower[33]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~38_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[33]~reg0_q\);

-- Location: LCCOMB_X79_Y21_N20
\myAdder|Sum_Reg[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[34]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[34]~feeder_combout\);

-- Location: FF_X79_Y21_N21
\myAdder|Sum_Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[34]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(34));

-- Location: LCCOMB_X79_Y21_N28
\myAdder|Y[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[34]~feeder_combout\ = \myAdder|Sum_Reg\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(34),
	combout => \myAdder|Y[34]~feeder_combout\);

-- Location: FF_X79_Y21_N29
\myAdder|Y[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[34]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(34));

-- Location: LCCOMB_X82_Y22_N18
\myDivider|Quotient_Reg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~35_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(33),
	combout => \myDivider|Quotient_Reg~35_combout\);

-- Location: FF_X82_Y22_N19
\myDivider|Quotient_Reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~35_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(34));

-- Location: FF_X80_Y22_N11
\myDivider|Quotient[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(34),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(34));

-- Location: LCCOMB_X80_Y22_N10
\Ylower~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~39_combout\ = (\Ylower[34]~34_combout\ & (((\myAdder|Ready~q\)))) # (!\Ylower[34]~34_combout\ & ((\myAdder|Ready~q\ & (\myAdder|Y\(34))) # (!\myAdder|Ready~q\ & ((\myDivider|Quotient\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(34),
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(34),
	datad => \myAdder|Ready~q\,
	combout => \Ylower~39_combout\);

-- Location: FF_X84_Y22_N27
\myMultiplier|Product_lower[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(34),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(34));

-- Location: LCCOMB_X80_Y22_N18
\Ylower~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~40_combout\ = (\Ylower~39_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~39_combout\ & (\Ylower[34]~34_combout\ & ((\myMultiplier|Product_lower\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~39_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \myMultiplier|Product_lower\(34),
	combout => \Ylower~40_combout\);

-- Location: FF_X80_Y22_N19
\Ylower[34]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~40_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[34]~reg0_q\);

-- Location: LCCOMB_X84_Y22_N0
\myMultiplier|Product_lower[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[35]~feeder_combout\ = \myMultiplier|Product\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(35),
	combout => \myMultiplier|Product_lower[35]~feeder_combout\);

-- Location: FF_X84_Y22_N1
\myMultiplier|Product_lower[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[35]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(35));

-- Location: LCCOMB_X82_Y22_N12
\myDivider|Quotient_Reg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~36_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(34),
	combout => \myDivider|Quotient_Reg~36_combout\);

-- Location: FF_X82_Y22_N13
\myDivider|Quotient_Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~36_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(35));

-- Location: FF_X81_Y22_N19
\myDivider|Quotient[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(35),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(35));

-- Location: LCCOMB_X79_Y21_N8
\myAdder|Sum_Reg[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[35]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[35]~feeder_combout\);

-- Location: FF_X79_Y21_N9
\myAdder|Sum_Reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[35]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(35));

-- Location: FF_X79_Y21_N1
\myAdder|Y[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(35),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(35));

-- Location: LCCOMB_X81_Y22_N18
\Ylower~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~41_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(35))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(35),
	datad => \myAdder|Y\(35),
	combout => \Ylower~41_combout\);

-- Location: LCCOMB_X81_Y22_N30
\Ylower~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~42_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~41_combout\ & (\myAdder|Y\(31))) # (!\Ylower~41_combout\ & ((\myMultiplier|Product_lower\(35)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myAdder|Y\(31),
	datac => \myMultiplier|Product_lower\(35),
	datad => \Ylower~41_combout\,
	combout => \Ylower~42_combout\);

-- Location: FF_X81_Y22_N31
\Ylower[35]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~42_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[35]~reg0_q\);

-- Location: LCCOMB_X84_Y22_N2
\myMultiplier|Product_lower[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[36]~feeder_combout\ = \myMultiplier|Product\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(36),
	combout => \myMultiplier|Product_lower[36]~feeder_combout\);

-- Location: FF_X84_Y22_N3
\myMultiplier|Product_lower[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[36]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(36));

-- Location: LCCOMB_X82_Y22_N30
\myDivider|Quotient_Reg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~37_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(35),
	combout => \myDivider|Quotient_Reg~37_combout\);

-- Location: FF_X82_Y22_N31
\myDivider|Quotient_Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~37_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(36));

-- Location: FF_X81_Y22_N1
\myDivider|Quotient[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(36),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(36));

-- Location: LCCOMB_X75_Y20_N14
\myAdder|Mux69~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~10_combout\ = (\myAdder|Counter\(1) & (\myAdder|Counter\(3) & (!\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~10_combout\);

-- Location: FF_X77_Y21_N19
\myAdder|Sum_Reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(36));

-- Location: LCCOMB_X77_Y21_N30
\myAdder|Y[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[36]~feeder_combout\ = \myAdder|Sum_Reg\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(36),
	combout => \myAdder|Y[36]~feeder_combout\);

-- Location: FF_X77_Y21_N31
\myAdder|Y[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[36]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(36));

-- Location: LCCOMB_X81_Y22_N0
\Ylower~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~43_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(36))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(36),
	datad => \myAdder|Y\(36),
	combout => \Ylower~43_combout\);

-- Location: LCCOMB_X81_Y22_N16
\Ylower~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~44_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~43_combout\ & (\myAdder|Y\(31))) # (!\Ylower~43_combout\ & ((\myMultiplier|Product_lower\(36)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myAdder|Y\(31),
	datac => \myMultiplier|Product_lower\(36),
	datad => \Ylower~43_combout\,
	combout => \Ylower~44_combout\);

-- Location: FF_X81_Y22_N17
\Ylower[36]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~44_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[36]~reg0_q\);

-- Location: FF_X84_Y22_N9
\myMultiplier|Product_lower[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(37),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(37));

-- Location: LCCOMB_X82_Y22_N0
\myDivider|Quotient_Reg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~38_combout\ = (\myDivider|Quotient_Reg\(36) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(36),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~38_combout\);

-- Location: FF_X82_Y22_N1
\myDivider|Quotient_Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~38_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(37));

-- Location: FF_X81_Y22_N27
\myDivider|Quotient[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(37),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(37));

-- Location: LCCOMB_X77_Y21_N28
\myAdder|Sum_Reg[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[37]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[37]~feeder_combout\);

-- Location: FF_X77_Y21_N29
\myAdder|Sum_Reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[37]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(37));

-- Location: LCCOMB_X77_Y21_N22
\myAdder|Y[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[37]~feeder_combout\ = \myAdder|Sum_Reg\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(37),
	combout => \myAdder|Y[37]~feeder_combout\);

-- Location: FF_X77_Y21_N23
\myAdder|Y[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[37]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(37));

-- Location: LCCOMB_X81_Y22_N26
\Ylower~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~45_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(37))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(37),
	datad => \myAdder|Y\(37),
	combout => \Ylower~45_combout\);

-- Location: LCCOMB_X80_Y22_N16
\Ylower~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~46_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~45_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~45_combout\ & (\myMultiplier|Product_lower\(37))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(37),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~45_combout\,
	combout => \Ylower~46_combout\);

-- Location: FF_X80_Y22_N17
\Ylower[37]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~46_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[37]~reg0_q\);

-- Location: LCCOMB_X82_Y22_N10
\myDivider|Quotient_Reg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~39_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(37),
	combout => \myDivider|Quotient_Reg~39_combout\);

-- Location: FF_X82_Y22_N11
\myDivider|Quotient_Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~39_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(38));

-- Location: FF_X81_Y22_N9
\myDivider|Quotient[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(38),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(38));

-- Location: LCCOMB_X77_Y21_N4
\myAdder|Sum_Reg[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[38]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[38]~feeder_combout\);

-- Location: FF_X77_Y21_N5
\myAdder|Sum_Reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[38]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(38));

-- Location: LCCOMB_X77_Y21_N0
\myAdder|Y[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[38]~feeder_combout\ = \myAdder|Sum_Reg\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(38),
	combout => \myAdder|Y[38]~feeder_combout\);

-- Location: FF_X77_Y21_N1
\myAdder|Y[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[38]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(38));

-- Location: LCCOMB_X81_Y22_N8
\Ylower~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~47_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(38))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(38),
	datad => \myAdder|Y\(38),
	combout => \Ylower~47_combout\);

-- Location: LCCOMB_X85_Y22_N8
\myMultiplier|Product_lower[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[38]~feeder_combout\ = \myMultiplier|Product\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(38),
	combout => \myMultiplier|Product_lower[38]~feeder_combout\);

-- Location: FF_X85_Y22_N9
\myMultiplier|Product_lower[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[38]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(38));

-- Location: LCCOMB_X81_Y22_N22
\Ylower~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~48_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~47_combout\ & (\myAdder|Y\(31))) # (!\Ylower~47_combout\ & ((\myMultiplier|Product_lower\(38)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myAdder|Y\(31),
	datac => \Ylower~47_combout\,
	datad => \myMultiplier|Product_lower\(38),
	combout => \Ylower~48_combout\);

-- Location: FF_X81_Y22_N23
\Ylower[38]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~48_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[38]~reg0_q\);

-- Location: LCCOMB_X82_Y22_N8
\myDivider|Quotient_Reg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~40_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(38),
	combout => \myDivider|Quotient_Reg~40_combout\);

-- Location: FF_X82_Y22_N9
\myDivider|Quotient_Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~40_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(39));

-- Location: FF_X81_Y22_N3
\myDivider|Quotient[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(39),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(39));

-- Location: FF_X77_Y21_N15
\myAdder|Sum_Reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(39));

-- Location: FF_X77_Y21_N7
\myAdder|Y[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(39),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(39));

-- Location: LCCOMB_X81_Y22_N2
\Ylower~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~49_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(39))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(39),
	datad => \myAdder|Y\(39),
	combout => \Ylower~49_combout\);

-- Location: LCCOMB_X85_Y22_N2
\myMultiplier|Product_lower[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[39]~feeder_combout\ = \myMultiplier|Product\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(39),
	combout => \myMultiplier|Product_lower[39]~feeder_combout\);

-- Location: FF_X85_Y22_N3
\myMultiplier|Product_lower[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[39]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(39));

-- Location: LCCOMB_X81_Y22_N4
\Ylower~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~50_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~49_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~49_combout\ & (\myMultiplier|Product_lower\(39))))) # (!\Ylower[34]~34_combout\ & (\Ylower~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \Ylower~49_combout\,
	datac => \myMultiplier|Product_lower\(39),
	datad => \myAdder|Y\(31),
	combout => \Ylower~50_combout\);

-- Location: FF_X81_Y22_N5
\Ylower[39]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~50_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[39]~reg0_q\);

-- Location: FF_X85_Y22_N5
\myMultiplier|Product_lower[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(40),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(40));

-- Location: LCCOMB_X79_Y22_N16
\myAdder|Sum_Reg[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[40]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[40]~feeder_combout\);

-- Location: LCCOMB_X76_Y18_N26
\myAdder|Mux69~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~11_combout\ = (!\myAdder|Counter\(2) & (\myAdder|Counter\(3) & \myAdder|Mux69~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Mux69~1_combout\,
	combout => \myAdder|Mux69~11_combout\);

-- Location: FF_X79_Y22_N17
\myAdder|Sum_Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[40]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(40));

-- Location: LCCOMB_X79_Y22_N14
\myAdder|Y[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[40]~feeder_combout\ = \myAdder|Sum_Reg\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(40),
	combout => \myAdder|Y[40]~feeder_combout\);

-- Location: FF_X79_Y22_N15
\myAdder|Y[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[40]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(40));

-- Location: LCCOMB_X82_Y22_N26
\myDivider|Quotient_Reg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~41_combout\ = (\myDivider|Quotient_Reg\(39) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(39),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~41_combout\);

-- Location: FF_X82_Y22_N27
\myDivider|Quotient_Reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~41_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(40));

-- Location: FF_X80_Y22_N9
\myDivider|Quotient[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(40),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(40));

-- Location: LCCOMB_X80_Y22_N8
\Ylower~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~51_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(40)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(40) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(40),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(40),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~51_combout\);

-- Location: LCCOMB_X81_Y22_N10
\Ylower~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~52_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~51_combout\ & (\myAdder|Y\(31))) # (!\Ylower~51_combout\ & ((\myMultiplier|Product_lower\(40)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myAdder|Y\(31),
	datac => \myMultiplier|Product_lower\(40),
	datad => \Ylower~51_combout\,
	combout => \Ylower~52_combout\);

-- Location: FF_X81_Y22_N11
\Ylower[40]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~52_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[40]~reg0_q\);

-- Location: LCCOMB_X79_Y22_N10
\myAdder|Sum_Reg[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[41]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[41]~feeder_combout\);

-- Location: FF_X79_Y22_N11
\myAdder|Sum_Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[41]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(41));

-- Location: LCCOMB_X79_Y22_N12
\myAdder|Y[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[41]~feeder_combout\ = \myAdder|Sum_Reg\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(41),
	combout => \myAdder|Y[41]~feeder_combout\);

-- Location: FF_X79_Y22_N13
\myAdder|Y[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[41]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(41));

-- Location: LCCOMB_X80_Y23_N16
\myDivider|Quotient_Reg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~42_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(40),
	combout => \myDivider|Quotient_Reg~42_combout\);

-- Location: FF_X80_Y23_N17
\myDivider|Quotient_Reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~42_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(41));

-- Location: FF_X80_Y22_N15
\myDivider|Quotient[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(41),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(41));

-- Location: LCCOMB_X80_Y22_N14
\Ylower~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~53_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(41)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(41) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(41),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(41),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~53_combout\);

-- Location: LCCOMB_X85_Y22_N10
\myMultiplier|Product_lower[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[41]~feeder_combout\ = \myMultiplier|Product\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(41),
	combout => \myMultiplier|Product_lower[41]~feeder_combout\);

-- Location: FF_X85_Y22_N11
\myMultiplier|Product_lower[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[41]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(41));

-- Location: LCCOMB_X81_Y22_N28
\Ylower~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~54_combout\ = (\Ylower~53_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~53_combout\ & (\Ylower[34]~34_combout\ & (\myMultiplier|Product_lower\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~53_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myMultiplier|Product_lower\(41),
	datad => \myAdder|Y\(31),
	combout => \Ylower~54_combout\);

-- Location: FF_X81_Y22_N29
\Ylower[41]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~54_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[41]~reg0_q\);

-- Location: LCCOMB_X84_Y22_N14
\myMultiplier|Product_lower[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[42]~feeder_combout\ = \myMultiplier|Product\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(42),
	combout => \myMultiplier|Product_lower[42]~feeder_combout\);

-- Location: FF_X84_Y22_N15
\myMultiplier|Product_lower[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[42]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(42));

-- Location: LCCOMB_X80_Y23_N30
\myDivider|Quotient_Reg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~43_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(41),
	combout => \myDivider|Quotient_Reg~43_combout\);

-- Location: FF_X80_Y23_N31
\myDivider|Quotient_Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~43_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(42));

-- Location: FF_X80_Y22_N13
\myDivider|Quotient[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(42),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(42));

-- Location: LCCOMB_X79_Y22_N28
\myAdder|Sum_Reg[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[42]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[42]~feeder_combout\);

-- Location: FF_X79_Y22_N29
\myAdder|Sum_Reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[42]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(42));

-- Location: LCCOMB_X79_Y22_N22
\myAdder|Y[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[42]~feeder_combout\ = \myAdder|Sum_Reg\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(42),
	combout => \myAdder|Y[42]~feeder_combout\);

-- Location: FF_X79_Y22_N23
\myAdder|Y[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[42]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(42));

-- Location: LCCOMB_X80_Y22_N12
\Ylower~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~55_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(42))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(42),
	datad => \myAdder|Y\(42),
	combout => \Ylower~55_combout\);

-- Location: LCCOMB_X80_Y22_N22
\Ylower~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~56_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~55_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~55_combout\ & (\myMultiplier|Product_lower\(42))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(42),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~55_combout\,
	combout => \Ylower~56_combout\);

-- Location: FF_X80_Y22_N23
\Ylower[42]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~56_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[42]~reg0_q\);

-- Location: LCCOMB_X85_Y22_N20
\myMultiplier|Product_lower[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[43]~feeder_combout\ = \myMultiplier|Product\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(43),
	combout => \myMultiplier|Product_lower[43]~feeder_combout\);

-- Location: FF_X85_Y22_N21
\myMultiplier|Product_lower[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[43]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(43));

-- Location: LCCOMB_X80_Y23_N4
\myDivider|Quotient_Reg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~44_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(42),
	combout => \myDivider|Quotient_Reg~44_combout\);

-- Location: FF_X80_Y23_N5
\myDivider|Quotient_Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~44_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(43));

-- Location: FF_X80_Y22_N3
\myDivider|Quotient[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(43),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(43));

-- Location: LCCOMB_X79_Y22_N18
\myAdder|Sum_Reg[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[43]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[43]~feeder_combout\);

-- Location: FF_X79_Y22_N19
\myAdder|Sum_Reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[43]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(43));

-- Location: LCCOMB_X79_Y22_N20
\myAdder|Y[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[43]~feeder_combout\ = \myAdder|Sum_Reg\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(43),
	combout => \myAdder|Y[43]~feeder_combout\);

-- Location: FF_X79_Y22_N21
\myAdder|Y[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[43]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(43));

-- Location: LCCOMB_X80_Y22_N2
\Ylower~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~57_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(43))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(43),
	datad => \myAdder|Y\(43),
	combout => \Ylower~57_combout\);

-- Location: LCCOMB_X81_Y22_N14
\Ylower~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~58_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~57_combout\ & (\myAdder|Y\(31))) # (!\Ylower~57_combout\ & ((\myMultiplier|Product_lower\(43)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myAdder|Y\(31),
	datac => \myMultiplier|Product_lower\(43),
	datad => \Ylower~57_combout\,
	combout => \Ylower~58_combout\);

-- Location: FF_X81_Y22_N15
\Ylower[43]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~58_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[43]~reg0_q\);

-- Location: LCCOMB_X76_Y22_N26
\myAdder|Sum_Reg[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[44]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[44]~feeder_combout\);

-- Location: LCCOMB_X75_Y20_N8
\myAdder|Mux69~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~12_combout\ = (!\myAdder|Counter\(1) & (\myAdder|Counter\(3) & (\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~12_combout\);

-- Location: FF_X76_Y22_N27
\myAdder|Sum_Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[44]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(44));

-- Location: FF_X76_Y22_N1
\myAdder|Y[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(44),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(44));

-- Location: LCCOMB_X80_Y23_N6
\myDivider|Quotient_Reg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~45_combout\ = (\myDivider|Quotient_Reg\(43) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(43),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~45_combout\);

-- Location: FF_X80_Y23_N7
\myDivider|Quotient_Reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~45_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(44));

-- Location: FF_X80_Y22_N25
\myDivider|Quotient[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(44),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(44));

-- Location: LCCOMB_X80_Y22_N24
\Ylower~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~59_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(44)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(44) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(44),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(44),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~59_combout\);

-- Location: LCCOMB_X85_Y22_N14
\myMultiplier|Product_lower[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[44]~feeder_combout\ = \myMultiplier|Product\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(44),
	combout => \myMultiplier|Product_lower[44]~feeder_combout\);

-- Location: FF_X85_Y22_N15
\myMultiplier|Product_lower[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[44]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(44));

-- Location: LCCOMB_X81_Y22_N12
\Ylower~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~60_combout\ = (\Ylower~59_combout\ & ((\myAdder|Y\(31)) # ((!\Ylower[34]~34_combout\)))) # (!\Ylower~59_combout\ & (((\Ylower[34]~34_combout\ & \myMultiplier|Product_lower\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(31),
	datab => \Ylower~59_combout\,
	datac => \Ylower[34]~34_combout\,
	datad => \myMultiplier|Product_lower\(44),
	combout => \Ylower~60_combout\);

-- Location: FF_X81_Y22_N13
\Ylower[44]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~60_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[44]~reg0_q\);

-- Location: LCCOMB_X86_Y22_N4
\myMultiplier|Product_lower[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[45]~feeder_combout\ = \myMultiplier|Product\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(45),
	combout => \myMultiplier|Product_lower[45]~feeder_combout\);

-- Location: FF_X86_Y22_N5
\myMultiplier|Product_lower[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[45]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(45));

-- Location: LCCOMB_X76_Y22_N6
\myAdder|Sum_Reg[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[45]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[45]~feeder_combout\);

-- Location: FF_X76_Y22_N7
\myAdder|Sum_Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[45]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(45));

-- Location: LCCOMB_X76_Y22_N14
\myAdder|Y[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[45]~feeder_combout\ = \myAdder|Sum_Reg\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(45),
	combout => \myAdder|Y[45]~feeder_combout\);

-- Location: FF_X76_Y22_N15
\myAdder|Y[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[45]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(45));

-- Location: LCCOMB_X80_Y23_N28
\myDivider|Quotient_Reg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~46_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(44),
	combout => \myDivider|Quotient_Reg~46_combout\);

-- Location: FF_X80_Y23_N29
\myDivider|Quotient_Reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~46_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(45));

-- Location: FF_X80_Y22_N7
\myDivider|Quotient[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(45),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(45));

-- Location: LCCOMB_X80_Y22_N6
\Ylower~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~61_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(45)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(45) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(45),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(45),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~61_combout\);

-- Location: LCCOMB_X80_Y22_N0
\Ylower~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~62_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~61_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~61_combout\ & (\myMultiplier|Product_lower\(45))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(45),
	datab => \Ylower[34]~34_combout\,
	datac => \Ylower~61_combout\,
	datad => \myAdder|Y\(31),
	combout => \Ylower~62_combout\);

-- Location: FF_X80_Y22_N1
\Ylower[45]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~62_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[45]~reg0_q\);

-- Location: LCCOMB_X86_Y22_N22
\myMultiplier|Product_lower[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[46]~feeder_combout\ = \myMultiplier|Product\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(46),
	combout => \myMultiplier|Product_lower[46]~feeder_combout\);

-- Location: FF_X86_Y22_N23
\myMultiplier|Product_lower[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[46]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(46));

-- Location: LCCOMB_X76_Y22_N18
\myAdder|Sum_Reg[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[46]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[46]~feeder_combout\);

-- Location: FF_X76_Y22_N19
\myAdder|Sum_Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[46]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(46));

-- Location: LCCOMB_X76_Y22_N28
\myAdder|Y[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[46]~feeder_combout\ = \myAdder|Sum_Reg\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(46),
	combout => \myAdder|Y[46]~feeder_combout\);

-- Location: FF_X76_Y22_N29
\myAdder|Y[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[46]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(46));

-- Location: LCCOMB_X80_Y23_N22
\myDivider|Quotient_Reg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~47_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(45),
	combout => \myDivider|Quotient_Reg~47_combout\);

-- Location: FF_X80_Y23_N23
\myDivider|Quotient_Reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~47_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(46));

-- Location: FF_X80_Y22_N21
\myDivider|Quotient[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(46),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(46));

-- Location: LCCOMB_X80_Y22_N20
\Ylower~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~63_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(46)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(46) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(46),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(46),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~63_combout\);

-- Location: LCCOMB_X80_Y22_N26
\Ylower~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~64_combout\ = (\Ylower~63_combout\ & (((\myAdder|Y\(31)) # (!\Ylower[34]~34_combout\)))) # (!\Ylower~63_combout\ & (\myMultiplier|Product_lower\(46) & ((\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(46),
	datab => \Ylower~63_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~64_combout\);

-- Location: FF_X80_Y22_N27
\Ylower[46]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~64_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[46]~reg0_q\);

-- Location: LCCOMB_X76_Y22_N22
\myAdder|Sum_Reg[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[47]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[47]~feeder_combout\);

-- Location: FF_X76_Y22_N23
\myAdder|Sum_Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[47]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(47));

-- Location: FF_X76_Y22_N31
\myAdder|Y[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(47),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(47));

-- Location: LCCOMB_X80_Y23_N24
\myDivider|Quotient_Reg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~48_combout\ = (\myDivider|Quotient_Reg\(46) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(46),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~48_combout\);

-- Location: FF_X80_Y23_N25
\myDivider|Quotient_Reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~48_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(47));

-- Location: FF_X80_Y22_N31
\myDivider|Quotient[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(47),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(47));

-- Location: LCCOMB_X80_Y22_N30
\Ylower~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~65_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(47)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(47) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(47),
	datab => \myAdder|Ready~q\,
	datac => \myDivider|Quotient\(47),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~65_combout\);

-- Location: LCCOMB_X85_Y22_N24
\myMultiplier|Product_lower[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[47]~feeder_combout\ = \myMultiplier|Product\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(47),
	combout => \myMultiplier|Product_lower[47]~feeder_combout\);

-- Location: FF_X85_Y22_N25
\myMultiplier|Product_lower[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[47]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(47));

-- Location: LCCOMB_X81_Y22_N6
\Ylower~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~66_combout\ = (\Ylower~65_combout\ & ((\myAdder|Y\(31)) # ((!\Ylower[34]~34_combout\)))) # (!\Ylower~65_combout\ & (((\myMultiplier|Product_lower\(47) & \Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~65_combout\,
	datab => \myAdder|Y\(31),
	datac => \myMultiplier|Product_lower\(47),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~66_combout\);

-- Location: FF_X81_Y22_N7
\Ylower[47]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~66_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[47]~reg0_q\);

-- Location: FF_X86_Y22_N1
\myMultiplier|Product_lower[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(48),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(48));

-- Location: LCCOMB_X75_Y19_N10
\myAdder|Mux69~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~13_combout\ = (\myAdder|Mux69~4_combout\ & \myAdder|Counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Mux69~4_combout\,
	datad => \myAdder|Counter\(3),
	combout => \myAdder|Mux69~13_combout\);

-- Location: FF_X75_Y19_N25
\myAdder|Sum_Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(48));

-- Location: LCCOMB_X76_Y19_N14
\myAdder|Y[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[48]~feeder_combout\ = \myAdder|Sum_Reg\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(48),
	combout => \myAdder|Y[48]~feeder_combout\);

-- Location: FF_X76_Y19_N15
\myAdder|Y[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[48]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(48));

-- Location: LCCOMB_X80_Y23_N14
\myDivider|Quotient_Reg~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~49_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(47),
	combout => \myDivider|Quotient_Reg~49_combout\);

-- Location: FF_X80_Y23_N15
\myDivider|Quotient_Reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~49_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(48));

-- Location: FF_X79_Y23_N21
\myDivider|Quotient[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(48),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(48));

-- Location: LCCOMB_X79_Y23_N20
\Ylower~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~67_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(48)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(48) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(48),
	datac => \myDivider|Quotient\(48),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~67_combout\);

-- Location: LCCOMB_X79_Y23_N12
\Ylower~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~68_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~67_combout\ & (\myAdder|Y\(31))) # (!\Ylower~67_combout\ & ((\myMultiplier|Product_lower\(48)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(31),
	datab => \Ylower[34]~34_combout\,
	datac => \myMultiplier|Product_lower\(48),
	datad => \Ylower~67_combout\,
	combout => \Ylower~68_combout\);

-- Location: FF_X79_Y23_N13
\Ylower[48]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~68_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[48]~reg0_q\);

-- Location: FF_X86_Y22_N3
\myMultiplier|Product_lower[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(49),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(49));

-- Location: LCCOMB_X75_Y19_N14
\myAdder|Sum_Reg[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[49]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[49]~feeder_combout\);

-- Location: FF_X75_Y19_N15
\myAdder|Sum_Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[49]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(49));

-- Location: LCCOMB_X76_Y19_N16
\myAdder|Y[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[49]~feeder_combout\ = \myAdder|Sum_Reg\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(49),
	combout => \myAdder|Y[49]~feeder_combout\);

-- Location: FF_X76_Y19_N17
\myAdder|Y[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[49]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(49));

-- Location: LCCOMB_X80_Y23_N20
\myDivider|Quotient_Reg~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~50_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(48),
	combout => \myDivider|Quotient_Reg~50_combout\);

-- Location: FF_X80_Y23_N21
\myDivider|Quotient_Reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~50_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(49));

-- Location: FF_X79_Y23_N19
\myDivider|Quotient[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(49),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(49));

-- Location: LCCOMB_X79_Y23_N18
\Ylower~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~69_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(49)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(49) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(49),
	datac => \myDivider|Quotient\(49),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~69_combout\);

-- Location: LCCOMB_X79_Y23_N6
\Ylower~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~70_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~69_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~69_combout\ & (\myMultiplier|Product_lower\(49))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(49),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~69_combout\,
	combout => \Ylower~70_combout\);

-- Location: FF_X79_Y23_N7
\Ylower[49]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~70_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[49]~reg0_q\);

-- Location: LCCOMB_X86_Y22_N16
\myMultiplier|Product_lower[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[50]~feeder_combout\ = \myMultiplier|Product\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(50),
	combout => \myMultiplier|Product_lower[50]~feeder_combout\);

-- Location: FF_X86_Y22_N17
\myMultiplier|Product_lower[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[50]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(50));

-- Location: LCCOMB_X75_Y19_N12
\myAdder|Sum_Reg[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[50]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[50]~feeder_combout\);

-- Location: FF_X75_Y19_N13
\myAdder|Sum_Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[50]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(50));

-- Location: LCCOMB_X76_Y19_N6
\myAdder|Y[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[50]~feeder_combout\ = \myAdder|Sum_Reg\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(50),
	combout => \myAdder|Y[50]~feeder_combout\);

-- Location: FF_X76_Y19_N7
\myAdder|Y[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[50]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(50));

-- Location: LCCOMB_X80_Y23_N2
\myDivider|Quotient_Reg~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~51_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(49),
	combout => \myDivider|Quotient_Reg~51_combout\);

-- Location: FF_X80_Y23_N3
\myDivider|Quotient_Reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~51_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(50));

-- Location: FF_X79_Y23_N25
\myDivider|Quotient[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(50),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(50));

-- Location: LCCOMB_X79_Y23_N24
\Ylower~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~71_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(50)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(50) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(50),
	datac => \myDivider|Quotient\(50),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~71_combout\);

-- Location: LCCOMB_X79_Y23_N8
\Ylower~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~72_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~71_combout\ & (\myAdder|Y\(31))) # (!\Ylower~71_combout\ & ((\myMultiplier|Product_lower\(50)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(31),
	datab => \Ylower[34]~34_combout\,
	datac => \myMultiplier|Product_lower\(50),
	datad => \Ylower~71_combout\,
	combout => \Ylower~72_combout\);

-- Location: FF_X79_Y23_N9
\Ylower[50]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~72_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[50]~reg0_q\);

-- Location: LCCOMB_X86_Y22_N14
\myMultiplier|Product_lower[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[51]~feeder_combout\ = \myMultiplier|Product\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(51),
	combout => \myMultiplier|Product_lower[51]~feeder_combout\);

-- Location: FF_X86_Y22_N15
\myMultiplier|Product_lower[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[51]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(51));

-- Location: LCCOMB_X80_Y23_N0
\myDivider|Quotient_Reg~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~52_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(50),
	combout => \myDivider|Quotient_Reg~52_combout\);

-- Location: FF_X80_Y23_N1
\myDivider|Quotient_Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~52_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(51));

-- Location: FF_X79_Y23_N3
\myDivider|Quotient[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(51),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(51));

-- Location: LCCOMB_X75_Y19_N26
\myAdder|Sum_Reg[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[51]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[51]~feeder_combout\);

-- Location: FF_X75_Y19_N27
\myAdder|Sum_Reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[51]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(51));

-- Location: LCCOMB_X76_Y19_N0
\myAdder|Y[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[51]~feeder_combout\ = \myAdder|Sum_Reg\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Sum_Reg\(51),
	combout => \myAdder|Y[51]~feeder_combout\);

-- Location: FF_X76_Y19_N1
\myAdder|Y[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[51]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(51));

-- Location: LCCOMB_X79_Y23_N2
\Ylower~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~73_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(51))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(51),
	datad => \myAdder|Y\(51),
	combout => \Ylower~73_combout\);

-- Location: LCCOMB_X79_Y23_N22
\Ylower~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~74_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~73_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~73_combout\ & (\myMultiplier|Product_lower\(51))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(51),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~73_combout\,
	combout => \Ylower~74_combout\);

-- Location: FF_X79_Y23_N23
\Ylower[51]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~74_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[51]~reg0_q\);

-- Location: FF_X86_Y22_N21
\myMultiplier|Product_lower[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(52),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(52));

-- Location: LCCOMB_X76_Y20_N4
\myAdder|Sum_Reg[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[52]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[52]~feeder_combout\);

-- Location: LCCOMB_X75_Y20_N6
\myAdder|Mux69~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~14_combout\ = (\myAdder|Counter\(1) & (\myAdder|Counter\(3) & (\myAdder|Counter\(2) & \myAdder|Sum_Reg[60]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(1),
	datab => \myAdder|Counter\(3),
	datac => \myAdder|Counter\(2),
	datad => \myAdder|Sum_Reg[60]~4_combout\,
	combout => \myAdder|Mux69~14_combout\);

-- Location: FF_X76_Y20_N5
\myAdder|Sum_Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[52]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(52));

-- Location: LCCOMB_X76_Y19_N30
\myAdder|Y[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[52]~feeder_combout\ = \myAdder|Sum_Reg\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(52),
	combout => \myAdder|Y[52]~feeder_combout\);

-- Location: FF_X76_Y19_N31
\myAdder|Y[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[52]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(52));

-- Location: LCCOMB_X80_Y23_N10
\myDivider|Quotient_Reg~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~53_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(51),
	combout => \myDivider|Quotient_Reg~53_combout\);

-- Location: FF_X80_Y23_N11
\myDivider|Quotient_Reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~53_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(52));

-- Location: FF_X79_Y23_N1
\myDivider|Quotient[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(52),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(52));

-- Location: LCCOMB_X79_Y23_N0
\Ylower~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~75_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(52)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(52) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(52),
	datac => \myDivider|Quotient\(52),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~75_combout\);

-- Location: LCCOMB_X79_Y23_N16
\Ylower~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~76_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~75_combout\ & (\myAdder|Y\(31))) # (!\Ylower~75_combout\ & ((\myMultiplier|Product_lower\(52)))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(31),
	datab => \Ylower[34]~34_combout\,
	datac => \myMultiplier|Product_lower\(52),
	datad => \Ylower~75_combout\,
	combout => \Ylower~76_combout\);

-- Location: FF_X79_Y23_N17
\Ylower[52]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~76_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[52]~reg0_q\);

-- Location: FF_X76_Y20_N11
\myAdder|Sum_Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(1),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(53));

-- Location: LCCOMB_X76_Y19_N8
\myAdder|Y[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[53]~feeder_combout\ = \myAdder|Sum_Reg\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Sum_Reg\(53),
	combout => \myAdder|Y[53]~feeder_combout\);

-- Location: FF_X76_Y19_N9
\myAdder|Y[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[53]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(53));

-- Location: LCCOMB_X80_Y23_N12
\myDivider|Quotient_Reg~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~54_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(52),
	combout => \myDivider|Quotient_Reg~54_combout\);

-- Location: FF_X80_Y23_N13
\myDivider|Quotient_Reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~54_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(53));

-- Location: FF_X79_Y23_N11
\myDivider|Quotient[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(53),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(53));

-- Location: LCCOMB_X79_Y23_N10
\Ylower~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~77_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(53)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(53) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(53),
	datac => \myDivider|Quotient\(53),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~77_combout\);

-- Location: FF_X83_Y19_N25
\myMultiplier|Product_lower[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(53),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(53));

-- Location: LCCOMB_X79_Y23_N26
\Ylower~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~78_combout\ = (\Ylower~77_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~77_combout\ & (\Ylower[34]~34_combout\ & ((\myMultiplier|Product_lower\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~77_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \myMultiplier|Product_lower\(53),
	combout => \Ylower~78_combout\);

-- Location: FF_X79_Y23_N27
\Ylower[53]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~78_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[53]~reg0_q\);

-- Location: FF_X83_Y19_N27
\myMultiplier|Product_lower[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(54),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(54));

-- Location: LCCOMB_X76_Y20_N12
\myAdder|Sum_Reg[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[54]~feeder_combout\ = \myAdder|partial_Sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(2),
	combout => \myAdder|Sum_Reg[54]~feeder_combout\);

-- Location: FF_X76_Y20_N13
\myAdder|Sum_Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[54]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(54));

-- Location: LCCOMB_X76_Y19_N26
\myAdder|Y[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[54]~feeder_combout\ = \myAdder|Sum_Reg\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Sum_Reg\(54),
	combout => \myAdder|Y[54]~feeder_combout\);

-- Location: FF_X76_Y19_N27
\myAdder|Y[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[54]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(54));

-- Location: LCCOMB_X80_Y23_N18
\myDivider|Quotient_Reg~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~55_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(53),
	combout => \myDivider|Quotient_Reg~55_combout\);

-- Location: FF_X80_Y23_N19
\myDivider|Quotient_Reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~55_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(54));

-- Location: FF_X79_Y23_N29
\myDivider|Quotient[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(54),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(54));

-- Location: LCCOMB_X79_Y23_N28
\Ylower~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~79_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(54)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(54) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(54),
	datac => \myDivider|Quotient\(54),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~79_combout\);

-- Location: LCCOMB_X79_Y23_N4
\Ylower~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~80_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~79_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~79_combout\ & (\myMultiplier|Product_lower\(54))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(54),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~79_combout\,
	combout => \Ylower~80_combout\);

-- Location: FF_X79_Y23_N5
\Ylower[54]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~80_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[54]~reg0_q\);

-- Location: LCCOMB_X83_Y19_N20
\myMultiplier|Product_lower[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[55]~feeder_combout\ = \myMultiplier|Product\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(55),
	combout => \myMultiplier|Product_lower[55]~feeder_combout\);

-- Location: FF_X83_Y19_N21
\myMultiplier|Product_lower[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[55]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(55));

-- Location: FF_X76_Y20_N31
\myAdder|Sum_Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(3),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(55));

-- Location: LCCOMB_X76_Y19_N12
\myAdder|Y[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[55]~feeder_combout\ = \myAdder|Sum_Reg\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAdder|Sum_Reg\(55),
	combout => \myAdder|Y[55]~feeder_combout\);

-- Location: FF_X76_Y19_N13
\myAdder|Y[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[55]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(55));

-- Location: LCCOMB_X80_Y23_N8
\myDivider|Quotient_Reg~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~56_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(54),
	combout => \myDivider|Quotient_Reg~56_combout\);

-- Location: FF_X80_Y23_N9
\myDivider|Quotient_Reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~56_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(55));

-- Location: FF_X79_Y23_N15
\myDivider|Quotient[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(55),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(55));

-- Location: LCCOMB_X79_Y23_N14
\Ylower~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~81_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(55)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(55) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(55),
	datac => \myDivider|Quotient\(55),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~81_combout\);

-- Location: LCCOMB_X79_Y23_N30
\Ylower~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~82_combout\ = (\Ylower~81_combout\ & (((\myAdder|Y\(31)) # (!\Ylower[34]~34_combout\)))) # (!\Ylower~81_combout\ & (\myMultiplier|Product_lower\(55) & ((\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(55),
	datab => \Ylower~81_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~82_combout\);

-- Location: FF_X79_Y23_N31
\Ylower[55]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~82_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[55]~reg0_q\);

-- Location: LCCOMB_X80_Y23_N26
\myDivider|Quotient_Reg~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~57_combout\ = (\myDivider|Quotient_Reg\(55) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(55),
	datad => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~57_combout\);

-- Location: FF_X80_Y23_N27
\myDivider|Quotient_Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~57_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(56));

-- Location: FF_X82_Y19_N13
\myDivider|Quotient[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(56),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(56));

-- Location: LCCOMB_X76_Y18_N4
\myAdder|Sum_Reg[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[56]~feeder_combout\ = \myAdder|partial_Sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(0),
	combout => \myAdder|Sum_Reg[56]~feeder_combout\);

-- Location: LCCOMB_X76_Y18_N16
\myAdder|Mux69~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Mux69~15_combout\ = (\myAdder|Counter\(2) & (\myAdder|Counter\(3) & \myAdder|Mux69~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Counter\(2),
	datac => \myAdder|Counter\(3),
	datad => \myAdder|Mux69~1_combout\,
	combout => \myAdder|Mux69~15_combout\);

-- Location: FF_X76_Y18_N5
\myAdder|Sum_Reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[56]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(56));

-- Location: FF_X76_Y18_N9
\myAdder|Y[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|Sum_Reg\(56),
	sload => VCC,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(56));

-- Location: LCCOMB_X82_Y19_N12
\Ylower~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~83_combout\ = (\myAdder|Ready~q\ & ((\Ylower[34]~34_combout\) # ((\myAdder|Y\(56))))) # (!\myAdder|Ready~q\ & (!\Ylower[34]~34_combout\ & (\myDivider|Quotient\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \Ylower[34]~34_combout\,
	datac => \myDivider|Quotient\(56),
	datad => \myAdder|Y\(56),
	combout => \Ylower~83_combout\);

-- Location: LCCOMB_X83_Y19_N22
\myMultiplier|Product_lower[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[56]~feeder_combout\ = \myMultiplier|Product\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(56),
	combout => \myMultiplier|Product_lower[56]~feeder_combout\);

-- Location: FF_X83_Y19_N23
\myMultiplier|Product_lower[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[56]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(56));

-- Location: LCCOMB_X82_Y19_N20
\Ylower~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~84_combout\ = (\Ylower~83_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~83_combout\ & (\Ylower[34]~34_combout\ & ((\myMultiplier|Product_lower\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~83_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \myMultiplier|Product_lower\(56),
	combout => \Ylower~84_combout\);

-- Location: FF_X82_Y19_N21
\Ylower[56]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~84_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[56]~reg0_q\);

-- Location: LCCOMB_X76_Y18_N14
\myAdder|Sum_Reg[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[57]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[57]~feeder_combout\);

-- Location: FF_X76_Y18_N15
\myAdder|Sum_Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[57]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(57));

-- Location: LCCOMB_X76_Y19_N2
\myAdder|Y[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[57]~feeder_combout\ = \myAdder|Sum_Reg\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(57),
	combout => \myAdder|Y[57]~feeder_combout\);

-- Location: FF_X76_Y19_N3
\myAdder|Y[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[57]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(57));

-- Location: LCCOMB_X82_Y16_N28
\myDivider|Quotient_Reg~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~58_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(56),
	combout => \myDivider|Quotient_Reg~58_combout\);

-- Location: FF_X82_Y16_N29
\myDivider|Quotient_Reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~58_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(57));

-- Location: FF_X82_Y19_N27
\myDivider|Quotient[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(57),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(57));

-- Location: LCCOMB_X82_Y19_N26
\Ylower~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~85_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(57)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(57) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(57),
	datac => \myDivider|Quotient\(57),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~85_combout\);

-- Location: LCCOMB_X83_Y19_N28
\myMultiplier|Product_lower[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[57]~feeder_combout\ = \myMultiplier|Product\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(57),
	combout => \myMultiplier|Product_lower[57]~feeder_combout\);

-- Location: FF_X83_Y19_N29
\myMultiplier|Product_lower[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[57]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(57));

-- Location: LCCOMB_X82_Y19_N18
\Ylower~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~86_combout\ = (\Ylower~85_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~85_combout\ & (\Ylower[34]~34_combout\ & ((\myMultiplier|Product_lower\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~85_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \myMultiplier|Product_lower\(57),
	combout => \Ylower~86_combout\);

-- Location: FF_X82_Y19_N19
\Ylower[57]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~86_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[57]~reg0_q\);

-- Location: LCCOMB_X83_Y19_N6
\myMultiplier|Product_lower[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[58]~feeder_combout\ = \myMultiplier|Product\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(58),
	combout => \myMultiplier|Product_lower[58]~feeder_combout\);

-- Location: FF_X83_Y19_N7
\myMultiplier|Product_lower[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[58]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(58));

-- Location: FF_X76_Y18_N1
\myAdder|Sum_Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(2),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(58));

-- Location: LCCOMB_X76_Y19_N20
\myAdder|Y[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[58]~feeder_combout\ = \myAdder|Sum_Reg\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(58),
	combout => \myAdder|Y[58]~feeder_combout\);

-- Location: FF_X76_Y19_N21
\myAdder|Y[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[58]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(58));

-- Location: LCCOMB_X82_Y16_N26
\myDivider|Quotient_Reg~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~59_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(57),
	combout => \myDivider|Quotient_Reg~59_combout\);

-- Location: FF_X82_Y16_N27
\myDivider|Quotient_Reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~59_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(58));

-- Location: FF_X82_Y19_N1
\myDivider|Quotient[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(58),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(58));

-- Location: LCCOMB_X82_Y19_N0
\Ylower~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~87_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(58)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(58) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(58),
	datac => \myDivider|Quotient\(58),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~87_combout\);

-- Location: LCCOMB_X82_Y19_N28
\Ylower~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~88_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~87_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~87_combout\ & (\myMultiplier|Product_lower\(58))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(58),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~87_combout\,
	combout => \Ylower~88_combout\);

-- Location: FF_X82_Y19_N29
\Ylower[58]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~88_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[58]~reg0_q\);

-- Location: LCCOMB_X83_Y19_N4
\myMultiplier|Product_lower[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[59]~feeder_combout\ = \myMultiplier|Product\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(59),
	combout => \myMultiplier|Product_lower[59]~feeder_combout\);

-- Location: FF_X83_Y19_N5
\myMultiplier|Product_lower[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[59]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(59));

-- Location: LCCOMB_X76_Y18_N2
\myAdder|Sum_Reg[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[59]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[59]~feeder_combout\);

-- Location: FF_X76_Y18_N3
\myAdder|Sum_Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[59]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(59));

-- Location: LCCOMB_X76_Y19_N10
\myAdder|Y[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[59]~feeder_combout\ = \myAdder|Sum_Reg\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(59),
	combout => \myAdder|Y[59]~feeder_combout\);

-- Location: FF_X76_Y19_N11
\myAdder|Y[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[59]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(59));

-- Location: LCCOMB_X82_Y16_N8
\myDivider|Quotient_Reg~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~60_combout\ = (\myDivider|Quotient_Reg\(58) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Quotient_Reg\(58),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~60_combout\);

-- Location: FF_X82_Y16_N9
\myDivider|Quotient_Reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~60_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(59));

-- Location: FF_X82_Y19_N11
\myDivider|Quotient[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(59),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(59));

-- Location: LCCOMB_X82_Y19_N10
\Ylower~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~89_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(59)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(59) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(59),
	datac => \myDivider|Quotient\(59),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~89_combout\);

-- Location: LCCOMB_X82_Y19_N30
\Ylower~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~90_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~89_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~89_combout\ & (\myMultiplier|Product_lower\(59))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(59),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~89_combout\,
	combout => \Ylower~90_combout\);

-- Location: FF_X82_Y19_N31
\Ylower[59]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~90_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[59]~reg0_q\);

-- Location: FF_X81_Y19_N13
\myMultiplier|Product_lower[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(60),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(60));

-- Location: LCCOMB_X77_Y18_N14
\myAdder|Sum_Reg[60]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[60]~5_combout\ = (\myAdder|Counter\(4) & (!\myAdder|Counter\(0) & \AddEnable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|Counter\(4),
	datac => \myAdder|Counter\(0),
	datad => \AddEnable~q\,
	combout => \myAdder|Sum_Reg[60]~5_combout\);

-- Location: FF_X77_Y19_N11
\myAdder|Sum_Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(0),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Sum_Reg[60]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(60));

-- Location: LCCOMB_X77_Y19_N16
\myAdder|Y[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[60]~feeder_combout\ = \myAdder|Sum_Reg\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(60),
	combout => \myAdder|Y[60]~feeder_combout\);

-- Location: FF_X77_Y19_N17
\myAdder|Y[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[60]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(60));

-- Location: LCCOMB_X82_Y16_N18
\myDivider|Quotient_Reg~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~61_combout\ = (\myDivider|Quotient_Reg\(59) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(59),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~61_combout\);

-- Location: FF_X82_Y16_N19
\myDivider|Quotient_Reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~61_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(60));

-- Location: FF_X82_Y19_N25
\myDivider|Quotient[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(60),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(60));

-- Location: LCCOMB_X82_Y19_N24
\Ylower~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~91_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(60)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(60) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(60),
	datac => \myDivider|Quotient\(60),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~91_combout\);

-- Location: LCCOMB_X82_Y19_N8
\Ylower~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~92_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~91_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~91_combout\ & (\myMultiplier|Product_lower\(60))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(60),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~91_combout\,
	combout => \Ylower~92_combout\);

-- Location: FF_X82_Y19_N9
\Ylower[60]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~92_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[60]~reg0_q\);

-- Location: LCCOMB_X77_Y19_N24
\myAdder|Sum_Reg[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[61]~feeder_combout\ = \myAdder|partial_Sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(1),
	combout => \myAdder|Sum_Reg[61]~feeder_combout\);

-- Location: FF_X77_Y19_N25
\myAdder|Sum_Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[61]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Sum_Reg[60]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(61));

-- Location: LCCOMB_X77_Y19_N6
\myAdder|Y[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[61]~feeder_combout\ = \myAdder|Sum_Reg\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(61),
	combout => \myAdder|Y[61]~feeder_combout\);

-- Location: FF_X77_Y19_N7
\myAdder|Y[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[61]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(61));

-- Location: LCCOMB_X82_Y16_N4
\myDivider|Quotient_Reg~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~62_combout\ = (!\myDivider|Equal0~2_combout\ & \myDivider|Quotient_Reg\(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Equal0~2_combout\,
	datad => \myDivider|Quotient_Reg\(60),
	combout => \myDivider|Quotient_Reg~62_combout\);

-- Location: FF_X82_Y16_N5
\myDivider|Quotient_Reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~62_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(61));

-- Location: FF_X82_Y19_N7
\myDivider|Quotient[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(61),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(61));

-- Location: LCCOMB_X82_Y19_N6
\Ylower~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~93_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(61)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(61) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(61),
	datac => \myDivider|Quotient\(61),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~93_combout\);

-- Location: LCCOMB_X81_Y19_N22
\myMultiplier|Product_lower[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[61]~feeder_combout\ = \myMultiplier|Product\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(61),
	combout => \myMultiplier|Product_lower[61]~feeder_combout\);

-- Location: FF_X81_Y19_N23
\myMultiplier|Product_lower[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[61]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(61));

-- Location: LCCOMB_X82_Y19_N14
\Ylower~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~94_combout\ = (\Ylower~93_combout\ & (((\myAdder|Y\(31))) # (!\Ylower[34]~34_combout\))) # (!\Ylower~93_combout\ & (\Ylower[34]~34_combout\ & ((\myMultiplier|Product_lower\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower~93_combout\,
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \myMultiplier|Product_lower\(61),
	combout => \Ylower~94_combout\);

-- Location: FF_X82_Y19_N15
\Ylower[61]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~94_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[61]~reg0_q\);

-- Location: LCCOMB_X81_Y19_N28
\myMultiplier|Product_lower[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[62]~feeder_combout\ = \myMultiplier|Product\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(62),
	combout => \myMultiplier|Product_lower[62]~feeder_combout\);

-- Location: FF_X81_Y19_N29
\myMultiplier|Product_lower[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[62]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(62));

-- Location: FF_X77_Y19_N19
\myAdder|Sum_Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myAdder|partial_Sum\(2),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myAdder|Sum_Reg[60]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(62));

-- Location: LCCOMB_X77_Y19_N12
\myAdder|Y[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[62]~feeder_combout\ = \myAdder|Sum_Reg\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(62),
	combout => \myAdder|Y[62]~feeder_combout\);

-- Location: FF_X77_Y19_N13
\myAdder|Y[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[62]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(62));

-- Location: LCCOMB_X82_Y16_N14
\myDivider|Quotient_Reg~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~63_combout\ = (\myDivider|Quotient_Reg\(61) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(61),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~63_combout\);

-- Location: FF_X82_Y16_N15
\myDivider|Quotient_Reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~63_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(62));

-- Location: FF_X82_Y19_N17
\myDivider|Quotient[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Quotient_Reg\(62),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(62));

-- Location: LCCOMB_X82_Y19_N16
\Ylower~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~95_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(62)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(62) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(62),
	datac => \myDivider|Quotient\(62),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~95_combout\);

-- Location: LCCOMB_X82_Y19_N4
\Ylower~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~96_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~95_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~95_combout\ & (\myMultiplier|Product_lower\(62))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Ylower[34]~34_combout\,
	datab => \myMultiplier|Product_lower\(62),
	datac => \myAdder|Y\(31),
	datad => \Ylower~95_combout\,
	combout => \Ylower~96_combout\);

-- Location: FF_X82_Y19_N5
\Ylower[62]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~96_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[62]~reg0_q\);

-- Location: LCCOMB_X81_Y19_N2
\myMultiplier|Product_lower[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_lower[63]~feeder_combout\ = \myMultiplier|Product\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(63),
	combout => \myMultiplier|Product_lower[63]~feeder_combout\);

-- Location: FF_X81_Y19_N3
\myMultiplier|Product_lower[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_lower[63]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_lower\(63));

-- Location: LCCOMB_X77_Y19_N28
\myAdder|Sum_Reg[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Sum_Reg[63]~feeder_combout\ = \myAdder|partial_Sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|partial_Sum\(3),
	combout => \myAdder|Sum_Reg[63]~feeder_combout\);

-- Location: FF_X77_Y19_N29
\myAdder|Sum_Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Sum_Reg[63]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Sum_Reg[60]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Sum_Reg\(63));

-- Location: LCCOMB_X77_Y19_N22
\myAdder|Y[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Y[63]~feeder_combout\ = \myAdder|Sum_Reg\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|Sum_Reg\(63),
	combout => \myAdder|Y[63]~feeder_combout\);

-- Location: FF_X77_Y19_N23
\myAdder|Y[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Y[63]~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Y\(63));

-- Location: LCCOMB_X82_Y16_N24
\myDivider|Quotient_Reg~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient_Reg~64_combout\ = (\myDivider|Quotient_Reg\(62) & !\myDivider|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myDivider|Quotient_Reg\(62),
	datac => \myDivider|Equal0~2_combout\,
	combout => \myDivider|Quotient_Reg~64_combout\);

-- Location: FF_X82_Y16_N25
\myDivider|Quotient_Reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient_Reg~64_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myDivider|Quotient_Reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient_Reg\(63));

-- Location: LCCOMB_X83_Y16_N2
\myDivider|Quotient~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Quotient~1_combout\ = (\myDivider|Quotient_Reg\(63)) # (Ain(63) $ (Bin(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Ain(63),
	datac => Bin(63),
	datad => \myDivider|Quotient_Reg\(63),
	combout => \myDivider|Quotient~1_combout\);

-- Location: FF_X83_Y16_N3
\myDivider|Quotient[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Quotient~1_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Quotient\(63));

-- Location: LCCOMB_X82_Y19_N2
\Ylower~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~97_combout\ = (\myAdder|Ready~q\ & ((\myAdder|Y\(63)) # ((\Ylower[34]~34_combout\)))) # (!\myAdder|Ready~q\ & (((\myDivider|Quotient\(63) & !\Ylower[34]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Ready~q\,
	datab => \myAdder|Y\(63),
	datac => \myDivider|Quotient\(63),
	datad => \Ylower[34]~34_combout\,
	combout => \Ylower~97_combout\);

-- Location: LCCOMB_X82_Y19_N22
\Ylower~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower~98_combout\ = (\Ylower[34]~34_combout\ & ((\Ylower~97_combout\ & ((\myAdder|Y\(31)))) # (!\Ylower~97_combout\ & (\myMultiplier|Product_lower\(63))))) # (!\Ylower[34]~34_combout\ & (((\Ylower~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_lower\(63),
	datab => \Ylower[34]~34_combout\,
	datac => \myAdder|Y\(31),
	datad => \Ylower~97_combout\,
	combout => \Ylower~98_combout\);

-- Location: FF_X82_Y19_N23
\Ylower[63]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ylower~98_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ylower[63]~reg0_q\);

-- Location: FF_X81_Y19_N1
\myMultiplier|Product_upper[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(64),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(0));

-- Location: FF_X87_Y21_N3
\myDivider|Remainder[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(0),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(0));

-- Location: LCCOMB_X82_Y21_N0
\Yupper~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~0_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(0))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(0),
	datad => \myDivider|Remainder\(0),
	combout => \Yupper~0_combout\);

-- Location: FF_X82_Y21_N1
\Yupper[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~0_combout\,
	asdata => \myAdder|Y\(0),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[0]~reg0_q\);

-- Location: LCCOMB_X81_Y21_N0
\myDivider|Remainder[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[1]~feeder_combout\ = \myDivider|Remainder_Reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(1),
	combout => \myDivider|Remainder[1]~feeder_combout\);

-- Location: FF_X81_Y21_N1
\myDivider|Remainder[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[1]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(1));

-- Location: LCCOMB_X81_Y19_N30
\myMultiplier|Product_upper[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[1]~feeder_combout\ = \myMultiplier|Product\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(65),
	combout => \myMultiplier|Product_upper[1]~feeder_combout\);

-- Location: FF_X81_Y19_N31
\myMultiplier|Product_upper[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[1]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(1));

-- Location: LCCOMB_X81_Y21_N4
\Yupper~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~1_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(1)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(1),
	datad => \myMultiplier|Product_upper\(1),
	combout => \Yupper~1_combout\);

-- Location: FF_X81_Y21_N5
\Yupper[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~1_combout\,
	asdata => \myAdder|Y\(1),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[1]~reg0_q\);

-- Location: LCCOMB_X81_Y19_N24
\myMultiplier|Product_upper[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[2]~feeder_combout\ = \myMultiplier|Product\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(66),
	combout => \myMultiplier|Product_upper[2]~feeder_combout\);

-- Location: FF_X81_Y19_N25
\myMultiplier|Product_upper[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[2]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(2));

-- Location: LCCOMB_X82_Y21_N12
\myDivider|Remainder[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[2]~feeder_combout\ = \myDivider|Remainder_Reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(2),
	combout => \myDivider|Remainder[2]~feeder_combout\);

-- Location: FF_X82_Y21_N13
\myDivider|Remainder[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[2]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(2));

-- Location: LCCOMB_X82_Y21_N2
\Yupper~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~2_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(2))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(2),
	datad => \myDivider|Remainder\(2),
	combout => \Yupper~2_combout\);

-- Location: FF_X82_Y21_N3
\Yupper[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~2_combout\,
	asdata => \myAdder|Y\(2),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[2]~reg0_q\);

-- Location: FF_X87_Y21_N13
\myDivider|Remainder[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(3),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(3));

-- Location: LCCOMB_X80_Y21_N10
\myMultiplier|Product_upper[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[3]~feeder_combout\ = \myMultiplier|Product\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(67),
	combout => \myMultiplier|Product_upper[3]~feeder_combout\);

-- Location: FF_X80_Y21_N11
\myMultiplier|Product_upper[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[3]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(3));

-- Location: LCCOMB_X80_Y21_N6
\Yupper~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~3_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(3)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(3),
	datad => \myMultiplier|Product_upper\(3),
	combout => \Yupper~3_combout\);

-- Location: FF_X80_Y21_N7
\Yupper[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~3_combout\,
	asdata => \myAdder|Y\(3),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[3]~reg0_q\);

-- Location: FF_X87_Y21_N23
\myDivider|Remainder[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(4),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(4));

-- Location: LCCOMB_X80_Y21_N20
\myMultiplier|Product_upper[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[4]~feeder_combout\ = \myMultiplier|Product\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(68),
	combout => \myMultiplier|Product_upper[4]~feeder_combout\);

-- Location: FF_X80_Y21_N21
\myMultiplier|Product_upper[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[4]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(4));

-- Location: LCCOMB_X80_Y21_N24
\Yupper~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~4_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(4)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(4),
	datad => \myMultiplier|Product_upper\(4),
	combout => \Yupper~4_combout\);

-- Location: FF_X80_Y21_N25
\Yupper[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~4_combout\,
	asdata => \myAdder|Y\(4),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[4]~reg0_q\);

-- Location: FF_X87_Y21_N5
\myDivider|Remainder[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(5),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(5));

-- Location: LCCOMB_X81_Y19_N14
\myMultiplier|Product_upper[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[5]~feeder_combout\ = \myMultiplier|Product\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(69),
	combout => \myMultiplier|Product_upper[5]~feeder_combout\);

-- Location: FF_X81_Y19_N15
\myMultiplier|Product_upper[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[5]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(5));

-- Location: LCCOMB_X80_Y21_N30
\Yupper~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~5_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(5)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(5),
	datad => \myMultiplier|Product_upper\(5),
	combout => \Yupper~5_combout\);

-- Location: FF_X80_Y21_N31
\Yupper[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~5_combout\,
	asdata => \myAdder|Y\(5),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[5]~reg0_q\);

-- Location: FF_X87_Y21_N21
\myDivider|Remainder[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(6),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(6));

-- Location: FF_X81_Y19_N9
\myMultiplier|Product_upper[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(70),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(6));

-- Location: LCCOMB_X82_Y17_N26
\Yupper~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~6_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(6)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(6),
	datad => \myMultiplier|Product_upper\(6),
	combout => \Yupper~6_combout\);

-- Location: FF_X82_Y17_N27
\Yupper[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~6_combout\,
	asdata => \myAdder|Y\(6),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[6]~reg0_q\);

-- Location: FF_X87_Y21_N19
\myDivider|Remainder[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(7),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(7));

-- Location: LCCOMB_X79_Y18_N24
\myMultiplier|Product_upper[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[7]~feeder_combout\ = \myMultiplier|Product\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(71),
	combout => \myMultiplier|Product_upper[7]~feeder_combout\);

-- Location: FF_X79_Y18_N25
\myMultiplier|Product_upper[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[7]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(7));

-- Location: LCCOMB_X80_Y21_N4
\Yupper~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~7_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(7)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(7),
	datad => \myMultiplier|Product_upper\(7),
	combout => \Yupper~7_combout\);

-- Location: FF_X80_Y21_N5
\Yupper[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~7_combout\,
	asdata => \myAdder|Y\(7),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[7]~reg0_q\);

-- Location: FF_X87_Y21_N17
\myDivider|Remainder[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(8),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(8));

-- Location: LCCOMB_X79_Y18_N22
\myMultiplier|Product_upper[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[8]~feeder_combout\ = \myMultiplier|Product\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(72),
	combout => \myMultiplier|Product_upper[8]~feeder_combout\);

-- Location: FF_X79_Y18_N23
\myMultiplier|Product_upper[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[8]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(8));

-- Location: LCCOMB_X82_Y17_N20
\Yupper~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~8_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(8)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(8),
	datad => \myMultiplier|Product_upper\(8),
	combout => \Yupper~8_combout\);

-- Location: FF_X82_Y17_N21
\Yupper[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~8_combout\,
	asdata => \myAdder|Y\(8),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[8]~reg0_q\);

-- Location: FF_X80_Y18_N5
\myMultiplier|Product_upper[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(73),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(9));

-- Location: FF_X87_Y21_N9
\myDivider|Remainder[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(9),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(9));

-- Location: LCCOMB_X83_Y21_N24
\Yupper~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~9_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(9))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(9),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(9),
	combout => \Yupper~9_combout\);

-- Location: FF_X83_Y21_N25
\Yupper[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~9_combout\,
	asdata => \myAdder|Y\(9),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[9]~reg0_q\);

-- Location: FF_X80_Y18_N9
\myMultiplier|Product_upper[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(74),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(10));

-- Location: FF_X87_Y21_N11
\myDivider|Remainder[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(10),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(10));

-- Location: LCCOMB_X80_Y21_N2
\Yupper~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~10_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(10))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(10),
	datad => \myDivider|Remainder\(10),
	combout => \Yupper~10_combout\);

-- Location: FF_X80_Y21_N3
\Yupper[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~10_combout\,
	asdata => \myAdder|Y\(10),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[10]~reg0_q\);

-- Location: FF_X87_Y21_N25
\myDivider|Remainder[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(11),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(11));

-- Location: FF_X80_Y18_N7
\myMultiplier|Product_upper[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(75),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(11));

-- Location: LCCOMB_X83_Y21_N22
\Yupper~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~11_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(11)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder\(11),
	datab => \myMultiplier|Product_upper\(11),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~11_combout\);

-- Location: FF_X83_Y21_N23
\Yupper[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~11_combout\,
	asdata => \myAdder|Y\(11),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[11]~reg0_q\);

-- Location: FF_X80_Y18_N3
\myMultiplier|Product_upper[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(76),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(12));

-- Location: FF_X87_Y21_N31
\myDivider|Remainder[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(12),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(12));

-- Location: LCCOMB_X84_Y21_N8
\Yupper~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~12_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(12))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(12),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(12),
	combout => \Yupper~12_combout\);

-- Location: FF_X84_Y21_N9
\Yupper[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~12_combout\,
	asdata => \myAdder|Y\(12),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[12]~reg0_q\);

-- Location: FF_X87_Y21_N15
\myDivider|Remainder[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(13),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(13));

-- Location: FF_X80_Y18_N15
\myMultiplier|Product_upper[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(77),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(13));

-- Location: LCCOMB_X84_Y21_N2
\Yupper~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~13_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(13)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder\(13),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_upper\(13),
	combout => \Yupper~13_combout\);

-- Location: FF_X84_Y21_N3
\Yupper[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~13_combout\,
	asdata => \myAdder|Y\(13),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[13]~reg0_q\);

-- Location: FF_X80_Y18_N25
\myMultiplier|Product_upper[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(78),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(14));

-- Location: FF_X87_Y21_N1
\myDivider|Remainder[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(14),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(14));

-- Location: LCCOMB_X84_Y21_N20
\Yupper~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~14_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(14))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(14),
	datab => \myDivider|Remainder\(14),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~14_combout\);

-- Location: FF_X84_Y21_N21
\Yupper[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~14_combout\,
	asdata => \myAdder|Y\(14),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[14]~reg0_q\);

-- Location: LCCOMB_X82_Y21_N18
\myDivider|Remainder[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[15]~feeder_combout\ = \myDivider|Remainder_Reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(15),
	combout => \myDivider|Remainder[15]~feeder_combout\);

-- Location: FF_X82_Y21_N19
\myDivider|Remainder[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[15]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(15));

-- Location: LCCOMB_X81_Y18_N2
\myMultiplier|Product_upper[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[15]~feeder_combout\ = \myMultiplier|Product\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(79),
	combout => \myMultiplier|Product_upper[15]~feeder_combout\);

-- Location: FF_X81_Y18_N3
\myMultiplier|Product_upper[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[15]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(15));

-- Location: LCCOMB_X81_Y21_N26
\Yupper~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~15_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(15)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(15),
	datad => \myMultiplier|Product_upper\(15),
	combout => \Yupper~15_combout\);

-- Location: FF_X81_Y21_N27
\Yupper[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~15_combout\,
	asdata => \myAdder|Y\(15),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[15]~reg0_q\);

-- Location: FF_X80_Y18_N17
\myMultiplier|Product_upper[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(80),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(16));

-- Location: FF_X87_Y20_N29
\myDivider|Remainder[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(16),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(16));

-- Location: LCCOMB_X83_Y20_N22
\Yupper~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~16_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(16))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(16),
	datad => \myDivider|Remainder\(16),
	combout => \Yupper~16_combout\);

-- Location: FF_X83_Y20_N23
\Yupper[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~16_combout\,
	asdata => \myAdder|Y\(16),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[16]~reg0_q\);

-- Location: LCCOMB_X81_Y18_N12
\myMultiplier|Product_upper[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[17]~feeder_combout\ = \myMultiplier|Product\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(81),
	combout => \myMultiplier|Product_upper[17]~feeder_combout\);

-- Location: FF_X81_Y18_N13
\myMultiplier|Product_upper[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[17]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(17));

-- Location: FF_X87_Y20_N17
\myDivider|Remainder[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(17),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(17));

-- Location: LCCOMB_X82_Y21_N8
\Yupper~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~17_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(17))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(17),
	datad => \myDivider|Remainder\(17),
	combout => \Yupper~17_combout\);

-- Location: FF_X82_Y21_N9
\Yupper[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~17_combout\,
	asdata => \myAdder|Y\(17),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[17]~reg0_q\);

-- Location: FF_X80_Y18_N13
\myMultiplier|Product_upper[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(82),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(18));

-- Location: FF_X87_Y20_N9
\myDivider|Remainder[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(18),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(18));

-- Location: LCCOMB_X80_Y21_N12
\Yupper~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~18_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(18))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(18),
	datad => \myDivider|Remainder\(18),
	combout => \Yupper~18_combout\);

-- Location: FF_X80_Y21_N13
\Yupper[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~18_combout\,
	asdata => \myAdder|Y\(18),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[18]~reg0_q\);

-- Location: LCCOMB_X81_Y18_N22
\myMultiplier|Product_upper[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[19]~feeder_combout\ = \myMultiplier|Product\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(83),
	combout => \myMultiplier|Product_upper[19]~feeder_combout\);

-- Location: FF_X81_Y18_N23
\myMultiplier|Product_upper[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[19]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(19));

-- Location: LCCOMB_X82_Y17_N2
\myDivider|Remainder[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[19]~feeder_combout\ = \myDivider|Remainder_Reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(19),
	combout => \myDivider|Remainder[19]~feeder_combout\);

-- Location: FF_X82_Y17_N3
\myDivider|Remainder[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[19]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(19));

-- Location: LCCOMB_X82_Y17_N30
\Yupper~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~19_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(19))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(19),
	datad => \myDivider|Remainder\(19),
	combout => \Yupper~19_combout\);

-- Location: FF_X82_Y17_N31
\Yupper[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~19_combout\,
	asdata => \myAdder|Y\(19),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[19]~reg0_q\);

-- Location: FF_X80_Y18_N21
\myMultiplier|Product_upper[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(84),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(20));

-- Location: FF_X87_Y20_N3
\myDivider|Remainder[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(20),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(20));

-- Location: LCCOMB_X83_Y21_N4
\Yupper~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~20_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(20))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(20),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(20),
	combout => \Yupper~20_combout\);

-- Location: FF_X83_Y21_N5
\Yupper[20]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~20_combout\,
	asdata => \myAdder|Y\(20),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[20]~reg0_q\);

-- Location: LCCOMB_X81_Y18_N24
\myMultiplier|Product_upper[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[21]~feeder_combout\ = \myMultiplier|Product\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(85),
	combout => \myMultiplier|Product_upper[21]~feeder_combout\);

-- Location: FF_X81_Y18_N25
\myMultiplier|Product_upper[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[21]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(21));

-- Location: FF_X87_Y20_N31
\myDivider|Remainder[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(21),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(21));

-- Location: LCCOMB_X84_Y21_N26
\Yupper~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~21_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(21))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(21),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(21),
	combout => \Yupper~21_combout\);

-- Location: FF_X84_Y21_N27
\Yupper[21]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~21_combout\,
	asdata => \myAdder|Y\(21),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[21]~reg0_q\);

-- Location: FF_X80_Y18_N19
\myMultiplier|Product_upper[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(86),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(22));

-- Location: FF_X87_Y20_N23
\myDivider|Remainder[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(22),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(22));

-- Location: LCCOMB_X83_Y20_N0
\Yupper~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~22_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(22))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(22),
	datad => \myDivider|Remainder\(22),
	combout => \Yupper~22_combout\);

-- Location: FF_X83_Y20_N1
\Yupper[22]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~22_combout\,
	asdata => \myAdder|Y\(22),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[22]~reg0_q\);

-- Location: FF_X87_Y20_N25
\myDivider|Remainder[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(23),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(23));

-- Location: FF_X80_Y18_N11
\myMultiplier|Product_upper[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(87),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(23));

-- Location: LCCOMB_X80_Y20_N22
\Yupper~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~23_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(23)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(23),
	datad => \myMultiplier|Product_upper\(23),
	combout => \Yupper~23_combout\);

-- Location: FF_X80_Y20_N23
\Yupper[23]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~23_combout\,
	asdata => \myAdder|Y\(23),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[23]~reg0_q\);

-- Location: LCCOMB_X81_Y18_N26
\myMultiplier|Product_upper[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[24]~feeder_combout\ = \myMultiplier|Product\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(88),
	combout => \myMultiplier|Product_upper[24]~feeder_combout\);

-- Location: FF_X81_Y18_N27
\myMultiplier|Product_upper[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[24]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(24));

-- Location: FF_X87_Y20_N11
\myDivider|Remainder[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(24),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(24));

-- Location: LCCOMB_X81_Y21_N8
\Yupper~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~24_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(24))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(24),
	datad => \myDivider|Remainder\(24),
	combout => \Yupper~24_combout\);

-- Location: FF_X81_Y21_N9
\Yupper[24]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~24_combout\,
	asdata => \myAdder|Y\(24),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[24]~reg0_q\);

-- Location: LCCOMB_X81_Y17_N8
\myMultiplier|Product_upper[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[25]~feeder_combout\ = \myMultiplier|Product\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(89),
	combout => \myMultiplier|Product_upper[25]~feeder_combout\);

-- Location: FF_X81_Y17_N9
\myMultiplier|Product_upper[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[25]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(25));

-- Location: FF_X87_Y20_N15
\myDivider|Remainder[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(25),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(25));

-- Location: LCCOMB_X81_Y21_N6
\Yupper~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~25_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(25))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(25),
	datad => \myDivider|Remainder\(25),
	combout => \Yupper~25_combout\);

-- Location: FF_X81_Y21_N7
\Yupper[25]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~25_combout\,
	asdata => \myAdder|Y\(25),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[25]~reg0_q\);

-- Location: LCCOMB_X81_Y17_N10
\myMultiplier|Product_upper[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[26]~feeder_combout\ = \myMultiplier|Product\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(90),
	combout => \myMultiplier|Product_upper[26]~feeder_combout\);

-- Location: FF_X81_Y17_N11
\myMultiplier|Product_upper[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[26]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(26));

-- Location: FF_X87_Y20_N13
\myDivider|Remainder[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(26),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(26));

-- Location: LCCOMB_X81_Y21_N16
\Yupper~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~26_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(26))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(26),
	datad => \myDivider|Remainder\(26),
	combout => \Yupper~26_combout\);

-- Location: FF_X81_Y21_N17
\Yupper[26]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~26_combout\,
	asdata => \myAdder|Y\(26),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[26]~reg0_q\);

-- Location: LCCOMB_X81_Y17_N0
\myMultiplier|Product_upper[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[27]~feeder_combout\ = \myMultiplier|Product\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(91),
	combout => \myMultiplier|Product_upper[27]~feeder_combout\);

-- Location: FF_X81_Y17_N1
\myMultiplier|Product_upper[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[27]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(27));

-- Location: FF_X87_Y20_N5
\myDivider|Remainder[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(27),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(27));

-- Location: LCCOMB_X81_Y21_N22
\Yupper~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~27_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(27))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(27),
	datad => \myDivider|Remainder\(27),
	combout => \Yupper~27_combout\);

-- Location: FF_X81_Y21_N23
\Yupper[27]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~27_combout\,
	asdata => \myAdder|Y\(27),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[27]~reg0_q\);

-- Location: FF_X87_Y20_N19
\myDivider|Remainder[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(28),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(28));

-- Location: LCCOMB_X81_Y17_N22
\myMultiplier|Product_upper[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[28]~feeder_combout\ = \myMultiplier|Product\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(92),
	combout => \myMultiplier|Product_upper[28]~feeder_combout\);

-- Location: FF_X81_Y17_N23
\myMultiplier|Product_upper[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[28]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(28));

-- Location: LCCOMB_X83_Y22_N24
\Yupper~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~28_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(28)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(28),
	datad => \myMultiplier|Product_upper\(28),
	combout => \Yupper~28_combout\);

-- Location: FF_X83_Y22_N25
\Yupper[28]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~28_combout\,
	asdata => \myAdder|Y\(28),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[28]~reg0_q\);

-- Location: FF_X80_Y17_N3
\myMultiplier|Product_upper[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(93),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(29));

-- Location: LCCOMB_X83_Y22_N10
\myDivider|Remainder[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[29]~feeder_combout\ = \myDivider|Remainder_Reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(29),
	combout => \myDivider|Remainder[29]~feeder_combout\);

-- Location: FF_X83_Y22_N11
\myDivider|Remainder[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[29]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(29));

-- Location: LCCOMB_X83_Y22_N2
\Yupper~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~29_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(29))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(29),
	datad => \myDivider|Remainder\(29),
	combout => \Yupper~29_combout\);

-- Location: FF_X83_Y22_N3
\Yupper[29]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~29_combout\,
	asdata => \myAdder|Y\(29),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[29]~reg0_q\);

-- Location: FF_X80_Y17_N7
\myMultiplier|Product_upper[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(94),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(30));

-- Location: FF_X87_Y20_N7
\myDivider|Remainder[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(30),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(30));

-- Location: LCCOMB_X83_Y22_N12
\Yupper~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~30_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(30))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(30),
	datad => \myDivider|Remainder\(30),
	combout => \Yupper~30_combout\);

-- Location: FF_X83_Y22_N13
\Yupper[30]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~30_combout\,
	asdata => \myAdder|Y\(30),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[30]~reg0_q\);

-- Location: FF_X80_Y17_N25
\myMultiplier|Product_upper[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(95),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(31));

-- Location: FF_X87_Y20_N1
\myDivider|Remainder[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(31),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(31));

-- Location: LCCOMB_X80_Y20_N24
\Yupper~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~31_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(31))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(31),
	datad => \myDivider|Remainder\(31),
	combout => \Yupper~31_combout\);

-- Location: FF_X80_Y20_N25
\Yupper[31]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~31_combout\,
	asdata => \myAdder|Y\(31),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[31]~reg0_q\);

-- Location: FF_X87_Y19_N9
\myDivider|Remainder[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(32),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(32));

-- Location: FF_X80_Y17_N1
\myMultiplier|Product_upper[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(96),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(32));

-- Location: LCCOMB_X80_Y21_N22
\Yupper~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~32_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(32)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(32),
	datad => \myMultiplier|Product_upper\(32),
	combout => \Yupper~32_combout\);

-- Location: FF_X80_Y21_N23
\Yupper[32]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~32_combout\,
	asdata => \myAdder|Y\(32),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[32]~reg0_q\);

-- Location: FF_X87_Y19_N5
\myDivider|Remainder[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(33),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(33));

-- Location: LCCOMB_X79_Y17_N24
\myMultiplier|Product_upper[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[33]~feeder_combout\ = \myMultiplier|Product\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(97),
	combout => \myMultiplier|Product_upper[33]~feeder_combout\);

-- Location: FF_X79_Y17_N25
\myMultiplier|Product_upper[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[33]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(33));

-- Location: LCCOMB_X79_Y19_N12
\Yupper~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~33_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(33)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(33),
	datad => \myMultiplier|Product_upper\(33),
	combout => \Yupper~33_combout\);

-- Location: FF_X79_Y19_N13
\Yupper[33]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~33_combout\,
	asdata => \myAdder|Y\(33),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[33]~reg0_q\);

-- Location: FF_X87_Y19_N3
\myDivider|Remainder[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(34),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(34));

-- Location: FF_X80_Y17_N29
\myMultiplier|Product_upper[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(98),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(34));

-- Location: LCCOMB_X80_Y20_N14
\Yupper~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~34_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(34)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(34),
	datad => \myMultiplier|Product_upper\(34),
	combout => \Yupper~34_combout\);

-- Location: FF_X80_Y20_N15
\Yupper[34]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~34_combout\,
	asdata => \myAdder|Y\(34),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[34]~reg0_q\);

-- Location: FF_X87_Y19_N21
\myDivider|Remainder[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(35),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(35));

-- Location: FF_X80_Y17_N5
\myMultiplier|Product_upper[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(99),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(35));

-- Location: LCCOMB_X80_Y21_N28
\Yupper~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~35_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(35)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(35),
	datad => \myMultiplier|Product_upper\(35),
	combout => \Yupper~35_combout\);

-- Location: FF_X80_Y21_N29
\Yupper[35]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~35_combout\,
	asdata => \myAdder|Y\(35),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[35]~reg0_q\);

-- Location: FF_X80_Y17_N15
\myMultiplier|Product_upper[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(100),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(36));

-- Location: FF_X87_Y20_N21
\myDivider|Remainder[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(36),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(36));

-- Location: LCCOMB_X80_Y20_N12
\Yupper~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~36_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(36))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(36),
	datad => \myDivider|Remainder\(36),
	combout => \Yupper~36_combout\);

-- Location: FF_X80_Y20_N13
\Yupper[36]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~36_combout\,
	asdata => \myAdder|Y\(36),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[36]~reg0_q\);

-- Location: FF_X87_Y19_N29
\myDivider|Remainder[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(37),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(37));

-- Location: FF_X80_Y17_N27
\myMultiplier|Product_upper[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(101),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(37));

-- Location: LCCOMB_X80_Y20_N2
\Yupper~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~37_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(37)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(37),
	datad => \myMultiplier|Product_upper\(37),
	combout => \Yupper~37_combout\);

-- Location: FF_X80_Y20_N3
\Yupper[37]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~37_combout\,
	asdata => \myAdder|Y\(37),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[37]~reg0_q\);

-- Location: FF_X80_Y17_N31
\myMultiplier|Product_upper[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(102),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(38));

-- Location: FF_X87_Y19_N31
\myDivider|Remainder[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(38),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(38));

-- Location: LCCOMB_X80_Y20_N16
\Yupper~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~38_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(38))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(38),
	datad => \myDivider|Remainder\(38),
	combout => \Yupper~38_combout\);

-- Location: FF_X80_Y20_N17
\Yupper[38]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~38_combout\,
	asdata => \myAdder|Y\(38),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[38]~reg0_q\);

-- Location: FF_X80_Y17_N13
\myMultiplier|Product_upper[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(103),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(39));

-- Location: FF_X87_Y19_N19
\myDivider|Remainder[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(39),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(39));

-- Location: LCCOMB_X81_Y21_N20
\Yupper~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~39_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(39))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(39),
	datad => \myDivider|Remainder\(39),
	combout => \Yupper~39_combout\);

-- Location: FF_X81_Y21_N21
\Yupper[39]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~39_combout\,
	asdata => \myAdder|Y\(39),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[39]~reg0_q\);

-- Location: FF_X87_Y19_N17
\myDivider|Remainder[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(40),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(40));

-- Location: LCCOMB_X79_Y17_N10
\myMultiplier|Product_upper[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[40]~feeder_combout\ = \myMultiplier|Product\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(104),
	combout => \myMultiplier|Product_upper[40]~feeder_combout\);

-- Location: FF_X79_Y17_N11
\myMultiplier|Product_upper[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[40]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(40));

-- Location: LCCOMB_X79_Y19_N18
\Yupper~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~40_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(40)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(40),
	datad => \myMultiplier|Product_upper\(40),
	combout => \Yupper~40_combout\);

-- Location: FF_X79_Y19_N19
\Yupper[40]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~40_combout\,
	asdata => \myAdder|Y\(40),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[40]~reg0_q\);

-- Location: FF_X87_Y19_N27
\myDivider|Remainder[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(41),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(41));

-- Location: FF_X80_Y16_N15
\myMultiplier|Product_upper[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(105),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(41));

-- Location: LCCOMB_X79_Y19_N28
\Yupper~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~41_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(41)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(41),
	datad => \myMultiplier|Product_upper\(41),
	combout => \Yupper~41_combout\);

-- Location: FF_X79_Y19_N29
\Yupper[41]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~41_combout\,
	asdata => \myAdder|Y\(41),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[41]~reg0_q\);

-- Location: FF_X87_Y19_N23
\myDivider|Remainder[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(42),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(42));

-- Location: LCCOMB_X79_Y16_N10
\myMultiplier|Product_upper[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[42]~feeder_combout\ = \myMultiplier|Product\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(106),
	combout => \myMultiplier|Product_upper[42]~feeder_combout\);

-- Location: FF_X79_Y16_N11
\myMultiplier|Product_upper[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[42]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(42));

-- Location: LCCOMB_X79_Y19_N22
\Yupper~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~42_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(42)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(42),
	datad => \myMultiplier|Product_upper\(42),
	combout => \Yupper~42_combout\);

-- Location: FF_X79_Y19_N23
\Yupper[42]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~42_combout\,
	asdata => \myAdder|Y\(42),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[42]~reg0_q\);

-- Location: FF_X87_Y19_N7
\myDivider|Remainder[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(43),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(43));

-- Location: LCCOMB_X79_Y16_N8
\myMultiplier|Product_upper[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[43]~feeder_combout\ = \myMultiplier|Product\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(107),
	combout => \myMultiplier|Product_upper[43]~feeder_combout\);

-- Location: FF_X79_Y16_N9
\myMultiplier|Product_upper[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[43]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(43));

-- Location: LCCOMB_X79_Y19_N8
\Yupper~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~43_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(43)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(43),
	datad => \myMultiplier|Product_upper\(43),
	combout => \Yupper~43_combout\);

-- Location: FF_X79_Y19_N9
\Yupper[43]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~43_combout\,
	asdata => \myAdder|Y\(43),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[43]~reg0_q\);

-- Location: FF_X87_Y19_N11
\myDivider|Remainder[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(44),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(44));

-- Location: LCCOMB_X79_Y16_N14
\myMultiplier|Product_upper[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[44]~feeder_combout\ = \myMultiplier|Product\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(108),
	combout => \myMultiplier|Product_upper[44]~feeder_combout\);

-- Location: FF_X79_Y16_N15
\myMultiplier|Product_upper[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[44]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(44));

-- Location: LCCOMB_X79_Y19_N26
\Yupper~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~44_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(44)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(44),
	datad => \myMultiplier|Product_upper\(44),
	combout => \Yupper~44_combout\);

-- Location: FF_X79_Y19_N27
\Yupper[44]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~44_combout\,
	asdata => \myAdder|Y\(44),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[44]~reg0_q\);

-- Location: FF_X87_Y19_N13
\myDivider|Remainder[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(45),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(45));

-- Location: LCCOMB_X79_Y16_N24
\myMultiplier|Product_upper[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[45]~feeder_combout\ = \myMultiplier|Product\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myMultiplier|Product\(109),
	combout => \myMultiplier|Product_upper[45]~feeder_combout\);

-- Location: FF_X79_Y16_N25
\myMultiplier|Product_upper[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[45]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(45));

-- Location: LCCOMB_X79_Y19_N4
\Yupper~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~45_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(45)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(45),
	datad => \myMultiplier|Product_upper\(45),
	combout => \Yupper~45_combout\);

-- Location: FF_X79_Y19_N5
\Yupper[45]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~45_combout\,
	asdata => \myAdder|Y\(45),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[45]~reg0_q\);

-- Location: FF_X87_Y19_N25
\myDivider|Remainder[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(46),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(46));

-- Location: LCCOMB_X79_Y16_N2
\myMultiplier|Product_upper[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[46]~feeder_combout\ = \myMultiplier|Product\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(110),
	combout => \myMultiplier|Product_upper[46]~feeder_combout\);

-- Location: FF_X79_Y16_N3
\myMultiplier|Product_upper[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[46]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(46));

-- Location: LCCOMB_X79_Y19_N6
\Yupper~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~46_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(46)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(46),
	datad => \myMultiplier|Product_upper\(46),
	combout => \Yupper~46_combout\);

-- Location: FF_X79_Y19_N7
\Yupper[46]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~46_combout\,
	asdata => \myAdder|Y\(46),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[46]~reg0_q\);

-- Location: FF_X80_Y16_N11
\myMultiplier|Product_upper[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(111),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(47));

-- Location: FF_X87_Y19_N15
\myDivider|Remainder[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(47),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(47));

-- Location: LCCOMB_X79_Y19_N0
\Yupper~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~47_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(47))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(47),
	datad => \myDivider|Remainder\(47),
	combout => \Yupper~47_combout\);

-- Location: FF_X79_Y19_N1
\Yupper[47]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~47_combout\,
	asdata => \myAdder|Y\(47),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[47]~reg0_q\);

-- Location: FF_X80_Y16_N7
\myMultiplier|Product_upper[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(112),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(48));

-- Location: FF_X87_Y18_N5
\myDivider|Remainder[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(48),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(48));

-- Location: LCCOMB_X83_Y16_N16
\Yupper~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~48_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(48))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(48),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(48),
	combout => \Yupper~48_combout\);

-- Location: FF_X83_Y16_N17
\Yupper[48]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~48_combout\,
	asdata => \myAdder|Y\(48),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[48]~reg0_q\);

-- Location: FF_X80_Y16_N19
\myMultiplier|Product_upper[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(113),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(49));

-- Location: LCCOMB_X83_Y16_N0
\myDivider|Remainder[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[49]~feeder_combout\ = \myDivider|Remainder_Reg\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(49),
	combout => \myDivider|Remainder[49]~feeder_combout\);

-- Location: FF_X83_Y16_N1
\myDivider|Remainder[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[49]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(49));

-- Location: LCCOMB_X83_Y16_N10
\Yupper~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~49_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(49))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(49),
	datab => \myDivider|Remainder\(49),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~49_combout\);

-- Location: FF_X83_Y16_N11
\Yupper[49]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~49_combout\,
	asdata => \myAdder|Y\(49),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[49]~reg0_q\);

-- Location: FF_X80_Y16_N13
\myMultiplier|Product_upper[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(114),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(50));

-- Location: FF_X87_Y18_N1
\myDivider|Remainder[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(50),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(50));

-- Location: LCCOMB_X83_Y16_N4
\Yupper~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~50_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(50))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(50),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(50),
	combout => \Yupper~50_combout\);

-- Location: FF_X83_Y16_N5
\Yupper[50]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~50_combout\,
	asdata => \myAdder|Y\(50),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[50]~reg0_q\);

-- Location: FF_X80_Y16_N1
\myMultiplier|Product_upper[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(115),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(51));

-- Location: LCCOMB_X85_Y18_N14
\myDivider|Remainder[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[51]~feeder_combout\ = \myDivider|Remainder_Reg\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Remainder_Reg\(51),
	combout => \myDivider|Remainder[51]~feeder_combout\);

-- Location: FF_X85_Y18_N15
\myDivider|Remainder[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[51]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(51));

-- Location: LCCOMB_X83_Y16_N26
\Yupper~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~51_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(51))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(51),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(51),
	combout => \Yupper~51_combout\);

-- Location: FF_X83_Y16_N27
\Yupper[51]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~51_combout\,
	asdata => \myAdder|Y\(51),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[51]~reg0_q\);

-- Location: FF_X87_Y18_N29
\myDivider|Remainder[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(52),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(52));

-- Location: FF_X80_Y16_N23
\myMultiplier|Product_upper[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(116),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(52));

-- Location: LCCOMB_X83_Y16_N12
\Yupper~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~52_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(52)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder\(52),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_upper\(52),
	combout => \Yupper~52_combout\);

-- Location: FF_X83_Y16_N13
\Yupper[52]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~52_combout\,
	asdata => \myAdder|Y\(52),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[52]~reg0_q\);

-- Location: LCCOMB_X85_Y18_N12
\myDivider|Remainder[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[53]~feeder_combout\ = \myDivider|Remainder_Reg\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Remainder_Reg\(53),
	combout => \myDivider|Remainder[53]~feeder_combout\);

-- Location: FF_X85_Y18_N13
\myDivider|Remainder[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[53]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(53));

-- Location: LCCOMB_X81_Y16_N22
\myMultiplier|Product_upper[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[53]~feeder_combout\ = \myMultiplier|Product\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(117),
	combout => \myMultiplier|Product_upper[53]~feeder_combout\);

-- Location: FF_X81_Y16_N23
\myMultiplier|Product_upper[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[53]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(53));

-- Location: LCCOMB_X84_Y19_N0
\Yupper~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~53_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(53)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder\(53),
	datab => \myMultiplier|Product_upper\(53),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~53_combout\);

-- Location: FF_X84_Y19_N1
\Yupper[53]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~53_combout\,
	asdata => \myAdder|Y\(53),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[53]~reg0_q\);

-- Location: FF_X80_Y16_N29
\myMultiplier|Product_upper[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(118),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(54));

-- Location: FF_X87_Y18_N11
\myDivider|Remainder[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(54),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(54));

-- Location: LCCOMB_X83_Y16_N22
\Yupper~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~54_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(54))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(54),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(54),
	combout => \Yupper~54_combout\);

-- Location: FF_X83_Y16_N23
\Yupper[54]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~54_combout\,
	asdata => \myAdder|Y\(54),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[54]~reg0_q\);

-- Location: FF_X80_Y16_N17
\myMultiplier|Product_upper[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(119),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(55));

-- Location: FF_X87_Y18_N9
\myDivider|Remainder[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myDivider|Remainder_Reg\(55),
	sload => VCC,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(55));

-- Location: LCCOMB_X83_Y16_N28
\Yupper~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~55_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(55))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(55),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(55),
	combout => \Yupper~55_combout\);

-- Location: FF_X83_Y16_N29
\Yupper[55]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~55_combout\,
	asdata => \myAdder|Y\(55),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[55]~reg0_q\);

-- Location: LCCOMB_X81_Y17_N28
\myMultiplier|Product_upper[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[56]~feeder_combout\ = \myMultiplier|Product\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(120),
	combout => \myMultiplier|Product_upper[56]~feeder_combout\);

-- Location: FF_X81_Y17_N29
\myMultiplier|Product_upper[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[56]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(56));

-- Location: LCCOMB_X85_Y18_N2
\myDivider|Remainder[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[56]~feeder_combout\ = \myDivider|Remainder_Reg\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myDivider|Remainder_Reg\(56),
	combout => \myDivider|Remainder[56]~feeder_combout\);

-- Location: FF_X85_Y18_N3
\myDivider|Remainder[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[56]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(56));

-- Location: LCCOMB_X82_Y17_N28
\Yupper~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~56_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(56))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myMultiplier|Product_upper\(56),
	datad => \myDivider|Remainder\(56),
	combout => \Yupper~56_combout\);

-- Location: FF_X82_Y17_N29
\Yupper[56]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~56_combout\,
	asdata => \myAdder|Y\(56),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[56]~reg0_q\);

-- Location: LCCOMB_X85_Y18_N28
\myDivider|Remainder[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[57]~feeder_combout\ = \myDivider|Remainder_Reg\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(57),
	combout => \myDivider|Remainder[57]~feeder_combout\);

-- Location: FF_X85_Y18_N29
\myDivider|Remainder[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[57]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(57));

-- Location: LCCOMB_X79_Y19_N2
\myMultiplier|Product_upper[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[57]~feeder_combout\ = \myMultiplier|Product\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(121),
	combout => \myMultiplier|Product_upper[57]~feeder_combout\);

-- Location: FF_X79_Y19_N3
\myMultiplier|Product_upper[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[57]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(57));

-- Location: LCCOMB_X79_Y19_N30
\Yupper~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~57_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(57)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Remainder\(57),
	datad => \myMultiplier|Product_upper\(57),
	combout => \Yupper~57_combout\);

-- Location: FF_X79_Y19_N31
\Yupper[57]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~57_combout\,
	asdata => \myAdder|Y\(57),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[57]~reg0_q\);

-- Location: LCCOMB_X84_Y19_N26
\myMultiplier|Product_upper[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[58]~feeder_combout\ = \myMultiplier|Product\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(122),
	combout => \myMultiplier|Product_upper[58]~feeder_combout\);

-- Location: FF_X84_Y19_N27
\myMultiplier|Product_upper[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[58]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(58));

-- Location: LCCOMB_X85_Y18_N10
\myDivider|Remainder[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[58]~feeder_combout\ = \myDivider|Remainder_Reg\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(58),
	combout => \myDivider|Remainder[58]~feeder_combout\);

-- Location: FF_X85_Y18_N11
\myDivider|Remainder[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[58]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(58));

-- Location: LCCOMB_X84_Y19_N22
\Yupper~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~58_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(58))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(58),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(58),
	combout => \Yupper~58_combout\);

-- Location: FF_X84_Y19_N23
\Yupper[58]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~58_combout\,
	asdata => \myAdder|Y\(58),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[58]~reg0_q\);

-- Location: FF_X81_Y19_N7
\myMultiplier|Product_upper[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(123),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(59));

-- Location: LCCOMB_X85_Y18_N8
\myDivider|Remainder[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[59]~feeder_combout\ = \myDivider|Remainder_Reg\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(59),
	combout => \myDivider|Remainder[59]~feeder_combout\);

-- Location: FF_X85_Y18_N9
\myDivider|Remainder[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[59]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(59));

-- Location: LCCOMB_X84_Y19_N4
\Yupper~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~59_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(59))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(59),
	datab => \myDivider|Remainder\(59),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~59_combout\);

-- Location: FF_X84_Y19_N5
\Yupper[59]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~59_combout\,
	asdata => \myAdder|Y\(59),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[59]~reg0_q\);

-- Location: FF_X80_Y16_N27
\myMultiplier|Product_upper[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(124),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(60));

-- Location: LCCOMB_X85_Y18_N22
\myDivider|Remainder[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[60]~feeder_combout\ = \myDivider|Remainder_Reg\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(60),
	combout => \myDivider|Remainder[60]~feeder_combout\);

-- Location: FF_X85_Y18_N23
\myDivider|Remainder[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[60]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(60));

-- Location: LCCOMB_X84_Y19_N6
\Yupper~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~60_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(60))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(60),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(60),
	combout => \Yupper~60_combout\);

-- Location: FF_X84_Y19_N7
\Yupper[60]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~60_combout\,
	asdata => \myAdder|Y\(60),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[60]~reg0_q\);

-- Location: FF_X80_Y16_N9
\myMultiplier|Product_upper[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \myMultiplier|Product\(125),
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(61));

-- Location: LCCOMB_X85_Y18_N0
\myDivider|Remainder[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[61]~feeder_combout\ = \myDivider|Remainder_Reg\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(61),
	combout => \myDivider|Remainder[61]~feeder_combout\);

-- Location: FF_X85_Y18_N1
\myDivider|Remainder[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[61]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(61));

-- Location: LCCOMB_X84_Y19_N8
\Yupper~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~61_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(61))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(61),
	datab => \myDivider|Remainder\(61),
	datad => \myMultiplier|Ready~q\,
	combout => \Yupper~61_combout\);

-- Location: FF_X84_Y19_N9
\Yupper[61]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~61_combout\,
	asdata => \myAdder|Y\(61),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[61]~reg0_q\);

-- Location: LCCOMB_X81_Y19_N4
\myMultiplier|Product_upper[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[62]~feeder_combout\ = \myMultiplier|Product\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(126),
	combout => \myMultiplier|Product_upper[62]~feeder_combout\);

-- Location: FF_X81_Y19_N5
\myMultiplier|Product_upper[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[62]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(62));

-- Location: LCCOMB_X85_Y18_N30
\myDivider|Remainder[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[62]~feeder_combout\ = \myDivider|Remainder_Reg\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(62),
	combout => \myDivider|Remainder[62]~feeder_combout\);

-- Location: FF_X85_Y18_N31
\myDivider|Remainder[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[62]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(62));

-- Location: LCCOMB_X84_Y19_N2
\Yupper~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~62_combout\ = (\myMultiplier|Ready~q\ & (\myMultiplier|Product_upper\(62))) # (!\myMultiplier|Ready~q\ & ((\myDivider|Remainder\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product_upper\(62),
	datab => \myMultiplier|Ready~q\,
	datad => \myDivider|Remainder\(62),
	combout => \Yupper~62_combout\);

-- Location: FF_X84_Y19_N3
\Yupper[62]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~62_combout\,
	asdata => \myAdder|Y\(62),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[62]~reg0_q\);

-- Location: LCCOMB_X85_Y18_N20
\myDivider|Remainder[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myDivider|Remainder[63]~feeder_combout\ = \myDivider|Remainder_Reg\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myDivider|Remainder_Reg\(63),
	combout => \myDivider|Remainder[63]~feeder_combout\);

-- Location: FF_X85_Y18_N21
\myDivider|Remainder[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myDivider|Remainder[63]~feeder_combout\,
	ena => \myDivider|Quotient[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myDivider|Remainder\(63));

-- Location: LCCOMB_X83_Y19_N14
\myMultiplier|Product_upper[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Product_upper[63]~feeder_combout\ = \myMultiplier|Product\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myMultiplier|Product\(127),
	combout => \myMultiplier|Product_upper[63]~feeder_combout\);

-- Location: FF_X83_Y19_N15
\myMultiplier|Product_upper[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Product_upper[63]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myMultiplier|Product_lower[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Product_upper\(63));

-- Location: LCCOMB_X84_Y19_N24
\Yupper~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Yupper~63_combout\ = (\myMultiplier|Ready~q\ & ((\myMultiplier|Product_upper\(63)))) # (!\myMultiplier|Ready~q\ & (\myDivider|Remainder\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myDivider|Remainder\(63),
	datab => \myMultiplier|Ready~q\,
	datad => \myMultiplier|Product_upper\(63),
	combout => \Yupper~63_combout\);

-- Location: FF_X84_Y19_N25
\Yupper[63]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Yupper~63_combout\,
	asdata => \myAdder|Y\(63),
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Yupper[63]~reg0_q\);

-- Location: LCCOMB_X76_Y18_N28
\myAdder|c1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|c1~0_combout\ = (Bin(60) & ((\myAdder|partial_Sum\(4)) # (Ain(60)))) # (!Bin(60) & (\myAdder|partial_Sum\(4) & Ain(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Bin(60),
	datab => \myAdder|partial_Sum\(4),
	datac => Ain(60),
	combout => \myAdder|c1~0_combout\);

-- Location: FF_X76_Y18_N29
\myAdder|c1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|c1~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|c1~q\);

-- Location: LCCOMB_X76_Y18_N30
\myAdder|c2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|c2~0_combout\ = (Ain(61) & ((Bin(61)) # (\myAdder|c1~q\))) # (!Ain(61) & (Bin(61) & \myAdder|c1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(61),
	datac => Bin(61),
	datad => \myAdder|c1~q\,
	combout => \myAdder|c2~0_combout\);

-- Location: FF_X76_Y18_N31
\myAdder|c2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|c2~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|c2~q\);

-- Location: LCCOMB_X76_Y18_N22
\myAdder|c3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|c3~0_combout\ = (\myAdder|c2~q\ & ((Ain(62)) # (Bin(62)))) # (!\myAdder|c2~q\ & (Ain(62) & Bin(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|c2~q\,
	datac => Ain(62),
	datad => Bin(62),
	combout => \myAdder|c3~0_combout\);

-- Location: FF_X76_Y18_N23
\myAdder|c3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|c3~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|c3~q\);

-- Location: LCCOMB_X76_Y18_N20
\myAdder|c4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|c4~0_combout\ = (Ain(63) & ((\myAdder|c3~q\) # (Bin(63)))) # (!Ain(63) & (\myAdder|c3~q\ & Bin(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Ain(63),
	datac => \myAdder|c3~q\,
	datad => Bin(63),
	combout => \myAdder|c4~0_combout\);

-- Location: FF_X76_Y18_N21
\myAdder|c4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|c4~0_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \myAdder|Mux69~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|c4~q\);

-- Location: LCCOMB_X76_Y21_N26
\myAdder|Cout~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Cout~feeder_combout\ = \myAdder|c4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myAdder|c4~q\,
	combout => \myAdder|Cout~feeder_combout\);

-- Location: FF_X76_Y21_N27
\myAdder|Cout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Cout~feeder_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Cout~q\);

-- Location: LCCOMB_X76_Y21_N30
\Cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Cout~0_combout\ = (\myAdder|Ready~q\ & \myAdder|Cout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|Ready~q\,
	datac => \myAdder|Cout~q\,
	combout => \Cout~0_combout\);

-- Location: FF_X76_Y21_N31
\Cout~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Cout~0_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Cout~reg0_q\);

-- Location: LCCOMB_X77_Y18_N18
\myMultiplier|Ovfl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myMultiplier|Ovfl~0_combout\ = (\myMultiplier|Product_lower[0]~0_combout\ & ((\Reset~input_o\ & ((\myMultiplier|Ovfl~q\))) # (!\Reset~input_o\ & (\myMultiplier|Product\(128))))) # (!\myMultiplier|Product_lower[0]~0_combout\ & (((\myMultiplier|Ovfl~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Product\(128),
	datab => \myMultiplier|Product_lower[0]~0_combout\,
	datac => \myMultiplier|Ovfl~q\,
	datad => \Reset~input_o\,
	combout => \myMultiplier|Ovfl~0_combout\);

-- Location: FF_X77_Y18_N19
\myMultiplier|Ovfl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myMultiplier|Ovfl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myMultiplier|Ovfl~q\);

-- Location: LCCOMB_X76_Y17_N24
\Ovfl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ovfl~0_combout\ = (\myMultiplier|Ready~q\ & (((\myMultiplier|Ovfl~q\)))) # (!\myMultiplier|Ready~q\ & (!\myDivider|Ready~q\ & (\Ovfl~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myMultiplier|Ready~q\,
	datab => \myDivider|Ready~q\,
	datac => \Ovfl~reg0_q\,
	datad => \myMultiplier|Ovfl~q\,
	combout => \Ovfl~0_combout\);

-- Location: LCCOMB_X76_Y18_N6
\myAdder|Ovfl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAdder|Ovfl~0_combout\ = \myAdder|c4~q\ $ (\myAdder|c3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|c4~q\,
	datac => \myAdder|c3~q\,
	combout => \myAdder|Ovfl~0_combout\);

-- Location: FF_X76_Y18_N7
\myAdder|Ovfl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \myAdder|Ovfl~0_combout\,
	ena => \myAdder|Y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myAdder|Ovfl~q\);

-- Location: LCCOMB_X76_Y17_N2
\Ylower[0]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ylower[0]~99_combout\ = (!\Enable~input_o\ & !\Reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Enable~input_o\,
	datad => \Reset~input_o\,
	combout => \Ylower[0]~99_combout\);

-- Location: FF_X76_Y17_N25
\Ovfl~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ovfl~0_combout\,
	asdata => \myAdder|Ovfl~q\,
	sload => \myAdder|Ready~q\,
	ena => \Ylower[0]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ovfl~reg0_q\);

-- Location: LCCOMB_X76_Y21_N4
\WideOr0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~15_combout\ = (\myAdder|Y\(14)) # ((\myAdder|Y\(12)) # ((\myAdder|Y\(13)) # (\myAdder|Y\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(14),
	datab => \myAdder|Y\(12),
	datac => \myAdder|Y\(13),
	datad => \myAdder|Y\(15),
	combout => \WideOr0~15_combout\);

-- Location: LCCOMB_X79_Y21_N4
\WideOr0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~16_combout\ = (\myAdder|Y\(8)) # ((\myAdder|Y\(9)) # ((\myAdder|Y\(11)) # (\myAdder|Y\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(8),
	datab => \myAdder|Y\(9),
	datac => \myAdder|Y\(11),
	datad => \myAdder|Y\(10),
	combout => \WideOr0~16_combout\);

-- Location: LCCOMB_X79_Y21_N14
\WideOr0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~18_combout\ = (\myAdder|Y\(0)) # ((\myAdder|Y\(1)) # ((\myAdder|Y\(2)) # (\myAdder|Y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(0),
	datab => \myAdder|Y\(1),
	datac => \myAdder|Y\(2),
	datad => \myAdder|Y\(3),
	combout => \WideOr0~18_combout\);

-- Location: LCCOMB_X79_Y21_N24
\WideOr0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~17_combout\ = (\myAdder|Y\(7)) # ((\myAdder|Y\(4)) # ((\myAdder|Y\(6)) # (\myAdder|Y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(7),
	datab => \myAdder|Y\(4),
	datac => \myAdder|Y\(6),
	datad => \myAdder|Y\(5),
	combout => \WideOr0~17_combout\);

-- Location: LCCOMB_X79_Y21_N22
\WideOr0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~19_combout\ = (\WideOr0~15_combout\) # ((\WideOr0~16_combout\) # ((\WideOr0~18_combout\) # (\WideOr0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~15_combout\,
	datab => \WideOr0~16_combout\,
	datac => \WideOr0~18_combout\,
	datad => \WideOr0~17_combout\,
	combout => \WideOr0~19_combout\);

-- Location: LCCOMB_X77_Y21_N6
\WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~7_combout\ = (\myAdder|Y\(36)) # ((\myAdder|Y\(38)) # ((\myAdder|Y\(39)) # (\myAdder|Y\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(36),
	datab => \myAdder|Y\(38),
	datac => \myAdder|Y\(39),
	datad => \myAdder|Y\(37),
	combout => \WideOr0~7_combout\);

-- Location: LCCOMB_X79_Y21_N0
\WideOr0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~8_combout\ = (\myAdder|Y\(33)) # ((\myAdder|Y\(34)) # ((\myAdder|Y\(35)) # (\myAdder|Y\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(33),
	datab => \myAdder|Y\(34),
	datac => \myAdder|Y\(35),
	datad => \myAdder|Y\(32),
	combout => \WideOr0~8_combout\);

-- Location: LCCOMB_X76_Y22_N30
\WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~5_combout\ = (\myAdder|Y\(44)) # ((\myAdder|Y\(45)) # ((\myAdder|Y\(47)) # (\myAdder|Y\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(44),
	datab => \myAdder|Y\(45),
	datac => \myAdder|Y\(47),
	datad => \myAdder|Y\(46),
	combout => \WideOr0~5_combout\);

-- Location: LCCOMB_X79_Y22_N30
\WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~6_combout\ = (\myAdder|Y\(41)) # ((\myAdder|Y\(40)) # ((\myAdder|Y\(42)) # (\myAdder|Y\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(41),
	datab => \myAdder|Y\(40),
	datac => \myAdder|Y\(42),
	datad => \myAdder|Y\(43),
	combout => \WideOr0~6_combout\);

-- Location: LCCOMB_X76_Y21_N28
\WideOr0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~9_combout\ = (\WideOr0~7_combout\) # ((\WideOr0~8_combout\) # ((\WideOr0~5_combout\) # (\WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~7_combout\,
	datab => \WideOr0~8_combout\,
	datac => \WideOr0~5_combout\,
	datad => \WideOr0~6_combout\,
	combout => \WideOr0~9_combout\);

-- Location: LCCOMB_X77_Y19_N4
\WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~0_combout\ = (\myAdder|Y\(62)) # ((\myAdder|Y\(60)) # ((\myAdder|Y\(63)) # (\myAdder|Y\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(62),
	datab => \myAdder|Y\(60),
	datac => \myAdder|Y\(63),
	datad => \myAdder|Y\(61),
	combout => \WideOr0~0_combout\);

-- Location: LCCOMB_X76_Y19_N18
\WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~2_combout\ = (\myAdder|Y\(52)) # ((\myAdder|Y\(54)) # ((\myAdder|Y\(53)) # (\myAdder|Y\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(52),
	datab => \myAdder|Y\(54),
	datac => \myAdder|Y\(53),
	datad => \myAdder|Y\(55),
	combout => \WideOr0~2_combout\);

-- Location: LCCOMB_X76_Y19_N4
\WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~3_combout\ = (\myAdder|Y\(50)) # ((\myAdder|Y\(49)) # ((\myAdder|Y\(48)) # (\myAdder|Y\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(50),
	datab => \myAdder|Y\(49),
	datac => \myAdder|Y\(48),
	datad => \myAdder|Y\(51),
	combout => \WideOr0~3_combout\);

-- Location: LCCOMB_X76_Y19_N24
\WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~1_combout\ = (\myAdder|Y\(59)) # ((\myAdder|Y\(58)) # ((\myAdder|Y\(56)) # (\myAdder|Y\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(59),
	datab => \myAdder|Y\(58),
	datac => \myAdder|Y\(56),
	datad => \myAdder|Y\(57),
	combout => \WideOr0~1_combout\);

-- Location: LCCOMB_X76_Y19_N22
\WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~4_combout\ = (\WideOr0~0_combout\) # ((\WideOr0~2_combout\) # ((\WideOr0~3_combout\) # (\WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~0_combout\,
	datab => \WideOr0~2_combout\,
	datac => \WideOr0~3_combout\,
	datad => \WideOr0~1_combout\,
	combout => \WideOr0~4_combout\);

-- Location: LCCOMB_X76_Y22_N4
\WideOr0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~11_combout\ = (\myAdder|Y\(24)) # ((\myAdder|Y\(25)) # ((\myAdder|Y\(26)) # (\myAdder|Y\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(24),
	datab => \myAdder|Y\(25),
	datac => \myAdder|Y\(26),
	datad => \myAdder|Y\(27),
	combout => \WideOr0~11_combout\);

-- Location: LCCOMB_X77_Y21_N10
\WideOr0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~12_combout\ = (\myAdder|Y\(22)) # ((\myAdder|Y\(21)) # ((\myAdder|Y\(23)) # (\myAdder|Y\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(22),
	datab => \myAdder|Y\(21),
	datac => \myAdder|Y\(23),
	datad => \myAdder|Y\(20),
	combout => \WideOr0~12_combout\);

-- Location: LCCOMB_X76_Y22_N20
\WideOr0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~10_combout\ = (\myAdder|Y\(29)) # ((\myAdder|Y\(30)) # ((\myAdder|Y\(31)) # (\myAdder|Y\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(29),
	datab => \myAdder|Y\(30),
	datac => \myAdder|Y\(31),
	datad => \myAdder|Y\(28),
	combout => \WideOr0~10_combout\);

-- Location: LCCOMB_X77_Y21_N12
\WideOr0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~13_combout\ = (\myAdder|Y\(17)) # ((\myAdder|Y\(18)) # ((\myAdder|Y\(19)) # (\myAdder|Y\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAdder|Y\(17),
	datab => \myAdder|Y\(18),
	datac => \myAdder|Y\(19),
	datad => \myAdder|Y\(16),
	combout => \WideOr0~13_combout\);

-- Location: LCCOMB_X76_Y21_N18
\WideOr0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~14_combout\ = (\WideOr0~11_combout\) # ((\WideOr0~12_combout\) # ((\WideOr0~10_combout\) # (\WideOr0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~11_combout\,
	datab => \WideOr0~12_combout\,
	datac => \WideOr0~10_combout\,
	datad => \WideOr0~13_combout\,
	combout => \WideOr0~14_combout\);

-- Location: LCCOMB_X76_Y21_N24
\WideOr0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~20_combout\ = (!\WideOr0~19_combout\ & (!\WideOr0~9_combout\ & (!\WideOr0~4_combout\ & !\WideOr0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~19_combout\,
	datab => \WideOr0~9_combout\,
	datac => \WideOr0~4_combout\,
	datad => \WideOr0~14_combout\,
	combout => \WideOr0~20_combout\);

-- Location: FF_X76_Y21_N25
\Zero~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \WideOr0~20_combout\,
	sclr => \myAdder|ALT_INV_Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Zero~reg0_q\);

-- Location: LCCOMB_X76_Y19_N28
\AltB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AltB~0_combout\ = \myAdder|Y\(63) $ (\myAdder|Ovfl~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|Y\(63),
	datac => \myAdder|Ovfl~q\,
	combout => \AltB~0_combout\);

-- Location: FF_X76_Y19_N29
\AltB~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \AltB~0_combout\,
	sclr => \myAdder|ALT_INV_Ready~q\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AltB~reg0_q\);

-- Location: LCCOMB_X76_Y21_N0
\AltBu~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AltBu~0_combout\ = (\myAdder|Ready~q\ & !\myAdder|Cout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAdder|Ready~q\,
	datac => \myAdder|Cout~q\,
	combout => \AltBu~0_combout\);

-- Location: FF_X76_Y21_N1
\AltBu~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \AltBu~0_combout\,
	ena => \Ylower[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AltBu~reg0_q\);

-- Location: LCCOMB_X77_Y16_N28
\Ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ready~0_combout\ = (\OpCode[1]~input_o\ & ((\OpCode[0]~input_o\ & ((\DivEnable~q\))) # (!\OpCode[0]~input_o\ & (\MulEnable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MulEnable~q\,
	datab => \OpCode[0]~input_o\,
	datac => \DivEnable~q\,
	datad => \OpCode[1]~input_o\,
	combout => \Ready~0_combout\);

-- Location: LCCOMB_X77_Y16_N24
\Ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ready~1_combout\ = (\Ready~reg0_q\ & ((\Ready~0_combout\) # ((\AddEnable~q\ & !\OpCode[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddEnable~q\,
	datab => \Ready~0_combout\,
	datac => \Ready~reg0_q\,
	datad => \OpCode[1]~input_o\,
	combout => \Ready~1_combout\);

-- Location: LCCOMB_X77_Y16_N30
\Ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Ready~2_combout\ = (\Ready~1_combout\) # ((!\Enable~input_o\ & ((\Ready~reg0_q\) # (!\Ylower[20]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Enable~input_o\,
	datab => \Ready~1_combout\,
	datac => \Ready~reg0_q\,
	datad => \Ylower[20]~1_combout\,
	combout => \Ready~2_combout\);

-- Location: FF_X77_Y16_N31
\Ready~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Ready~2_combout\,
	ena => \ALT_INV_Reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Ready~reg0_q\);

ww_Ylower(0) <= \Ylower[0]~output_o\;

ww_Ylower(1) <= \Ylower[1]~output_o\;

ww_Ylower(2) <= \Ylower[2]~output_o\;

ww_Ylower(3) <= \Ylower[3]~output_o\;

ww_Ylower(4) <= \Ylower[4]~output_o\;

ww_Ylower(5) <= \Ylower[5]~output_o\;

ww_Ylower(6) <= \Ylower[6]~output_o\;

ww_Ylower(7) <= \Ylower[7]~output_o\;

ww_Ylower(8) <= \Ylower[8]~output_o\;

ww_Ylower(9) <= \Ylower[9]~output_o\;

ww_Ylower(10) <= \Ylower[10]~output_o\;

ww_Ylower(11) <= \Ylower[11]~output_o\;

ww_Ylower(12) <= \Ylower[12]~output_o\;

ww_Ylower(13) <= \Ylower[13]~output_o\;

ww_Ylower(14) <= \Ylower[14]~output_o\;

ww_Ylower(15) <= \Ylower[15]~output_o\;

ww_Ylower(16) <= \Ylower[16]~output_o\;

ww_Ylower(17) <= \Ylower[17]~output_o\;

ww_Ylower(18) <= \Ylower[18]~output_o\;

ww_Ylower(19) <= \Ylower[19]~output_o\;

ww_Ylower(20) <= \Ylower[20]~output_o\;

ww_Ylower(21) <= \Ylower[21]~output_o\;

ww_Ylower(22) <= \Ylower[22]~output_o\;

ww_Ylower(23) <= \Ylower[23]~output_o\;

ww_Ylower(24) <= \Ylower[24]~output_o\;

ww_Ylower(25) <= \Ylower[25]~output_o\;

ww_Ylower(26) <= \Ylower[26]~output_o\;

ww_Ylower(27) <= \Ylower[27]~output_o\;

ww_Ylower(28) <= \Ylower[28]~output_o\;

ww_Ylower(29) <= \Ylower[29]~output_o\;

ww_Ylower(30) <= \Ylower[30]~output_o\;

ww_Ylower(31) <= \Ylower[31]~output_o\;

ww_Ylower(32) <= \Ylower[32]~output_o\;

ww_Ylower(33) <= \Ylower[33]~output_o\;

ww_Ylower(34) <= \Ylower[34]~output_o\;

ww_Ylower(35) <= \Ylower[35]~output_o\;

ww_Ylower(36) <= \Ylower[36]~output_o\;

ww_Ylower(37) <= \Ylower[37]~output_o\;

ww_Ylower(38) <= \Ylower[38]~output_o\;

ww_Ylower(39) <= \Ylower[39]~output_o\;

ww_Ylower(40) <= \Ylower[40]~output_o\;

ww_Ylower(41) <= \Ylower[41]~output_o\;

ww_Ylower(42) <= \Ylower[42]~output_o\;

ww_Ylower(43) <= \Ylower[43]~output_o\;

ww_Ylower(44) <= \Ylower[44]~output_o\;

ww_Ylower(45) <= \Ylower[45]~output_o\;

ww_Ylower(46) <= \Ylower[46]~output_o\;

ww_Ylower(47) <= \Ylower[47]~output_o\;

ww_Ylower(48) <= \Ylower[48]~output_o\;

ww_Ylower(49) <= \Ylower[49]~output_o\;

ww_Ylower(50) <= \Ylower[50]~output_o\;

ww_Ylower(51) <= \Ylower[51]~output_o\;

ww_Ylower(52) <= \Ylower[52]~output_o\;

ww_Ylower(53) <= \Ylower[53]~output_o\;

ww_Ylower(54) <= \Ylower[54]~output_o\;

ww_Ylower(55) <= \Ylower[55]~output_o\;

ww_Ylower(56) <= \Ylower[56]~output_o\;

ww_Ylower(57) <= \Ylower[57]~output_o\;

ww_Ylower(58) <= \Ylower[58]~output_o\;

ww_Ylower(59) <= \Ylower[59]~output_o\;

ww_Ylower(60) <= \Ylower[60]~output_o\;

ww_Ylower(61) <= \Ylower[61]~output_o\;

ww_Ylower(62) <= \Ylower[62]~output_o\;

ww_Ylower(63) <= \Ylower[63]~output_o\;

ww_Yupper(0) <= \Yupper[0]~output_o\;

ww_Yupper(1) <= \Yupper[1]~output_o\;

ww_Yupper(2) <= \Yupper[2]~output_o\;

ww_Yupper(3) <= \Yupper[3]~output_o\;

ww_Yupper(4) <= \Yupper[4]~output_o\;

ww_Yupper(5) <= \Yupper[5]~output_o\;

ww_Yupper(6) <= \Yupper[6]~output_o\;

ww_Yupper(7) <= \Yupper[7]~output_o\;

ww_Yupper(8) <= \Yupper[8]~output_o\;

ww_Yupper(9) <= \Yupper[9]~output_o\;

ww_Yupper(10) <= \Yupper[10]~output_o\;

ww_Yupper(11) <= \Yupper[11]~output_o\;

ww_Yupper(12) <= \Yupper[12]~output_o\;

ww_Yupper(13) <= \Yupper[13]~output_o\;

ww_Yupper(14) <= \Yupper[14]~output_o\;

ww_Yupper(15) <= \Yupper[15]~output_o\;

ww_Yupper(16) <= \Yupper[16]~output_o\;

ww_Yupper(17) <= \Yupper[17]~output_o\;

ww_Yupper(18) <= \Yupper[18]~output_o\;

ww_Yupper(19) <= \Yupper[19]~output_o\;

ww_Yupper(20) <= \Yupper[20]~output_o\;

ww_Yupper(21) <= \Yupper[21]~output_o\;

ww_Yupper(22) <= \Yupper[22]~output_o\;

ww_Yupper(23) <= \Yupper[23]~output_o\;

ww_Yupper(24) <= \Yupper[24]~output_o\;

ww_Yupper(25) <= \Yupper[25]~output_o\;

ww_Yupper(26) <= \Yupper[26]~output_o\;

ww_Yupper(27) <= \Yupper[27]~output_o\;

ww_Yupper(28) <= \Yupper[28]~output_o\;

ww_Yupper(29) <= \Yupper[29]~output_o\;

ww_Yupper(30) <= \Yupper[30]~output_o\;

ww_Yupper(31) <= \Yupper[31]~output_o\;

ww_Yupper(32) <= \Yupper[32]~output_o\;

ww_Yupper(33) <= \Yupper[33]~output_o\;

ww_Yupper(34) <= \Yupper[34]~output_o\;

ww_Yupper(35) <= \Yupper[35]~output_o\;

ww_Yupper(36) <= \Yupper[36]~output_o\;

ww_Yupper(37) <= \Yupper[37]~output_o\;

ww_Yupper(38) <= \Yupper[38]~output_o\;

ww_Yupper(39) <= \Yupper[39]~output_o\;

ww_Yupper(40) <= \Yupper[40]~output_o\;

ww_Yupper(41) <= \Yupper[41]~output_o\;

ww_Yupper(42) <= \Yupper[42]~output_o\;

ww_Yupper(43) <= \Yupper[43]~output_o\;

ww_Yupper(44) <= \Yupper[44]~output_o\;

ww_Yupper(45) <= \Yupper[45]~output_o\;

ww_Yupper(46) <= \Yupper[46]~output_o\;

ww_Yupper(47) <= \Yupper[47]~output_o\;

ww_Yupper(48) <= \Yupper[48]~output_o\;

ww_Yupper(49) <= \Yupper[49]~output_o\;

ww_Yupper(50) <= \Yupper[50]~output_o\;

ww_Yupper(51) <= \Yupper[51]~output_o\;

ww_Yupper(52) <= \Yupper[52]~output_o\;

ww_Yupper(53) <= \Yupper[53]~output_o\;

ww_Yupper(54) <= \Yupper[54]~output_o\;

ww_Yupper(55) <= \Yupper[55]~output_o\;

ww_Yupper(56) <= \Yupper[56]~output_o\;

ww_Yupper(57) <= \Yupper[57]~output_o\;

ww_Yupper(58) <= \Yupper[58]~output_o\;

ww_Yupper(59) <= \Yupper[59]~output_o\;

ww_Yupper(60) <= \Yupper[60]~output_o\;

ww_Yupper(61) <= \Yupper[61]~output_o\;

ww_Yupper(62) <= \Yupper[62]~output_o\;

ww_Yupper(63) <= \Yupper[63]~output_o\;

ww_Cout <= \Cout~output_o\;

ww_Ovfl <= \Ovfl~output_o\;

ww_Zero <= \Zero~output_o\;

ww_AltB <= \AltB~output_o\;

ww_AltBu <= \AltBu~output_o\;

ww_Ready <= \Ready~output_o\;
END structure;


