-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sat Apr 24 14:32:55 2021
-- Host        : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Disparity_ip_0_0_sim_netlist.vhdl
-- Design      : system_Disparity_ip_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[23]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    \data_int_reg[17]_0\ : in STD_LOGIC;
    \data_int_reg[17]_1\ : in STD_LOGIC;
    \data_int_reg[17]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cache_valid : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    \Out_tmp_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic is
  signal \^data_int_reg[23]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_1_out__1\ : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal ram_reg_0_3_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_3_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_3_12_17_n_2 : STD_LOGIC;
  signal ram_reg_0_3_12_17_n_3 : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_tmp[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Out_tmp[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Out_tmp[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Out_tmp[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Out_tmp[20]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Out_tmp[21]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Out_tmp[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Out_tmp[23]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cache_data[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \cache_data[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cache_data[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \cache_data[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \cache_data[20]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cache_data[21]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cache_data[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cache_data[23]_i_2\ : label is "soft_lutpair49";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_12_17 : label is "U0/u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_data_inst/u_Disparity_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_12_17 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_18_23 : label is "U0/u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_data_inst/u_Disparity_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_18_23 : label is 3;
  attribute ram_offset of ram_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_3_18_23 : label is 23;
begin
  \data_int_reg[23]_0\(7 downto 0) <= \^data_int_reg[23]_0\(7 downto 0);
\Out_tmp[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(0),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(0),
      O => D(0)
    );
\Out_tmp[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(1),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(1),
      O => D(1)
    );
\Out_tmp[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(2),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(2),
      O => D(2)
    );
\Out_tmp[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(3),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(3),
      O => D(3)
    );
\Out_tmp[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(4),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(4),
      O => D(4)
    );
\Out_tmp[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(5),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(5),
      O => D(5)
    );
\Out_tmp[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(6),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(6),
      O => D(6)
    );
\Out_tmp[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(7),
      I3 => w_d1,
      I4 => \Out_tmp_reg[23]\(7),
      O => D(7)
    );
\cache_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(0),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(0),
      O => \data_int_reg[23]_1\(0)
    );
\cache_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(1),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(1),
      O => \data_int_reg[23]_1\(1)
    );
\cache_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(2),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(2),
      O => \data_int_reg[23]_1\(2)
    );
\cache_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(3),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(3),
      O => \data_int_reg[23]_1\(3)
    );
\cache_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(4),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(4),
      O => \data_int_reg[23]_1\(4)
    );
\cache_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(5),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(5),
      O => \data_int_reg[23]_1\(5)
    );
\cache_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(6),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(6),
      O => \data_int_reg[23]_1\(6)
    );
\cache_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(7),
      I1 => w_d1,
      I2 => \Out_tmp_reg[23]\(7),
      O => \data_int_reg[23]_1\(7)
    );
\data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(16),
      Q => \^data_int_reg[23]_0\(0),
      R => '0'
    );
\data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(17),
      Q => \^data_int_reg[23]_0\(1),
      R => '0'
    );
\data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(18),
      Q => \^data_int_reg[23]_0\(2),
      R => '0'
    );
\data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(19),
      Q => \^data_int_reg[23]_0\(3),
      R => '0'
    );
\data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(20),
      Q => \^data_int_reg[23]_0\(4),
      R => '0'
    );
\data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(21),
      Q => \^data_int_reg[23]_0\(5),
      R => '0'
    );
\data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(22),
      Q => \^data_int_reg[23]_0\(6),
      R => '0'
    );
\data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__1\(23),
      Q => \^data_int_reg[23]_0\(7),
      R => '0'
    );
ram_reg_0_3_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_addr(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(1 downto 0),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(3 downto 2),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_3_12_17_n_0,
      DOA(0) => ram_reg_0_3_12_17_n_1,
      DOB(1) => ram_reg_0_3_12_17_n_2,
      DOB(0) => ram_reg_0_3_12_17_n_3,
      DOC(1 downto 0) => \p_1_out__1\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_12_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => \data_int_reg[17]_0\,
      I2 => \data_int_reg[17]_1\,
      I3 => \data_int_reg[17]_2\,
      O => wr_en
    );
ram_reg_0_3_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => wr_addr(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(7 downto 6),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(9 downto 8),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__1\(19 downto 18),
      DOB(1 downto 0) => \p_1_out__1\(21 downto 20),
      DOC(1 downto 0) => \p_1_out__1\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_int_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \data_int_reg[1]_1\ : in STD_LOGIC;
    \data_int_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cache_valid : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    \Out_tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3 : entity is "Disparity_ip_SimpleDualPortRAM_generic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3 is
  signal \^data_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_1_out__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_tmp[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Out_tmp[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Out_tmp[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Out_tmp[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Out_tmp[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Out_tmp[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Out_tmp[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Out_tmp[16]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Out_tmp[17]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Out_tmp[18]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Out_tmp[19]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Out_tmp[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Out_tmp[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Out_tmp[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Out_tmp[22]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Out_tmp[23]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Out_tmp[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Out_tmp[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Out_tmp[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Out_tmp[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Out_tmp[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Out_tmp[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Out_tmp[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Out_tmp[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Out_tmp[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Out_tmp[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Out_tmp[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Out_tmp[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Out_tmp[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Out_tmp[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Out_tmp[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Out_tmp[9]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cache_data[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cache_data[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cache_data[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cache_data[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cache_data[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cache_data[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cache_data[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cache_data[16]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cache_data[17]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cache_data[18]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cache_data[19]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cache_data[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cache_data[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cache_data[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cache_data[22]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cache_data[23]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cache_data[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cache_data[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cache_data[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cache_data[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cache_data[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cache_data[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cache_data[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cache_data[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \cache_data[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cache_data[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cache_data[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cache_data[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cache_data[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cache_data[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cache_data[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cache_data[9]_i_1\ : label is "soft_lutpair22";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_5 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_12_17 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_12_17 : label is 3;
  attribute ram_offset of ram_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_18_23 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_18_23 : label is 3;
  attribute ram_offset of ram_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_24_29 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_24_29 : label is 3;
  attribute ram_offset of ram_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_30_31 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_30_31 : label is 3;
  attribute ram_offset of ram_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_6_11 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_6_11 : label is 3;
  attribute ram_offset of ram_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_3_6_11 : label is 11;
begin
  \data_int_reg[31]_0\(31 downto 0) <= \^data_int_reg[31]_0\(31 downto 0);
\Out_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(0),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(0),
      O => D(0)
    );
\Out_tmp[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(10),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(10),
      O => D(10)
    );
\Out_tmp[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(11),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(11),
      O => D(11)
    );
\Out_tmp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(12),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(12),
      O => D(12)
    );
\Out_tmp[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(13),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(13),
      O => D(13)
    );
\Out_tmp[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(14),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(14),
      O => D(14)
    );
\Out_tmp[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(15),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(15),
      O => D(15)
    );
\Out_tmp[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(16),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(16),
      O => D(16)
    );
\Out_tmp[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(17),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(17),
      O => D(17)
    );
\Out_tmp[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(18),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(18),
      O => D(18)
    );
\Out_tmp[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(19),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(19),
      O => D(19)
    );
\Out_tmp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(1),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(1),
      O => D(1)
    );
\Out_tmp[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(20),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(20),
      O => D(20)
    );
\Out_tmp[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(21),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(21),
      O => D(21)
    );
\Out_tmp[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(22),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(22),
      O => D(22)
    );
\Out_tmp[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(23),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(23),
      O => D(23)
    );
\Out_tmp[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(24),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(24),
      O => D(24)
    );
\Out_tmp[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(25),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(25),
      O => D(25)
    );
\Out_tmp[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(26),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(26),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(26),
      O => D(26)
    );
\Out_tmp[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(27),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(27),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(27),
      O => D(27)
    );
\Out_tmp[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(28),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(28),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(28),
      O => D(28)
    );
\Out_tmp[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(29),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(29),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(29),
      O => D(29)
    );
\Out_tmp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(2),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(2),
      O => D(2)
    );
\Out_tmp[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(30),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(30),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(30),
      O => D(30)
    );
\Out_tmp[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(31),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(31),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(31),
      O => D(31)
    );
\Out_tmp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(3),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(3),
      O => D(3)
    );
\Out_tmp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(4),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(4),
      O => D(4)
    );
\Out_tmp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(5),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(5),
      O => D(5)
    );
\Out_tmp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(6),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(6),
      O => D(6)
    );
\Out_tmp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(7),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(7),
      O => D(7)
    );
\Out_tmp[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(8),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(8),
      O => D(8)
    );
\Out_tmp[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(9),
      I3 => w_d1,
      I4 => \Out_tmp_reg[31]\(9),
      O => D(9)
    );
\cache_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(0),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(0),
      O => \data_int_reg[31]_1\(0)
    );
\cache_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(10),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(10),
      O => \data_int_reg[31]_1\(10)
    );
\cache_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(11),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(11),
      O => \data_int_reg[31]_1\(11)
    );
\cache_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(12),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(12),
      O => \data_int_reg[31]_1\(12)
    );
\cache_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(13),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(13),
      O => \data_int_reg[31]_1\(13)
    );
\cache_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(14),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(14),
      O => \data_int_reg[31]_1\(14)
    );
\cache_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(15),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(15),
      O => \data_int_reg[31]_1\(15)
    );
\cache_data[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(16),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(16),
      O => \data_int_reg[31]_1\(16)
    );
\cache_data[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(17),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(17),
      O => \data_int_reg[31]_1\(17)
    );
\cache_data[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(18),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(18),
      O => \data_int_reg[31]_1\(18)
    );
\cache_data[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(19),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(19),
      O => \data_int_reg[31]_1\(19)
    );
\cache_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(1),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(1),
      O => \data_int_reg[31]_1\(1)
    );
\cache_data[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(20),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(20),
      O => \data_int_reg[31]_1\(20)
    );
\cache_data[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(21),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(21),
      O => \data_int_reg[31]_1\(21)
    );
\cache_data[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(22),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(22),
      O => \data_int_reg[31]_1\(22)
    );
\cache_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(23),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(23),
      O => \data_int_reg[31]_1\(23)
    );
\cache_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(24),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(24),
      O => \data_int_reg[31]_1\(24)
    );
\cache_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(25),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(25),
      O => \data_int_reg[31]_1\(25)
    );
\cache_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(26),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(26),
      O => \data_int_reg[31]_1\(26)
    );
\cache_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(27),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(27),
      O => \data_int_reg[31]_1\(27)
    );
\cache_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(28),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(28),
      O => \data_int_reg[31]_1\(28)
    );
\cache_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(29),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(29),
      O => \data_int_reg[31]_1\(29)
    );
\cache_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(2),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(2),
      O => \data_int_reg[31]_1\(2)
    );
\cache_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(30),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(30),
      O => \data_int_reg[31]_1\(30)
    );
\cache_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(31),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(31),
      O => \data_int_reg[31]_1\(31)
    );
\cache_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(3),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(3),
      O => \data_int_reg[31]_1\(3)
    );
\cache_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(4),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(4),
      O => \data_int_reg[31]_1\(4)
    );
\cache_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(5),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(5),
      O => \data_int_reg[31]_1\(5)
    );
\cache_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(6),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(6),
      O => \data_int_reg[31]_1\(6)
    );
\cache_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(7),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(7),
      O => \data_int_reg[31]_1\(7)
    );
\cache_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(8),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(8),
      O => \data_int_reg[31]_1\(8)
    );
\cache_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(9),
      I1 => w_d1,
      I2 => \Out_tmp_reg[31]\(9),
      O => \data_int_reg[31]_1\(9)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(0),
      Q => \^data_int_reg[31]_0\(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(10),
      Q => \^data_int_reg[31]_0\(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(11),
      Q => \^data_int_reg[31]_0\(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(12),
      Q => \^data_int_reg[31]_0\(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(13),
      Q => \^data_int_reg[31]_0\(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(14),
      Q => \^data_int_reg[31]_0\(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(15),
      Q => \^data_int_reg[31]_0\(15),
      R => '0'
    );
\data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(16),
      Q => \^data_int_reg[31]_0\(16),
      R => '0'
    );
\data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(17),
      Q => \^data_int_reg[31]_0\(17),
      R => '0'
    );
\data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(18),
      Q => \^data_int_reg[31]_0\(18),
      R => '0'
    );
\data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(19),
      Q => \^data_int_reg[31]_0\(19),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(1),
      Q => \^data_int_reg[31]_0\(1),
      R => '0'
    );
\data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(20),
      Q => \^data_int_reg[31]_0\(20),
      R => '0'
    );
\data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(21),
      Q => \^data_int_reg[31]_0\(21),
      R => '0'
    );
\data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(22),
      Q => \^data_int_reg[31]_0\(22),
      R => '0'
    );
\data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(23),
      Q => \^data_int_reg[31]_0\(23),
      R => '0'
    );
\data_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(24),
      Q => \^data_int_reg[31]_0\(24),
      R => '0'
    );
\data_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(25),
      Q => \^data_int_reg[31]_0\(25),
      R => '0'
    );
\data_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(26),
      Q => \^data_int_reg[31]_0\(26),
      R => '0'
    );
\data_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(27),
      Q => \^data_int_reg[31]_0\(27),
      R => '0'
    );
\data_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(28),
      Q => \^data_int_reg[31]_0\(28),
      R => '0'
    );
\data_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(29),
      Q => \^data_int_reg[31]_0\(29),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(2),
      Q => \^data_int_reg[31]_0\(2),
      R => '0'
    );
\data_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(30),
      Q => \^data_int_reg[31]_0\(30),
      R => '0'
    );
\data_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(31),
      Q => \^data_int_reg[31]_0\(31),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(3),
      Q => \^data_int_reg[31]_0\(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(4),
      Q => \^data_int_reg[31]_0\(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(5),
      Q => \^data_int_reg[31]_0\(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(6),
      Q => \^data_int_reg[31]_0\(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(7),
      Q => \^data_int_reg[31]_0\(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(8),
      Q => \^data_int_reg[31]_0\(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__2\(9),
      Q => \^data_int_reg[31]_0\(9),
      R => '0'
    );
ram_reg_0_3_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(1 downto 0),
      DIB(1 downto 0) => user_pixel(3 downto 2),
      DIC(1 downto 0) => user_pixel(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(1 downto 0),
      DOB(1 downto 0) => \p_1_out__2\(3 downto 2),
      DOC(1 downto 0) => \p_1_out__2\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => \data_int_reg[1]_0\,
      I3 => \data_int_reg[1]_1\,
      I4 => \data_int_reg[1]_2\,
      O => wr_en
    );
ram_reg_0_3_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(13 downto 12),
      DIB(1 downto 0) => user_pixel(15 downto 14),
      DIC(1 downto 0) => user_pixel(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(13 downto 12),
      DOB(1 downto 0) => \p_1_out__2\(15 downto 14),
      DOC(1 downto 0) => \p_1_out__2\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(19 downto 18),
      DIB(1 downto 0) => user_pixel(21 downto 20),
      DIC(1 downto 0) => user_pixel(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(19 downto 18),
      DOB(1 downto 0) => \p_1_out__2\(21 downto 20),
      DOC(1 downto 0) => \p_1_out__2\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(25 downto 24),
      DIB(1 downto 0) => user_pixel(27 downto 26),
      DIC(1 downto 0) => user_pixel(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(25 downto 24),
      DOB(1 downto 0) => \p_1_out__2\(27 downto 26),
      DOC(1 downto 0) => \p_1_out__2\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1) => '1',
      DIA(0) => user_pixel(30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(7 downto 6),
      DIB(1 downto 0) => user_pixel(9 downto 8),
      DIC(1 downto 0) => user_pixel(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \p_1_out__2\(7 downto 6),
      DOB(1 downto 0) => \p_1_out__2\(9 downto 8),
      DOC(1 downto 0) => \p_1_out__2\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit is
  port (
    fifo_valid_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    data_int_reg_0 : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    fifo_valid : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_valid_0 : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    Out_rsvd_reg : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit is
  signal \p_1_out__0\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "U0/u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_sof_inst/u_Disparity_ip_fifo_sof_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
begin
  w_out <= \^w_out\;
\Out_rsvd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAF0000ACA0"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => \^w_out\,
      I2 => cache_valid,
      I3 => fifo_valid,
      I4 => Out_rsvd_reg,
      I5 => stream_in_user_sof,
      O => cache_data_reg
    );
\cache_data_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFBBF80800880"
    )
        port map (
      I0 => \^w_out\,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid_0,
      I4 => fifo_rd_ack,
      I5 => cache_data_reg_0,
      O => fifo_valid_reg
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__0\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => AXI4_Stream_Video_Slave_TUSER,
      DPO => \p_1_out__0\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
\ram_reg_0_3_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => data_int_reg_0,
      I2 => data_int_reg_1,
      I3 => data_int_reg_2,
      O => wr_en
    );
\w_d2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0 is
  port (
    fifo_valid_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    data_int_reg_0 : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    fifo_valid : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_valid_0 : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    cache_data : in STD_LOGIC;
    Out_rsvd_reg : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0 : entity is "Disparity_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0 is
  signal p_1_out : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "U0/u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_eol_inst/u_Disparity_ip_fifo_eol_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
begin
  w_out <= \^w_out\;
Out_rsvd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAF0000ACA0"
    )
        port map (
      I0 => cache_data,
      I1 => \^w_out\,
      I2 => cache_valid,
      I3 => fifo_valid,
      I4 => Out_rsvd_reg,
      I5 => stream_in_user_eol,
      O => cache_data_reg
    );
cache_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFBBF80800880"
    )
        port map (
      I0 => \^w_out\,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid_0,
      I4 => fifo_rd_ack,
      I5 => cache_data,
      O => fifo_valid_reg
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => p_1_out,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => AXI4_Stream_Video_Slave_TLAST,
      DPO => p_1_out,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
ram_reg_0_3_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => data_int_reg_0,
      I2 => data_int_reg_1,
      I3 => data_int_reg_2,
      O => wr_en
    );
\w_d2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1 is
  port (
    fifo_valid_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    data_int_reg_0 : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    fifo_valid : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    Out_rsvd_reg : in STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1 : entity is "Disparity_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1 is
  signal \p_1_out__4\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_sof_out_inst/u_Disparity_ip_fifo_sof_out_classic_ram_singlebit/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
begin
  w_out <= \^w_out\;
\Out_rsvd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAF0000ACA0"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => \^w_out\,
      I2 => cache_valid,
      I3 => fifo_valid,
      I4 => Out_rsvd_reg,
      I5 => AXI4_Stream_Video_Master_TUSER,
      O => cache_data_reg
    );
\cache_data_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFBBF80800880"
    )
        port map (
      I0 => \^w_out\,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => AXI4_Stream_Video_Master_TREADY,
      I5 => cache_data_reg_0,
      O => fifo_valid_reg
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__4\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => user_ctrl_vStart,
      DPO => \p_1_out__4\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
\ram_reg_0_3_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => data_int_reg_0,
      I3 => data_int_reg_1,
      I4 => data_int_reg_2,
      O => wr_en
    );
\w_d2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2 is
  port (
    fifo_valid_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    data_int_reg_0 : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    fifo_valid : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    Out_rsvd_reg : in STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    user_ctrl_hEnd : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2 : entity is "Disparity_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2 is
  signal \p_1_out__3\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "U0/u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_eol_out_inst/u_Disparity_ip_fifo_eol_out_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
begin
  w_out <= \^w_out\;
\Out_rsvd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACAF0000ACA0"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => \^w_out\,
      I2 => cache_valid,
      I3 => fifo_valid,
      I4 => Out_rsvd_reg,
      I5 => AXI4_Stream_Video_Master_TLAST,
      O => cache_data_reg
    );
\cache_data_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFBBF80800880"
    )
        port map (
      I0 => \^w_out\,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => AXI4_Stream_Video_Master_TREADY,
      I5 => cache_data_reg_0,
      O => fifo_valid_reg
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \p_1_out__3\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => user_ctrl_hEnd,
      DPO => \p_1_out__3\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => wr_en
    );
\ram_reg_0_3_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => data_int_reg_0,
      I3 => data_int_reg_1,
      I4 => data_int_reg_2,
      O => wr_en
    );
w_d2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module is
  port (
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    valid_reg_0 : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    \data_buf_delay_1_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_counter_reg[8]_0\ : out STD_LOGIC;
    out_valid_reg_0 : out STD_LOGIC;
    enb_gated : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapter_in_enable_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    stream_in_user_valid : in STD_LOGIC;
    cond54 : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_valid : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    write_axi_enable : in STD_LOGIC;
    auto_ready_dut_enb : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bit_Concat_out1_last_value_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay57_reg_reg[8]_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_buf_delay_1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module is
  signal \cond10_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cond10_carry__0_n_2\ : STD_LOGIC;
  signal \cond10_carry__0_n_3\ : STD_LOGIC;
  signal cond10_carry_i_1_n_0 : STD_LOGIC;
  signal cond10_carry_i_2_n_0 : STD_LOGIC;
  signal cond10_carry_i_3_n_0 : STD_LOGIC;
  signal cond10_carry_i_4_n_0 : STD_LOGIC;
  signal cond10_carry_i_5_n_0 : STD_LOGIC;
  signal cond10_carry_i_6_n_0 : STD_LOGIC;
  signal cond10_carry_i_7_n_0 : STD_LOGIC;
  signal cond10_carry_i_8_n_0 : STD_LOGIC;
  signal cond10_carry_n_0 : STD_LOGIC;
  signal cond10_carry_n_1 : STD_LOGIC;
  signal cond10_carry_n_2 : STD_LOGIC;
  signal cond10_carry_n_3 : STD_LOGIC;
  signal \cond190_carry__0_i_1_n_0\ : STD_LOGIC;
  signal cond190_carry_i_1_n_0 : STD_LOGIC;
  signal cond190_carry_i_2_n_0 : STD_LOGIC;
  signal cond190_carry_i_3_n_0 : STD_LOGIC;
  signal cond190_carry_i_4_n_0 : STD_LOGIC;
  signal cond190_carry_n_0 : STD_LOGIC;
  signal cond190_carry_n_1 : STD_LOGIC;
  signal cond190_carry_n_2 : STD_LOGIC;
  signal cond190_carry_n_3 : STD_LOGIC;
  signal \cond190_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cond190_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cond190_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cond190_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cond530_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cond530_carry__0_n_2\ : STD_LOGIC;
  signal \cond530_carry__0_n_3\ : STD_LOGIC;
  signal cond530_carry_i_1_n_0 : STD_LOGIC;
  signal cond530_carry_i_2_n_0 : STD_LOGIC;
  signal cond530_carry_i_3_n_0 : STD_LOGIC;
  signal cond530_carry_i_4_n_0 : STD_LOGIC;
  signal cond530_carry_i_5_n_0 : STD_LOGIC;
  signal cond530_carry_i_6_n_0 : STD_LOGIC;
  signal cond530_carry_i_7_n_0 : STD_LOGIC;
  signal cond530_carry_i_8_n_0 : STD_LOGIC;
  signal cond530_carry_n_0 : STD_LOGIC;
  signal cond530_carry_n_1 : STD_LOGIC;
  signal cond530_carry_n_2 : STD_LOGIC;
  signal cond530_carry_n_3 : STD_LOGIC;
  signal \condition00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal condition00_carry_i_1_n_0 : STD_LOGIC;
  signal condition00_carry_i_2_n_0 : STD_LOGIC;
  signal condition00_carry_i_3_n_0 : STD_LOGIC;
  signal condition00_carry_i_4_n_0 : STD_LOGIC;
  signal condition00_carry_n_0 : STD_LOGIC;
  signal condition00_carry_n_1 : STD_LOGIC;
  signal condition00_carry_n_2 : STD_LOGIC;
  signal condition00_carry_n_3 : STD_LOGIC;
  signal \condition00_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \condition00_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \condition00_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \condition00_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^data_buf_delay_1_reg[23]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out_output : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \data_out_tmp[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_tmp[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_tmp[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_tmp[23]_i_5_n_0\ : STD_LOGIC;
  signal \^data_out_tmp_reg[23]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_reg : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal eol_buf : STD_LOGIC;
  signal equa19_relop1 : STD_LOGIC;
  signal equa21_relop1 : STD_LOGIC;
  signal equa24_relop1 : STD_LOGIC;
  signal equa26_relop1 : STD_LOGIC;
  signal equa28_relop1 : STD_LOGIC;
  signal equa31_relop1 : STD_LOGIC;
  signal equa7_relop1 : STD_LOGIC;
  signal equal12_relop1 : STD_LOGIC;
  signal equal13_relop1 : STD_LOGIC;
  signal equal14_relop1 : STD_LOGIC;
  signal equal25_relop1 : STD_LOGIC;
  signal fifo_rd_ack_i_10_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_11_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_12_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_13_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_14_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_15_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_16_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_17_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_18_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_19_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_20_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_21_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_22_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_5_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_7_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_9_n_0 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_6_n_2 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_6_n_3 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_8_n_0 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_8_n_1 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_8_n_2 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_8_n_3 : STD_LOGIC;
  signal first_pixel_en_delay : STD_LOGIC;
  signal freeze_delay : STD_LOGIC;
  signal freeze_delay_i_1_n_0 : STD_LOGIC;
  signal hlength_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal hlength_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal hlength_buf_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \hlength_buf_1_carry__0_n_0\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_1\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_2\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_3\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_0\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_1\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_2\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_3\ : STD_LOGIC;
  signal hlength_buf_1_carry_n_0 : STD_LOGIC;
  signal hlength_buf_1_carry_n_1 : STD_LOGIC;
  signal hlength_buf_1_carry_n_2 : STD_LOGIC;
  signal hlength_buf_1_carry_n_3 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal larger1_relop1 : STD_LOGIC;
  signal less1_relop1 : STD_LOGIC;
  signal less2_relop1 : STD_LOGIC;
  signal line_counter : STD_LOGIC;
  signal line_counter0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \line_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \line_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal numoflines_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal numofpixels_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal pixel_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal pixel_counter0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \pixel_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_13_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_14_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_15_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_17_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_18_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_19_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_20_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_21_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_22_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_23_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_24_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_25_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_26_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_27_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_28_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_29_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_30_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_31_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_32_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_33_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_34_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_35_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_36_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_37_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_38_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal pixel_counter_0 : STD_LOGIC;
  signal pixel_counter_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \pixel_counter_reg[12]_i_16_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_16_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_16_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_16_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_9_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \^pixel_counter_reg[8]_0\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_n_2\ : STD_LOGIC;
  signal \read_out_cond40_carry__0_n_3\ : STD_LOGIC;
  signal read_out_cond40_carry_i_10_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_10_n_1 : STD_LOGIC;
  signal read_out_cond40_carry_i_10_n_2 : STD_LOGIC;
  signal read_out_cond40_carry_i_10_n_3 : STD_LOGIC;
  signal read_out_cond40_carry_i_11_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_12_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_13_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_14_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_15_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_16_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_17_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_18_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_1_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_2_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_3_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_4_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_5_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_6_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_7_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_8_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_9_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_i_9_n_1 : STD_LOGIC;
  signal read_out_cond40_carry_i_9_n_2 : STD_LOGIC;
  signal read_out_cond40_carry_i_9_n_3 : STD_LOGIC;
  signal read_out_cond40_carry_n_0 : STD_LOGIC;
  signal read_out_cond40_carry_n_1 : STD_LOGIC;
  signal read_out_cond40_carry_n_2 : STD_LOGIC;
  signal read_out_cond40_carry_n_3 : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_n_2\ : STD_LOGIC;
  signal \read_out_cond60_carry__0_n_3\ : STD_LOGIC;
  signal read_out_cond60_carry_i_10_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_10_n_1 : STD_LOGIC;
  signal read_out_cond60_carry_i_10_n_2 : STD_LOGIC;
  signal read_out_cond60_carry_i_10_n_3 : STD_LOGIC;
  signal read_out_cond60_carry_i_11_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_12_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_13_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_14_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_15_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_16_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_17_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_1_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_2_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_3_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_4_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_5_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_6_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_7_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_8_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_9_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_i_9_n_1 : STD_LOGIC;
  signal read_out_cond60_carry_i_9_n_2 : STD_LOGIC;
  signal read_out_cond60_carry_i_9_n_3 : STD_LOGIC;
  signal read_out_cond60_carry_n_0 : STD_LOGIC;
  signal read_out_cond60_carry_n_1 : STD_LOGIC;
  signal read_out_cond60_carry_n_2 : STD_LOGIC;
  signal read_out_cond60_carry_n_3 : STD_LOGIC;
  signal \read_out_cond81_carry__0_i_1_n_0\ : STD_LOGIC;
  signal read_out_cond81_carry_i_1_n_0 : STD_LOGIC;
  signal read_out_cond81_carry_i_2_n_0 : STD_LOGIC;
  signal read_out_cond81_carry_i_3_n_0 : STD_LOGIC;
  signal read_out_cond81_carry_i_4_n_0 : STD_LOGIC;
  signal read_out_cond81_carry_n_0 : STD_LOGIC;
  signal read_out_cond81_carry_n_1 : STD_LOGIC;
  signal read_out_cond81_carry_n_2 : STD_LOGIC;
  signal read_out_cond81_carry_n_3 : STD_LOGIC;
  signal valid_i_10_n_0 : STD_LOGIC;
  signal valid_i_12_n_0 : STD_LOGIC;
  signal valid_i_13_n_0 : STD_LOGIC;
  signal valid_i_14_n_0 : STD_LOGIC;
  signal valid_i_15_n_0 : STD_LOGIC;
  signal valid_i_16_n_0 : STD_LOGIC;
  signal valid_i_17_n_0 : STD_LOGIC;
  signal valid_i_18_n_0 : STD_LOGIC;
  signal valid_i_19_n_0 : STD_LOGIC;
  signal valid_i_20_n_0 : STD_LOGIC;
  signal valid_i_21_n_0 : STD_LOGIC;
  signal valid_i_22_n_0 : STD_LOGIC;
  signal valid_i_23_n_0 : STD_LOGIC;
  signal valid_i_24_n_0 : STD_LOGIC;
  signal valid_i_25_n_0 : STD_LOGIC;
  signal valid_i_2_n_0 : STD_LOGIC;
  signal valid_i_3_n_0 : STD_LOGIC;
  signal valid_i_4_n_0 : STD_LOGIC;
  signal valid_i_5_n_0 : STD_LOGIC;
  signal valid_i_6_n_0 : STD_LOGIC;
  signal valid_i_7_n_0 : STD_LOGIC;
  signal valid_i_9_n_0 : STD_LOGIC;
  signal valid_output : STD_LOGIC;
  signal \^valid_reg_0\ : STD_LOGIC;
  signal \valid_reg__0\ : STD_LOGIC;
  signal valid_reg_i_11_n_0 : STD_LOGIC;
  signal valid_reg_i_11_n_1 : STD_LOGIC;
  signal valid_reg_i_11_n_2 : STD_LOGIC;
  signal valid_reg_i_11_n_3 : STD_LOGIC;
  signal valid_reg_i_8_n_2 : STD_LOGIC;
  signal valid_reg_i_8_n_3 : STD_LOGIC;
  signal \vend_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal vend_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal vend_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal vend_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal vend_reg0_carry_i_4_n_0 : STD_LOGIC;
  signal vend_reg0_carry_n_0 : STD_LOGIC;
  signal vend_reg0_carry_n_1 : STD_LOGIC;
  signal vend_reg0_carry_n_2 : STD_LOGIC;
  signal vend_reg0_carry_n_3 : STD_LOGIC;
  signal vlength_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vlength_buf_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vlength_buf_1_carry__0_n_0\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_1\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_2\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_3\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_0\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_1\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_2\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_3\ : STD_LOGIC;
  signal vlength_buf_1_carry_n_0 : STD_LOGIC;
  signal vlength_buf_1_carry_n_1 : STD_LOGIC;
  signal vlength_buf_1_carry_n_2 : STD_LOGIC;
  signal vlength_buf_1_carry_n_3 : STD_LOGIC;
  signal vstart_output : STD_LOGIC;
  signal NLW_cond10_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cond10_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cond10_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cond190_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cond190_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cond190_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cond190_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cond190_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cond190_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cond530_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cond530_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cond530_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_condition00_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_condition00_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_condition00_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_condition00_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_condition00_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_condition00_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_rd_ack_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hlength_buf_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hlength_buf_1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_read_out_cond40_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond40_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_read_out_cond40_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond40_carry__0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_read_out_cond60_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond60_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_read_out_cond60_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond60_carry__0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond60_carry__0_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_read_out_cond81_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_out_cond81_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_read_out_cond81_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_reg_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vend_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vend_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vend_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vlength_buf_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vlength_buf_1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bit_Concat_out1_last_value[30]_i_1\ : label is "soft_lutpair41";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cond10_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cond10_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of cond530_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cond530_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \data_out_tmp[23]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fifo_back_indx[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of fifo_rd_ack_i_7 : label is "soft_lutpair39";
  attribute COMPARATOR_THRESHOLD of fifo_rd_ack_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of fifo_rd_ack_reg_i_8 : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of hlength_buf_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \line_counter[12]_i_5\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD of \line_counter_reg[12]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \line_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \line_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \pixel_counter[10]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pixel_counter[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pixel_counter[12]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pixel_counter[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pixel_counter[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pixel_counter[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pixel_counter[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pixel_counter[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pixel_counter[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pixel_counter[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pixel_counter[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pixel_counter[9]_i_1\ : label is "soft_lutpair47";
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_16\ : label is 11;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[12]_i_5\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[8]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of read_out_cond40_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \read_out_cond40_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \read_out_cond40_carry__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of read_out_cond40_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of read_out_cond40_carry_i_9 : label is 35;
  attribute COMPARATOR_THRESHOLD of read_out_cond60_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \read_out_cond60_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \read_out_cond60_carry__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \read_out_cond60_carry__0_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of read_out_cond60_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of read_out_cond60_carry_i_9 : label is 35;
  attribute SOFT_HLUTNM of valid_i_10 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of valid_i_5 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of valid_i_6 : label is "soft_lutpair40";
  attribute COMPARATOR_THRESHOLD of valid_reg_i_11 : label is 11;
  attribute COMPARATOR_THRESHOLD of valid_reg_i_8 : label is 11;
  attribute ADDER_THRESHOLD of vlength_buf_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__2\ : label is 35;
begin
  \data_buf_delay_1_reg[23]_0\(7 downto 0) <= \^data_buf_delay_1_reg[23]_0\(7 downto 0);
  \data_out_tmp_reg[23]_0\(7 downto 0) <= \^data_out_tmp_reg[23]_0\(7 downto 0);
  \pixel_counter_reg[8]_0\ <= \^pixel_counter_reg[8]_0\;
  valid_reg_0 <= \^valid_reg_0\;
\Bit_Concat_out1_last_value[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => E(0),
      I2 => write_axi_enable,
      I3 => auto_ready_dut_enb,
      O => enb_gated
    );
\Bit_Concat_out1_last_value[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => E(0),
      I2 => \^valid_reg_0\,
      I3 => \Bit_Concat_out1_last_value_reg[30]\(0),
      O => D(0)
    );
cond10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cond10_carry_n_0,
      CO(2) => cond10_carry_n_1,
      CO(1) => cond10_carry_n_2,
      CO(0) => cond10_carry_n_3,
      CYINIT => '0',
      DI(3) => cond10_carry_i_1_n_0,
      DI(2) => cond10_carry_i_2_n_0,
      DI(1) => cond10_carry_i_3_n_0,
      DI(0) => cond10_carry_i_4_n_0,
      O(3 downto 0) => NLW_cond10_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cond10_carry_i_5_n_0,
      S(2) => cond10_carry_i_6_n_0,
      S(1) => cond10_carry_i_7_n_0,
      S(0) => cond10_carry_i_8_n_0
    );
\cond10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cond10_carry_n_0,
      CO(3) => \NLW_cond10_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equal12_relop1,
      CO(1) => \cond10_carry__0_n_2\,
      CO(0) => \cond10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cond10_carry__0_i_1_n_0\,
      DI(1) => \cond10_carry__0_i_2_n_0\,
      DI(0) => \cond10_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_cond10_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cond10_carry__0_i_4_n_0\,
      S(1) => \cond10_carry__0_i_5_n_0\,
      S(0) => \cond10_carry__0_i_6_n_0\
    );
\cond10_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \cond10_carry__0_i_1_n_0\
    );
\cond10_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => \line_counter_reg_n_0_[11]\,
      I3 => numoflines_1(11),
      O => \cond10_carry__0_i_2_n_0\
    );
\cond10_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(8),
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => \line_counter_reg_n_0_[9]\,
      I3 => numoflines_1(9),
      O => \cond10_carry__0_i_3_n_0\
    );
\cond10_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_counter_reg_n_0_[12]\,
      I1 => numoflines_1(12),
      O => \cond10_carry__0_i_4_n_0\
    );
\cond10_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => \line_counter_reg_n_0_[11]\,
      I3 => numoflines_1(11),
      O => \cond10_carry__0_i_5_n_0\
    );
\cond10_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(9),
      I1 => \line_counter_reg_n_0_[9]\,
      I2 => numoflines_1(8),
      I3 => \line_counter_reg_n_0_[8]\,
      O => \cond10_carry__0_i_6_n_0\
    );
cond10_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => numoflines_1(7),
      O => cond10_carry_i_1_n_0
    );
cond10_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => \line_counter_reg_n_0_[5]\,
      I3 => numoflines_1(5),
      O => cond10_carry_i_2_n_0
    );
cond10_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(2),
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => \line_counter_reg_n_0_[3]\,
      I3 => numoflines_1(3),
      O => cond10_carry_i_3_n_0
    );
cond10_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => \line_counter_reg_n_0_[1]\,
      I3 => numoflines_1(1),
      O => cond10_carry_i_4_n_0
    );
cond10_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => numoflines_1(7),
      O => cond10_carry_i_5_n_0
    );
cond10_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => \line_counter_reg_n_0_[5]\,
      I3 => numoflines_1(5),
      O => cond10_carry_i_6_n_0
    );
cond10_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(3),
      I1 => \line_counter_reg_n_0_[3]\,
      I2 => numoflines_1(2),
      I3 => \line_counter_reg_n_0_[2]\,
      O => cond10_carry_i_7_n_0
    );
cond10_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => \line_counter_reg_n_0_[1]\,
      I3 => numoflines_1(1),
      O => cond10_carry_i_8_n_0
    );
cond10_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => cond54,
      Q => vstart_output
    );
cond190_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cond190_carry_n_0,
      CO(2) => cond190_carry_n_1,
      CO(1) => cond190_carry_n_2,
      CO(0) => cond190_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_cond190_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cond190_carry_i_1_n_0,
      S(2) => cond190_carry_i_2_n_0,
      S(1) => cond190_carry_i_3_n_0,
      S(0) => cond190_carry_i_4_n_0
    );
\cond190_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cond190_carry_n_0,
      CO(3 downto 1) => \NLW_cond190_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equal13_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_cond190_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cond190_carry__0_i_1_n_0\
    );
\cond190_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => hlength_1(12),
      O => \cond190_carry__0_i_1_n_0\
    );
cond190_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numofpixels_1(9),
      I1 => hlength_1(9),
      I2 => hlength_1(11),
      I3 => numofpixels_1(11),
      I4 => hlength_1(10),
      I5 => numofpixels_1(10),
      O => cond190_carry_i_1_n_0
    );
cond190_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numofpixels_1(7),
      I1 => hlength_1(7),
      I2 => hlength_1(8),
      I3 => numofpixels_1(8),
      I4 => hlength_1(6),
      I5 => numofpixels_1(6),
      O => cond190_carry_i_2_n_0
    );
cond190_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numofpixels_1(4),
      I1 => hlength_1(4),
      I2 => hlength_1(5),
      I3 => numofpixels_1(5),
      I4 => hlength_1(3),
      I5 => numofpixels_1(3),
      O => cond190_carry_i_3_n_0
    );
cond190_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numofpixels_1(1),
      I1 => hlength_1(1),
      I2 => hlength_1(2),
      I3 => numofpixels_1(2),
      I4 => hlength_1(0),
      I5 => numofpixels_1(0),
      O => cond190_carry_i_4_n_0
    );
\cond190_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cond190_inferred__0/i__carry_n_0\,
      CO(2) => \cond190_inferred__0/i__carry_n_1\,
      CO(1) => \cond190_inferred__0/i__carry_n_2\,
      CO(0) => \cond190_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_cond190_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\cond190_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cond190_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_cond190_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equal14_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_cond190_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1_n_0\
    );
cond530_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cond530_carry_n_0,
      CO(2) => cond530_carry_n_1,
      CO(1) => cond530_carry_n_2,
      CO(0) => cond530_carry_n_3,
      CYINIT => '0',
      DI(3) => cond530_carry_i_1_n_0,
      DI(2) => cond530_carry_i_2_n_0,
      DI(1) => cond530_carry_i_3_n_0,
      DI(0) => cond530_carry_i_4_n_0,
      O(3 downto 0) => NLW_cond530_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cond530_carry_i_5_n_0,
      S(2) => cond530_carry_i_6_n_0,
      S(1) => cond530_carry_i_7_n_0,
      S(0) => cond530_carry_i_8_n_0
    );
\cond530_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cond530_carry_n_0,
      CO(3) => \NLW_cond530_carry__0_CO_UNCONNECTED\(3),
      CO(2) => larger1_relop1,
      CO(1) => \cond530_carry__0_n_2\,
      CO(0) => \cond530_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cond530_carry__0_i_1_n_0\,
      DI(1) => \cond530_carry__0_i_2_n_0\,
      DI(0) => \cond530_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_cond530_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cond530_carry__0_i_4_n_0\,
      S(1) => \cond530_carry__0_i_5_n_0\,
      S(0) => \cond530_carry__0_i_6_n_0\
    );
\cond530_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \line_counter_reg_n_0_[12]\,
      I1 => numoflines_1(12),
      O => \cond530_carry__0_i_1_n_0\
    );
\cond530_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[10]\,
      I1 => numoflines_1(10),
      I2 => numoflines_1(11),
      I3 => \line_counter_reg_n_0_[11]\,
      O => \cond530_carry__0_i_2_n_0\
    );
\cond530_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[8]\,
      I1 => numoflines_1(8),
      I2 => numoflines_1(9),
      I3 => \line_counter_reg_n_0_[9]\,
      O => \cond530_carry__0_i_3_n_0\
    );
\cond530_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \cond530_carry__0_i_4_n_0\
    );
\cond530_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => \line_counter_reg_n_0_[11]\,
      I3 => numoflines_1(11),
      O => \cond530_carry__0_i_5_n_0\
    );
\cond530_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(9),
      I1 => \line_counter_reg_n_0_[9]\,
      I2 => numoflines_1(8),
      I3 => \line_counter_reg_n_0_[8]\,
      O => \cond530_carry__0_i_6_n_0\
    );
cond530_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[6]\,
      I1 => numoflines_1(6),
      I2 => numoflines_1(7),
      I3 => \line_counter_reg_n_0_[7]\,
      O => cond530_carry_i_1_n_0
    );
cond530_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[4]\,
      I1 => numoflines_1(4),
      I2 => numoflines_1(5),
      I3 => \line_counter_reg_n_0_[5]\,
      O => cond530_carry_i_2_n_0
    );
cond530_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[2]\,
      I1 => numoflines_1(2),
      I2 => numoflines_1(3),
      I3 => \line_counter_reg_n_0_[3]\,
      O => cond530_carry_i_3_n_0
    );
cond530_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[0]\,
      I1 => numoflines_1(0),
      I2 => numoflines_1(1),
      I3 => \line_counter_reg_n_0_[1]\,
      O => cond530_carry_i_4_n_0
    );
cond530_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => numoflines_1(7),
      O => cond530_carry_i_5_n_0
    );
cond530_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => \line_counter_reg_n_0_[5]\,
      I3 => numoflines_1(5),
      O => cond530_carry_i_6_n_0
    );
cond530_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(3),
      I1 => \line_counter_reg_n_0_[3]\,
      I2 => numoflines_1(2),
      I3 => \line_counter_reg_n_0_[2]\,
      O => cond530_carry_i_7_n_0
    );
cond530_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => \line_counter_reg_n_0_[1]\,
      I3 => numoflines_1(1),
      O => cond530_carry_i_8_n_0
    );
condition00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => condition00_carry_n_0,
      CO(2) => condition00_carry_n_1,
      CO(1) => condition00_carry_n_2,
      CO(0) => condition00_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_condition00_carry_O_UNCONNECTED(3 downto 0),
      S(3) => condition00_carry_i_1_n_0,
      S(2) => condition00_carry_i_2_n_0,
      S(1) => condition00_carry_i_3_n_0,
      S(0) => condition00_carry_i_4_n_0
    );
\condition00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => condition00_carry_n_0,
      CO(3 downto 1) => \NLW_condition00_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa31_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_condition00_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \condition00_carry__0_i_1_n_0\
    );
\condition00_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hlength_1(12),
      I1 => pixel_counter(12),
      O => \condition00_carry__0_i_1_n_0\
    );
condition00_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(10),
      I1 => pixel_counter(10),
      I2 => hlength_1(11),
      I3 => pixel_counter(11),
      I4 => pixel_counter(9),
      I5 => hlength_1(9),
      O => condition00_carry_i_1_n_0
    );
condition00_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter(8),
      I1 => hlength_1(8),
      I2 => hlength_1(6),
      I3 => pixel_counter(6),
      I4 => hlength_1(7),
      I5 => pixel_counter(7),
      O => condition00_carry_i_2_n_0
    );
condition00_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(4),
      I1 => pixel_counter(4),
      I2 => hlength_1(5),
      I3 => pixel_counter(5),
      I4 => pixel_counter(3),
      I5 => hlength_1(3),
      O => condition00_carry_i_3_n_0
    );
condition00_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter(2),
      I1 => hlength_1(2),
      I2 => hlength_1(0),
      I3 => pixel_counter(0),
      I4 => hlength_1(1),
      I5 => pixel_counter(1),
      O => condition00_carry_i_4_n_0
    );
\condition00_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \condition00_inferred__0/i__carry_n_0\,
      CO(2) => \condition00_inferred__0/i__carry_n_1\,
      CO(1) => \condition00_inferred__0/i__carry_n_2\,
      CO(0) => \condition00_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_condition00_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\condition00_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \condition00_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_condition00_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa28_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_condition00_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__0_n_0\
    );
\data_buf_delay_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(0),
      Q => \^data_buf_delay_1_reg[23]_0\(0)
    );
\data_buf_delay_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(1),
      Q => \^data_buf_delay_1_reg[23]_0\(1)
    );
\data_buf_delay_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(2),
      Q => \^data_buf_delay_1_reg[23]_0\(2)
    );
\data_buf_delay_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(3),
      Q => \^data_buf_delay_1_reg[23]_0\(3)
    );
\data_buf_delay_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(4),
      Q => \^data_buf_delay_1_reg[23]_0\(4)
    );
\data_buf_delay_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(5),
      Q => \^data_buf_delay_1_reg[23]_0\(5)
    );
\data_buf_delay_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(6),
      Q => \^data_buf_delay_1_reg[23]_0\(6)
    );
\data_buf_delay_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_buf_delay_1_reg[23]_1\(7),
      Q => \^data_buf_delay_1_reg[23]_0\(7)
    );
\data_out_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(16),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(0),
      O => data_out_output(16)
    );
\data_out_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(17),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(1),
      O => data_out_output(17)
    );
\data_out_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(18),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(2),
      O => data_out_output(18)
    );
\data_out_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(19),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(3),
      O => data_out_output(19)
    );
\data_out_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(20),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(4),
      O => data_out_output(20)
    );
\data_out_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(21),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(5),
      O => data_out_output(21)
    );
\data_out_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(22),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(6),
      O => data_out_output(22)
    );
\data_out_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => data_reg(23),
      I1 => valid_output,
      I2 => \data_out_tmp[23]_i_2_n_0\,
      I3 => \^data_buf_delay_1_reg[23]_0\(7),
      O => data_out_output(23)
    );
\data_out_tmp[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => valid_i_7_n_0,
      I1 => \data_out_tmp[23]_i_3_n_0\,
      I2 => larger1_relop1,
      I3 => out_valid,
      I4 => fifo_rd_ack,
      O => \data_out_tmp[23]_i_2_n_0\
    );
\data_out_tmp[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \line_counter_reg_n_0_[10]\,
      I1 => \line_counter_reg_n_0_[11]\,
      I2 => \line_counter_reg_n_0_[4]\,
      I3 => \line_counter_reg_n_0_[5]\,
      I4 => \data_out_tmp[23]_i_4_n_0\,
      I5 => \data_out_tmp[23]_i_5_n_0\,
      O => \data_out_tmp[23]_i_3_n_0\
    );
\data_out_tmp[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \line_counter_reg_n_0_[9]\,
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => \line_counter_reg_n_0_[12]\,
      I3 => \line_counter_reg_n_0_[7]\,
      O => \data_out_tmp[23]_i_4_n_0\
    );
\data_out_tmp[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \line_counter_reg_n_0_[3]\,
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => \line_counter_reg_n_0_[6]\,
      I3 => \line_counter_reg_n_0_[1]\,
      O => \data_out_tmp[23]_i_5_n_0\
    );
\data_out_tmp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(16),
      Q => \^data_out_tmp_reg[23]_0\(0)
    );
\data_out_tmp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(17),
      Q => \^data_out_tmp_reg[23]_0\(1)
    );
\data_out_tmp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(18),
      Q => \^data_out_tmp_reg[23]_0\(2)
    );
\data_out_tmp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(19),
      Q => \^data_out_tmp_reg[23]_0\(3)
    );
\data_out_tmp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(20),
      Q => \^data_out_tmp_reg[23]_0\(4)
    );
\data_out_tmp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(21),
      Q => \^data_out_tmp_reg[23]_0\(5)
    );
\data_out_tmp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(22),
      Q => \^data_out_tmp_reg[23]_0\(6)
    );
\data_out_tmp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(23),
      Q => \^data_out_tmp_reg[23]_0\(7)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(0),
      Q => data_reg(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(1),
      Q => data_reg(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(2),
      Q => data_reg(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(3),
      Q => data_reg(19)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(4),
      Q => data_reg(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(5),
      Q => data_reg(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(6),
      Q => data_reg(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(7),
      Q => data_reg(23)
    );
\fifo_back_indx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => \^valid_reg_0\,
      O => adapter_in_enable_reg
    );
fifo_rd_ack_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(11),
      I1 => pixel_counter(11),
      I2 => hlength_1(10),
      I3 => pixel_counter(10),
      O => fifo_rd_ack_i_10_n_0
    );
fifo_rd_ack_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(9),
      I1 => pixel_counter(9),
      I2 => hlength_1(8),
      I3 => pixel_counter(8),
      O => fifo_rd_ack_i_11_n_0
    );
fifo_rd_ack_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => hlength_1(12),
      O => fifo_rd_ack_i_12_n_0
    );
fifo_rd_ack_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => hlength_1(11),
      I2 => pixel_counter(10),
      I3 => hlength_1(10),
      O => fifo_rd_ack_i_13_n_0
    );
fifo_rd_ack_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(8),
      I1 => hlength_1(8),
      I2 => pixel_counter(9),
      I3 => hlength_1(9),
      O => fifo_rd_ack_i_14_n_0
    );
fifo_rd_ack_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(7),
      I1 => pixel_counter(7),
      I2 => hlength_1(6),
      I3 => pixel_counter(6),
      O => fifo_rd_ack_i_15_n_0
    );
fifo_rd_ack_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(5),
      I1 => pixel_counter(5),
      I2 => hlength_1(4),
      I3 => pixel_counter(4),
      O => fifo_rd_ack_i_16_n_0
    );
fifo_rd_ack_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(3),
      I1 => pixel_counter(3),
      I2 => hlength_1(2),
      I3 => pixel_counter(2),
      O => fifo_rd_ack_i_17_n_0
    );
fifo_rd_ack_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(1),
      I1 => pixel_counter(1),
      I2 => hlength_1(0),
      I3 => pixel_counter(0),
      O => fifo_rd_ack_i_18_n_0
    );
fifo_rd_ack_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => hlength_1(7),
      I2 => pixel_counter(6),
      I3 => hlength_1(6),
      O => fifo_rd_ack_i_19_n_0
    );
fifo_rd_ack_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => equa21_relop1,
      I1 => equa26_relop1,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      I4 => equal12_relop1,
      O => out_valid_reg_0
    );
fifo_rd_ack_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => hlength_1(5),
      I2 => pixel_counter(4),
      I3 => hlength_1(4),
      O => fifo_rd_ack_i_20_n_0
    );
fifo_rd_ack_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(2),
      I1 => hlength_1(2),
      I2 => pixel_counter(3),
      I3 => hlength_1(3),
      O => fifo_rd_ack_i_21_n_0
    );
fifo_rd_ack_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => hlength_1(1),
      I2 => pixel_counter(0),
      I3 => hlength_1(0),
      O => fifo_rd_ack_i_22_n_0
    );
fifo_rd_ack_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => freeze_delay_i_1_n_0,
      I1 => fifo_rd_ack_i_5_n_0,
      I2 => equal25_relop1,
      I3 => equa24_relop1,
      I4 => equa28_relop1,
      I5 => cond54,
      O => out_valid_reg
    );
fifo_rd_ack_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => valid_i_9_n_0,
      I1 => fifo_rd_ack_i_7_n_0,
      I2 => pixel_counter(8),
      I3 => pixel_counter(7),
      I4 => pixel_counter(6),
      O => \^pixel_counter_reg[8]_0\
    );
fifo_rd_ack_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => larger1_relop1,
      I1 => equa19_relop1,
      I2 => equal12_relop1,
      I3 => equa31_relop1,
      O => fifo_rd_ack_i_5_n_0
    );
fifo_rd_ack_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => pixel_counter(10),
      I2 => pixel_counter(11),
      I3 => pixel_counter(12),
      I4 => pixel_counter(0),
      O => fifo_rd_ack_i_7_n_0
    );
fifo_rd_ack_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hlength_1(12),
      I1 => pixel_counter(12),
      O => fifo_rd_ack_i_9_n_0
    );
fifo_rd_ack_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => fifo_rd_ack_reg_i_8_n_0,
      CO(3) => NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED(3),
      CO(2) => equa24_relop1,
      CO(1) => fifo_rd_ack_reg_i_6_n_2,
      CO(0) => fifo_rd_ack_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => fifo_rd_ack_i_9_n_0,
      DI(1) => fifo_rd_ack_i_10_n_0,
      DI(0) => fifo_rd_ack_i_11_n_0,
      O(3 downto 0) => NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rd_ack_i_12_n_0,
      S(1) => fifo_rd_ack_i_13_n_0,
      S(0) => fifo_rd_ack_i_14_n_0
    );
fifo_rd_ack_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fifo_rd_ack_reg_i_8_n_0,
      CO(2) => fifo_rd_ack_reg_i_8_n_1,
      CO(1) => fifo_rd_ack_reg_i_8_n_2,
      CO(0) => fifo_rd_ack_reg_i_8_n_3,
      CYINIT => '1',
      DI(3) => fifo_rd_ack_i_15_n_0,
      DI(2) => fifo_rd_ack_i_16_n_0,
      DI(1) => fifo_rd_ack_i_17_n_0,
      DI(0) => fifo_rd_ack_i_18_n_0,
      O(3 downto 0) => NLW_fifo_rd_ack_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rd_ack_i_19_n_0,
      S(2) => fifo_rd_ack_i_20_n_0,
      S(1) => fifo_rd_ack_i_21_n_0,
      S(0) => fifo_rd_ack_i_22_n_0
    );
first_pixel_en_delay_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7000"
    )
        port map (
      I0 => equal12_relop1,
      I1 => stream_in_user_eol,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      I4 => first_pixel_en_delay,
      O => p_6_in
    );
first_pixel_en_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => p_6_in,
      Q => first_pixel_en_delay
    );
freeze_delay_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => out_valid,
      I1 => fifo_rd_ack,
      I2 => freeze_delay,
      I3 => equal12_relop1,
      I4 => eol_buf,
      O => freeze_delay_i_1_n_0
    );
freeze_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => freeze_delay_i_1_n_0,
      Q => freeze_delay
    );
hend_output_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => p_7_in,
      Q => eol_buf
    );
hend_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => eol_buf,
      Q => user_ctrl_hEnd
    );
\hlength_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(0),
      Q => hlength_1(0)
    );
\hlength_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(10),
      Q => hlength_1(10)
    );
\hlength_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(11),
      Q => hlength_1(11)
    );
\hlength_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(12),
      Q => hlength_1(12)
    );
\hlength_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(1),
      Q => hlength_1(1)
    );
\hlength_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(2),
      Q => hlength_1(2)
    );
\hlength_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(3),
      Q => hlength_1(3)
    );
\hlength_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(4),
      Q => hlength_1(4)
    );
\hlength_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(5),
      Q => hlength_1(5)
    );
\hlength_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(6),
      Q => hlength_1(6)
    );
\hlength_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(7),
      Q => hlength_1(7)
    );
\hlength_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(8),
      Q => hlength_1(8)
    );
\hlength_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(9),
      Q => hlength_1(9)
    );
hlength_buf_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hlength_buf_1_carry_n_0,
      CO(2) => hlength_buf_1_carry_n_1,
      CO(1) => hlength_buf_1_carry_n_2,
      CO(0) => hlength_buf_1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => hlength_buf_1(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\hlength_buf_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hlength_buf_1_carry_n_0,
      CO(3) => \hlength_buf_1_carry__0_n_0\,
      CO(2) => \hlength_buf_1_carry__0_n_1\,
      CO(1) => \hlength_buf_1_carry__0_n_2\,
      CO(0) => \hlength_buf_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => hlength_buf_1(7 downto 4),
      S(3 downto 0) => \hlength_1_reg[7]_0\(3 downto 0)
    );
\hlength_buf_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hlength_buf_1_carry__0_n_0\,
      CO(3) => \hlength_buf_1_carry__1_n_0\,
      CO(2) => \hlength_buf_1_carry__1_n_1\,
      CO(1) => \hlength_buf_1_carry__1_n_2\,
      CO(0) => \hlength_buf_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => hlength_buf_1(11 downto 8),
      S(3 downto 0) => \hlength_1_reg[11]_0\(3 downto 0)
    );
\hlength_buf_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hlength_buf_1_carry__1_n_0\,
      CO(3 downto 0) => \NLW_hlength_buf_1_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_hlength_buf_1_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => hlength_buf_1(12),
      S(3 downto 1) => B"000",
      S(0) => \hlength_1_reg[12]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => vlength_1(12),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vlength_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(11),
      I1 => vlength_1(11),
      I2 => vlength_1(9),
      I3 => numoflines_1(9),
      I4 => vlength_1(10),
      I5 => numoflines_1(10),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[11]\,
      I1 => vlength_1(11),
      I2 => vlength_1(10),
      I3 => \line_counter_reg_n_0_[10]\,
      I4 => vlength_1(9),
      I5 => \line_counter_reg_n_0_[9]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^data_out_tmp_reg[23]_0\(7),
      I1 => \Delay57_reg_reg[8]_59\(7),
      I2 => \^data_out_tmp_reg[23]_0\(6),
      I3 => \Delay57_reg_reg[8]_59\(6),
      O => DI(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(8),
      I1 => vlength_1(8),
      I2 => vlength_1(6),
      I3 => numoflines_1(6),
      I4 => vlength_1(7),
      I5 => numoflines_1(7),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[8]\,
      I1 => vlength_1(8),
      I2 => vlength_1(6),
      I3 => \line_counter_reg_n_0_[6]\,
      I4 => vlength_1(7),
      I5 => \line_counter_reg_n_0_[7]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^data_out_tmp_reg[23]_0\(5),
      I1 => \Delay57_reg_reg[8]_59\(5),
      I2 => \^data_out_tmp_reg[23]_0\(4),
      I3 => \Delay57_reg_reg[8]_59\(4),
      O => DI(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(5),
      I1 => vlength_1(5),
      I2 => vlength_1(3),
      I3 => numoflines_1(3),
      I4 => vlength_1(4),
      I5 => numoflines_1(4),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[5]\,
      I1 => vlength_1(5),
      I2 => vlength_1(3),
      I3 => \line_counter_reg_n_0_[3]\,
      I4 => vlength_1(4),
      I5 => \line_counter_reg_n_0_[4]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^data_out_tmp_reg[23]_0\(3),
      I1 => \Delay57_reg_reg[8]_59\(3),
      I2 => \^data_out_tmp_reg[23]_0\(2),
      I3 => \Delay57_reg_reg[8]_59\(2),
      O => DI(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(2),
      I1 => vlength_1(2),
      I2 => vlength_1(1),
      I3 => numoflines_1(1),
      I4 => vlength_1(0),
      I5 => numoflines_1(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[2]\,
      I1 => vlength_1(2),
      I2 => vlength_1(0),
      I3 => \line_counter_reg_n_0_[0]\,
      I4 => vlength_1(1),
      I5 => \line_counter_reg_n_0_[1]\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^data_out_tmp_reg[23]_0\(1),
      I1 => \Delay57_reg_reg[8]_59\(1),
      I2 => \^data_out_tmp_reg[23]_0\(0),
      I3 => \Delay57_reg_reg[8]_59\(0),
      O => DI(0)
    );
\line_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88888888"
    )
        port map (
      I0 => stream_in_user_valid,
      I1 => stream_in_user_sof,
      I2 => \line_counter_reg_n_0_[0]\,
      I3 => equa28_relop1,
      I4 => equa31_relop1,
      I5 => \line_counter[12]_i_3_n_0\,
      O => \line_counter[0]_i_1_n_0\
    );
\line_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(10),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[10]_i_1_n_0\
    );
\line_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(11),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[11]_i_1_n_0\
    );
\line_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => E(0),
      I1 => \pixel_counter[12]_i_4_n_0\,
      O => line_counter
    );
\line_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(12),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[12]_i_2_n_0\
    );
\line_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055557FFF"
    )
        port map (
      I0 => \line_counter_reg_n_0_[11]\,
      I1 => \line_counter_reg_n_0_[5]\,
      I2 => \line_counter_reg_n_0_[6]\,
      I3 => \line_counter_reg_n_0_[4]\,
      I4 => \line_counter[12]_i_5_n_0\,
      I5 => \line_counter_reg_n_0_[12]\,
      O => \line_counter[12]_i_3_n_0\
    );
\line_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \line_counter_reg_n_0_[9]\,
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => \line_counter_reg_n_0_[10]\,
      I3 => \line_counter_reg_n_0_[7]\,
      O => \line_counter[12]_i_5_n_0\
    );
\line_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(1),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[1]_i_1_n_0\
    );
\line_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(2),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[2]_i_1_n_0\
    );
\line_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(3),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[3]_i_1_n_0\
    );
\line_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(4),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[4]_i_1_n_0\
    );
\line_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(5),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[5]_i_1_n_0\
    );
\line_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(6),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[6]_i_1_n_0\
    );
\line_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(7),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[7]_i_1_n_0\
    );
\line_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(8),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[8]_i_1_n_0\
    );
\line_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(9),
      I2 => stream_in_user_valid,
      I3 => stream_in_user_sof,
      I4 => equa28_relop1,
      I5 => equa31_relop1,
      O => \line_counter[9]_i_1_n_0\
    );
\line_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[0]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[0]\
    );
\line_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[10]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[10]\
    );
\line_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[11]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[11]\
    );
\line_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[12]_i_2_n_0\,
      Q => \line_counter_reg_n_0_[12]\
    );
\line_counter_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \line_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \line_counter_reg[12]_i_4_n_1\,
      CO(1) => \line_counter_reg[12]_i_4_n_2\,
      CO(0) => \line_counter_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(12 downto 9),
      S(3) => \line_counter_reg_n_0_[12]\,
      S(2) => \line_counter_reg_n_0_[11]\,
      S(1) => \line_counter_reg_n_0_[10]\,
      S(0) => \line_counter_reg_n_0_[9]\
    );
\line_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[1]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[1]\
    );
\line_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[2]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[2]\
    );
\line_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[3]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[3]\
    );
\line_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[4]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[4]\
    );
\line_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \line_counter_reg[4]_i_2_n_0\,
      CO(2) => \line_counter_reg[4]_i_2_n_1\,
      CO(1) => \line_counter_reg[4]_i_2_n_2\,
      CO(0) => \line_counter_reg[4]_i_2_n_3\,
      CYINIT => \line_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(4 downto 1),
      S(3) => \line_counter_reg_n_0_[4]\,
      S(2) => \line_counter_reg_n_0_[3]\,
      S(1) => \line_counter_reg_n_0_[2]\,
      S(0) => \line_counter_reg_n_0_[1]\
    );
\line_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[5]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[5]\
    );
\line_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[6]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[6]\
    );
\line_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[7]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[7]\
    );
\line_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[8]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[8]\
    );
\line_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \line_counter_reg[4]_i_2_n_0\,
      CO(3) => \line_counter_reg[8]_i_2_n_0\,
      CO(2) => \line_counter_reg[8]_i_2_n_1\,
      CO(1) => \line_counter_reg[8]_i_2_n_2\,
      CO(0) => \line_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(8 downto 5),
      S(3) => \line_counter_reg_n_0_[8]\,
      S(2) => \line_counter_reg_n_0_[7]\,
      S(1) => \line_counter_reg_n_0_[6]\,
      S(0) => \line_counter_reg_n_0_[5]\
    );
\line_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[9]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[9]\
    );
\numoflines_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(0),
      Q => numoflines_1(0)
    );
\numoflines_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(10),
      Q => numoflines_1(10)
    );
\numoflines_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(11),
      Q => numoflines_1(11)
    );
\numoflines_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(12),
      Q => numoflines_1(12)
    );
\numoflines_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(1),
      Q => numoflines_1(1)
    );
\numoflines_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(2),
      Q => numoflines_1(2)
    );
\numoflines_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(3),
      Q => numoflines_1(3)
    );
\numoflines_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(4),
      Q => numoflines_1(4)
    );
\numoflines_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(5),
      Q => numoflines_1(5)
    );
\numoflines_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(6),
      Q => numoflines_1(6)
    );
\numoflines_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(7),
      Q => numoflines_1(7)
    );
\numoflines_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(8),
      Q => numoflines_1(8)
    );
\numoflines_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(9),
      Q => numoflines_1(9)
    );
\numofpixels_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(0),
      Q => numofpixels_1(0)
    );
\numofpixels_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(10),
      Q => numofpixels_1(10)
    );
\numofpixels_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(11),
      Q => numofpixels_1(11)
    );
\numofpixels_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(12),
      Q => numofpixels_1(12)
    );
\numofpixels_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(1),
      Q => numofpixels_1(1)
    );
\numofpixels_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(2),
      Q => numofpixels_1(2)
    );
\numofpixels_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(3),
      Q => numofpixels_1(3)
    );
\numofpixels_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(4),
      Q => numofpixels_1(4)
    );
\numofpixels_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(5),
      Q => numofpixels_1(5)
    );
\numofpixels_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(6),
      Q => numofpixels_1(6)
    );
\numofpixels_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(7),
      Q => numofpixels_1(7)
    );
\numofpixels_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(8),
      Q => numofpixels_1(8)
    );
\numofpixels_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(9),
      Q => numofpixels_1(9)
    );
\pixel_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FF11"
    )
        port map (
      I0 => pixel_counter(0),
      I1 => pixel_counter(12),
      I2 => equa31_relop1,
      I3 => \pixel_counter[0]_i_2_n_0\,
      I4 => equa28_relop1,
      I5 => cond54,
      O => p_0_in(0)
    );
\pixel_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888A888A888A888"
    )
        port map (
      I0 => equa31_relop1,
      I1 => first_pixel_en_delay,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      I4 => stream_in_user_eol,
      I5 => equal12_relop1,
      O => \pixel_counter[0]_i_2_n_0\
    );
\pixel_counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(10),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(10)
    );
\pixel_counter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(11),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(11)
    );
\pixel_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => E(0),
      I1 => \pixel_counter[12]_i_3_n_0\,
      I2 => \pixel_counter[12]_i_4_n_0\,
      O => pixel_counter_0
    );
\pixel_counter[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hlength_1(12),
      I1 => pixel_counter(12),
      O => \pixel_counter[12]_i_10_n_0\
    );
\pixel_counter[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(11),
      I1 => pixel_counter(11),
      I2 => hlength_1(10),
      I3 => pixel_counter(10),
      O => \pixel_counter[12]_i_11_n_0\
    );
\pixel_counter[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(9),
      I1 => pixel_counter(9),
      I2 => hlength_1(8),
      I3 => pixel_counter(8),
      O => \pixel_counter[12]_i_12_n_0\
    );
\pixel_counter[12]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => hlength_1(12),
      O => \pixel_counter[12]_i_13_n_0\
    );
\pixel_counter[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => hlength_1(11),
      I2 => pixel_counter(10),
      I3 => hlength_1(10),
      O => \pixel_counter[12]_i_14_n_0\
    );
\pixel_counter[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(8),
      I1 => hlength_1(8),
      I2 => pixel_counter(9),
      I3 => hlength_1(9),
      O => \pixel_counter[12]_i_15_n_0\
    );
\pixel_counter[12]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => pixel_counter(12),
      O => \pixel_counter[12]_i_17_n_0\
    );
\pixel_counter[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => numofpixels_1(11),
      I2 => numofpixels_1(10),
      I3 => pixel_counter(10),
      O => \pixel_counter[12]_i_18_n_0\
    );
\pixel_counter[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => numofpixels_1(9),
      I2 => numofpixels_1(8),
      I3 => pixel_counter(8),
      O => \pixel_counter[12]_i_19_n_0\
    );
\pixel_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(12),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(12)
    );
\pixel_counter[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => numofpixels_1(12),
      O => \pixel_counter[12]_i_20_n_0\
    );
\pixel_counter[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(11),
      I1 => pixel_counter(11),
      I2 => numofpixels_1(10),
      I3 => pixel_counter(10),
      O => \pixel_counter[12]_i_21_n_0\
    );
\pixel_counter[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(9),
      I1 => pixel_counter(9),
      I2 => numofpixels_1(8),
      I3 => pixel_counter(8),
      O => \pixel_counter[12]_i_22_n_0\
    );
\pixel_counter[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(7),
      I1 => pixel_counter(7),
      I2 => hlength_1(6),
      I3 => pixel_counter(6),
      O => \pixel_counter[12]_i_23_n_0\
    );
\pixel_counter[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(5),
      I1 => pixel_counter(5),
      I2 => hlength_1(4),
      I3 => pixel_counter(4),
      O => \pixel_counter[12]_i_24_n_0\
    );
\pixel_counter[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(3),
      I1 => pixel_counter(3),
      I2 => hlength_1(2),
      I3 => pixel_counter(2),
      O => \pixel_counter[12]_i_25_n_0\
    );
\pixel_counter[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => hlength_1(1),
      I1 => pixel_counter(1),
      I2 => hlength_1(0),
      I3 => pixel_counter(0),
      O => \pixel_counter[12]_i_26_n_0\
    );
\pixel_counter[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => hlength_1(7),
      I2 => pixel_counter(6),
      I3 => hlength_1(6),
      O => \pixel_counter[12]_i_27_n_0\
    );
\pixel_counter[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => hlength_1(5),
      I2 => pixel_counter(4),
      I3 => hlength_1(4),
      O => \pixel_counter[12]_i_28_n_0\
    );
\pixel_counter[12]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(2),
      I1 => hlength_1(2),
      I2 => pixel_counter(3),
      I3 => hlength_1(3),
      O => \pixel_counter[12]_i_29_n_0\
    );
\pixel_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFAAFF00FFAA"
    )
        port map (
      I0 => less2_relop1,
      I1 => fifo_rd_ack,
      I2 => out_valid,
      I3 => larger1_relop1,
      I4 => less1_relop1,
      I5 => \^pixel_counter_reg[8]_0\,
      O => \pixel_counter[12]_i_3_n_0\
    );
\pixel_counter[12]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => hlength_1(1),
      I2 => pixel_counter(0),
      I3 => hlength_1(0),
      O => \pixel_counter[12]_i_30_n_0\
    );
\pixel_counter[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => numofpixels_1(7),
      I2 => numofpixels_1(6),
      I3 => pixel_counter(6),
      O => \pixel_counter[12]_i_31_n_0\
    );
\pixel_counter[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => numofpixels_1(5),
      I2 => numofpixels_1(4),
      I3 => pixel_counter(4),
      O => \pixel_counter[12]_i_32_n_0\
    );
\pixel_counter[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(3),
      I1 => numofpixels_1(3),
      I2 => numofpixels_1(2),
      I3 => pixel_counter(2),
      O => \pixel_counter[12]_i_33_n_0\
    );
\pixel_counter[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => numofpixels_1(1),
      I2 => numofpixels_1(0),
      I3 => pixel_counter(0),
      O => \pixel_counter[12]_i_34_n_0\
    );
\pixel_counter[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(7),
      I1 => pixel_counter(7),
      I2 => numofpixels_1(6),
      I3 => pixel_counter(6),
      O => \pixel_counter[12]_i_35_n_0\
    );
\pixel_counter[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(5),
      I1 => pixel_counter(5),
      I2 => numofpixels_1(4),
      I3 => pixel_counter(4),
      O => \pixel_counter[12]_i_36_n_0\
    );
\pixel_counter[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(3),
      I1 => pixel_counter(3),
      I2 => numofpixels_1(2),
      I3 => pixel_counter(2),
      O => \pixel_counter[12]_i_37_n_0\
    );
\pixel_counter[12]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => pixel_counter(0),
      I2 => numofpixels_1(1),
      I3 => pixel_counter(1),
      O => \pixel_counter[12]_i_38_n_0\
    );
\pixel_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808FFFFF"
    )
        port map (
      I0 => equal12_relop1,
      I1 => stream_in_user_eol,
      I2 => stream_in_user_valid,
      I3 => first_pixel_en_delay,
      I4 => equa31_relop1,
      I5 => \pixel_counter[12]_i_8_n_0\,
      O => \pixel_counter[12]_i_4_n_0\
    );
\pixel_counter[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => out_valid,
      I2 => stream_in_user_sof,
      I3 => equa28_relop1,
      I4 => equa31_relop1,
      O => \pixel_counter[12]_i_8_n_0\
    );
\pixel_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(1),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(1)
    );
\pixel_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(2),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(2)
    );
\pixel_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(3),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(3)
    );
\pixel_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(4),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(4)
    );
\pixel_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(5),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(5)
    );
\pixel_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(6),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(6)
    );
\pixel_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(7),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(7)
    );
\pixel_counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(8),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(8)
    );
\pixel_counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pixel_counter0(9),
      I1 => \pixel_counter[12]_i_4_n_0\,
      I2 => pixel_counter(12),
      O => p_0_in(9)
    );
\pixel_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(0),
      Q => pixel_counter(0)
    );
\pixel_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(10),
      Q => pixel_counter(10)
    );
\pixel_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(11),
      Q => pixel_counter(11)
    );
\pixel_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(12),
      Q => pixel_counter(12)
    );
\pixel_counter_reg[12]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[12]_i_16_n_0\,
      CO(2) => \pixel_counter_reg[12]_i_16_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_16_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_counter[12]_i_31_n_0\,
      DI(2) => \pixel_counter[12]_i_32_n_0\,
      DI(1) => \pixel_counter[12]_i_33_n_0\,
      DI(0) => \pixel_counter[12]_i_34_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_counter[12]_i_35_n_0\,
      S(2) => \pixel_counter[12]_i_36_n_0\,
      S(1) => \pixel_counter[12]_i_37_n_0\,
      S(0) => \pixel_counter[12]_i_38_n_0\
    );
\pixel_counter_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \pixel_counter_reg[12]_i_5_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_5_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(12 downto 9),
      S(3 downto 0) => pixel_counter(12 downto 9)
    );
\pixel_counter_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[12]_i_9_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => less2_relop1,
      CO(1) => \pixel_counter_reg[12]_i_6_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pixel_counter[12]_i_10_n_0\,
      DI(1) => \pixel_counter[12]_i_11_n_0\,
      DI(0) => \pixel_counter[12]_i_12_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_counter[12]_i_13_n_0\,
      S(1) => \pixel_counter[12]_i_14_n_0\,
      S(0) => \pixel_counter[12]_i_15_n_0\
    );
\pixel_counter_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[12]_i_16_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED\(3),
      CO(2) => less1_relop1,
      CO(1) => \pixel_counter_reg[12]_i_7_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pixel_counter[12]_i_17_n_0\,
      DI(1) => \pixel_counter[12]_i_18_n_0\,
      DI(0) => \pixel_counter[12]_i_19_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_counter[12]_i_20_n_0\,
      S(1) => \pixel_counter[12]_i_21_n_0\,
      S(0) => \pixel_counter[12]_i_22_n_0\
    );
\pixel_counter_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[12]_i_9_n_0\,
      CO(2) => \pixel_counter_reg[12]_i_9_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_9_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_counter[12]_i_23_n_0\,
      DI(2) => \pixel_counter[12]_i_24_n_0\,
      DI(1) => \pixel_counter[12]_i_25_n_0\,
      DI(0) => \pixel_counter[12]_i_26_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_counter[12]_i_27_n_0\,
      S(2) => \pixel_counter[12]_i_28_n_0\,
      S(1) => \pixel_counter[12]_i_29_n_0\,
      S(0) => \pixel_counter[12]_i_30_n_0\
    );
\pixel_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(1),
      Q => pixel_counter(1)
    );
\pixel_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(2),
      Q => pixel_counter(2)
    );
\pixel_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(3),
      Q => pixel_counter(3)
    );
\pixel_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(4),
      Q => pixel_counter(4)
    );
\pixel_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[4]_i_2_n_0\,
      CO(2) => \pixel_counter_reg[4]_i_2_n_1\,
      CO(1) => \pixel_counter_reg[4]_i_2_n_2\,
      CO(0) => \pixel_counter_reg[4]_i_2_n_3\,
      CYINIT => pixel_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(4 downto 1),
      S(3 downto 0) => pixel_counter(4 downto 1)
    );
\pixel_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(5),
      Q => pixel_counter(5)
    );
\pixel_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(6),
      Q => pixel_counter(6)
    );
\pixel_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(7),
      Q => pixel_counter(7)
    );
\pixel_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(8),
      Q => pixel_counter(8)
    );
\pixel_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[4]_i_2_n_0\,
      CO(3) => \pixel_counter_reg[8]_i_2_n_0\,
      CO(2) => \pixel_counter_reg[8]_i_2_n_1\,
      CO(1) => \pixel_counter_reg[8]_i_2_n_2\,
      CO(0) => \pixel_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(8 downto 5),
      S(3 downto 0) => pixel_counter(8 downto 5)
    );
\pixel_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter_0,
      CLR => reset_out,
      D => p_0_in(9),
      Q => pixel_counter(9)
    );
read_out_cond40_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => read_out_cond40_carry_n_0,
      CO(2) => read_out_cond40_carry_n_1,
      CO(1) => read_out_cond40_carry_n_2,
      CO(0) => read_out_cond40_carry_n_3,
      CYINIT => '0',
      DI(3) => read_out_cond40_carry_i_1_n_0,
      DI(2) => read_out_cond40_carry_i_2_n_0,
      DI(1) => read_out_cond40_carry_i_3_n_0,
      DI(0) => read_out_cond40_carry_i_4_n_0,
      O(3 downto 0) => NLW_read_out_cond40_carry_O_UNCONNECTED(3 downto 0),
      S(3) => read_out_cond40_carry_i_5_n_0,
      S(2) => read_out_cond40_carry_i_6_n_0,
      S(1) => read_out_cond40_carry_i_7_n_0,
      S(0) => read_out_cond40_carry_i_8_n_0
    );
\read_out_cond40_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond40_carry_n_0,
      CO(3) => \NLW_read_out_cond40_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equa19_relop1,
      CO(1) => \read_out_cond40_carry__0_n_2\,
      CO(0) => \read_out_cond40_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \read_out_cond40_carry__0_i_1_n_0\,
      DI(1) => \read_out_cond40_carry__0_i_2_n_0\,
      DI(0) => \read_out_cond40_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_read_out_cond40_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \read_out_cond40_carry__0_i_4_n_0\,
      S(1) => \read_out_cond40_carry__0_i_5_n_0\,
      S(0) => \read_out_cond40_carry__0_i_6_n_0\
    );
\read_out_cond40_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_counter_1(12),
      I1 => pixel_counter(12),
      O => \read_out_cond40_carry__0_i_1_n_0\
    );
\read_out_cond40_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(10),
      O => \read_out_cond40_carry__0_i_10_n_0\
    );
\read_out_cond40_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(9),
      O => \read_out_cond40_carry__0_i_11_n_0\
    );
\read_out_cond40_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => pixel_counter_1(11),
      I2 => pixel_counter_1(10),
      I3 => pixel_counter(10),
      O => \read_out_cond40_carry__0_i_2_n_0\
    );
\read_out_cond40_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => pixel_counter_1(9),
      I2 => pixel_counter_1(8),
      I3 => pixel_counter(8),
      O => \read_out_cond40_carry__0_i_3_n_0\
    );
\read_out_cond40_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => pixel_counter_1(12),
      O => \read_out_cond40_carry__0_i_4_n_0\
    );
\read_out_cond40_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter_1(11),
      I1 => pixel_counter(11),
      I2 => pixel_counter_1(10),
      I3 => pixel_counter(10),
      O => \read_out_cond40_carry__0_i_5_n_0\
    );
\read_out_cond40_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter_1(9),
      I1 => pixel_counter(9),
      I2 => pixel_counter_1(8),
      I3 => pixel_counter(8),
      O => \read_out_cond40_carry__0_i_6_n_0\
    );
\read_out_cond40_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond40_carry_i_9_n_0,
      CO(3) => \NLW_read_out_cond40_carry__0_i_7_CO_UNCONNECTED\(3),
      CO(2) => \read_out_cond40_carry__0_i_7_n_1\,
      CO(1) => \read_out_cond40_carry__0_i_7_n_2\,
      CO(0) => \read_out_cond40_carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => numofpixels_1(11 downto 9),
      O(3 downto 0) => pixel_counter_1(12 downto 9),
      S(3) => \read_out_cond40_carry__0_i_8_n_0\,
      S(2) => \read_out_cond40_carry__0_i_9_n_0\,
      S(1) => \read_out_cond40_carry__0_i_10_n_0\,
      S(0) => \read_out_cond40_carry__0_i_11_n_0\
    );
\read_out_cond40_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(12),
      O => \read_out_cond40_carry__0_i_8_n_0\
    );
\read_out_cond40_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(11),
      O => \read_out_cond40_carry__0_i_9_n_0\
    );
read_out_cond40_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => pixel_counter_1(7),
      I2 => pixel_counter_1(6),
      I3 => pixel_counter(6),
      O => read_out_cond40_carry_i_1_n_0
    );
read_out_cond40_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => read_out_cond40_carry_i_10_n_0,
      CO(2) => read_out_cond40_carry_i_10_n_1,
      CO(1) => read_out_cond40_carry_i_10_n_2,
      CO(0) => read_out_cond40_carry_i_10_n_3,
      CYINIT => numofpixels_1(0),
      DI(3 downto 0) => numofpixels_1(4 downto 1),
      O(3 downto 0) => pixel_counter_1(4 downto 1),
      S(3) => read_out_cond40_carry_i_15_n_0,
      S(2) => read_out_cond40_carry_i_16_n_0,
      S(1) => read_out_cond40_carry_i_17_n_0,
      S(0) => read_out_cond40_carry_i_18_n_0
    );
read_out_cond40_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(8),
      O => read_out_cond40_carry_i_11_n_0
    );
read_out_cond40_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(7),
      O => read_out_cond40_carry_i_12_n_0
    );
read_out_cond40_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(6),
      O => read_out_cond40_carry_i_13_n_0
    );
read_out_cond40_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(5),
      O => read_out_cond40_carry_i_14_n_0
    );
read_out_cond40_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(4),
      O => read_out_cond40_carry_i_15_n_0
    );
read_out_cond40_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(3),
      O => read_out_cond40_carry_i_16_n_0
    );
read_out_cond40_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(2),
      O => read_out_cond40_carry_i_17_n_0
    );
read_out_cond40_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(1),
      O => read_out_cond40_carry_i_18_n_0
    );
read_out_cond40_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => pixel_counter_1(5),
      I2 => pixel_counter_1(4),
      I3 => pixel_counter(4),
      O => read_out_cond40_carry_i_2_n_0
    );
read_out_cond40_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(3),
      I1 => pixel_counter_1(3),
      I2 => pixel_counter_1(2),
      I3 => pixel_counter(2),
      O => read_out_cond40_carry_i_3_n_0
    );
read_out_cond40_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => pixel_counter_1(1),
      I2 => pixel_counter(0),
      I3 => numofpixels_1(0),
      O => read_out_cond40_carry_i_4_n_0
    );
read_out_cond40_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter_1(7),
      I1 => pixel_counter(7),
      I2 => pixel_counter_1(6),
      I3 => pixel_counter(6),
      O => read_out_cond40_carry_i_5_n_0
    );
read_out_cond40_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter_1(5),
      I1 => pixel_counter(5),
      I2 => pixel_counter_1(4),
      I3 => pixel_counter(4),
      O => read_out_cond40_carry_i_6_n_0
    );
read_out_cond40_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_counter_1(3),
      I1 => pixel_counter(3),
      I2 => pixel_counter_1(2),
      I3 => pixel_counter(2),
      O => read_out_cond40_carry_i_7_n_0
    );
read_out_cond40_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => pixel_counter(0),
      I2 => pixel_counter_1(1),
      I3 => pixel_counter(1),
      O => read_out_cond40_carry_i_8_n_0
    );
read_out_cond40_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond40_carry_i_10_n_0,
      CO(3) => read_out_cond40_carry_i_9_n_0,
      CO(2) => read_out_cond40_carry_i_9_n_1,
      CO(1) => read_out_cond40_carry_i_9_n_2,
      CO(0) => read_out_cond40_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => numofpixels_1(8 downto 5),
      O(3 downto 0) => pixel_counter_1(8 downto 5),
      S(3) => read_out_cond40_carry_i_11_n_0,
      S(2) => read_out_cond40_carry_i_12_n_0,
      S(1) => read_out_cond40_carry_i_13_n_0,
      S(0) => read_out_cond40_carry_i_14_n_0
    );
read_out_cond60_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => read_out_cond60_carry_n_0,
      CO(2) => read_out_cond60_carry_n_1,
      CO(1) => read_out_cond60_carry_n_2,
      CO(0) => read_out_cond60_carry_n_3,
      CYINIT => '0',
      DI(3) => read_out_cond60_carry_i_1_n_0,
      DI(2) => read_out_cond60_carry_i_2_n_0,
      DI(1) => read_out_cond60_carry_i_3_n_0,
      DI(0) => read_out_cond60_carry_i_4_n_0,
      O(3 downto 0) => NLW_read_out_cond60_carry_O_UNCONNECTED(3 downto 0),
      S(3) => read_out_cond60_carry_i_5_n_0,
      S(2) => read_out_cond60_carry_i_6_n_0,
      S(1) => read_out_cond60_carry_i_7_n_0,
      S(0) => read_out_cond60_carry_i_8_n_0
    );
\read_out_cond60_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond60_carry_n_0,
      CO(3) => \NLW_read_out_cond60_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equal25_relop1,
      CO(1) => \read_out_cond60_carry__0_n_2\,
      CO(0) => \read_out_cond60_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \read_out_cond60_carry__0_i_1_n_0\,
      DI(1) => \read_out_cond60_carry__0_i_2_n_0\,
      DI(0) => \read_out_cond60_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_read_out_cond60_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \read_out_cond60_carry__0_i_4_n_0\,
      S(1) => \read_out_cond60_carry__0_i_5_n_0\,
      S(0) => \read_out_cond60_carry__0_i_6_n_0\
    );
\read_out_cond60_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => hlength_2(12),
      O => \read_out_cond60_carry__0_i_1_n_0\
    );
\read_out_cond60_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(11),
      O => \read_out_cond60_carry__0_i_10_n_0\
    );
\read_out_cond60_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(10),
      O => \read_out_cond60_carry__0_i_11_n_0\
    );
\read_out_cond60_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(9),
      O => \read_out_cond60_carry__0_i_12_n_0\
    );
\read_out_cond60_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(8),
      O => \read_out_cond60_carry__0_i_13_n_0\
    );
\read_out_cond60_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => hlength_2(11),
      I2 => pixel_counter(10),
      I3 => hlength_2(10),
      O => \read_out_cond60_carry__0_i_2_n_0\
    );
\read_out_cond60_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => hlength_2(9),
      I2 => pixel_counter(8),
      I3 => hlength_2(8),
      O => \read_out_cond60_carry__0_i_3_n_0\
    );
\read_out_cond60_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hlength_2(12),
      I1 => pixel_counter(12),
      O => \read_out_cond60_carry__0_i_4_n_0\
    );
\read_out_cond60_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(11),
      I1 => pixel_counter(11),
      I2 => hlength_2(10),
      I3 => pixel_counter(10),
      O => \read_out_cond60_carry__0_i_5_n_0\
    );
\read_out_cond60_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(9),
      I1 => pixel_counter(9),
      I2 => hlength_2(8),
      I3 => pixel_counter(8),
      O => \read_out_cond60_carry__0_i_6_n_0\
    );
\read_out_cond60_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_out_cond60_carry__0_i_8_n_0\,
      CO(3 downto 0) => \NLW_read_out_cond60_carry__0_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_read_out_cond60_carry__0_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => hlength_2(12),
      S(3 downto 1) => B"000",
      S(0) => \read_out_cond60_carry__0_i_9_n_0\
    );
\read_out_cond60_carry__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond60_carry_i_9_n_0,
      CO(3) => \read_out_cond60_carry__0_i_8_n_0\,
      CO(2) => \read_out_cond60_carry__0_i_8_n_1\,
      CO(1) => \read_out_cond60_carry__0_i_8_n_2\,
      CO(0) => \read_out_cond60_carry__0_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hlength_1(11 downto 8),
      O(3 downto 0) => hlength_2(11 downto 8),
      S(3) => \read_out_cond60_carry__0_i_10_n_0\,
      S(2) => \read_out_cond60_carry__0_i_11_n_0\,
      S(1) => \read_out_cond60_carry__0_i_12_n_0\,
      S(0) => \read_out_cond60_carry__0_i_13_n_0\
    );
\read_out_cond60_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(12),
      O => \read_out_cond60_carry__0_i_9_n_0\
    );
read_out_cond60_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => hlength_2(7),
      I2 => pixel_counter(6),
      I3 => hlength_2(6),
      O => read_out_cond60_carry_i_1_n_0
    );
read_out_cond60_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => read_out_cond60_carry_i_10_n_0,
      CO(2) => read_out_cond60_carry_i_10_n_1,
      CO(1) => read_out_cond60_carry_i_10_n_2,
      CO(0) => read_out_cond60_carry_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 1) => hlength_1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => hlength_2(3 downto 0),
      S(3) => read_out_cond60_carry_i_15_n_0,
      S(2) => read_out_cond60_carry_i_16_n_0,
      S(1) => read_out_cond60_carry_i_17_n_0,
      S(0) => hlength_1(0)
    );
read_out_cond60_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(7),
      O => read_out_cond60_carry_i_11_n_0
    );
read_out_cond60_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(6),
      O => read_out_cond60_carry_i_12_n_0
    );
read_out_cond60_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(5),
      O => read_out_cond60_carry_i_13_n_0
    );
read_out_cond60_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(4),
      O => read_out_cond60_carry_i_14_n_0
    );
read_out_cond60_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(3),
      O => read_out_cond60_carry_i_15_n_0
    );
read_out_cond60_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(2),
      O => read_out_cond60_carry_i_16_n_0
    );
read_out_cond60_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(1),
      O => read_out_cond60_carry_i_17_n_0
    );
read_out_cond60_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => hlength_2(5),
      I2 => pixel_counter(4),
      I3 => hlength_2(4),
      O => read_out_cond60_carry_i_2_n_0
    );
read_out_cond60_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(3),
      I1 => hlength_2(3),
      I2 => pixel_counter(2),
      I3 => hlength_2(2),
      O => read_out_cond60_carry_i_3_n_0
    );
read_out_cond60_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => hlength_2(1),
      I2 => pixel_counter(0),
      I3 => hlength_2(0),
      O => read_out_cond60_carry_i_4_n_0
    );
read_out_cond60_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(7),
      I1 => pixel_counter(7),
      I2 => hlength_2(6),
      I3 => pixel_counter(6),
      O => read_out_cond60_carry_i_5_n_0
    );
read_out_cond60_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(5),
      I1 => pixel_counter(5),
      I2 => hlength_2(4),
      I3 => pixel_counter(4),
      O => read_out_cond60_carry_i_6_n_0
    );
read_out_cond60_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(3),
      I1 => pixel_counter(3),
      I2 => hlength_2(2),
      I3 => pixel_counter(2),
      O => read_out_cond60_carry_i_7_n_0
    );
read_out_cond60_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(1),
      I1 => pixel_counter(1),
      I2 => hlength_2(0),
      I3 => pixel_counter(0),
      O => read_out_cond60_carry_i_8_n_0
    );
read_out_cond60_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond60_carry_i_10_n_0,
      CO(3) => read_out_cond60_carry_i_9_n_0,
      CO(2) => read_out_cond60_carry_i_9_n_1,
      CO(1) => read_out_cond60_carry_i_9_n_2,
      CO(0) => read_out_cond60_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => hlength_1(7 downto 4),
      O(3 downto 0) => hlength_2(7 downto 4),
      S(3) => read_out_cond60_carry_i_11_n_0,
      S(2) => read_out_cond60_carry_i_12_n_0,
      S(1) => read_out_cond60_carry_i_13_n_0,
      S(0) => read_out_cond60_carry_i_14_n_0
    );
read_out_cond81_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => read_out_cond81_carry_n_0,
      CO(2) => read_out_cond81_carry_n_1,
      CO(1) => read_out_cond81_carry_n_2,
      CO(0) => read_out_cond81_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_read_out_cond81_carry_O_UNCONNECTED(3 downto 0),
      S(3) => read_out_cond81_carry_i_1_n_0,
      S(2) => read_out_cond81_carry_i_2_n_0,
      S(1) => read_out_cond81_carry_i_3_n_0,
      S(0) => read_out_cond81_carry_i_4_n_0
    );
\read_out_cond81_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => read_out_cond81_carry_n_0,
      CO(3 downto 1) => \NLW_read_out_cond81_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa21_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_read_out_cond81_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \read_out_cond81_carry__0_i_1_n_0\
    );
\read_out_cond81_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter_1(12),
      I1 => pixel_counter(12),
      O => \read_out_cond81_carry__0_i_1_n_0\
    );
read_out_cond81_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter(10),
      I1 => pixel_counter_1(10),
      I2 => pixel_counter(11),
      I3 => pixel_counter_1(11),
      I4 => pixel_counter_1(9),
      I5 => pixel_counter(9),
      O => read_out_cond81_carry_i_1_n_0
    );
read_out_cond81_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter(6),
      I1 => pixel_counter_1(6),
      I2 => pixel_counter(7),
      I3 => pixel_counter_1(7),
      I4 => pixel_counter_1(8),
      I5 => pixel_counter(8),
      O => read_out_cond81_carry_i_2_n_0
    );
read_out_cond81_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter(4),
      I1 => pixel_counter_1(4),
      I2 => pixel_counter(5),
      I3 => pixel_counter_1(5),
      I4 => pixel_counter_1(3),
      I5 => pixel_counter(3),
      O => read_out_cond81_carry_i_3_n_0
    );
read_out_cond81_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => pixel_counter_1(1),
      I2 => pixel_counter(0),
      I3 => numofpixels_1(0),
      I4 => pixel_counter_1(2),
      I5 => pixel_counter(2),
      O => read_out_cond81_carry_i_4_n_0
    );
valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAEAAAE"
    )
        port map (
      I0 => valid_i_2_n_0,
      I1 => valid_i_3_n_0,
      I2 => valid_i_4_n_0,
      I3 => valid_i_5_n_0,
      I4 => valid_i_6_n_0,
      I5 => valid_i_7_n_0,
      O => valid_output
    );
valid_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => pixel_counter(10),
      I2 => pixel_counter(11),
      I3 => pixel_counter(0),
      I4 => pixel_counter(12),
      O => valid_i_10_n_0
    );
valid_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => pixel_counter(12),
      O => valid_i_12_n_0
    );
valid_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(11),
      I1 => numofpixels_1(11),
      I2 => numofpixels_1(10),
      I3 => pixel_counter(10),
      O => valid_i_13_n_0
    );
valid_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(9),
      I1 => numofpixels_1(9),
      I2 => numofpixels_1(8),
      I3 => pixel_counter(8),
      O => valid_i_14_n_0
    );
valid_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter(12),
      I1 => numofpixels_1(12),
      O => valid_i_15_n_0
    );
valid_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(11),
      I1 => pixel_counter(11),
      I2 => numofpixels_1(10),
      I3 => pixel_counter(10),
      O => valid_i_16_n_0
    );
valid_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(9),
      I1 => pixel_counter(9),
      I2 => numofpixels_1(8),
      I3 => pixel_counter(8),
      O => valid_i_17_n_0
    );
valid_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(7),
      I1 => numofpixels_1(7),
      I2 => numofpixels_1(6),
      I3 => pixel_counter(6),
      O => valid_i_18_n_0
    );
valid_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(5),
      I1 => numofpixels_1(5),
      I2 => numofpixels_1(4),
      I3 => pixel_counter(4),
      O => valid_i_19_n_0
    );
valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAAAAA"
    )
        port map (
      I0 => vstart_output,
      I1 => equa28_relop1,
      I2 => equa31_relop1,
      I3 => equal14_relop1,
      I4 => equal13_relop1,
      I5 => \valid_reg__0\,
      O => valid_i_2_n_0
    );
valid_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(3),
      I1 => numofpixels_1(3),
      I2 => numofpixels_1(2),
      I3 => pixel_counter(2),
      O => valid_i_20_n_0
    );
valid_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixel_counter(1),
      I1 => numofpixels_1(1),
      I2 => numofpixels_1(0),
      I3 => pixel_counter(0),
      O => valid_i_21_n_0
    );
valid_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(7),
      I1 => pixel_counter(7),
      I2 => numofpixels_1(6),
      I3 => pixel_counter(6),
      O => valid_i_22_n_0
    );
valid_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(5),
      I1 => pixel_counter(5),
      I2 => numofpixels_1(4),
      I3 => pixel_counter(4),
      O => valid_i_23_n_0
    );
valid_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(3),
      I1 => pixel_counter(3),
      I2 => numofpixels_1(2),
      I3 => pixel_counter(2),
      O => valid_i_24_n_0
    );
valid_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => pixel_counter(0),
      I2 => numofpixels_1(1),
      I3 => pixel_counter(1),
      O => valid_i_25_n_0
    );
valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => equa28_relop1,
      I1 => equa31_relop1,
      I2 => equal14_relop1,
      I3 => equal13_relop1,
      O => valid_i_3_n_0
    );
valid_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \valid_reg__0\,
      I1 => larger1_relop1,
      I2 => equa7_relop1,
      O => valid_i_4_n_0
    );
valid_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \line_counter_reg_n_0_[0]\,
      I1 => \data_out_tmp[23]_i_3_n_0\,
      I2 => \^pixel_counter_reg[8]_0\,
      O => valid_i_5_n_0
    );
valid_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \data_out_tmp[23]_i_3_n_0\,
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      O => valid_i_6_n_0
    );
valid_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => valid_i_9_n_0,
      I1 => valid_i_10_n_0,
      I2 => pixel_counter(8),
      I3 => pixel_counter(7),
      I4 => pixel_counter(6),
      O => valid_i_7_n_0
    );
valid_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixel_counter(4),
      I1 => pixel_counter(3),
      I2 => pixel_counter(2),
      I3 => pixel_counter(5),
      I4 => pixel_counter(1),
      O => valid_i_9_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => valid_output,
      Q => \^valid_reg_0\
    );
valid_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_reg_i_11_n_0,
      CO(2) => valid_reg_i_11_n_1,
      CO(1) => valid_reg_i_11_n_2,
      CO(0) => valid_reg_i_11_n_3,
      CYINIT => '1',
      DI(3) => valid_i_18_n_0,
      DI(2) => valid_i_19_n_0,
      DI(1) => valid_i_20_n_0,
      DI(0) => valid_i_21_n_0,
      O(3 downto 0) => NLW_valid_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => valid_i_22_n_0,
      S(2) => valid_i_23_n_0,
      S(1) => valid_i_24_n_0,
      S(0) => valid_i_25_n_0
    );
valid_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => valid_reg_i_11_n_0,
      CO(3) => NLW_valid_reg_i_8_CO_UNCONNECTED(3),
      CO(2) => equa7_relop1,
      CO(1) => valid_reg_i_8_n_2,
      CO(0) => valid_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => valid_i_12_n_0,
      DI(1) => valid_i_13_n_0,
      DI(0) => valid_i_14_n_0,
      O(3 downto 0) => NLW_valid_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => valid_i_15_n_0,
      S(1) => valid_i_16_n_0,
      S(0) => valid_i_17_n_0
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => stream_in_user_valid,
      Q => \valid_reg__0\
    );
vend_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vend_reg0_carry_n_0,
      CO(2) => vend_reg0_carry_n_1,
      CO(1) => vend_reg0_carry_n_2,
      CO(0) => vend_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vend_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vend_reg0_carry_i_1_n_0,
      S(2) => vend_reg0_carry_i_2_n_0,
      S(1) => vend_reg0_carry_i_3_n_0,
      S(0) => vend_reg0_carry_i_4_n_0
    );
\vend_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vend_reg0_carry_n_0,
      CO(3 downto 1) => \NLW_vend_reg0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa26_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vend_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \vend_reg0_carry__0_i_1_n_0\
    );
\vend_reg0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \vend_reg0_carry__0_i_1_n_0\
    );
vend_reg0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(11),
      I1 => \line_counter_reg_n_0_[11]\,
      I2 => \line_counter_reg_n_0_[10]\,
      I3 => numoflines_1(10),
      I4 => numoflines_1(9),
      I5 => \line_counter_reg_n_0_[9]\,
      O => vend_reg0_carry_i_1_n_0
    );
vend_reg0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(7),
      I1 => \line_counter_reg_n_0_[7]\,
      I2 => \line_counter_reg_n_0_[6]\,
      I3 => numoflines_1(6),
      I4 => numoflines_1(8),
      I5 => \line_counter_reg_n_0_[8]\,
      O => vend_reg0_carry_i_2_n_0
    );
vend_reg0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(5),
      I1 => \line_counter_reg_n_0_[5]\,
      I2 => \line_counter_reg_n_0_[4]\,
      I3 => numoflines_1(4),
      I4 => numoflines_1(3),
      I5 => \line_counter_reg_n_0_[3]\,
      O => vend_reg0_carry_i_3_n_0
    );
vend_reg0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => numoflines_1(1),
      I1 => \line_counter_reg_n_0_[1]\,
      I2 => \line_counter_reg_n_0_[0]\,
      I3 => numoflines_1(0),
      I4 => numoflines_1(2),
      I5 => \line_counter_reg_n_0_[2]\,
      O => vend_reg0_carry_i_4_n_0
    );
\vlength_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(0),
      Q => vlength_1(0)
    );
\vlength_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(10),
      Q => vlength_1(10)
    );
\vlength_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(11),
      Q => vlength_1(11)
    );
\vlength_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(12),
      Q => vlength_1(12)
    );
\vlength_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(1),
      Q => vlength_1(1)
    );
\vlength_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(2),
      Q => vlength_1(2)
    );
\vlength_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(3),
      Q => vlength_1(3)
    );
\vlength_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(4),
      Q => vlength_1(4)
    );
\vlength_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(5),
      Q => vlength_1(5)
    );
\vlength_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(6),
      Q => vlength_1(6)
    );
\vlength_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(7),
      Q => vlength_1(7)
    );
\vlength_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(8),
      Q => vlength_1(8)
    );
\vlength_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(9),
      Q => vlength_1(9)
    );
vlength_buf_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vlength_buf_1_carry_n_0,
      CO(2) => vlength_buf_1_carry_n_1,
      CO(1) => vlength_buf_1_carry_n_2,
      CO(0) => vlength_buf_1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(3 downto 0),
      O(3 downto 0) => vlength_buf_1(3 downto 0),
      S(3 downto 0) => \vlength_1_reg[3]_0\(3 downto 0)
    );
\vlength_buf_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vlength_buf_1_carry_n_0,
      CO(3) => \vlength_buf_1_carry__0_n_0\,
      CO(2) => \vlength_buf_1_carry__0_n_1\,
      CO(1) => \vlength_buf_1_carry__0_n_2\,
      CO(0) => \vlength_buf_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(7 downto 4),
      O(3 downto 0) => vlength_buf_1(7 downto 4),
      S(3 downto 0) => \vlength_1_reg[7]_0\(3 downto 0)
    );
\vlength_buf_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vlength_buf_1_carry__0_n_0\,
      CO(3) => \vlength_buf_1_carry__1_n_0\,
      CO(2) => \vlength_buf_1_carry__1_n_1\,
      CO(1) => \vlength_buf_1_carry__1_n_2\,
      CO(0) => \vlength_buf_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(11 downto 8),
      O(3 downto 0) => vlength_buf_1(11 downto 8),
      S(3 downto 0) => \vlength_1_reg[11]_0\(3 downto 0)
    );
\vlength_buf_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vlength_buf_1_carry__1_n_0\,
      CO(3 downto 0) => \NLW_vlength_buf_1_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vlength_buf_1_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => vlength_buf_1(12),
      S(3 downto 1) => B"000",
      S(0) => \vlength_1_reg[12]_0\(0)
    );
vstart_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vstart_output,
      Q => user_ctrl_vStart
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder is
  port (
    read_reg_ip_timestamp : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_axi_enable : out STD_LOGIC;
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_ACLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_reg_axi_enable_1_1_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0);
  \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(12 downto 0);
  \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12 downto 0);
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      Q => \^q\(0)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(10),
      Q => \^q\(10)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(11),
      Q => \^q\(11)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(12),
      Q => \^q\(12)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(1),
      Q => \^q\(1)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(2),
      Q => \^q\(2)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(3),
      PRE => reset_out,
      Q => \^q\(3)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(4),
      PRE => reset_out,
      Q => \^q\(4)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(5),
      Q => \^q\(5)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(6),
      Q => \^q\(6)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(7),
      Q => \^q\(7)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(8),
      PRE => reset_out,
      Q => \^q\(8)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(9),
      Q => \^q\(9)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(10),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(10)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(11),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(11)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(12),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(1),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(1)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(2),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(2)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(3),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(3)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(4),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(4)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(5),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(5)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(6),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(6)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(7),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(7)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(8),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(8)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(9),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(9)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(0)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(10),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(10)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(11),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(11)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(12),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(12)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(1),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(1)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(2),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(2)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(3),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(3)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(4),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(4)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(5),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(5)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(6),
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(6)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(7),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(7)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(8),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(8)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => E(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(9),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(9)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(10),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(11),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(12),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(1),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(2),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(3),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(4),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(5),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(6),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(7),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(8),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(9),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9)
    );
data_reg_axi_enable_1_1_reg: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      D => data_reg_axi_enable_1_1_reg_0,
      PRE => reset_out,
      Q => write_axi_enable
    );
\hlength_buf_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(7),
      I1 => \^q\(7),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(3)
    );
\hlength_buf_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(6),
      I1 => \^q\(6),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(2)
    );
\hlength_buf_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(5),
      I1 => \^q\(5),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(1)
    );
\hlength_buf_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(4),
      I1 => \^q\(4),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(0)
    );
\hlength_buf_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(11),
      I1 => \^q\(11),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(3)
    );
\hlength_buf_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(10),
      I1 => \^q\(10),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(2)
    );
\hlength_buf_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(9),
      I1 => \^q\(9),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(1)
    );
\hlength_buf_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(8),
      I1 => \^q\(8),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(0)
    );
\hlength_buf_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(12),
      O => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(0)
    );
hlength_buf_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(3),
      I1 => \^q\(3),
      O => S(3)
    );
hlength_buf_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(2),
      I1 => \^q\(2),
      O => S(2)
    );
hlength_buf_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(1),
      I1 => \^q\(1),
      O => S(1)
    );
hlength_buf_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(0),
      I1 => \^q\(0),
      O => S(0)
    );
\read_reg_ip_timestamp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset_out,
      D => '1',
      Q => read_reg_ip_timestamp(0)
    );
\vlength_buf_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(7),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(3)
    );
\vlength_buf_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(6),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(2)
    );
\vlength_buf_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(5),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(1)
    );
\vlength_buf_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(4),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(0)
    );
\vlength_buf_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(11),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(3)
    );
\vlength_buf_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(10),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(2)
    );
\vlength_buf_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(9),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(1)
    );
\vlength_buf_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(8),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(0)
    );
\vlength_buf_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12),
      I1 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12),
      O => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(0)
    );
vlength_buf_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(3),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(3)
    );
vlength_buf_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(2),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(2)
    );
vlength_buf_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(1),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(1)
    );
vlength_buf_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module is
  port (
    FSM_sequential_axi_lite_rstate_reg_0 : out STD_LOGIC;
    wr_enb_1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_enb_1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_enb_1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    \FSM_onehot_axi_lite_wstate_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_AWREADY : out STD_LOGIC;
    \wdata_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wdata_reg[0]_0\ : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    reset_in : out STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \AXI4_Lite_RDATA_tmp_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \AXI4_Lite_RDATA_tmp_reg[12]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \AXI4_Lite_RDATA_tmp_reg[12]_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    read_reg_ip_timestamp : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_axi_enable : in STD_LOGIC;
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module is
  signal \AXI4_Lite_RDATA_tmp[0]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_6_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_7_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[0]_i_8_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[10]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[10]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[10]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[10]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_13_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_15_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[1]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[1]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[1]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[1]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[2]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[2]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[2]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_10_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_7_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[30]_i_9_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[3]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[3]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[3]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[4]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[4]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[4]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[4]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[5]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[5]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[5]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[6]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[6]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[6]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[7]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[7]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[8]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[8]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[8]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[8]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[9]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[9]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_tmp[9]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_axi_lite_wstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \^fsm_sequential_axi_lite_rstate_reg_0\ : STD_LOGIC;
  signal aw_transfer : STD_LOGIC;
  signal axi_lite_rstate_next : STD_LOGIC;
  signal axi_lite_wstate_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_read : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\ : STD_LOGIC;
  signal data_reg_axi_enable_1_1_i_2_n_0 : STD_LOGIC;
  signal data_reg_axi_enable_1_1_i_3_n_0 : STD_LOGIC;
  signal data_reg_axi_enable_1_1_i_4_n_0 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal soft_reset : STD_LOGIC;
  signal soft_reset_i_2_n_0 : STD_LOGIC;
  signal soft_reset_i_3_n_0 : STD_LOGIC;
  signal soft_reset_i_4_n_0 : STD_LOGIC;
  signal strobe_sw : STD_LOGIC;
  signal top_rd_enb : STD_LOGIC;
  signal top_wr_enb : STD_LOGIC;
  signal w_transfer : STD_LOGIC;
  signal w_transfer_and_wstrb : STD_LOGIC;
  signal \^wdata_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI4_Lite_ARREADY_INST_0 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of AXI4_Lite_AWREADY_INST_0 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[10]_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[11]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[12]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[12]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[12]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[12]_i_7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[1]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[2]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[2]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[30]_i_5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[30]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[3]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[3]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[4]_i_5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[5]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[5]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[6]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[6]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[7]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[8]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[9]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_tmp[9]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_lite_wstate[1]_i_1\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[0]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[1]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[2]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute SOFT_HLUTNM of FSM_sequential_axi_lite_rstate_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES of FSM_sequential_axi_lite_rstate_reg : label is "iSTATE:0,iSTATE0:1";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of data_reg_axi_enable_1_1_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of data_reg_axi_enable_1_1_i_3 : label is "soft_lutpair86";
begin
  \FSM_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0) <= \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0);
  FSM_sequential_axi_lite_rstate_reg_0 <= \^fsm_sequential_axi_lite_rstate_reg_0\;
  \wdata_reg[12]_0\(12 downto 0) <= \^wdata_reg[12]_0\(12 downto 0);
AXI4_Lite_ARREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I1 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I2 => AXI4_Lite_AWVALID,
      O => AXI4_Lite_ARREADY
    );
AXI4_Lite_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      O => AXI4_Lite_AWREADY
    );
\AXI4_Lite_RDATA_tmp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFAAA"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[0]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[0]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[0]_i_4_n_0\,
      I3 => Q(0),
      I4 => \AXI4_Lite_RDATA_tmp[0]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[0]_i_6_n_0\,
      O => data_read(0)
    );
\AXI4_Lite_RDATA_tmp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100010001000FF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(0),
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      O => \AXI4_Lite_RDATA_tmp[0]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => write_axi_enable,
      I1 => \AXI4_Lite_RDATA_tmp[0]_i_7_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[0]_i_8_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(0),
      O => \AXI4_Lite_RDATA_tmp[0]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEFFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I1 => sel0(1),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(1),
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[0]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_13_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      O => \AXI4_Lite_RDATA_tmp[0]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(0),
      O => \AXI4_Lite_RDATA_tmp[0]_i_6_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => data_reg_axi_enable_1_1_i_4_n_0,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I2 => data_reg_axi_enable_1_1_i_3_n_0,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\,
      O => \AXI4_Lite_RDATA_tmp[0]_i_7_n_0\
    );
\AXI4_Lite_RDATA_tmp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEFEFEF"
    )
        port map (
      I0 => data_reg_axi_enable_1_1_i_4_n_0,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\,
      I3 => AXI4_Lite_ARADDR(2),
      I4 => AXI4_Lite_ARVALID,
      I5 => sel0(2),
      O => \AXI4_Lite_RDATA_tmp[0]_i_8_n_0\
    );
\AXI4_Lite_RDATA_tmp[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFAAAAAAAA"
    )
        port map (
      I0 => data_read(30),
      I1 => \AXI4_Lite_RDATA_tmp[10]_i_2_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[10]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[10]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[10]_i_5_n_0\,
      O => data_read(10)
    );
\AXI4_Lite_RDATA_tmp[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => Q(10),
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[10]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFE0FFEEFFEE"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(10),
      O => \AXI4_Lite_RDATA_tmp[10]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(10),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[10]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(10),
      O => \AXI4_Lite_RDATA_tmp[10]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFAAAAAAAA"
    )
        port map (
      I0 => data_read(30),
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_2_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[11]_i_5_n_0\,
      O => data_read(11)
    );
\AXI4_Lite_RDATA_tmp[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => Q(11),
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[11]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFE0FFEEFFEE"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(11),
      O => \AXI4_Lite_RDATA_tmp[11]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(11),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[11]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(11),
      O => \AXI4_Lite_RDATA_tmp[11]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEFFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\,
      I1 => sel0(5),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(5),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      O => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => sel0(0),
      I1 => AXI4_Lite_ARVALID,
      I2 => AXI4_Lite_ARADDR(0),
      I3 => data_reg_axi_enable_1_1_i_3_n_0,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      O => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\
    );
\AXI4_Lite_RDATA_tmp[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => data_reg_axi_enable_1_1_i_4_n_0,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I3 => AXI4_Lite_ARADDR(1),
      I4 => AXI4_Lite_ARVALID,
      I5 => sel0(1),
      O => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(12),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(12)
    );
\AXI4_Lite_RDATA_tmp[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(0),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(0),
      I3 => AXI4_Lite_ARADDR(5),
      I4 => sel0(5),
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => sel0(2),
      I1 => AXI4_Lite_ARADDR(2),
      I2 => sel0(1),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(1),
      O => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sel0(11),
      I1 => AXI4_Lite_ARADDR(11),
      I2 => sel0(8),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(8),
      O => \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(5),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(5),
      O => \AXI4_Lite_RDATA_tmp[12]_i_13_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(0),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(0),
      O => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => sel0(9),
      I1 => AXI4_Lite_ARADDR(9),
      I2 => sel0(10),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(10),
      O => \AXI4_Lite_RDATA_tmp[12]_i_15_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(12),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(12),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(12),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_12_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_13_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => sel0(1),
      I1 => AXI4_Lite_ARVALID,
      I2 => AXI4_Lite_ARADDR(1),
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => sel0(1),
      I1 => AXI4_Lite_ARADDR(1),
      I2 => sel0(2),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(2),
      O => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_7_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\
    );
\AXI4_Lite_RDATA_tmp[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47034400"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(4),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(4),
      I3 => AXI4_Lite_ARADDR(3),
      I4 => sel0(3),
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_15_n_0\,
      O => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\
    );
\AXI4_Lite_RDATA_tmp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFAAAAAAAA"
    )
        port map (
      I0 => data_read(30),
      I1 => \AXI4_Lite_RDATA_tmp[1]_i_2_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[1]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[1]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[1]_i_5_n_0\,
      O => data_read(1)
    );
\AXI4_Lite_RDATA_tmp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => Q(1),
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[1]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFE0FFEEFFEE"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(1),
      O => \AXI4_Lite_RDATA_tmp[1]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(1),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[1]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(1),
      O => \AXI4_Lite_RDATA_tmp[1]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[2]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[2]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[2]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(2),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(2)
    );
\AXI4_Lite_RDATA_tmp[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(2),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[2]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(2),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[2]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(2),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[2]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => AXI4_Lite_ARVALID,
      I1 => AXI4_Lite_AWVALID,
      I2 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I3 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      O => top_rd_enb
    );
\AXI4_Lite_RDATA_tmp[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sel0(11),
      I1 => AXI4_Lite_ARADDR(11),
      I2 => sel0(10),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(10),
      O => \AXI4_Lite_RDATA_tmp[30]_i_10_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => read_reg_ip_timestamp(0),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\,
      O => data_read(30)
    );
\AXI4_Lite_RDATA_tmp[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_7_n_0\,
      I1 => AXI4_Lite_ARADDR(3),
      I2 => AXI4_Lite_ARVALID,
      I3 => sel0(3),
      I4 => AXI4_Lite_ARADDR(0),
      I5 => sel0(0),
      O => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\,
      I1 => AXI4_Lite_ARADDR(9),
      I2 => AXI4_Lite_ARVALID,
      I3 => sel0(9),
      I4 => AXI4_Lite_ARADDR(8),
      I5 => sel0(8),
      O => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(2),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(2),
      O => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(1),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(1),
      O => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB8FFFFFFFF"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(5),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(5),
      I3 => AXI4_Lite_ARADDR(4),
      I4 => sel0(4),
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_9_n_0\,
      O => \AXI4_Lite_RDATA_tmp[30]_i_7_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(12),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(12),
      I3 => AXI4_Lite_ARADDR(13),
      I4 => sel0(13),
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_10_n_0\,
      O => \AXI4_Lite_RDATA_tmp[30]_i_8_n_0\
    );
\AXI4_Lite_RDATA_tmp[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sel0(7),
      I1 => AXI4_Lite_ARADDR(7),
      I2 => sel0(6),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(6),
      O => \AXI4_Lite_RDATA_tmp[30]_i_9_n_0\
    );
\AXI4_Lite_RDATA_tmp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[3]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[3]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[3]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(3),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(3)
    );
\AXI4_Lite_RDATA_tmp[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(3),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[3]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(3),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[3]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(3),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[3]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAABBBB"
    )
        port map (
      I0 => data_read(30),
      I1 => \AXI4_Lite_RDATA_tmp[4]_i_2_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[4]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[4]_i_4_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[4]_i_5_n_0\,
      O => data_read(4)
    );
\AXI4_Lite_RDATA_tmp[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(4),
      O => \AXI4_Lite_RDATA_tmp[4]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => Q(4),
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[4]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000101010FF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(4),
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[4]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(4),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[4]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[5]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[5]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[5]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(5),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(5)
    );
\AXI4_Lite_RDATA_tmp[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(5),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[5]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(5),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[5]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(5),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[5]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[6]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[6]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[6]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(6),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(6)
    );
\AXI4_Lite_RDATA_tmp[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(6),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[6]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(6),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[6]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(6),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[6]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[7]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[7]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[7]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(7),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(7)
    );
\AXI4_Lite_RDATA_tmp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(7),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[7]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(7),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[7]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(7),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[7]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAABBBB"
    )
        port map (
      I0 => data_read(30),
      I1 => \AXI4_Lite_RDATA_tmp[8]_i_2_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[8]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[8]_i_4_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[8]_i_5_n_0\,
      O => data_read(8)
    );
\AXI4_Lite_RDATA_tmp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(8),
      O => \AXI4_Lite_RDATA_tmp[8]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I3 => Q(8),
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_7_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[8]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000101010FF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(8),
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[11]_i_6_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[8]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(8),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[8]_i_5_n_0\
    );
\AXI4_Lite_RDATA_tmp[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFF00"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[9]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[9]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[9]_i_4_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp_reg[12]_1\(9),
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[12]_i_6_n_0\,
      O => data_read(9)
    );
\AXI4_Lite_RDATA_tmp[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_0\(9),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_7_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \AXI4_Lite_RDATA_tmp[9]_i_2_n_0\
    );
\AXI4_Lite_RDATA_tmp[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(9),
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_9_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[12]_i_10_n_0\,
      I4 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      O => \AXI4_Lite_RDATA_tmp[9]_i_3_n_0\
    );
\AXI4_Lite_RDATA_tmp[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp_reg[12]_2\(9),
      I1 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[12]_i_11_n_0\,
      I3 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      O => \AXI4_Lite_RDATA_tmp[9]_i_4_n_0\
    );
\AXI4_Lite_RDATA_tmp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(0),
      Q => AXI4_Lite_RDATA(0)
    );
\AXI4_Lite_RDATA_tmp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(10),
      Q => AXI4_Lite_RDATA(10)
    );
\AXI4_Lite_RDATA_tmp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(11),
      Q => AXI4_Lite_RDATA(11)
    );
\AXI4_Lite_RDATA_tmp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(12),
      Q => AXI4_Lite_RDATA(12)
    );
\AXI4_Lite_RDATA_tmp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(1),
      Q => AXI4_Lite_RDATA(1)
    );
\AXI4_Lite_RDATA_tmp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(2),
      Q => AXI4_Lite_RDATA(2)
    );
\AXI4_Lite_RDATA_tmp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(30),
      Q => AXI4_Lite_RDATA(13)
    );
\AXI4_Lite_RDATA_tmp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(3),
      Q => AXI4_Lite_RDATA(3)
    );
\AXI4_Lite_RDATA_tmp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(4),
      Q => AXI4_Lite_RDATA(4)
    );
\AXI4_Lite_RDATA_tmp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(5),
      Q => AXI4_Lite_RDATA(5)
    );
\AXI4_Lite_RDATA_tmp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(6),
      Q => AXI4_Lite_RDATA(6)
    );
\AXI4_Lite_RDATA_tmp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(7),
      Q => AXI4_Lite_RDATA(7)
    );
\AXI4_Lite_RDATA_tmp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(8),
      Q => AXI4_Lite_RDATA(8)
    );
\AXI4_Lite_RDATA_tmp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(9),
      Q => AXI4_Lite_RDATA(9)
    );
\FSM_onehot_axi_lite_wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1),
      I1 => AXI4_Lite_BREADY,
      I2 => AXI4_Lite_AWVALID,
      I3 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I4 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      O => axi_lite_wstate_next(0)
    );
\FSM_onehot_axi_lite_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I2 => AXI4_Lite_AWVALID,
      I3 => AXI4_Lite_WVALID,
      I4 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      O => axi_lite_wstate_next(1)
    );
\FSM_onehot_axi_lite_wstate[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI4_Lite_ARESETN,
      O => reset
    );
\FSM_onehot_axi_lite_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      I1 => AXI4_Lite_WVALID,
      I2 => AXI4_Lite_BREADY,
      I3 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1),
      O => axi_lite_wstate_next(2)
    );
\FSM_onehot_axi_lite_wstate_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      D => axi_lite_wstate_next(0),
      PRE => reset,
      Q => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\
    );
\FSM_onehot_axi_lite_wstate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_wstate_next(1),
      Q => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0)
    );
\FSM_onehot_axi_lite_wstate_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_wstate_next(2),
      Q => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1)
    );
FSM_sequential_axi_lite_rstate_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744444"
    )
        port map (
      I0 => AXI4_Lite_RREADY,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I2 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I3 => AXI4_Lite_AWVALID,
      I4 => AXI4_Lite_ARVALID,
      O => axi_lite_rstate_next
    );
FSM_sequential_axi_lite_rstate_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_rstate_next,
      Q => \^fsm_sequential_axi_lite_rstate_reg_0\
    );
\data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => top_wr_enb,
      I1 => \AXI4_Lite_RDATA_tmp[0]_i_4_n_0\,
      O => wr_enb_1_reg_2(0)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => top_wr_enb,
      I1 => \AXI4_Lite_RDATA_tmp[0]_i_5_n_0\,
      O => wr_enb_1_reg_1(0)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => top_wr_enb,
      I1 => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\,
      O => E(0)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEFFFF"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[30]_i_3_n_0\,
      I1 => sel0(2),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(2),
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\,
      I5 => \AXI4_Lite_RDATA_tmp[30]_i_4_n_0\,
      O => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\
    );
\data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => top_wr_enb,
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_5_n_0\,
      O => wr_enb_1_reg_0(0)
    );
data_reg_axi_enable_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^wdata_reg[12]_0\(0),
      I1 => top_wr_enb,
      I2 => data_reg_axi_enable_1_1_i_2_n_0,
      I3 => write_axi_enable,
      O => \wdata_reg[0]_0\
    );
data_reg_axi_enable_1_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_tmp[12]_i_8_n_0\,
      I1 => \AXI4_Lite_RDATA_tmp[12]_i_14_n_0\,
      I2 => \AXI4_Lite_RDATA_tmp[30]_i_6_n_0\,
      I3 => data_reg_axi_enable_1_1_i_3_n_0,
      I4 => \AXI4_Lite_RDATA_tmp[30]_i_5_n_0\,
      I5 => data_reg_axi_enable_1_1_i_4_n_0,
      O => data_reg_axi_enable_1_1_i_2_n_0
    );
data_reg_axi_enable_1_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(3),
      I1 => AXI4_Lite_ARVALID,
      I2 => sel0(3),
      O => data_reg_axi_enable_1_1_i_3_n_0
    );
data_reg_axi_enable_1_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sel0(8),
      I1 => AXI4_Lite_ARADDR(8),
      I2 => sel0(9),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(9),
      O => data_reg_axi_enable_1_1_i_4_n_0
    );
reset_pipe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => AXI4_Lite_ARESETN,
      I1 => soft_reset,
      I2 => IPCORE_RESETN,
      O => reset_in
    );
soft_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => soft_reset_i_2_n_0,
      I1 => sel0(10),
      I2 => sel0(9),
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => soft_reset_i_3_n_0,
      O => strobe_sw
    );
soft_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(6),
      I2 => sel0(8),
      I3 => sel0(7),
      O => soft_reset_i_2_n_0
    );
soft_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(3),
      I1 => top_wr_enb,
      I2 => sel0(12),
      I3 => sel0(13),
      I4 => soft_reset_i_4_n_0,
      O => soft_reset_i_3_n_0
    );
soft_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^wdata_reg[12]_0\(0),
      I1 => sel0(5),
      I2 => sel0(2),
      I3 => sel0(1),
      O => soft_reset_i_4_n_0
    );
soft_reset_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => strobe_sw,
      Q => soft_reset
    );
\waddr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AXI4_Lite_AWVALID,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I2 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      O => aw_transfer
    );
\waddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(8),
      Q => sel0(8)
    );
\waddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(9),
      Q => sel0(9)
    );
\waddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(10),
      Q => sel0(10)
    );
\waddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(11),
      Q => sel0(11)
    );
\waddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(12),
      Q => sel0(12)
    );
\waddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(13),
      Q => sel0(13)
    );
\waddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(0),
      Q => sel0(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(1),
      Q => sel0(1)
    );
\waddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(2),
      Q => sel0(2)
    );
\waddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(3),
      Q => sel0(3)
    );
\waddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(4),
      Q => sel0(4)
    );
\waddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(5),
      Q => sel0(5)
    );
\waddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(6),
      Q => sel0(6)
    );
\waddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(7),
      Q => sel0(7)
    );
\wdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AXI4_Lite_WVALID,
      I1 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      O => w_transfer
    );
\wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(0),
      Q => \^wdata_reg[12]_0\(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(10),
      Q => \^wdata_reg[12]_0\(10)
    );
\wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(11),
      Q => \^wdata_reg[12]_0\(11)
    );
\wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(12),
      Q => \^wdata_reg[12]_0\(12)
    );
\wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(1),
      Q => \^wdata_reg[12]_0\(1)
    );
\wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(2),
      Q => \^wdata_reg[12]_0\(2)
    );
\wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(3),
      Q => \^wdata_reg[12]_0\(3)
    );
\wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(4),
      Q => \^wdata_reg[12]_0\(4)
    );
\wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(5),
      Q => \^wdata_reg[12]_0\(5)
    );
\wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(6),
      Q => \^wdata_reg[12]_0\(6)
    );
\wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(7),
      Q => \^wdata_reg[12]_0\(7)
    );
\wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(8),
      Q => \^wdata_reg[12]_0\(8)
    );
\wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(9),
      Q => \^wdata_reg[12]_0\(9)
    );
wr_enb_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      I1 => AXI4_Lite_WVALID,
      I2 => AXI4_Lite_WSTRB(2),
      I3 => AXI4_Lite_WSTRB(1),
      I4 => AXI4_Lite_WSTRB(0),
      I5 => AXI4_Lite_WSTRB(3),
      O => w_transfer_and_wstrb
    );
wr_enb_1_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => w_transfer_and_wstrb,
      Q => top_wr_enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync is
  signal reset_pipe : STD_LOGIC;
begin
reset_out_reg: unisim.vcomponents.FDPE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      D => reset_pipe,
      PRE => reset_in,
      Q => reset_out
    );
reset_pipe_reg: unisim.vcomponents.FDPE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      D => '0',
      PRE => reset_in,
      Q => reset_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform is
  port (
    \Delay57_reg_reg[8]_59\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    enb_gated : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adapter_in_enable : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    \Bit_Concat_out1_last_value_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform is
  signal Bit_Concat_out10_carry_i_1_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_2_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_3_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_4_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_5_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_6_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_7_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_i_8_n_0 : STD_LOGIC;
  signal Bit_Concat_out10_carry_n_1 : STD_LOGIC;
  signal Bit_Concat_out10_carry_n_2 : STD_LOGIC;
  signal Bit_Concat_out10_carry_n_3 : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__10/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__10/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__10/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__11/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__11/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__11/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__12/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__12/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__12/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__13/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__13/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__13/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__14/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__14/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__14/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__15/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__15/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__15/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__16/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__16/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__16/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__17/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__17/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__17/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__18/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__18/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__18/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__19/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__19/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__19/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__20/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__20/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__20/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__21/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__21/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__21/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__22/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__22/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__22/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__23/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__23/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__23/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__25/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__25/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__25/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__26/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__26/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__26/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__27/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__27/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__27/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__28/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__28/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__28/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__29/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__29/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__29/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__6/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__6/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__6/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__7/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__7/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__7/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__8/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__8/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__8/i__carry_n_3\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__9/i__carry_n_1\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__9/i__carry_n_2\ : STD_LOGIC;
  signal \Bit_Concat_out10_inferred__9/i__carry_n_3\ : STD_LOGIC;
  signal Bit_Concat_out1_last_value : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg[8]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay10_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay10_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay10_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg[631]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay11_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay11_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg[8]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay12_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay12_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay12_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg[8]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay13_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay13_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay13_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg[8]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay14_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay14_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay14_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg[8]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay15_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay15_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay15_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg[8]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay16_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay16_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay16_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg[8]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay17_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay17_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay17_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg[8]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay18_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay18_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay18_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg[8]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay19_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay19_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay19_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[8]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay1_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg[8]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay20_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay20_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay20_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg[631]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay21_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay21_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg[8]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay22_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay22_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay22_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg[8]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay23_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay23_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay23_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg[8]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay25_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay25_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay25_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg[8]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay26_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay26_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay26_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg[8]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay27_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay27_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay27_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg[8]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay28_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay28_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay28_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg[631]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay29_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay29_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg[631]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal Delay2_reg_reg_c_0_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_100_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_101_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_102_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_103_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_104_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_105_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_106_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_107_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_108_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_109_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_10_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_110_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_111_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_112_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_113_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_114_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_115_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_116_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_117_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_118_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_119_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_11_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_120_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_121_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_122_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_123_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_124_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_125_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_126_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_127_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_128_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_129_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_12_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_130_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_131_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_132_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_133_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_134_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_135_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_136_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_137_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_138_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_139_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_13_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_140_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_141_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_142_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_143_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_144_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_145_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_146_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_147_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_148_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_149_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_14_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_150_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_151_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_152_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_153_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_154_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_155_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_156_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_157_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_158_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_159_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_15_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_160_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_161_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_162_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_163_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_164_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_165_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_166_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_167_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_168_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_169_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_16_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_170_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_171_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_172_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_173_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_174_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_175_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_176_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_177_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_178_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_179_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_17_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_180_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_181_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_182_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_183_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_184_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_185_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_186_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_187_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_188_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_189_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_18_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_190_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_191_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_192_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_193_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_194_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_195_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_196_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_197_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_198_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_199_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_19_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_1_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_200_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_201_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_202_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_203_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_204_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_205_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_206_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_207_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_208_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_209_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_20_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_210_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_211_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_212_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_213_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_214_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_215_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_216_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_217_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_218_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_219_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_21_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_220_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_221_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_222_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_223_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_224_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_225_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_226_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_227_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_228_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_229_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_22_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_230_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_231_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_232_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_233_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_234_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_235_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_236_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_237_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_238_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_239_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_23_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_240_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_241_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_242_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_243_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_244_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_245_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_246_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_247_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_248_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_249_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_24_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_250_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_251_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_252_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_253_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_254_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_255_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_256_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_257_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_258_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_259_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_25_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_260_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_261_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_262_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_263_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_264_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_265_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_266_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_267_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_268_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_269_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_26_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_270_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_271_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_272_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_273_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_274_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_275_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_276_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_277_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_278_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_279_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_27_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_280_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_281_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_282_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_283_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_284_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_285_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_286_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_287_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_288_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_289_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_28_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_290_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_291_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_292_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_293_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_294_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_295_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_296_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_297_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_298_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_299_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_29_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_2_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_300_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_301_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_302_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_303_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_304_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_305_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_306_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_307_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_308_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_309_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_30_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_310_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_311_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_312_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_313_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_314_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_315_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_316_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_317_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_318_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_319_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_31_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_320_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_321_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_322_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_323_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_324_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_325_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_326_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_327_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_328_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_329_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_32_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_330_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_331_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_332_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_333_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_334_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_335_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_336_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_337_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_338_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_339_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_33_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_340_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_341_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_342_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_343_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_344_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_345_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_346_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_347_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_348_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_349_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_34_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_350_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_351_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_352_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_353_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_354_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_355_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_356_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_357_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_358_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_359_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_35_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_360_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_361_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_362_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_363_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_364_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_365_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_366_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_367_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_368_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_369_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_36_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_370_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_371_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_372_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_373_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_374_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_375_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_376_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_377_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_378_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_379_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_37_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_380_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_381_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_382_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_383_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_384_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_385_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_386_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_387_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_388_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_389_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_38_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_390_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_391_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_392_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_393_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_394_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_395_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_396_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_397_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_398_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_399_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_39_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_3_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_400_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_401_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_402_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_403_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_404_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_405_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_406_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_407_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_408_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_409_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_40_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_410_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_411_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_412_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_413_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_414_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_415_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_416_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_417_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_418_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_419_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_41_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_420_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_421_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_422_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_423_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_424_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_425_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_426_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_427_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_428_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_429_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_42_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_430_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_431_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_432_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_433_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_434_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_435_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_436_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_437_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_438_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_439_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_43_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_440_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_441_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_442_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_443_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_444_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_445_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_446_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_447_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_448_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_449_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_44_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_450_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_451_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_452_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_453_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_454_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_455_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_456_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_457_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_458_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_459_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_45_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_460_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_461_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_462_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_463_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_464_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_465_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_466_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_467_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_468_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_469_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_46_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_470_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_471_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_472_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_473_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_474_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_475_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_476_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_477_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_478_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_479_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_47_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_480_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_481_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_482_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_483_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_484_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_485_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_486_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_487_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_488_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_489_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_48_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_490_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_491_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_492_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_493_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_494_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_495_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_496_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_497_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_498_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_499_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_49_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_4_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_500_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_501_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_502_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_503_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_504_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_505_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_506_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_507_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_508_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_509_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_50_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_510_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_511_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_512_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_513_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_514_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_515_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_516_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_517_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_518_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_519_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_51_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_520_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_521_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_522_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_523_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_524_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_525_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_526_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_527_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_528_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_529_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_52_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_530_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_531_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_532_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_533_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_534_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_535_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_536_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_537_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_538_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_539_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_53_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_540_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_541_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_542_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_543_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_544_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_545_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_546_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_547_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_548_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_549_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_54_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_550_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_551_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_552_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_553_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_554_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_555_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_556_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_557_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_558_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_559_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_55_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_560_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_561_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_562_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_563_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_564_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_565_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_566_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_567_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_568_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_569_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_56_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_570_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_571_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_572_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_573_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_574_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_575_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_576_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_577_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_578_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_579_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_57_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_580_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_581_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_582_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_583_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_584_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_585_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_586_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_587_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_588_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_589_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_58_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_590_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_591_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_592_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_593_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_594_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_595_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_596_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_597_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_598_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_599_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_59_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_5_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_600_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_601_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_602_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_603_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_604_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_605_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_606_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_607_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_608_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_609_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_60_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_610_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_611_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_612_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_613_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_614_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_615_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_616_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_617_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_618_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_619_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_61_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_620_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_621_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_622_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_623_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_624_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_625_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_626_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_627_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_628_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_628_gate_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_629_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_62_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_63_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_64_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_65_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_66_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_67_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_68_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_69_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_6_c_n_0 : STD_LOGIC;
  signal \Delay2_reg_reg_c_6_c_rep__0_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_c_6_c_rep__1_n_0\ : STD_LOGIC;
  signal Delay2_reg_reg_c_6_c_rep_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_70_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_71_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_72_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_73_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_74_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_75_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_76_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_77_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_78_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_79_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_7_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_80_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_81_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_82_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_83_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_84_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_85_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_86_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_87_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_88_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_89_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_8_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_90_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_91_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_92_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_93_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_94_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c_n_1 : STD_LOGIC;
  signal Delay2_reg_reg_c_95_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_96_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_97_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_98_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_99_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_9_c_n_0 : STD_LOGIC;
  signal Delay2_reg_reg_c_c_n_0 : STD_LOGIC;
  signal \Delay2_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay2_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay2_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg[8]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay30_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay30_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay30_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg[8]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay31_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay31_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay31_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg[8]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay32_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay32_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay32_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg[8]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay33_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay33_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay33_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg[8]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay34_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay34_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay34_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg[8]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay35_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay35_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay35_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg[8]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay36_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay36_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay36_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg[8]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay37_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay37_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay37_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg[8]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay38_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay38_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay38_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg[631]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay39_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay39_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg[8]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay3_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay3_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay3_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg[8]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay40_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay40_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay40_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg[8]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay41_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay41_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay41_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg[8]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay42_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay42_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay42_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg[8]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay43_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay43_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay43_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg[8]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay44_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay44_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay44_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg[8]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay45_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay45_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay45_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg[8]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay46_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay46_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay46_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg[8]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay47_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay47_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay47_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg[631]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay48_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay48_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[8]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay4_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg[8]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay50_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay50_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay50_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg[8]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay51_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay51_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay51_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg[8]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay52_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay52_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay52_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg[8]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay53_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay53_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay53_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg[8]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay54_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay54_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay54_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg[8]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay55_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay55_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay55_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg[8]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay56_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay56_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay56_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \^delay57_reg_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay57_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay57_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay57_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg[8]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay58_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay58_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay58_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg[8]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay59_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay59_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay59_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[8]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay5_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg[8]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay60_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay60_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay60_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg[8]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay61_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay61_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay61_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg[8]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay63_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay63_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay63_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg[8]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay6_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay6_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay6_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg[8]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay7_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay7_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay7_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg[8]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay8_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay8_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay8_reg_reg_gate_n_0 : STD_LOGIC;
  signal \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg[8]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay9_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \Delay9_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal Delay9_reg_reg_gate_n_0 : STD_LOGIC;
  signal Relational_Operator10_relop1 : STD_LOGIC;
  signal Relational_Operator11_relop1 : STD_LOGIC;
  signal Relational_Operator12_relop1 : STD_LOGIC;
  signal Relational_Operator13_relop1 : STD_LOGIC;
  signal Relational_Operator14_relop1 : STD_LOGIC;
  signal Relational_Operator15_relop1 : STD_LOGIC;
  signal Relational_Operator16_relop1 : STD_LOGIC;
  signal Relational_Operator17_relop1 : STD_LOGIC;
  signal Relational_Operator18_relop1 : STD_LOGIC;
  signal Relational_Operator19_relop1 : STD_LOGIC;
  signal Relational_Operator1_relop1 : STD_LOGIC;
  signal Relational_Operator20_relop1 : STD_LOGIC;
  signal Relational_Operator21_relop1 : STD_LOGIC;
  signal Relational_Operator22_relop1 : STD_LOGIC;
  signal Relational_Operator23_relop1 : STD_LOGIC;
  signal Relational_Operator24_relop1 : STD_LOGIC;
  signal Relational_Operator25_relop1 : STD_LOGIC;
  signal Relational_Operator26_relop1 : STD_LOGIC;
  signal Relational_Operator27_relop1 : STD_LOGIC;
  signal Relational_Operator28_relop1 : STD_LOGIC;
  signal Relational_Operator29_relop1 : STD_LOGIC;
  signal Relational_Operator2_relop1 : STD_LOGIC;
  signal Relational_Operator30_relop1 : STD_LOGIC;
  signal Relational_Operator3_relop1 : STD_LOGIC;
  signal Relational_Operator4_relop1 : STD_LOGIC;
  signal Relational_Operator5_relop1 : STD_LOGIC;
  signal Relational_Operator6_relop1 : STD_LOGIC;
  signal Relational_Operator7_relop1 : STD_LOGIC;
  signal Relational_Operator8_relop1 : STD_LOGIC;
  signal Relational_Operator9_relop1 : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal NLW_Bit_Concat_out10_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__10/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__11/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__12/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__13/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__14/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__15/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__16/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__17/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__18/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__19/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__20/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__21/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__22/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__23/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__25/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__26/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__27/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__28/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__29/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__6/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__7/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__8/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bit_Concat_out10_inferred__9/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c_Q_UNCONNECTED : STD_LOGIC;
  signal NLW_Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c_Q_UNCONNECTED : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\ : STD_LOGIC;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of Bit_Concat_out10_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__10/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__11/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__12/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__13/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__14/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__15/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__16/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__17/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__18/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__19/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__20/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__21/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__22/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__23/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__24/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__25/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__26/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__27/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__28/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__29/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__3/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__4/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__5/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__6/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__7/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__8/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Bit_Concat_out10_inferred__9/i__carry\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] ";
  attribute srl_name of \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Delay10_reg_reg_gate : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Delay10_reg_reg_gate__6\ : label is "soft_lutpair148";
  attribute srl_bus_name of \Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] ";
  attribute srl_name of \Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] ";
  attribute srl_name of \Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] ";
  attribute srl_name of \Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] ";
  attribute srl_name of \Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] ";
  attribute srl_name of \Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] ";
  attribute srl_name of \Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] ";
  attribute srl_name of \Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] ";
  attribute srl_name of \Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] ";
  attribute srl_name of \Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] ";
  attribute srl_name of \Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] ";
  attribute srl_name of \Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] ";
  attribute srl_name of \Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] ";
  attribute srl_name of \Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] ";
  attribute srl_name of \Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] ";
  attribute srl_name of \Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] ";
  attribute srl_name of \Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] ";
  attribute srl_name of \Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] ";
  attribute srl_name of \Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] ";
  attribute srl_name of \Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] ";
  attribute srl_name of \Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute SOFT_HLUTNM of Delay11_reg_reg_gate : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Delay11_reg_reg_gate__6\ : label is "soft_lutpair96";
  attribute srl_bus_name of \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] ";
  attribute srl_name of \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay12_reg_reg_gate : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Delay12_reg_reg_gate__6\ : label is "soft_lutpair152";
  attribute srl_bus_name of \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] ";
  attribute srl_name of \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay13_reg_reg_gate : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Delay13_reg_reg_gate__6\ : label is "soft_lutpair156";
  attribute srl_bus_name of \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] ";
  attribute srl_name of \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay14_reg_reg_gate : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Delay14_reg_reg_gate__6\ : label is "soft_lutpair160";
  attribute srl_bus_name of \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] ";
  attribute srl_name of \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay15_reg_reg_gate : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Delay15_reg_reg_gate__6\ : label is "soft_lutpair164";
  attribute srl_bus_name of \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] ";
  attribute srl_name of \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay16_reg_reg_gate : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Delay16_reg_reg_gate__6\ : label is "soft_lutpair168";
  attribute srl_bus_name of \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] ";
  attribute srl_name of \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay17_reg_reg_gate : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Delay17_reg_reg_gate__6\ : label is "soft_lutpair172";
  attribute srl_bus_name of \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] ";
  attribute srl_name of \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay18_reg_reg_gate : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Delay18_reg_reg_gate__6\ : label is "soft_lutpair176";
  attribute srl_bus_name of \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] ";
  attribute srl_name of \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay19_reg_reg_gate : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Delay19_reg_reg_gate__6\ : label is "soft_lutpair180";
  attribute srl_bus_name of \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] ";
  attribute srl_name of \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay1_reg_reg_gate : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Delay1_reg_reg_gate__6\ : label is "soft_lutpair116";
  attribute srl_bus_name of \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] ";
  attribute srl_name of \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay20_reg_reg_gate : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \Delay20_reg_reg_gate__6\ : label is "soft_lutpair212";
  attribute srl_bus_name of \Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] ";
  attribute srl_name of \Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] ";
  attribute srl_name of \Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] ";
  attribute srl_name of \Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] ";
  attribute srl_name of \Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] ";
  attribute srl_name of \Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] ";
  attribute srl_name of \Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] ";
  attribute srl_name of \Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] ";
  attribute srl_name of \Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] ";
  attribute srl_name of \Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] ";
  attribute srl_name of \Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] ";
  attribute srl_name of \Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] ";
  attribute srl_name of \Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] ";
  attribute srl_name of \Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] ";
  attribute srl_name of \Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] ";
  attribute srl_name of \Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] ";
  attribute srl_name of \Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] ";
  attribute srl_name of \Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] ";
  attribute srl_name of \Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] ";
  attribute srl_name of \Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] ";
  attribute srl_name of \Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute SOFT_HLUTNM of Delay21_reg_reg_gate : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Delay21_reg_reg_gate__6\ : label is "soft_lutpair104";
  attribute srl_bus_name of \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] ";
  attribute srl_name of \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay22_reg_reg_gate : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \Delay22_reg_reg_gate__6\ : label is "soft_lutpair216";
  attribute srl_bus_name of \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] ";
  attribute srl_name of \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay23_reg_reg_gate : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Delay23_reg_reg_gate__6\ : label is "soft_lutpair220";
  attribute srl_bus_name of \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] ";
  attribute srl_name of \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute SOFT_HLUTNM of Delay25_reg_reg_gate : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \Delay25_reg_reg_gate__6\ : label is "soft_lutpair224";
  attribute srl_bus_name of \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] ";
  attribute srl_name of \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay26_reg_reg_gate : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \Delay26_reg_reg_gate__6\ : label is "soft_lutpair228";
  attribute srl_bus_name of \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] ";
  attribute srl_name of \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay27_reg_reg_gate : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Delay27_reg_reg_gate__6\ : label is "soft_lutpair232";
  attribute srl_bus_name of \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] ";
  attribute srl_name of \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay28_reg_reg_gate : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \Delay28_reg_reg_gate__6\ : label is "soft_lutpair236";
  attribute srl_bus_name of \Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] ";
  attribute srl_name of \Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] ";
  attribute srl_name of \Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] ";
  attribute srl_name of \Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] ";
  attribute srl_name of \Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] ";
  attribute srl_name of \Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] ";
  attribute srl_name of \Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] ";
  attribute srl_name of \Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] ";
  attribute srl_name of \Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] ";
  attribute srl_name of \Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] ";
  attribute srl_name of \Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] ";
  attribute srl_name of \Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] ";
  attribute srl_name of \Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] ";
  attribute srl_name of \Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] ";
  attribute srl_name of \Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] ";
  attribute srl_name of \Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] ";
  attribute srl_name of \Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] ";
  attribute srl_name of \Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] ";
  attribute srl_name of \Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] ";
  attribute srl_name of \Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] ";
  attribute srl_name of \Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute SOFT_HLUTNM of Delay29_reg_reg_gate : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Delay29_reg_reg_gate__6\ : label is "soft_lutpair100";
  attribute srl_bus_name of \Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] ";
  attribute srl_name of \Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] ";
  attribute srl_name of \Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] ";
  attribute srl_name of \Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] ";
  attribute srl_name of \Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] ";
  attribute srl_name of \Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] ";
  attribute srl_name of \Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] ";
  attribute srl_name of \Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] ";
  attribute srl_name of \Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] ";
  attribute srl_name of \Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] ";
  attribute srl_name of \Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] ";
  attribute srl_name of \Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] ";
  attribute srl_name of \Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] ";
  attribute srl_name of \Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] ";
  attribute srl_name of \Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] ";
  attribute srl_name of \Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] ";
  attribute srl_name of \Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] ";
  attribute srl_name of \Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] ";
  attribute srl_name of \Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] ";
  attribute srl_name of \Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] ";
  attribute srl_name of \Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_name of Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c ";
  attribute srl_name of Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c ";
  attribute srl_name of Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c ";
  attribute srl_name of Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c ";
  attribute srl_name of Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c ";
  attribute srl_name of Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c ";
  attribute srl_name of Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c ";
  attribute srl_name of Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c ";
  attribute srl_name of Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c ";
  attribute srl_name of Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c ";
  attribute srl_name of Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c ";
  attribute srl_name of Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c ";
  attribute srl_name of Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c ";
  attribute srl_name of Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c ";
  attribute srl_name of Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c ";
  attribute srl_name of Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c ";
  attribute srl_name of Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c ";
  attribute srl_name of Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c ";
  attribute srl_name of Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of Delay2_reg_reg_c_6_c : label is "Delay2_reg_reg_c_6_c";
  attribute ORIG_CELL_NAME of Delay2_reg_reg_c_6_c_rep : label is "Delay2_reg_reg_c_6_c";
  attribute ORIG_CELL_NAME of \Delay2_reg_reg_c_6_c_rep__0\ : label is "Delay2_reg_reg_c_6_c";
  attribute ORIG_CELL_NAME of \Delay2_reg_reg_c_6_c_rep__1\ : label is "Delay2_reg_reg_c_6_c";
  attribute srl_name of Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c ";
  attribute SOFT_HLUTNM of Delay2_reg_reg_gate : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Delay2_reg_reg_gate__6\ : label is "soft_lutpair92";
  attribute srl_bus_name of \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] ";
  attribute srl_name of \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay30_reg_reg_gate : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Delay30_reg_reg_gate__6\ : label is "soft_lutpair184";
  attribute srl_bus_name of \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] ";
  attribute srl_name of \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay31_reg_reg_gate : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Delay31_reg_reg_gate__6\ : label is "soft_lutpair188";
  attribute srl_bus_name of \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] ";
  attribute srl_name of \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay32_reg_reg_gate : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Delay32_reg_reg_gate__6\ : label is "soft_lutpair192";
  attribute srl_bus_name of \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] ";
  attribute srl_name of \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay33_reg_reg_gate : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Delay33_reg_reg_gate__6\ : label is "soft_lutpair196";
  attribute srl_bus_name of \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] ";
  attribute srl_name of \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay34_reg_reg_gate : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Delay34_reg_reg_gate__6\ : label is "soft_lutpair200";
  attribute srl_bus_name of \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] ";
  attribute srl_name of \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay35_reg_reg_gate : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \Delay35_reg_reg_gate__6\ : label is "soft_lutpair204";
  attribute srl_bus_name of \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] ";
  attribute srl_name of \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay36_reg_reg_gate : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \Delay36_reg_reg_gate__6\ : label is "soft_lutpair208";
  attribute srl_bus_name of \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] ";
  attribute srl_name of \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay37_reg_reg_gate : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \Delay37_reg_reg_gate__6\ : label is "soft_lutpair240";
  attribute srl_bus_name of \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] ";
  attribute srl_name of \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay38_reg_reg_gate : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Delay38_reg_reg_gate__6\ : label is "soft_lutpair268";
  attribute srl_bus_name of \Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127] ";
  attribute srl_name of \Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159] ";
  attribute srl_name of \Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191] ";
  attribute srl_name of \Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223] ";
  attribute srl_name of \Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255] ";
  attribute srl_name of \Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287] ";
  attribute srl_name of \Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319] ";
  attribute srl_name of \Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31] ";
  attribute srl_name of \Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351] ";
  attribute srl_name of \Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383] ";
  attribute srl_name of \Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415] ";
  attribute srl_name of \Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447] ";
  attribute srl_name of \Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479] ";
  attribute srl_name of \Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511] ";
  attribute srl_name of \Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543] ";
  attribute srl_name of \Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575] ";
  attribute srl_name of \Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607] ";
  attribute srl_name of \Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] ";
  attribute srl_name of \Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63] ";
  attribute srl_name of \Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95] ";
  attribute srl_name of \Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute SOFT_HLUTNM of Delay39_reg_reg_gate : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Delay39_reg_reg_gate__6\ : label is "soft_lutpair112";
  attribute srl_bus_name of \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] ";
  attribute srl_name of \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay3_reg_reg_gate : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Delay3_reg_reg_gate__6\ : label is "soft_lutpair120";
  attribute srl_bus_name of \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] ";
  attribute srl_name of \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay40_reg_reg_gate : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Delay40_reg_reg_gate__6\ : label is "soft_lutpair272";
  attribute srl_bus_name of \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] ";
  attribute srl_name of \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay41_reg_reg_gate : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \Delay41_reg_reg_gate__6\ : label is "soft_lutpair276";
  attribute srl_bus_name of \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] ";
  attribute srl_name of \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay42_reg_reg_gate : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__5\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \Delay42_reg_reg_gate__6\ : label is "soft_lutpair280";
  attribute srl_bus_name of \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] ";
  attribute srl_name of \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay43_reg_reg_gate : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__5\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \Delay43_reg_reg_gate__6\ : label is "soft_lutpair284";
  attribute srl_bus_name of \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] ";
  attribute srl_name of \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay44_reg_reg_gate : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__5\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Delay44_reg_reg_gate__6\ : label is "soft_lutpair288";
  attribute srl_bus_name of \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] ";
  attribute srl_name of \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay45_reg_reg_gate : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__4\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \Delay45_reg_reg_gate__6\ : label is "soft_lutpair292";
  attribute srl_bus_name of \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] ";
  attribute srl_name of \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay46_reg_reg_gate : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Delay46_reg_reg_gate__6\ : label is "soft_lutpair296";
  attribute srl_bus_name of \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] ";
  attribute srl_name of \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay47_reg_reg_gate : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__5\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Delay47_reg_reg_gate__6\ : label is "soft_lutpair300";
  attribute srl_bus_name of \Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] ";
  attribute srl_name of \Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] ";
  attribute srl_name of \Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] ";
  attribute srl_name of \Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] ";
  attribute srl_name of \Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] ";
  attribute srl_name of \Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] ";
  attribute srl_name of \Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] ";
  attribute srl_name of \Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] ";
  attribute srl_name of \Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] ";
  attribute srl_name of \Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] ";
  attribute srl_name of \Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] ";
  attribute srl_name of \Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] ";
  attribute srl_name of \Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] ";
  attribute srl_name of \Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] ";
  attribute srl_name of \Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] ";
  attribute srl_name of \Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] ";
  attribute srl_name of \Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] ";
  attribute srl_name of \Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] ";
  attribute srl_name of \Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] ";
  attribute srl_name of \Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute srl_bus_name of \Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] ";
  attribute srl_name of \Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94 ";
  attribute SOFT_HLUTNM of Delay48_reg_reg_gate : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Delay48_reg_reg_gate__6\ : label is "soft_lutpair108";
  attribute srl_bus_name of \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] ";
  attribute srl_name of \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay4_reg_reg_gate : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Delay4_reg_reg_gate__6\ : label is "soft_lutpair124";
  attribute srl_bus_name of \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] ";
  attribute srl_name of \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay50_reg_reg_gate : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Delay50_reg_reg_gate__6\ : label is "soft_lutpair244";
  attribute srl_bus_name of \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] ";
  attribute srl_name of \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay51_reg_reg_gate : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Delay51_reg_reg_gate__6\ : label is "soft_lutpair304";
  attribute srl_bus_name of \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] ";
  attribute srl_name of \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay52_reg_reg_gate : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Delay52_reg_reg_gate__6\ : label is "soft_lutpair308";
  attribute srl_bus_name of \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] ";
  attribute srl_name of \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay53_reg_reg_gate : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__5\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Delay53_reg_reg_gate__6\ : label is "soft_lutpair312";
  attribute srl_bus_name of \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] ";
  attribute srl_name of \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay54_reg_reg_gate : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__5\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Delay54_reg_reg_gate__6\ : label is "soft_lutpair316";
  attribute srl_bus_name of \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] ";
  attribute srl_name of \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay55_reg_reg_gate : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \Delay55_reg_reg_gate__6\ : label is "soft_lutpair320";
  attribute srl_bus_name of \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] ";
  attribute srl_name of \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay56_reg_reg_gate : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__4\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \Delay56_reg_reg_gate__6\ : label is "soft_lutpair324";
  attribute srl_bus_name of \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] ";
  attribute srl_name of \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay57_reg_reg_gate : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__5\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Delay57_reg_reg_gate__6\ : label is "soft_lutpair328";
  attribute srl_bus_name of \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] ";
  attribute srl_name of \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay58_reg_reg_gate : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Delay58_reg_reg_gate__6\ : label is "soft_lutpair248";
  attribute srl_bus_name of \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] ";
  attribute srl_name of \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay59_reg_reg_gate : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \Delay59_reg_reg_gate__6\ : label is "soft_lutpair252";
  attribute srl_bus_name of \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] ";
  attribute srl_name of \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay5_reg_reg_gate : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Delay5_reg_reg_gate__6\ : label is "soft_lutpair128";
  attribute srl_bus_name of \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] ";
  attribute srl_name of \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay60_reg_reg_gate : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \Delay60_reg_reg_gate__6\ : label is "soft_lutpair256";
  attribute srl_bus_name of \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] ";
  attribute srl_name of \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay61_reg_reg_gate : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Delay61_reg_reg_gate__6\ : label is "soft_lutpair260";
  attribute srl_bus_name of \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute srl_bus_name of \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] ";
  attribute srl_name of \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c ";
  attribute SOFT_HLUTNM of Delay63_reg_reg_gate : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Delay63_reg_reg_gate__6\ : label is "soft_lutpair264";
  attribute srl_bus_name of \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] ";
  attribute srl_name of \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay6_reg_reg_gate : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Delay6_reg_reg_gate__6\ : label is "soft_lutpair132";
  attribute srl_bus_name of \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] ";
  attribute srl_name of \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay7_reg_reg_gate : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Delay7_reg_reg_gate__6\ : label is "soft_lutpair136";
  attribute srl_bus_name of \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] ";
  attribute srl_name of \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay8_reg_reg_gate : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Delay8_reg_reg_gate__6\ : label is "soft_lutpair140";
  attribute srl_bus_name of \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute srl_bus_name of \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] ";
  attribute srl_name of \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\ : label is "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c ";
  attribute SOFT_HLUTNM of Delay9_reg_reg_gate : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Delay9_reg_reg_gate__6\ : label is "soft_lutpair144";
begin
  D(29 downto 0) <= \^d\(29 downto 0);
  \Delay57_reg_reg[8]_59\(7 downto 0) <= \^delay57_reg_reg[8]_59\(7 downto 0);
Bit_Concat_out10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator30_relop1,
      CO(2) => Bit_Concat_out10_carry_n_1,
      CO(1) => Bit_Concat_out10_carry_n_2,
      CO(0) => Bit_Concat_out10_carry_n_3,
      CYINIT => '1',
      DI(3) => Bit_Concat_out10_carry_i_1_n_0,
      DI(2) => Bit_Concat_out10_carry_i_2_n_0,
      DI(1) => Bit_Concat_out10_carry_i_3_n_0,
      DI(0) => Bit_Concat_out10_carry_i_4_n_0,
      O(3 downto 0) => NLW_Bit_Concat_out10_carry_O_UNCONNECTED(3 downto 0),
      S(3) => Bit_Concat_out10_carry_i_5_n_0,
      S(2) => Bit_Concat_out10_carry_i_6_n_0,
      S(1) => Bit_Concat_out10_carry_i_7_n_0,
      S(0) => Bit_Concat_out10_carry_i_8_n_0
    );
Bit_Concat_out10_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay23_reg_reg[8]_32\(7),
      I1 => \Delay25_reg_reg[8]_33\(7),
      I2 => \Delay23_reg_reg[8]_32\(6),
      I3 => \Delay25_reg_reg[8]_33\(6),
      O => Bit_Concat_out10_carry_i_1_n_0
    );
Bit_Concat_out10_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay23_reg_reg[8]_32\(5),
      I1 => \Delay25_reg_reg[8]_33\(5),
      I2 => \Delay23_reg_reg[8]_32\(4),
      I3 => \Delay25_reg_reg[8]_33\(4),
      O => Bit_Concat_out10_carry_i_2_n_0
    );
Bit_Concat_out10_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay23_reg_reg[8]_32\(3),
      I1 => \Delay25_reg_reg[8]_33\(3),
      I2 => \Delay23_reg_reg[8]_32\(2),
      I3 => \Delay25_reg_reg[8]_33\(2),
      O => Bit_Concat_out10_carry_i_3_n_0
    );
Bit_Concat_out10_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay23_reg_reg[8]_32\(1),
      I1 => \Delay25_reg_reg[8]_33\(1),
      I2 => \Delay23_reg_reg[8]_32\(0),
      I3 => \Delay25_reg_reg[8]_33\(0),
      O => Bit_Concat_out10_carry_i_4_n_0
    );
Bit_Concat_out10_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay25_reg_reg[8]_33\(7),
      I1 => \Delay23_reg_reg[8]_32\(7),
      I2 => \Delay25_reg_reg[8]_33\(6),
      I3 => \Delay23_reg_reg[8]_32\(6),
      O => Bit_Concat_out10_carry_i_5_n_0
    );
Bit_Concat_out10_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay25_reg_reg[8]_33\(5),
      I1 => \Delay23_reg_reg[8]_32\(5),
      I2 => \Delay25_reg_reg[8]_33\(4),
      I3 => \Delay23_reg_reg[8]_32\(4),
      O => Bit_Concat_out10_carry_i_6_n_0
    );
Bit_Concat_out10_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay25_reg_reg[8]_33\(3),
      I1 => \Delay23_reg_reg[8]_32\(3),
      I2 => \Delay25_reg_reg[8]_33\(2),
      I3 => \Delay23_reg_reg[8]_32\(2),
      O => Bit_Concat_out10_carry_i_7_n_0
    );
Bit_Concat_out10_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay25_reg_reg[8]_33\(1),
      I1 => \Delay23_reg_reg[8]_32\(1),
      I2 => \Delay25_reg_reg[8]_33\(0),
      I3 => \Delay23_reg_reg[8]_32\(0),
      O => Bit_Concat_out10_carry_i_8_n_0
    );
\Bit_Concat_out10_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator29_relop1,
      CO(2) => \Bit_Concat_out10_inferred__0/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__0/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\Bit_Concat_out10_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator28_relop1,
      CO(2) => \Bit_Concat_out10_inferred__1/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__1/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\Bit_Concat_out10_inferred__10/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator19_relop1,
      CO(2) => \Bit_Concat_out10_inferred__10/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__10/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__10/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__11_n_0\,
      DI(2) => \i__carry_i_2__11_n_0\,
      DI(1) => \i__carry_i_3__11_n_0\,
      DI(0) => \i__carry_i_4__11_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__10/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__9_n_0\,
      S(2) => \i__carry_i_6__9_n_0\,
      S(1) => \i__carry_i_7__9_n_0\,
      S(0) => \i__carry_i_8__9_n_0\
    );
\Bit_Concat_out10_inferred__11/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator18_relop1,
      CO(2) => \Bit_Concat_out10_inferred__11/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__11/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__11/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__12_n_0\,
      DI(2) => \i__carry_i_2__12_n_0\,
      DI(1) => \i__carry_i_3__12_n_0\,
      DI(0) => \i__carry_i_4__12_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__11/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__10_n_0\,
      S(2) => \i__carry_i_6__10_n_0\,
      S(1) => \i__carry_i_7__10_n_0\,
      S(0) => \i__carry_i_8__10_n_0\
    );
\Bit_Concat_out10_inferred__12/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator17_relop1,
      CO(2) => \Bit_Concat_out10_inferred__12/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__12/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__12/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__13_n_0\,
      DI(2) => \i__carry_i_2__13_n_0\,
      DI(1) => \i__carry_i_3__13_n_0\,
      DI(0) => \i__carry_i_4__13_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__12/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__11_n_0\,
      S(2) => \i__carry_i_6__11_n_0\,
      S(1) => \i__carry_i_7__11_n_0\,
      S(0) => \i__carry_i_8__11_n_0\
    );
\Bit_Concat_out10_inferred__13/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator16_relop1,
      CO(2) => \Bit_Concat_out10_inferred__13/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__13/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__13/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__14_n_0\,
      DI(2) => \i__carry_i_2__14_n_0\,
      DI(1) => \i__carry_i_3__14_n_0\,
      DI(0) => \i__carry_i_4__14_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__13/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__12_n_0\,
      S(2) => \i__carry_i_6__12_n_0\,
      S(1) => \i__carry_i_7__12_n_0\,
      S(0) => \i__carry_i_8__12_n_0\
    );
\Bit_Concat_out10_inferred__14/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator15_relop1,
      CO(2) => \Bit_Concat_out10_inferred__14/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__14/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__14/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__15_n_0\,
      DI(2) => \i__carry_i_2__15_n_0\,
      DI(1) => \i__carry_i_3__15_n_0\,
      DI(0) => \i__carry_i_4__15_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__14/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__13_n_0\,
      S(2) => \i__carry_i_6__13_n_0\,
      S(1) => \i__carry_i_7__13_n_0\,
      S(0) => \i__carry_i_8__13_n_0\
    );
\Bit_Concat_out10_inferred__15/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator14_relop1,
      CO(2) => \Bit_Concat_out10_inferred__15/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__15/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__15/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__16_n_0\,
      DI(2) => \i__carry_i_2__16_n_0\,
      DI(1) => \i__carry_i_3__16_n_0\,
      DI(0) => \i__carry_i_4__16_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__15/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__14_n_0\,
      S(2) => \i__carry_i_6__14_n_0\,
      S(1) => \i__carry_i_7__14_n_0\,
      S(0) => \i__carry_i_8__14_n_0\
    );
\Bit_Concat_out10_inferred__16/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator13_relop1,
      CO(2) => \Bit_Concat_out10_inferred__16/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__16/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__16/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__17_n_0\,
      DI(2) => \i__carry_i_2__17_n_0\,
      DI(1) => \i__carry_i_3__17_n_0\,
      DI(0) => \i__carry_i_4__17_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__16/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__15_n_0\,
      S(2) => \i__carry_i_6__15_n_0\,
      S(1) => \i__carry_i_7__15_n_0\,
      S(0) => \i__carry_i_8__15_n_0\
    );
\Bit_Concat_out10_inferred__17/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator12_relop1,
      CO(2) => \Bit_Concat_out10_inferred__17/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__17/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__17/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__18_n_0\,
      DI(2) => \i__carry_i_2__18_n_0\,
      DI(1) => \i__carry_i_3__18_n_0\,
      DI(0) => \i__carry_i_4__18_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__17/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__16_n_0\,
      S(2) => \i__carry_i_6__16_n_0\,
      S(1) => \i__carry_i_7__16_n_0\,
      S(0) => \i__carry_i_8__16_n_0\
    );
\Bit_Concat_out10_inferred__18/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator11_relop1,
      CO(2) => \Bit_Concat_out10_inferred__18/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__18/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__18/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__19_n_0\,
      DI(2) => \i__carry_i_2__19_n_0\,
      DI(1) => \i__carry_i_3__19_n_0\,
      DI(0) => \i__carry_i_4__19_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__18/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__17_n_0\,
      S(2) => \i__carry_i_6__17_n_0\,
      S(1) => \i__carry_i_7__17_n_0\,
      S(0) => \i__carry_i_8__17_n_0\
    );
\Bit_Concat_out10_inferred__19/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator10_relop1,
      CO(2) => \Bit_Concat_out10_inferred__19/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__19/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__19/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__20_n_0\,
      DI(2) => \i__carry_i_2__20_n_0\,
      DI(1) => \i__carry_i_3__20_n_0\,
      DI(0) => \i__carry_i_4__20_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__19/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__18_n_0\,
      S(2) => \i__carry_i_6__18_n_0\,
      S(1) => \i__carry_i_7__18_n_0\,
      S(0) => \i__carry_i_8__18_n_0\
    );
\Bit_Concat_out10_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator27_relop1,
      CO(2) => \Bit_Concat_out10_inferred__2/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__2/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\Bit_Concat_out10_inferred__20/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator9_relop1,
      CO(2) => \Bit_Concat_out10_inferred__20/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__20/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__20/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__21_n_0\,
      DI(2) => \i__carry_i_2__21_n_0\,
      DI(1) => \i__carry_i_3__21_n_0\,
      DI(0) => \i__carry_i_4__21_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__20/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__19_n_0\,
      S(2) => \i__carry_i_6__19_n_0\,
      S(1) => \i__carry_i_7__19_n_0\,
      S(0) => \i__carry_i_8__19_n_0\
    );
\Bit_Concat_out10_inferred__21/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator8_relop1,
      CO(2) => \Bit_Concat_out10_inferred__21/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__21/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__21/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__22_n_0\,
      DI(2) => \i__carry_i_2__22_n_0\,
      DI(1) => \i__carry_i_3__22_n_0\,
      DI(0) => \i__carry_i_4__22_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__21/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__20_n_0\,
      S(2) => \i__carry_i_6__20_n_0\,
      S(1) => \i__carry_i_7__20_n_0\,
      S(0) => \i__carry_i_8__20_n_0\
    );
\Bit_Concat_out10_inferred__22/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator7_relop1,
      CO(2) => \Bit_Concat_out10_inferred__22/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__22/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__22/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__23_n_0\,
      DI(2) => \i__carry_i_2__23_n_0\,
      DI(1) => \i__carry_i_3__23_n_0\,
      DI(0) => \i__carry_i_4__23_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__22/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__21_n_0\,
      S(2) => \i__carry_i_6__21_n_0\,
      S(1) => \i__carry_i_7__21_n_0\,
      S(0) => \i__carry_i_8__21_n_0\
    );
\Bit_Concat_out10_inferred__23/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator6_relop1,
      CO(2) => \Bit_Concat_out10_inferred__23/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__23/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__23/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__24_n_0\,
      DI(2) => \i__carry_i_2__24_n_0\,
      DI(1) => \i__carry_i_3__24_n_0\,
      DI(0) => \i__carry_i_4__24_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__23/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__22_n_0\,
      S(2) => \i__carry_i_6__22_n_0\,
      S(1) => \i__carry_i_7__22_n_0\,
      S(0) => \i__carry_i_8__22_n_0\
    );
\Bit_Concat_out10_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator5_relop1,
      CO(2) => \Bit_Concat_out10_inferred__24/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__24/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__25_n_0\,
      DI(2) => \i__carry_i_2__25_n_0\,
      DI(1) => \i__carry_i_3__25_n_0\,
      DI(0) => \i__carry_i_4__25_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__23_n_0\,
      S(2) => \i__carry_i_6__23_n_0\,
      S(1) => \i__carry_i_7__23_n_0\,
      S(0) => \i__carry_i_8__23_n_0\
    );
\Bit_Concat_out10_inferred__25/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator4_relop1,
      CO(2) => \Bit_Concat_out10_inferred__25/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__25/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__25/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__26_n_0\,
      DI(2) => \i__carry_i_2__26_n_0\,
      DI(1) => \i__carry_i_3__26_n_0\,
      DI(0) => \i__carry_i_4__26_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__25/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__24_n_0\,
      S(2) => \i__carry_i_6__24_n_0\,
      S(1) => \i__carry_i_7__24_n_0\,
      S(0) => \i__carry_i_8__24_n_0\
    );
\Bit_Concat_out10_inferred__26/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator3_relop1,
      CO(2) => \Bit_Concat_out10_inferred__26/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__26/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__26/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__27_n_0\,
      DI(2) => \i__carry_i_2__27_n_0\,
      DI(1) => \i__carry_i_3__27_n_0\,
      DI(0) => \i__carry_i_4__27_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__26/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__25_n_0\,
      S(2) => \i__carry_i_6__25_n_0\,
      S(1) => \i__carry_i_7__25_n_0\,
      S(0) => \i__carry_i_8__25_n_0\
    );
\Bit_Concat_out10_inferred__27/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator2_relop1,
      CO(2) => \Bit_Concat_out10_inferred__27/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__27/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__27/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__28_n_0\,
      DI(2) => \i__carry_i_2__28_n_0\,
      DI(1) => \i__carry_i_3__28_n_0\,
      DI(0) => \i__carry_i_4__28_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__27/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__26_n_0\,
      S(2) => \i__carry_i_6__26_n_0\,
      S(1) => \i__carry_i_7__26_n_0\,
      S(0) => \i__carry_i_8__26_n_0\
    );
\Bit_Concat_out10_inferred__28/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator1_relop1,
      CO(2) => \Bit_Concat_out10_inferred__28/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__28/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__28/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__29_n_0\,
      DI(2) => \i__carry_i_2__29_n_0\,
      DI(1) => \i__carry_i_3__29_n_0\,
      DI(0) => \i__carry_i_4__29_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__28/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__27_n_0\,
      S(2) => \i__carry_i_6__27_n_0\,
      S(1) => \i__carry_i_7__27_n_0\,
      S(0) => \i__carry_i_8__27_n_0\
    );
\Bit_Concat_out10_inferred__29/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \Bit_Concat_out10_inferred__29/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__29/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__29/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__29/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__28_n_0\,
      S(2) => \i__carry_i_6__28_n_0\,
      S(1) => \i__carry_i_7__28_n_0\,
      S(0) => \i__carry_i_8__28_n_0\
    );
\Bit_Concat_out10_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator26_relop1,
      CO(2) => \Bit_Concat_out10_inferred__3/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__3/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\Bit_Concat_out10_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator25_relop1,
      CO(2) => \Bit_Concat_out10_inferred__4/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__4/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__4/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\Bit_Concat_out10_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator24_relop1,
      CO(2) => \Bit_Concat_out10_inferred__5/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__5/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__5/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__6_n_0\,
      DI(0) => \i__carry_i_4__6_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\Bit_Concat_out10_inferred__6/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator23_relop1,
      CO(2) => \Bit_Concat_out10_inferred__6/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__6/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__6/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__7_n_0\,
      DI(2) => \i__carry_i_2__7_n_0\,
      DI(1) => \i__carry_i_3__7_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__6/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__5_n_0\
    );
\Bit_Concat_out10_inferred__7/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator22_relop1,
      CO(2) => \Bit_Concat_out10_inferred__7/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__7/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__7/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__8_n_0\,
      DI(2) => \i__carry_i_2__8_n_0\,
      DI(1) => \i__carry_i_3__8_n_0\,
      DI(0) => \i__carry_i_4__8_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__7/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => \i__carry_i_6__6_n_0\,
      S(1) => \i__carry_i_7__6_n_0\,
      S(0) => \i__carry_i_8__6_n_0\
    );
\Bit_Concat_out10_inferred__8/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator21_relop1,
      CO(2) => \Bit_Concat_out10_inferred__8/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__8/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__8/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__9_n_0\,
      DI(2) => \i__carry_i_2__9_n_0\,
      DI(1) => \i__carry_i_3__9_n_0\,
      DI(0) => \i__carry_i_4__9_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__8/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__7_n_0\,
      S(2) => \i__carry_i_6__7_n_0\,
      S(1) => \i__carry_i_7__7_n_0\,
      S(0) => \i__carry_i_8__7_n_0\
    );
\Bit_Concat_out10_inferred__9/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Relational_Operator20_relop1,
      CO(2) => \Bit_Concat_out10_inferred__9/i__carry_n_1\,
      CO(1) => \Bit_Concat_out10_inferred__9/i__carry_n_2\,
      CO(0) => \Bit_Concat_out10_inferred__9/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__10_n_0\,
      DI(2) => \i__carry_i_2__10_n_0\,
      DI(1) => \i__carry_i_3__10_n_0\,
      DI(0) => \i__carry_i_4__10_n_0\,
      O(3 downto 0) => \NLW_Bit_Concat_out10_inferred__9/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__8_n_0\,
      S(2) => \i__carry_i_6__8_n_0\,
      S(1) => \i__carry_i_7__8_n_0\,
      S(0) => \i__carry_i_8__8_n_0\
    );
\Bit_Concat_out1_last_value[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator30_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(0),
      O => \^d\(0)
    );
\Bit_Concat_out1_last_value[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator20_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(10),
      O => \^d\(10)
    );
\Bit_Concat_out1_last_value[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator19_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(11),
      O => \^d\(11)
    );
\Bit_Concat_out1_last_value[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator18_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(12),
      O => \^d\(12)
    );
\Bit_Concat_out1_last_value[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator17_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(13),
      O => \^d\(13)
    );
\Bit_Concat_out1_last_value[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator16_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(14),
      O => \^d\(14)
    );
\Bit_Concat_out1_last_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator15_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(15),
      O => \^d\(15)
    );
\Bit_Concat_out1_last_value[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator14_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(16),
      O => \^d\(16)
    );
\Bit_Concat_out1_last_value[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator13_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(17),
      O => \^d\(17)
    );
\Bit_Concat_out1_last_value[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator12_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(18),
      O => \^d\(18)
    );
\Bit_Concat_out1_last_value[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator11_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(19),
      O => \^d\(19)
    );
\Bit_Concat_out1_last_value[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator29_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(1),
      O => \^d\(1)
    );
\Bit_Concat_out1_last_value[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator10_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(20),
      O => \^d\(20)
    );
\Bit_Concat_out1_last_value[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator9_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(21),
      O => \^d\(21)
    );
\Bit_Concat_out1_last_value[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator8_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(22),
      O => \^d\(22)
    );
\Bit_Concat_out1_last_value[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator7_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(23),
      O => \^d\(23)
    );
\Bit_Concat_out1_last_value[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator6_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(24),
      O => \^d\(24)
    );
\Bit_Concat_out1_last_value[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator5_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(25),
      O => \^d\(25)
    );
\Bit_Concat_out1_last_value[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator4_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(26),
      O => \^d\(26)
    );
\Bit_Concat_out1_last_value[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator3_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(27),
      O => \^d\(27)
    );
\Bit_Concat_out1_last_value[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator2_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(28),
      O => \^d\(28)
    );
\Bit_Concat_out1_last_value[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator1_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(29),
      O => \^d\(29)
    );
\Bit_Concat_out1_last_value[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator28_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(2),
      O => \^d\(2)
    );
\Bit_Concat_out1_last_value[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator27_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(3),
      O => \^d\(3)
    );
\Bit_Concat_out1_last_value[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator26_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(4),
      O => \^d\(4)
    );
\Bit_Concat_out1_last_value[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator25_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(5),
      O => \^d\(5)
    );
\Bit_Concat_out1_last_value[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator24_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(6),
      O => \^d\(6)
    );
\Bit_Concat_out1_last_value[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator23_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(7),
      O => \^d\(7)
    );
\Bit_Concat_out1_last_value[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator22_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(8),
      O => \^d\(8)
    );
\Bit_Concat_out1_last_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Relational_Operator21_relop1,
      I1 => adapter_in_enable,
      I2 => adapter_in_valid_out,
      I3 => Bit_Concat_out1_last_value(9),
      O => \^d\(9)
    );
\Bit_Concat_out1_last_value_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(0),
      Q => Bit_Concat_out1_last_value(0)
    );
\Bit_Concat_out1_last_value_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(10),
      Q => Bit_Concat_out1_last_value(10)
    );
\Bit_Concat_out1_last_value_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(11),
      Q => Bit_Concat_out1_last_value(11)
    );
\Bit_Concat_out1_last_value_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(12),
      Q => Bit_Concat_out1_last_value(12)
    );
\Bit_Concat_out1_last_value_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(13),
      Q => Bit_Concat_out1_last_value(13)
    );
\Bit_Concat_out1_last_value_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(14),
      Q => Bit_Concat_out1_last_value(14)
    );
\Bit_Concat_out1_last_value_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(15),
      Q => Bit_Concat_out1_last_value(15)
    );
\Bit_Concat_out1_last_value_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(16),
      Q => Bit_Concat_out1_last_value(16)
    );
\Bit_Concat_out1_last_value_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(17),
      Q => Bit_Concat_out1_last_value(17)
    );
\Bit_Concat_out1_last_value_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(18),
      Q => Bit_Concat_out1_last_value(18)
    );
\Bit_Concat_out1_last_value_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(19),
      Q => Bit_Concat_out1_last_value(19)
    );
\Bit_Concat_out1_last_value_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(1),
      Q => Bit_Concat_out1_last_value(1)
    );
\Bit_Concat_out1_last_value_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(20),
      Q => Bit_Concat_out1_last_value(20)
    );
\Bit_Concat_out1_last_value_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(21),
      Q => Bit_Concat_out1_last_value(21)
    );
\Bit_Concat_out1_last_value_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(22),
      Q => Bit_Concat_out1_last_value(22)
    );
\Bit_Concat_out1_last_value_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(23),
      Q => Bit_Concat_out1_last_value(23)
    );
\Bit_Concat_out1_last_value_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(24),
      Q => Bit_Concat_out1_last_value(24)
    );
\Bit_Concat_out1_last_value_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(25),
      Q => Bit_Concat_out1_last_value(25)
    );
\Bit_Concat_out1_last_value_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(26),
      Q => Bit_Concat_out1_last_value(26)
    );
\Bit_Concat_out1_last_value_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(27),
      Q => Bit_Concat_out1_last_value(27)
    );
\Bit_Concat_out1_last_value_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(28),
      Q => Bit_Concat_out1_last_value(28)
    );
\Bit_Concat_out1_last_value_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(29),
      Q => Bit_Concat_out1_last_value(29)
    );
\Bit_Concat_out1_last_value_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(2),
      Q => Bit_Concat_out1_last_value(2)
    );
\Bit_Concat_out1_last_value_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Bit_Concat_out1_last_value_reg[30]_0\(0),
      Q => Q(0)
    );
\Bit_Concat_out1_last_value_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(3),
      Q => Bit_Concat_out1_last_value(3)
    );
\Bit_Concat_out1_last_value_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(4),
      Q => Bit_Concat_out1_last_value(4)
    );
\Bit_Concat_out1_last_value_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(5),
      Q => Bit_Concat_out1_last_value(5)
    );
\Bit_Concat_out1_last_value_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(6),
      Q => Bit_Concat_out1_last_value(6)
    );
\Bit_Concat_out1_last_value_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(7),
      Q => Bit_Concat_out1_last_value(7)
    );
\Bit_Concat_out1_last_value_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(8),
      Q => Bit_Concat_out1_last_value(8)
    );
\Bit_Concat_out1_last_value_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \^d\(9),
      Q => Bit_Concat_out1_last_value(9)
    );
\Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(0),
      Q => \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(1),
      Q => \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(2),
      Q => \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(3),
      Q => \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(4),
      Q => \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(5),
      Q => \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(6),
      Q => \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[631]_0\(7),
      Q => \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay10_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__6_n_0\,
      Q => \Delay10_reg_reg[8]_14\(0)
    );
\Delay10_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__5_n_0\,
      Q => \Delay10_reg_reg[8]_14\(1)
    );
\Delay10_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__4_n_0\,
      Q => \Delay10_reg_reg[8]_14\(2)
    );
\Delay10_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__3_n_0\,
      Q => \Delay10_reg_reg[8]_14\(3)
    );
\Delay10_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__2_n_0\,
      Q => \Delay10_reg_reg[8]_14\(4)
    );
\Delay10_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__1_n_0\,
      Q => \Delay10_reg_reg[8]_14\(5)
    );
\Delay10_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay10_reg_reg_gate__0_n_0\,
      Q => \Delay10_reg_reg[8]_14\(6)
    );
\Delay10_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay10_reg_reg_gate_n_0,
      Q => \Delay10_reg_reg[8]_14\(7)
    );
Delay10_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay10_reg_reg_gate_n_0
    );
\Delay10_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__0_n_0\
    );
\Delay10_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__1_n_0\
    );
\Delay10_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__2_n_0\
    );
\Delay10_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__3_n_0\
    );
\Delay10_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__4_n_0\
    );
\Delay10_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__5_n_0\
    );
\Delay10_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay10_reg_reg_gate__6_n_0\
    );
\Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(0),
      Q => \NLW_Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(1),
      Q => \NLW_Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(2),
      Q => \NLW_Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(3),
      Q => \NLW_Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(4),
      Q => \NLW_Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(5),
      Q => \NLW_Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(6),
      Q => \NLW_Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay18_reg_reg[8]_21\(7),
      Q => \NLW_Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay11_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay11_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay11_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay11_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__6_n_0\,
      Q => \Delay11_reg_reg[631]_1\(0)
    );
\Delay11_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__5_n_0\,
      Q => \Delay11_reg_reg[631]_1\(1)
    );
\Delay11_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__4_n_0\,
      Q => \Delay11_reg_reg[631]_1\(2)
    );
\Delay11_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__3_n_0\,
      Q => \Delay11_reg_reg[631]_1\(3)
    );
\Delay11_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__2_n_0\,
      Q => \Delay11_reg_reg[631]_1\(4)
    );
\Delay11_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__1_n_0\,
      Q => \Delay11_reg_reg[631]_1\(5)
    );
\Delay11_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay11_reg_reg_gate__0_n_0\,
      Q => \Delay11_reg_reg[631]_1\(6)
    );
\Delay11_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay11_reg_reg_gate_n_0,
      Q => \Delay11_reg_reg[631]_1\(7)
    );
\Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay11_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay11_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay11_reg_reg_gate_n_0
    );
\Delay11_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__0_n_0\
    );
\Delay11_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__1_n_0\
    );
\Delay11_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__2_n_0\
    );
\Delay11_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__3_n_0\
    );
\Delay11_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__4_n_0\
    );
\Delay11_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__5_n_0\
    );
\Delay11_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay11_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay11_reg_reg_gate__6_n_0\
    );
\Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(0),
      Q => \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(1),
      Q => \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(2),
      Q => \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(3),
      Q => \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(4),
      Q => \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(5),
      Q => \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(6),
      Q => \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay10_reg_reg[8]_14\(7),
      Q => \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay12_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__6_n_0\,
      Q => \Delay12_reg_reg[8]_15\(0)
    );
\Delay12_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__5_n_0\,
      Q => \Delay12_reg_reg[8]_15\(1)
    );
\Delay12_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__4_n_0\,
      Q => \Delay12_reg_reg[8]_15\(2)
    );
\Delay12_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__3_n_0\,
      Q => \Delay12_reg_reg[8]_15\(3)
    );
\Delay12_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__2_n_0\,
      Q => \Delay12_reg_reg[8]_15\(4)
    );
\Delay12_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__1_n_0\,
      Q => \Delay12_reg_reg[8]_15\(5)
    );
\Delay12_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay12_reg_reg_gate__0_n_0\,
      Q => \Delay12_reg_reg[8]_15\(6)
    );
\Delay12_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay12_reg_reg_gate_n_0,
      Q => \Delay12_reg_reg[8]_15\(7)
    );
Delay12_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay12_reg_reg_gate_n_0
    );
\Delay12_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__0_n_0\
    );
\Delay12_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__1_n_0\
    );
\Delay12_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__2_n_0\
    );
\Delay12_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__3_n_0\
    );
\Delay12_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__4_n_0\
    );
\Delay12_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__5_n_0\
    );
\Delay12_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay12_reg_reg_gate__6_n_0\
    );
\Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(0),
      Q => \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(1),
      Q => \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(2),
      Q => \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(3),
      Q => \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(4),
      Q => \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(5),
      Q => \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(6),
      Q => \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay12_reg_reg[8]_15\(7),
      Q => \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay13_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__6_n_0\,
      Q => \Delay13_reg_reg[8]_16\(0)
    );
\Delay13_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__5_n_0\,
      Q => \Delay13_reg_reg[8]_16\(1)
    );
\Delay13_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__4_n_0\,
      Q => \Delay13_reg_reg[8]_16\(2)
    );
\Delay13_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__3_n_0\,
      Q => \Delay13_reg_reg[8]_16\(3)
    );
\Delay13_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__2_n_0\,
      Q => \Delay13_reg_reg[8]_16\(4)
    );
\Delay13_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__1_n_0\,
      Q => \Delay13_reg_reg[8]_16\(5)
    );
\Delay13_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay13_reg_reg_gate__0_n_0\,
      Q => \Delay13_reg_reg[8]_16\(6)
    );
\Delay13_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay13_reg_reg_gate_n_0,
      Q => \Delay13_reg_reg[8]_16\(7)
    );
Delay13_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay13_reg_reg_gate_n_0
    );
\Delay13_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__0_n_0\
    );
\Delay13_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__1_n_0\
    );
\Delay13_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__2_n_0\
    );
\Delay13_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__3_n_0\
    );
\Delay13_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__4_n_0\
    );
\Delay13_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__5_n_0\
    );
\Delay13_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay13_reg_reg_gate__6_n_0\
    );
\Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(0),
      Q => \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(1),
      Q => \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(2),
      Q => \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(3),
      Q => \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(4),
      Q => \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(5),
      Q => \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(6),
      Q => \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay13_reg_reg[8]_16\(7),
      Q => \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay14_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__6_n_0\,
      Q => \Delay14_reg_reg[8]_17\(0)
    );
\Delay14_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__5_n_0\,
      Q => \Delay14_reg_reg[8]_17\(1)
    );
\Delay14_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__4_n_0\,
      Q => \Delay14_reg_reg[8]_17\(2)
    );
\Delay14_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__3_n_0\,
      Q => \Delay14_reg_reg[8]_17\(3)
    );
\Delay14_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__2_n_0\,
      Q => \Delay14_reg_reg[8]_17\(4)
    );
\Delay14_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__1_n_0\,
      Q => \Delay14_reg_reg[8]_17\(5)
    );
\Delay14_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay14_reg_reg_gate__0_n_0\,
      Q => \Delay14_reg_reg[8]_17\(6)
    );
\Delay14_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay14_reg_reg_gate_n_0,
      Q => \Delay14_reg_reg[8]_17\(7)
    );
Delay14_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay14_reg_reg_gate_n_0
    );
\Delay14_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__0_n_0\
    );
\Delay14_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__1_n_0\
    );
\Delay14_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__2_n_0\
    );
\Delay14_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__3_n_0\
    );
\Delay14_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__4_n_0\
    );
\Delay14_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__5_n_0\
    );
\Delay14_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay14_reg_reg_gate__6_n_0\
    );
\Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(0),
      Q => \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(1),
      Q => \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(2),
      Q => \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(3),
      Q => \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(4),
      Q => \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(5),
      Q => \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(6),
      Q => \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay14_reg_reg[8]_17\(7),
      Q => \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay15_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__6_n_0\,
      Q => \Delay15_reg_reg[8]_18\(0)
    );
\Delay15_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__5_n_0\,
      Q => \Delay15_reg_reg[8]_18\(1)
    );
\Delay15_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__4_n_0\,
      Q => \Delay15_reg_reg[8]_18\(2)
    );
\Delay15_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__3_n_0\,
      Q => \Delay15_reg_reg[8]_18\(3)
    );
\Delay15_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__2_n_0\,
      Q => \Delay15_reg_reg[8]_18\(4)
    );
\Delay15_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__1_n_0\,
      Q => \Delay15_reg_reg[8]_18\(5)
    );
\Delay15_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay15_reg_reg_gate__0_n_0\,
      Q => \Delay15_reg_reg[8]_18\(6)
    );
\Delay15_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay15_reg_reg_gate_n_0,
      Q => \Delay15_reg_reg[8]_18\(7)
    );
Delay15_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay15_reg_reg_gate_n_0
    );
\Delay15_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__0_n_0\
    );
\Delay15_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__1_n_0\
    );
\Delay15_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__2_n_0\
    );
\Delay15_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__3_n_0\
    );
\Delay15_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__4_n_0\
    );
\Delay15_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__5_n_0\
    );
\Delay15_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay15_reg_reg_gate__6_n_0\
    );
\Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(0),
      Q => \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(1),
      Q => \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(2),
      Q => \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(3),
      Q => \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(4),
      Q => \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(5),
      Q => \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(6),
      Q => \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay15_reg_reg[8]_18\(7),
      Q => \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay16_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__6_n_0\,
      Q => \Delay16_reg_reg[8]_19\(0)
    );
\Delay16_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__5_n_0\,
      Q => \Delay16_reg_reg[8]_19\(1)
    );
\Delay16_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__4_n_0\,
      Q => \Delay16_reg_reg[8]_19\(2)
    );
\Delay16_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__3_n_0\,
      Q => \Delay16_reg_reg[8]_19\(3)
    );
\Delay16_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__2_n_0\,
      Q => \Delay16_reg_reg[8]_19\(4)
    );
\Delay16_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__1_n_0\,
      Q => \Delay16_reg_reg[8]_19\(5)
    );
\Delay16_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay16_reg_reg_gate__0_n_0\,
      Q => \Delay16_reg_reg[8]_19\(6)
    );
\Delay16_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay16_reg_reg_gate_n_0,
      Q => \Delay16_reg_reg[8]_19\(7)
    );
Delay16_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay16_reg_reg_gate_n_0
    );
\Delay16_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__0_n_0\
    );
\Delay16_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__1_n_0\
    );
\Delay16_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__2_n_0\
    );
\Delay16_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__3_n_0\
    );
\Delay16_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__4_n_0\
    );
\Delay16_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__5_n_0\
    );
\Delay16_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay16_reg_reg_gate__6_n_0\
    );
\Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(0),
      Q => \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(1),
      Q => \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(2),
      Q => \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(3),
      Q => \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(4),
      Q => \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(5),
      Q => \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(6),
      Q => \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay16_reg_reg[8]_19\(7),
      Q => \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay17_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__6_n_0\,
      Q => \Delay17_reg_reg[8]_20\(0)
    );
\Delay17_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__5_n_0\,
      Q => \Delay17_reg_reg[8]_20\(1)
    );
\Delay17_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__4_n_0\,
      Q => \Delay17_reg_reg[8]_20\(2)
    );
\Delay17_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__3_n_0\,
      Q => \Delay17_reg_reg[8]_20\(3)
    );
\Delay17_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__2_n_0\,
      Q => \Delay17_reg_reg[8]_20\(4)
    );
\Delay17_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__1_n_0\,
      Q => \Delay17_reg_reg[8]_20\(5)
    );
\Delay17_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay17_reg_reg_gate__0_n_0\,
      Q => \Delay17_reg_reg[8]_20\(6)
    );
\Delay17_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay17_reg_reg_gate_n_0,
      Q => \Delay17_reg_reg[8]_20\(7)
    );
Delay17_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay17_reg_reg_gate_n_0
    );
\Delay17_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__0_n_0\
    );
\Delay17_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__1_n_0\
    );
\Delay17_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__2_n_0\
    );
\Delay17_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__3_n_0\
    );
\Delay17_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__4_n_0\
    );
\Delay17_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__5_n_0\
    );
\Delay17_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay17_reg_reg_gate__6_n_0\
    );
\Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(0),
      Q => \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(1),
      Q => \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(2),
      Q => \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(3),
      Q => \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(4),
      Q => \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(5),
      Q => \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(6),
      Q => \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay17_reg_reg[8]_20\(7),
      Q => \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay18_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__6_n_0\,
      Q => \Delay18_reg_reg[8]_21\(0)
    );
\Delay18_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__5_n_0\,
      Q => \Delay18_reg_reg[8]_21\(1)
    );
\Delay18_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__4_n_0\,
      Q => \Delay18_reg_reg[8]_21\(2)
    );
\Delay18_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__3_n_0\,
      Q => \Delay18_reg_reg[8]_21\(3)
    );
\Delay18_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__2_n_0\,
      Q => \Delay18_reg_reg[8]_21\(4)
    );
\Delay18_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__1_n_0\,
      Q => \Delay18_reg_reg[8]_21\(5)
    );
\Delay18_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay18_reg_reg_gate__0_n_0\,
      Q => \Delay18_reg_reg[8]_21\(6)
    );
\Delay18_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay18_reg_reg_gate_n_0,
      Q => \Delay18_reg_reg[8]_21\(7)
    );
Delay18_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay18_reg_reg_gate_n_0
    );
\Delay18_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__0_n_0\
    );
\Delay18_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__1_n_0\
    );
\Delay18_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__2_n_0\
    );
\Delay18_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__3_n_0\
    );
\Delay18_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__4_n_0\
    );
\Delay18_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__5_n_0\
    );
\Delay18_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay18_reg_reg_gate__6_n_0\
    );
\Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(0),
      Q => \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(1),
      Q => \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(2),
      Q => \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(3),
      Q => \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(4),
      Q => \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(5),
      Q => \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(6),
      Q => \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay11_reg_reg[631]_1\(7),
      Q => \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay19_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__6_n_0\,
      Q => \Delay19_reg_reg[8]_22\(0)
    );
\Delay19_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__5_n_0\,
      Q => \Delay19_reg_reg[8]_22\(1)
    );
\Delay19_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__4_n_0\,
      Q => \Delay19_reg_reg[8]_22\(2)
    );
\Delay19_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__3_n_0\,
      Q => \Delay19_reg_reg[8]_22\(3)
    );
\Delay19_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__2_n_0\,
      Q => \Delay19_reg_reg[8]_22\(4)
    );
\Delay19_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__1_n_0\,
      Q => \Delay19_reg_reg[8]_22\(5)
    );
\Delay19_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay19_reg_reg_gate__0_n_0\,
      Q => \Delay19_reg_reg[8]_22\(6)
    );
\Delay19_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay19_reg_reg_gate_n_0,
      Q => \Delay19_reg_reg[8]_22\(7)
    );
Delay19_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay19_reg_reg_gate_n_0
    );
\Delay19_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__0_n_0\
    );
\Delay19_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__1_n_0\
    );
\Delay19_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__2_n_0\
    );
\Delay19_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__3_n_0\
    );
\Delay19_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__4_n_0\
    );
\Delay19_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__5_n_0\
    );
\Delay19_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay19_reg_reg_gate__6_n_0\
    );
\Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(0),
      Q => \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(1),
      Q => \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(2),
      Q => \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(3),
      Q => \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(4),
      Q => \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(5),
      Q => \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(6),
      Q => \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(7),
      Q => \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay1_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__6_n_0\,
      Q => \Delay1_reg_reg[8]_6\(0)
    );
\Delay1_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__5_n_0\,
      Q => \Delay1_reg_reg[8]_6\(1)
    );
\Delay1_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__4_n_0\,
      Q => \Delay1_reg_reg[8]_6\(2)
    );
\Delay1_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__3_n_0\,
      Q => \Delay1_reg_reg[8]_6\(3)
    );
\Delay1_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__2_n_0\,
      Q => \Delay1_reg_reg[8]_6\(4)
    );
\Delay1_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__1_n_0\,
      Q => \Delay1_reg_reg[8]_6\(5)
    );
\Delay1_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay1_reg_reg_gate__0_n_0\,
      Q => \Delay1_reg_reg[8]_6\(6)
    );
\Delay1_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay1_reg_reg_gate_n_0,
      Q => \Delay1_reg_reg[8]_6\(7)
    );
Delay1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay1_reg_reg_gate_n_0
    );
\Delay1_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__0_n_0\
    );
\Delay1_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__1_n_0\
    );
\Delay1_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__2_n_0\
    );
\Delay1_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__3_n_0\
    );
\Delay1_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__4_n_0\
    );
\Delay1_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__5_n_0\
    );
\Delay1_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay1_reg_reg_gate__6_n_0\
    );
\Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(0),
      Q => \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(1),
      Q => \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(2),
      Q => \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(3),
      Q => \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(4),
      Q => \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(5),
      Q => \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(6),
      Q => \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[631]_2\(7),
      Q => \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay20_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__6_n_0\,
      Q => \Delay20_reg_reg[8]_30\(0)
    );
\Delay20_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__5_n_0\,
      Q => \Delay20_reg_reg[8]_30\(1)
    );
\Delay20_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__4_n_0\,
      Q => \Delay20_reg_reg[8]_30\(2)
    );
\Delay20_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__3_n_0\,
      Q => \Delay20_reg_reg[8]_30\(3)
    );
\Delay20_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__2_n_0\,
      Q => \Delay20_reg_reg[8]_30\(4)
    );
\Delay20_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__1_n_0\,
      Q => \Delay20_reg_reg[8]_30\(5)
    );
\Delay20_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay20_reg_reg_gate__0_n_0\,
      Q => \Delay20_reg_reg[8]_30\(6)
    );
\Delay20_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay20_reg_reg_gate_n_0,
      Q => \Delay20_reg_reg[8]_30\(7)
    );
Delay20_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay20_reg_reg_gate_n_0
    );
\Delay20_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__0_n_0\
    );
\Delay20_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__1_n_0\
    );
\Delay20_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__2_n_0\
    );
\Delay20_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__3_n_0\
    );
\Delay20_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__4_n_0\
    );
\Delay20_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__5_n_0\
    );
\Delay20_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay20_reg_reg_gate__6_n_0\
    );
\Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(0),
      Q => \NLW_Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(1),
      Q => \NLW_Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(2),
      Q => \NLW_Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(3),
      Q => \NLW_Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(4),
      Q => \NLW_Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(5),
      Q => \NLW_Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(6),
      Q => \NLW_Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay28_reg_reg[8]_36\(7),
      Q => \NLW_Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay21_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay21_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay21_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay21_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__6_n_0\,
      Q => \Delay21_reg_reg[631]_3\(0)
    );
\Delay21_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__5_n_0\,
      Q => \Delay21_reg_reg[631]_3\(1)
    );
\Delay21_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__4_n_0\,
      Q => \Delay21_reg_reg[631]_3\(2)
    );
\Delay21_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__3_n_0\,
      Q => \Delay21_reg_reg[631]_3\(3)
    );
\Delay21_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__2_n_0\,
      Q => \Delay21_reg_reg[631]_3\(4)
    );
\Delay21_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__1_n_0\,
      Q => \Delay21_reg_reg[631]_3\(5)
    );
\Delay21_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay21_reg_reg_gate__0_n_0\,
      Q => \Delay21_reg_reg[631]_3\(6)
    );
\Delay21_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay21_reg_reg_gate_n_0,
      Q => \Delay21_reg_reg[631]_3\(7)
    );
\Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay21_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay21_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay21_reg_reg_gate_n_0
    );
\Delay21_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__0_n_0\
    );
\Delay21_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__1_n_0\
    );
\Delay21_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__2_n_0\
    );
\Delay21_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__3_n_0\
    );
\Delay21_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__4_n_0\
    );
\Delay21_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__5_n_0\
    );
\Delay21_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay21_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay21_reg_reg_gate__6_n_0\
    );
\Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(0),
      Q => \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(1),
      Q => \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(2),
      Q => \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(3),
      Q => \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(4),
      Q => \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(5),
      Q => \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(6),
      Q => \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay20_reg_reg[8]_30\(7),
      Q => \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay22_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__6_n_0\,
      Q => \Delay22_reg_reg[8]_31\(0)
    );
\Delay22_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__5_n_0\,
      Q => \Delay22_reg_reg[8]_31\(1)
    );
\Delay22_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__4_n_0\,
      Q => \Delay22_reg_reg[8]_31\(2)
    );
\Delay22_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__3_n_0\,
      Q => \Delay22_reg_reg[8]_31\(3)
    );
\Delay22_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__2_n_0\,
      Q => \Delay22_reg_reg[8]_31\(4)
    );
\Delay22_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__1_n_0\,
      Q => \Delay22_reg_reg[8]_31\(5)
    );
\Delay22_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay22_reg_reg_gate__0_n_0\,
      Q => \Delay22_reg_reg[8]_31\(6)
    );
\Delay22_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay22_reg_reg_gate_n_0,
      Q => \Delay22_reg_reg[8]_31\(7)
    );
Delay22_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay22_reg_reg_gate_n_0
    );
\Delay22_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__0_n_0\
    );
\Delay22_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__1_n_0\
    );
\Delay22_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__2_n_0\
    );
\Delay22_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__3_n_0\
    );
\Delay22_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__4_n_0\
    );
\Delay22_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__5_n_0\
    );
\Delay22_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay22_reg_reg_gate__6_n_0\
    );
\Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(0),
      Q => \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(1),
      Q => \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(2),
      Q => \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(3),
      Q => \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(4),
      Q => \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(5),
      Q => \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(6),
      Q => \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay22_reg_reg[8]_31\(7),
      Q => \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay23_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__6_n_0\,
      Q => \Delay23_reg_reg[8]_32\(0)
    );
\Delay23_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__5_n_0\,
      Q => \Delay23_reg_reg[8]_32\(1)
    );
\Delay23_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__4_n_0\,
      Q => \Delay23_reg_reg[8]_32\(2)
    );
\Delay23_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__3_n_0\,
      Q => \Delay23_reg_reg[8]_32\(3)
    );
\Delay23_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__2_n_0\,
      Q => \Delay23_reg_reg[8]_32\(4)
    );
\Delay23_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__1_n_0\,
      Q => \Delay23_reg_reg[8]_32\(5)
    );
\Delay23_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay23_reg_reg_gate__0_n_0\,
      Q => \Delay23_reg_reg[8]_32\(6)
    );
\Delay23_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay23_reg_reg_gate_n_0,
      Q => \Delay23_reg_reg[8]_32\(7)
    );
Delay23_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay23_reg_reg_gate_n_0
    );
\Delay23_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__0_n_0\
    );
\Delay23_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__1_n_0\
    );
\Delay23_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__2_n_0\
    );
\Delay23_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__3_n_0\
    );
\Delay23_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__4_n_0\
    );
\Delay23_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__5_n_0\
    );
\Delay23_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay23_reg_reg_gate__6_n_0\
    );
\Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(0),
      Q => \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(1),
      Q => \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(2),
      Q => \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(3),
      Q => \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(4),
      Q => \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(5),
      Q => \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(6),
      Q => \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay23_reg_reg[8]_32\(7),
      Q => \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay25_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__6_n_0\,
      Q => \Delay25_reg_reg[8]_33\(0)
    );
\Delay25_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__5_n_0\,
      Q => \Delay25_reg_reg[8]_33\(1)
    );
\Delay25_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__4_n_0\,
      Q => \Delay25_reg_reg[8]_33\(2)
    );
\Delay25_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__3_n_0\,
      Q => \Delay25_reg_reg[8]_33\(3)
    );
\Delay25_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__2_n_0\,
      Q => \Delay25_reg_reg[8]_33\(4)
    );
\Delay25_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__1_n_0\,
      Q => \Delay25_reg_reg[8]_33\(5)
    );
\Delay25_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay25_reg_reg_gate__0_n_0\,
      Q => \Delay25_reg_reg[8]_33\(6)
    );
\Delay25_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay25_reg_reg_gate_n_0,
      Q => \Delay25_reg_reg[8]_33\(7)
    );
Delay25_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => Delay25_reg_reg_gate_n_0
    );
\Delay25_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__0_n_0\
    );
\Delay25_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__1_n_0\
    );
\Delay25_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__2_n_0\
    );
\Delay25_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__3_n_0\
    );
\Delay25_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__4_n_0\
    );
\Delay25_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__5_n_0\
    );
\Delay25_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay25_reg_reg_gate__6_n_0\
    );
\Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(0),
      Q => \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(1),
      Q => \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(2),
      Q => \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(3),
      Q => \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(4),
      Q => \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(5),
      Q => \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(6),
      Q => \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay25_reg_reg[8]_33\(7),
      Q => \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay26_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__6_n_0\,
      Q => \Delay26_reg_reg[8]_34\(0)
    );
\Delay26_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__5_n_0\,
      Q => \Delay26_reg_reg[8]_34\(1)
    );
\Delay26_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__4_n_0\,
      Q => \Delay26_reg_reg[8]_34\(2)
    );
\Delay26_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__3_n_0\,
      Q => \Delay26_reg_reg[8]_34\(3)
    );
\Delay26_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__2_n_0\,
      Q => \Delay26_reg_reg[8]_34\(4)
    );
\Delay26_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__1_n_0\,
      Q => \Delay26_reg_reg[8]_34\(5)
    );
\Delay26_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay26_reg_reg_gate__0_n_0\,
      Q => \Delay26_reg_reg[8]_34\(6)
    );
\Delay26_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay26_reg_reg_gate_n_0,
      Q => \Delay26_reg_reg[8]_34\(7)
    );
Delay26_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay26_reg_reg_gate_n_0
    );
\Delay26_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__0_n_0\
    );
\Delay26_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__1_n_0\
    );
\Delay26_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__2_n_0\
    );
\Delay26_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__3_n_0\
    );
\Delay26_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__4_n_0\
    );
\Delay26_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__5_n_0\
    );
\Delay26_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay26_reg_reg_gate__6_n_0\
    );
\Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(0),
      Q => \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(1),
      Q => \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(2),
      Q => \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(3),
      Q => \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(4),
      Q => \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(5),
      Q => \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(6),
      Q => \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay26_reg_reg[8]_34\(7),
      Q => \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay27_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__6_n_0\,
      Q => \Delay27_reg_reg[8]_35\(0)
    );
\Delay27_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__5_n_0\,
      Q => \Delay27_reg_reg[8]_35\(1)
    );
\Delay27_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__4_n_0\,
      Q => \Delay27_reg_reg[8]_35\(2)
    );
\Delay27_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__3_n_0\,
      Q => \Delay27_reg_reg[8]_35\(3)
    );
\Delay27_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__2_n_0\,
      Q => \Delay27_reg_reg[8]_35\(4)
    );
\Delay27_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__1_n_0\,
      Q => \Delay27_reg_reg[8]_35\(5)
    );
\Delay27_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay27_reg_reg_gate__0_n_0\,
      Q => \Delay27_reg_reg[8]_35\(6)
    );
\Delay27_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay27_reg_reg_gate_n_0,
      Q => \Delay27_reg_reg[8]_35\(7)
    );
Delay27_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay27_reg_reg_gate_n_0
    );
\Delay27_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__0_n_0\
    );
\Delay27_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__1_n_0\
    );
\Delay27_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__2_n_0\
    );
\Delay27_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__3_n_0\
    );
\Delay27_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__4_n_0\
    );
\Delay27_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__5_n_0\
    );
\Delay27_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay27_reg_reg_gate__6_n_0\
    );
\Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(0),
      Q => \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(1),
      Q => \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(2),
      Q => \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(3),
      Q => \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(4),
      Q => \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(5),
      Q => \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(6),
      Q => \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay27_reg_reg[8]_35\(7),
      Q => \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay28_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__6_n_0\,
      Q => \Delay28_reg_reg[8]_36\(0)
    );
\Delay28_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__5_n_0\,
      Q => \Delay28_reg_reg[8]_36\(1)
    );
\Delay28_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__4_n_0\,
      Q => \Delay28_reg_reg[8]_36\(2)
    );
\Delay28_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__3_n_0\,
      Q => \Delay28_reg_reg[8]_36\(3)
    );
\Delay28_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__2_n_0\,
      Q => \Delay28_reg_reg[8]_36\(4)
    );
\Delay28_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__1_n_0\,
      Q => \Delay28_reg_reg[8]_36\(5)
    );
\Delay28_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay28_reg_reg_gate__0_n_0\,
      Q => \Delay28_reg_reg[8]_36\(6)
    );
\Delay28_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay28_reg_reg_gate_n_0,
      Q => \Delay28_reg_reg[8]_36\(7)
    );
Delay28_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => Delay28_reg_reg_gate_n_0
    );
\Delay28_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__0_n_0\
    );
\Delay28_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__1_n_0\
    );
\Delay28_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__2_n_0\
    );
\Delay28_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__3_n_0\
    );
\Delay28_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__4_n_0\
    );
\Delay28_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__5_n_0\
    );
\Delay28_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_n_0,
      O => \Delay28_reg_reg_gate__6_n_0\
    );
\Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(0),
      Q => \NLW_Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(1),
      Q => \NLW_Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(2),
      Q => \NLW_Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(3),
      Q => \NLW_Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(4),
      Q => \NLW_Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(5),
      Q => \NLW_Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(6),
      Q => \NLW_Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay36_reg_reg[8]_29\(7),
      Q => \NLW_Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay29_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay29_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay29_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay29_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__6_n_0\,
      Q => \Delay29_reg_reg[631]_2\(0)
    );
\Delay29_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__5_n_0\,
      Q => \Delay29_reg_reg[631]_2\(1)
    );
\Delay29_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__4_n_0\,
      Q => \Delay29_reg_reg[631]_2\(2)
    );
\Delay29_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__3_n_0\,
      Q => \Delay29_reg_reg[631]_2\(3)
    );
\Delay29_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__2_n_0\,
      Q => \Delay29_reg_reg[631]_2\(4)
    );
\Delay29_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__1_n_0\,
      Q => \Delay29_reg_reg[631]_2\(5)
    );
\Delay29_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay29_reg_reg_gate__0_n_0\,
      Q => \Delay29_reg_reg[631]_2\(6)
    );
\Delay29_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay29_reg_reg_gate_n_0,
      Q => \Delay29_reg_reg[631]_2\(7)
    );
\Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay29_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay29_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay29_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay29_reg_reg_gate_n_0
    );
\Delay29_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__0_n_0\
    );
\Delay29_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__1_n_0\
    );
\Delay29_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__2_n_0\
    );
\Delay29_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__3_n_0\
    );
\Delay29_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__4_n_0\
    );
\Delay29_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__5_n_0\
    );
\Delay29_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay29_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay29_reg_reg_gate__6_n_0\
    );
\Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(0),
      Q => \NLW_Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(1),
      Q => \NLW_Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(2),
      Q => \NLW_Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(3),
      Q => \NLW_Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(4),
      Q => \NLW_Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(5),
      Q => \NLW_Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(6),
      Q => \NLW_Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay9_reg_reg[8]_13\(7),
      Q => \NLW_Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay2_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay2_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay2_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay2_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__6_n_0\,
      Q => \Delay2_reg_reg[631]_0\(0)
    );
\Delay2_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__5_n_0\,
      Q => \Delay2_reg_reg[631]_0\(1)
    );
\Delay2_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__4_n_0\,
      Q => \Delay2_reg_reg[631]_0\(2)
    );
\Delay2_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__3_n_0\,
      Q => \Delay2_reg_reg[631]_0\(3)
    );
\Delay2_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__2_n_0\,
      Q => \Delay2_reg_reg[631]_0\(4)
    );
\Delay2_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__1_n_0\,
      Q => \Delay2_reg_reg[631]_0\(5)
    );
\Delay2_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay2_reg_reg_gate__0_n_0\,
      Q => \Delay2_reg_reg[631]_0\(6)
    );
\Delay2_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_gate_n_0,
      Q => \Delay2_reg_reg[631]_0\(7)
    );
\Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay2_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay2_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay2_reg_reg_c_0_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_c_n_0,
      Q => Delay2_reg_reg_c_0_c_n_0
    );
Delay2_reg_reg_c_100_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_99_c_n_0,
      Q => Delay2_reg_reg_c_100_c_n_0
    );
Delay2_reg_reg_c_101_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_100_c_n_0,
      Q => Delay2_reg_reg_c_101_c_n_0
    );
Delay2_reg_reg_c_102_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_101_c_n_0,
      Q => Delay2_reg_reg_c_102_c_n_0
    );
Delay2_reg_reg_c_103_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_102_c_n_0,
      Q => Delay2_reg_reg_c_103_c_n_0
    );
Delay2_reg_reg_c_104_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_103_c_n_0,
      Q => Delay2_reg_reg_c_104_c_n_0
    );
Delay2_reg_reg_c_105_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_104_c_n_0,
      Q => Delay2_reg_reg_c_105_c_n_0
    );
Delay2_reg_reg_c_106_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_105_c_n_0,
      Q => Delay2_reg_reg_c_106_c_n_0
    );
Delay2_reg_reg_c_107_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_106_c_n_0,
      Q => Delay2_reg_reg_c_107_c_n_0
    );
Delay2_reg_reg_c_108_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_107_c_n_0,
      Q => Delay2_reg_reg_c_108_c_n_0
    );
Delay2_reg_reg_c_109_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_108_c_n_0,
      Q => Delay2_reg_reg_c_109_c_n_0
    );
Delay2_reg_reg_c_10_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_9_c_n_0,
      Q => Delay2_reg_reg_c_10_c_n_0
    );
Delay2_reg_reg_c_110_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_109_c_n_0,
      Q => Delay2_reg_reg_c_110_c_n_0
    );
Delay2_reg_reg_c_111_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_110_c_n_0,
      Q => Delay2_reg_reg_c_111_c_n_0
    );
Delay2_reg_reg_c_112_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_111_c_n_0,
      Q => Delay2_reg_reg_c_112_c_n_0
    );
Delay2_reg_reg_c_113_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_112_c_n_0,
      Q => Delay2_reg_reg_c_113_c_n_0
    );
Delay2_reg_reg_c_114_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_113_c_n_0,
      Q => Delay2_reg_reg_c_114_c_n_0
    );
Delay2_reg_reg_c_115_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_114_c_n_0,
      Q => Delay2_reg_reg_c_115_c_n_0
    );
Delay2_reg_reg_c_116_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_115_c_n_0,
      Q => Delay2_reg_reg_c_116_c_n_0
    );
Delay2_reg_reg_c_117_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_116_c_n_0,
      Q => Delay2_reg_reg_c_117_c_n_0
    );
Delay2_reg_reg_c_118_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_117_c_n_0,
      Q => Delay2_reg_reg_c_118_c_n_0
    );
Delay2_reg_reg_c_119_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_118_c_n_0,
      Q => Delay2_reg_reg_c_119_c_n_0
    );
Delay2_reg_reg_c_11_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_10_c_n_0,
      Q => Delay2_reg_reg_c_11_c_n_0
    );
Delay2_reg_reg_c_120_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_119_c_n_0,
      Q => Delay2_reg_reg_c_120_c_n_0
    );
Delay2_reg_reg_c_121_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_120_c_n_0,
      Q => Delay2_reg_reg_c_121_c_n_0
    );
Delay2_reg_reg_c_122_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_121_c_n_0,
      Q => Delay2_reg_reg_c_122_c_n_0
    );
Delay2_reg_reg_c_123_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_122_c_n_0,
      Q => Delay2_reg_reg_c_123_c_n_0
    );
Delay2_reg_reg_c_124_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_123_c_n_0,
      Q => Delay2_reg_reg_c_124_c_n_0
    );
Delay2_reg_reg_c_125_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_124_c_n_0,
      Q => Delay2_reg_reg_c_125_c_n_0
    );
Delay2_reg_reg_c_126_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_125_c_n_0,
      Q => Delay2_reg_reg_c_126_c_n_0
    );
Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c_n_1,
      Q => Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c_n_0,
      Q31 => NLW_Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c_Q31_UNCONNECTED
    );
Delay2_reg_reg_c_127_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_126_c_n_0,
      Q => Delay2_reg_reg_c_127_c_n_0
    );
Delay2_reg_reg_c_128_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_127_c_n_0,
      Q => Delay2_reg_reg_c_128_c_n_0
    );
Delay2_reg_reg_c_129_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_128_c_n_0,
      Q => Delay2_reg_reg_c_129_c_n_0
    );
Delay2_reg_reg_c_12_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_11_c_n_0,
      Q => Delay2_reg_reg_c_12_c_n_0
    );
Delay2_reg_reg_c_130_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_129_c_n_0,
      Q => Delay2_reg_reg_c_130_c_n_0
    );
Delay2_reg_reg_c_131_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_130_c_n_0,
      Q => Delay2_reg_reg_c_131_c_n_0
    );
Delay2_reg_reg_c_132_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_131_c_n_0,
      Q => Delay2_reg_reg_c_132_c_n_0
    );
Delay2_reg_reg_c_133_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_132_c_n_0,
      Q => Delay2_reg_reg_c_133_c_n_0
    );
Delay2_reg_reg_c_134_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_133_c_n_0,
      Q => Delay2_reg_reg_c_134_c_n_0
    );
Delay2_reg_reg_c_135_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_134_c_n_0,
      Q => Delay2_reg_reg_c_135_c_n_0
    );
Delay2_reg_reg_c_136_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_135_c_n_0,
      Q => Delay2_reg_reg_c_136_c_n_0
    );
Delay2_reg_reg_c_137_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_136_c_n_0,
      Q => Delay2_reg_reg_c_137_c_n_0
    );
Delay2_reg_reg_c_138_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_137_c_n_0,
      Q => Delay2_reg_reg_c_138_c_n_0
    );
Delay2_reg_reg_c_139_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_138_c_n_0,
      Q => Delay2_reg_reg_c_139_c_n_0
    );
Delay2_reg_reg_c_13_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_12_c_n_0,
      Q => Delay2_reg_reg_c_13_c_n_0
    );
Delay2_reg_reg_c_140_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_139_c_n_0,
      Q => Delay2_reg_reg_c_140_c_n_0
    );
Delay2_reg_reg_c_141_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_140_c_n_0,
      Q => Delay2_reg_reg_c_141_c_n_0
    );
Delay2_reg_reg_c_142_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_141_c_n_0,
      Q => Delay2_reg_reg_c_142_c_n_0
    );
Delay2_reg_reg_c_143_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_142_c_n_0,
      Q => Delay2_reg_reg_c_143_c_n_0
    );
Delay2_reg_reg_c_144_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_143_c_n_0,
      Q => Delay2_reg_reg_c_144_c_n_0
    );
Delay2_reg_reg_c_145_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_144_c_n_0,
      Q => Delay2_reg_reg_c_145_c_n_0
    );
Delay2_reg_reg_c_146_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_145_c_n_0,
      Q => Delay2_reg_reg_c_146_c_n_0
    );
Delay2_reg_reg_c_147_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_146_c_n_0,
      Q => Delay2_reg_reg_c_147_c_n_0
    );
Delay2_reg_reg_c_148_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_147_c_n_0,
      Q => Delay2_reg_reg_c_148_c_n_0
    );
Delay2_reg_reg_c_149_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_148_c_n_0,
      Q => Delay2_reg_reg_c_149_c_n_0
    );
Delay2_reg_reg_c_14_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_13_c_n_0,
      Q => Delay2_reg_reg_c_14_c_n_0
    );
Delay2_reg_reg_c_150_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_149_c_n_0,
      Q => Delay2_reg_reg_c_150_c_n_0
    );
Delay2_reg_reg_c_151_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_150_c_n_0,
      Q => Delay2_reg_reg_c_151_c_n_0
    );
Delay2_reg_reg_c_152_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_151_c_n_0,
      Q => Delay2_reg_reg_c_152_c_n_0
    );
Delay2_reg_reg_c_153_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_152_c_n_0,
      Q => Delay2_reg_reg_c_153_c_n_0
    );
Delay2_reg_reg_c_154_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_153_c_n_0,
      Q => Delay2_reg_reg_c_154_c_n_0
    );
Delay2_reg_reg_c_155_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_154_c_n_0,
      Q => Delay2_reg_reg_c_155_c_n_0
    );
Delay2_reg_reg_c_156_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_155_c_n_0,
      Q => Delay2_reg_reg_c_156_c_n_0
    );
Delay2_reg_reg_c_157_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_156_c_n_0,
      Q => Delay2_reg_reg_c_157_c_n_0
    );
Delay2_reg_reg_c_158_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_157_c_n_0,
      Q => Delay2_reg_reg_c_158_c_n_0
    );
Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_c_n_0,
      Q => NLW_Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c_n_1
    );
Delay2_reg_reg_c_159_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_158_c_n_0,
      Q => Delay2_reg_reg_c_159_c_n_0
    );
Delay2_reg_reg_c_15_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_14_c_n_0,
      Q => Delay2_reg_reg_c_15_c_n_0
    );
Delay2_reg_reg_c_160_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_159_c_n_0,
      Q => Delay2_reg_reg_c_160_c_n_0
    );
Delay2_reg_reg_c_161_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_160_c_n_0,
      Q => Delay2_reg_reg_c_161_c_n_0
    );
Delay2_reg_reg_c_162_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_161_c_n_0,
      Q => Delay2_reg_reg_c_162_c_n_0
    );
Delay2_reg_reg_c_163_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_162_c_n_0,
      Q => Delay2_reg_reg_c_163_c_n_0
    );
Delay2_reg_reg_c_164_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_163_c_n_0,
      Q => Delay2_reg_reg_c_164_c_n_0
    );
Delay2_reg_reg_c_165_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_164_c_n_0,
      Q => Delay2_reg_reg_c_165_c_n_0
    );
Delay2_reg_reg_c_166_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_165_c_n_0,
      Q => Delay2_reg_reg_c_166_c_n_0
    );
Delay2_reg_reg_c_167_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_166_c_n_0,
      Q => Delay2_reg_reg_c_167_c_n_0
    );
Delay2_reg_reg_c_168_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_167_c_n_0,
      Q => Delay2_reg_reg_c_168_c_n_0
    );
Delay2_reg_reg_c_169_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_168_c_n_0,
      Q => Delay2_reg_reg_c_169_c_n_0
    );
Delay2_reg_reg_c_16_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_15_c_n_0,
      Q => Delay2_reg_reg_c_16_c_n_0
    );
Delay2_reg_reg_c_170_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_169_c_n_0,
      Q => Delay2_reg_reg_c_170_c_n_0
    );
Delay2_reg_reg_c_171_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_170_c_n_0,
      Q => Delay2_reg_reg_c_171_c_n_0
    );
Delay2_reg_reg_c_172_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_171_c_n_0,
      Q => Delay2_reg_reg_c_172_c_n_0
    );
Delay2_reg_reg_c_173_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_172_c_n_0,
      Q => Delay2_reg_reg_c_173_c_n_0
    );
Delay2_reg_reg_c_174_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_173_c_n_0,
      Q => Delay2_reg_reg_c_174_c_n_0
    );
Delay2_reg_reg_c_175_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_174_c_n_0,
      Q => Delay2_reg_reg_c_175_c_n_0
    );
Delay2_reg_reg_c_176_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_175_c_n_0,
      Q => Delay2_reg_reg_c_176_c_n_0
    );
Delay2_reg_reg_c_177_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_176_c_n_0,
      Q => Delay2_reg_reg_c_177_c_n_0
    );
Delay2_reg_reg_c_178_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_177_c_n_0,
      Q => Delay2_reg_reg_c_178_c_n_0
    );
Delay2_reg_reg_c_179_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_178_c_n_0,
      Q => Delay2_reg_reg_c_179_c_n_0
    );
Delay2_reg_reg_c_17_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_16_c_n_0,
      Q => Delay2_reg_reg_c_17_c_n_0
    );
Delay2_reg_reg_c_180_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_179_c_n_0,
      Q => Delay2_reg_reg_c_180_c_n_0
    );
Delay2_reg_reg_c_181_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_180_c_n_0,
      Q => Delay2_reg_reg_c_181_c_n_0
    );
Delay2_reg_reg_c_182_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_181_c_n_0,
      Q => Delay2_reg_reg_c_182_c_n_0
    );
Delay2_reg_reg_c_183_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_182_c_n_0,
      Q => Delay2_reg_reg_c_183_c_n_0
    );
Delay2_reg_reg_c_184_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_183_c_n_0,
      Q => Delay2_reg_reg_c_184_c_n_0
    );
Delay2_reg_reg_c_185_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_184_c_n_0,
      Q => Delay2_reg_reg_c_185_c_n_0
    );
Delay2_reg_reg_c_186_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_185_c_n_0,
      Q => Delay2_reg_reg_c_186_c_n_0
    );
Delay2_reg_reg_c_187_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_186_c_n_0,
      Q => Delay2_reg_reg_c_187_c_n_0
    );
Delay2_reg_reg_c_188_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_187_c_n_0,
      Q => Delay2_reg_reg_c_188_c_n_0
    );
Delay2_reg_reg_c_189_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_188_c_n_0,
      Q => Delay2_reg_reg_c_189_c_n_0
    );
Delay2_reg_reg_c_18_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_17_c_n_0,
      Q => Delay2_reg_reg_c_18_c_n_0
    );
Delay2_reg_reg_c_190_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_189_c_n_0,
      Q => Delay2_reg_reg_c_190_c_n_0
    );
Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_c_n_1,
      Q => NLW_Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c_n_1
    );
Delay2_reg_reg_c_191_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_190_c_n_0,
      Q => Delay2_reg_reg_c_191_c_n_0
    );
Delay2_reg_reg_c_192_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_191_c_n_0,
      Q => Delay2_reg_reg_c_192_c_n_0
    );
Delay2_reg_reg_c_193_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_192_c_n_0,
      Q => Delay2_reg_reg_c_193_c_n_0
    );
Delay2_reg_reg_c_194_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_193_c_n_0,
      Q => Delay2_reg_reg_c_194_c_n_0
    );
Delay2_reg_reg_c_195_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_194_c_n_0,
      Q => Delay2_reg_reg_c_195_c_n_0
    );
Delay2_reg_reg_c_196_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_195_c_n_0,
      Q => Delay2_reg_reg_c_196_c_n_0
    );
Delay2_reg_reg_c_197_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_196_c_n_0,
      Q => Delay2_reg_reg_c_197_c_n_0
    );
Delay2_reg_reg_c_198_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_197_c_n_0,
      Q => Delay2_reg_reg_c_198_c_n_0
    );
Delay2_reg_reg_c_199_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_198_c_n_0,
      Q => Delay2_reg_reg_c_199_c_n_0
    );
Delay2_reg_reg_c_19_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_18_c_n_0,
      Q => Delay2_reg_reg_c_19_c_n_0
    );
Delay2_reg_reg_c_1_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_0_c_n_0,
      Q => Delay2_reg_reg_c_1_c_n_0
    );
Delay2_reg_reg_c_200_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_199_c_n_0,
      Q => Delay2_reg_reg_c_200_c_n_0
    );
Delay2_reg_reg_c_201_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_200_c_n_0,
      Q => Delay2_reg_reg_c_201_c_n_0
    );
Delay2_reg_reg_c_202_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_201_c_n_0,
      Q => Delay2_reg_reg_c_202_c_n_0
    );
Delay2_reg_reg_c_203_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_202_c_n_0,
      Q => Delay2_reg_reg_c_203_c_n_0
    );
Delay2_reg_reg_c_204_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_203_c_n_0,
      Q => Delay2_reg_reg_c_204_c_n_0
    );
Delay2_reg_reg_c_205_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_204_c_n_0,
      Q => Delay2_reg_reg_c_205_c_n_0
    );
Delay2_reg_reg_c_206_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_205_c_n_0,
      Q => Delay2_reg_reg_c_206_c_n_0
    );
Delay2_reg_reg_c_207_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_206_c_n_0,
      Q => Delay2_reg_reg_c_207_c_n_0
    );
Delay2_reg_reg_c_208_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_207_c_n_0,
      Q => Delay2_reg_reg_c_208_c_n_0
    );
Delay2_reg_reg_c_209_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_208_c_n_0,
      Q => Delay2_reg_reg_c_209_c_n_0
    );
Delay2_reg_reg_c_20_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_19_c_n_0,
      Q => Delay2_reg_reg_c_20_c_n_0
    );
Delay2_reg_reg_c_210_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_209_c_n_0,
      Q => Delay2_reg_reg_c_210_c_n_0
    );
Delay2_reg_reg_c_211_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_210_c_n_0,
      Q => Delay2_reg_reg_c_211_c_n_0
    );
Delay2_reg_reg_c_212_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_211_c_n_0,
      Q => Delay2_reg_reg_c_212_c_n_0
    );
Delay2_reg_reg_c_213_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_212_c_n_0,
      Q => Delay2_reg_reg_c_213_c_n_0
    );
Delay2_reg_reg_c_214_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_213_c_n_0,
      Q => Delay2_reg_reg_c_214_c_n_0
    );
Delay2_reg_reg_c_215_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_214_c_n_0,
      Q => Delay2_reg_reg_c_215_c_n_0
    );
Delay2_reg_reg_c_216_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_215_c_n_0,
      Q => Delay2_reg_reg_c_216_c_n_0
    );
Delay2_reg_reg_c_217_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_216_c_n_0,
      Q => Delay2_reg_reg_c_217_c_n_0
    );
Delay2_reg_reg_c_218_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_217_c_n_0,
      Q => Delay2_reg_reg_c_218_c_n_0
    );
Delay2_reg_reg_c_219_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_218_c_n_0,
      Q => Delay2_reg_reg_c_219_c_n_0
    );
Delay2_reg_reg_c_21_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_20_c_n_0,
      Q => Delay2_reg_reg_c_21_c_n_0
    );
Delay2_reg_reg_c_220_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_219_c_n_0,
      Q => Delay2_reg_reg_c_220_c_n_0
    );
Delay2_reg_reg_c_221_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_220_c_n_0,
      Q => Delay2_reg_reg_c_221_c_n_0
    );
Delay2_reg_reg_c_222_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_221_c_n_0,
      Q => Delay2_reg_reg_c_222_c_n_0
    );
Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_c_n_1,
      Q => NLW_Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c_n_1
    );
Delay2_reg_reg_c_223_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_222_c_n_0,
      Q => Delay2_reg_reg_c_223_c_n_0
    );
Delay2_reg_reg_c_224_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_223_c_n_0,
      Q => Delay2_reg_reg_c_224_c_n_0
    );
Delay2_reg_reg_c_225_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_224_c_n_0,
      Q => Delay2_reg_reg_c_225_c_n_0
    );
Delay2_reg_reg_c_226_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_225_c_n_0,
      Q => Delay2_reg_reg_c_226_c_n_0
    );
Delay2_reg_reg_c_227_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_226_c_n_0,
      Q => Delay2_reg_reg_c_227_c_n_0
    );
Delay2_reg_reg_c_228_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_227_c_n_0,
      Q => Delay2_reg_reg_c_228_c_n_0
    );
Delay2_reg_reg_c_229_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_228_c_n_0,
      Q => Delay2_reg_reg_c_229_c_n_0
    );
Delay2_reg_reg_c_22_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_21_c_n_0,
      Q => Delay2_reg_reg_c_22_c_n_0
    );
Delay2_reg_reg_c_230_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_229_c_n_0,
      Q => Delay2_reg_reg_c_230_c_n_0
    );
Delay2_reg_reg_c_231_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_230_c_n_0,
      Q => Delay2_reg_reg_c_231_c_n_0
    );
Delay2_reg_reg_c_232_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_231_c_n_0,
      Q => Delay2_reg_reg_c_232_c_n_0
    );
Delay2_reg_reg_c_233_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_232_c_n_0,
      Q => Delay2_reg_reg_c_233_c_n_0
    );
Delay2_reg_reg_c_234_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_233_c_n_0,
      Q => Delay2_reg_reg_c_234_c_n_0
    );
Delay2_reg_reg_c_235_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_234_c_n_0,
      Q => Delay2_reg_reg_c_235_c_n_0
    );
Delay2_reg_reg_c_236_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_235_c_n_0,
      Q => Delay2_reg_reg_c_236_c_n_0
    );
Delay2_reg_reg_c_237_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_236_c_n_0,
      Q => Delay2_reg_reg_c_237_c_n_0
    );
Delay2_reg_reg_c_238_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_237_c_n_0,
      Q => Delay2_reg_reg_c_238_c_n_0
    );
Delay2_reg_reg_c_239_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_238_c_n_0,
      Q => Delay2_reg_reg_c_239_c_n_0
    );
Delay2_reg_reg_c_23_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_22_c_n_0,
      Q => Delay2_reg_reg_c_23_c_n_0
    );
Delay2_reg_reg_c_240_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_239_c_n_0,
      Q => Delay2_reg_reg_c_240_c_n_0
    );
Delay2_reg_reg_c_241_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_240_c_n_0,
      Q => Delay2_reg_reg_c_241_c_n_0
    );
Delay2_reg_reg_c_242_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_241_c_n_0,
      Q => Delay2_reg_reg_c_242_c_n_0
    );
Delay2_reg_reg_c_243_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_242_c_n_0,
      Q => Delay2_reg_reg_c_243_c_n_0
    );
Delay2_reg_reg_c_244_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_243_c_n_0,
      Q => Delay2_reg_reg_c_244_c_n_0
    );
Delay2_reg_reg_c_245_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_244_c_n_0,
      Q => Delay2_reg_reg_c_245_c_n_0
    );
Delay2_reg_reg_c_246_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_245_c_n_0,
      Q => Delay2_reg_reg_c_246_c_n_0
    );
Delay2_reg_reg_c_247_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_246_c_n_0,
      Q => Delay2_reg_reg_c_247_c_n_0
    );
Delay2_reg_reg_c_248_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_247_c_n_0,
      Q => Delay2_reg_reg_c_248_c_n_0
    );
Delay2_reg_reg_c_249_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_248_c_n_0,
      Q => Delay2_reg_reg_c_249_c_n_0
    );
Delay2_reg_reg_c_24_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_23_c_n_0,
      Q => Delay2_reg_reg_c_24_c_n_0
    );
Delay2_reg_reg_c_250_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_249_c_n_0,
      Q => Delay2_reg_reg_c_250_c_n_0
    );
Delay2_reg_reg_c_251_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_250_c_n_0,
      Q => Delay2_reg_reg_c_251_c_n_0
    );
Delay2_reg_reg_c_252_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_251_c_n_0,
      Q => Delay2_reg_reg_c_252_c_n_0
    );
Delay2_reg_reg_c_253_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_252_c_n_0,
      Q => Delay2_reg_reg_c_253_c_n_0
    );
Delay2_reg_reg_c_254_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_253_c_n_0,
      Q => Delay2_reg_reg_c_254_c_n_0
    );
Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_c_n_1,
      Q => Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c_n_0,
      Q31 => NLW_Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c_Q31_UNCONNECTED
    );
Delay2_reg_reg_c_255_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_254_c_n_0,
      Q => Delay2_reg_reg_c_255_c_n_0
    );
Delay2_reg_reg_c_256_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_255_c_n_0,
      Q => Delay2_reg_reg_c_256_c_n_0
    );
Delay2_reg_reg_c_257_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_256_c_n_0,
      Q => Delay2_reg_reg_c_257_c_n_0
    );
Delay2_reg_reg_c_258_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_257_c_n_0,
      Q => Delay2_reg_reg_c_258_c_n_0
    );
Delay2_reg_reg_c_259_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_258_c_n_0,
      Q => Delay2_reg_reg_c_259_c_n_0
    );
Delay2_reg_reg_c_25_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_24_c_n_0,
      Q => Delay2_reg_reg_c_25_c_n_0
    );
Delay2_reg_reg_c_260_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_259_c_n_0,
      Q => Delay2_reg_reg_c_260_c_n_0
    );
Delay2_reg_reg_c_261_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_260_c_n_0,
      Q => Delay2_reg_reg_c_261_c_n_0
    );
Delay2_reg_reg_c_262_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_261_c_n_0,
      Q => Delay2_reg_reg_c_262_c_n_0
    );
Delay2_reg_reg_c_263_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_262_c_n_0,
      Q => Delay2_reg_reg_c_263_c_n_0
    );
Delay2_reg_reg_c_264_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_263_c_n_0,
      Q => Delay2_reg_reg_c_264_c_n_0
    );
Delay2_reg_reg_c_265_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_264_c_n_0,
      Q => Delay2_reg_reg_c_265_c_n_0
    );
Delay2_reg_reg_c_266_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_265_c_n_0,
      Q => Delay2_reg_reg_c_266_c_n_0
    );
Delay2_reg_reg_c_267_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_266_c_n_0,
      Q => Delay2_reg_reg_c_267_c_n_0
    );
Delay2_reg_reg_c_268_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_267_c_n_0,
      Q => Delay2_reg_reg_c_268_c_n_0
    );
Delay2_reg_reg_c_269_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_268_c_n_0,
      Q => Delay2_reg_reg_c_269_c_n_0
    );
Delay2_reg_reg_c_26_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_25_c_n_0,
      Q => Delay2_reg_reg_c_26_c_n_0
    );
Delay2_reg_reg_c_270_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_269_c_n_0,
      Q => Delay2_reg_reg_c_270_c_n_0
    );
Delay2_reg_reg_c_271_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_270_c_n_0,
      Q => Delay2_reg_reg_c_271_c_n_0
    );
Delay2_reg_reg_c_272_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_271_c_n_0,
      Q => Delay2_reg_reg_c_272_c_n_0
    );
Delay2_reg_reg_c_273_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_272_c_n_0,
      Q => Delay2_reg_reg_c_273_c_n_0
    );
Delay2_reg_reg_c_274_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_273_c_n_0,
      Q => Delay2_reg_reg_c_274_c_n_0
    );
Delay2_reg_reg_c_275_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_274_c_n_0,
      Q => Delay2_reg_reg_c_275_c_n_0
    );
Delay2_reg_reg_c_276_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_275_c_n_0,
      Q => Delay2_reg_reg_c_276_c_n_0
    );
Delay2_reg_reg_c_277_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_276_c_n_0,
      Q => Delay2_reg_reg_c_277_c_n_0
    );
Delay2_reg_reg_c_278_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_277_c_n_0,
      Q => Delay2_reg_reg_c_278_c_n_0
    );
Delay2_reg_reg_c_279_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_278_c_n_0,
      Q => Delay2_reg_reg_c_279_c_n_0
    );
Delay2_reg_reg_c_27_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_26_c_n_0,
      Q => Delay2_reg_reg_c_27_c_n_0
    );
Delay2_reg_reg_c_280_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_279_c_n_0,
      Q => Delay2_reg_reg_c_280_c_n_0
    );
Delay2_reg_reg_c_281_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_280_c_n_0,
      Q => Delay2_reg_reg_c_281_c_n_0
    );
Delay2_reg_reg_c_282_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_281_c_n_0,
      Q => Delay2_reg_reg_c_282_c_n_0
    );
Delay2_reg_reg_c_283_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_282_c_n_0,
      Q => Delay2_reg_reg_c_283_c_n_0
    );
Delay2_reg_reg_c_284_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_283_c_n_0,
      Q => Delay2_reg_reg_c_284_c_n_0
    );
Delay2_reg_reg_c_285_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_284_c_n_0,
      Q => Delay2_reg_reg_c_285_c_n_0
    );
Delay2_reg_reg_c_286_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_285_c_n_0,
      Q => Delay2_reg_reg_c_286_c_n_0
    );
Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_c_n_0,
      Q => NLW_Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c_n_1
    );
Delay2_reg_reg_c_287_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_286_c_n_0,
      Q => Delay2_reg_reg_c_287_c_n_0
    );
Delay2_reg_reg_c_288_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_287_c_n_0,
      Q => Delay2_reg_reg_c_288_c_n_0
    );
Delay2_reg_reg_c_289_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_288_c_n_0,
      Q => Delay2_reg_reg_c_289_c_n_0
    );
Delay2_reg_reg_c_28_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_27_c_n_0,
      Q => Delay2_reg_reg_c_28_c_n_0
    );
Delay2_reg_reg_c_290_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_289_c_n_0,
      Q => Delay2_reg_reg_c_290_c_n_0
    );
Delay2_reg_reg_c_291_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_290_c_n_0,
      Q => Delay2_reg_reg_c_291_c_n_0
    );
Delay2_reg_reg_c_292_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_291_c_n_0,
      Q => Delay2_reg_reg_c_292_c_n_0
    );
Delay2_reg_reg_c_293_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_292_c_n_0,
      Q => Delay2_reg_reg_c_293_c_n_0
    );
Delay2_reg_reg_c_294_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_293_c_n_0,
      Q => Delay2_reg_reg_c_294_c_n_0
    );
Delay2_reg_reg_c_295_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_294_c_n_0,
      Q => Delay2_reg_reg_c_295_c_n_0
    );
Delay2_reg_reg_c_296_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_295_c_n_0,
      Q => Delay2_reg_reg_c_296_c_n_0
    );
Delay2_reg_reg_c_297_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_296_c_n_0,
      Q => Delay2_reg_reg_c_297_c_n_0
    );
Delay2_reg_reg_c_298_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_297_c_n_0,
      Q => Delay2_reg_reg_c_298_c_n_0
    );
Delay2_reg_reg_c_299_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_298_c_n_0,
      Q => Delay2_reg_reg_c_299_c_n_0
    );
Delay2_reg_reg_c_29_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_28_c_n_0,
      Q => Delay2_reg_reg_c_29_c_n_0
    );
Delay2_reg_reg_c_2_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_1_c_n_0,
      Q => Delay2_reg_reg_c_2_c_n_0
    );
Delay2_reg_reg_c_300_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_299_c_n_0,
      Q => Delay2_reg_reg_c_300_c_n_0
    );
Delay2_reg_reg_c_301_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_300_c_n_0,
      Q => Delay2_reg_reg_c_301_c_n_0
    );
Delay2_reg_reg_c_302_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_301_c_n_0,
      Q => Delay2_reg_reg_c_302_c_n_0
    );
Delay2_reg_reg_c_303_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_302_c_n_0,
      Q => Delay2_reg_reg_c_303_c_n_0
    );
Delay2_reg_reg_c_304_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_303_c_n_0,
      Q => Delay2_reg_reg_c_304_c_n_0
    );
Delay2_reg_reg_c_305_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_304_c_n_0,
      Q => Delay2_reg_reg_c_305_c_n_0
    );
Delay2_reg_reg_c_306_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_305_c_n_0,
      Q => Delay2_reg_reg_c_306_c_n_0
    );
Delay2_reg_reg_c_307_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_306_c_n_0,
      Q => Delay2_reg_reg_c_307_c_n_0
    );
Delay2_reg_reg_c_308_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_307_c_n_0,
      Q => Delay2_reg_reg_c_308_c_n_0
    );
Delay2_reg_reg_c_309_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_308_c_n_0,
      Q => Delay2_reg_reg_c_309_c_n_0
    );
Delay2_reg_reg_c_30_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_29_c_n_0,
      Q => Delay2_reg_reg_c_30_c_n_0
    );
Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => '1',
      Q => NLW_Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c_n_1
    );
Delay2_reg_reg_c_310_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_309_c_n_0,
      Q => Delay2_reg_reg_c_310_c_n_0
    );
Delay2_reg_reg_c_311_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_310_c_n_0,
      Q => Delay2_reg_reg_c_311_c_n_0
    );
Delay2_reg_reg_c_312_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_311_c_n_0,
      Q => Delay2_reg_reg_c_312_c_n_0
    );
Delay2_reg_reg_c_313_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_312_c_n_0,
      Q => Delay2_reg_reg_c_313_c_n_0
    );
Delay2_reg_reg_c_314_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_313_c_n_0,
      Q => Delay2_reg_reg_c_314_c_n_0
    );
Delay2_reg_reg_c_315_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_314_c_n_0,
      Q => Delay2_reg_reg_c_315_c_n_0
    );
Delay2_reg_reg_c_316_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_315_c_n_0,
      Q => Delay2_reg_reg_c_316_c_n_0
    );
Delay2_reg_reg_c_317_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_316_c_n_0,
      Q => Delay2_reg_reg_c_317_c_n_0
    );
Delay2_reg_reg_c_318_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_317_c_n_0,
      Q => Delay2_reg_reg_c_318_c_n_0
    );
Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_c_n_1,
      Q => NLW_Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c_n_1
    );
Delay2_reg_reg_c_319_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_318_c_n_0,
      Q => Delay2_reg_reg_c_319_c_n_0
    );
Delay2_reg_reg_c_31_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_30_c_n_0,
      Q => Delay2_reg_reg_c_31_c_n_0
    );
Delay2_reg_reg_c_320_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_319_c_n_0,
      Q => Delay2_reg_reg_c_320_c_n_0
    );
Delay2_reg_reg_c_321_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_320_c_n_0,
      Q => Delay2_reg_reg_c_321_c_n_0
    );
Delay2_reg_reg_c_322_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_321_c_n_0,
      Q => Delay2_reg_reg_c_322_c_n_0
    );
Delay2_reg_reg_c_323_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_322_c_n_0,
      Q => Delay2_reg_reg_c_323_c_n_0
    );
Delay2_reg_reg_c_324_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_323_c_n_0,
      Q => Delay2_reg_reg_c_324_c_n_0
    );
Delay2_reg_reg_c_325_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_324_c_n_0,
      Q => Delay2_reg_reg_c_325_c_n_0
    );
Delay2_reg_reg_c_326_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_325_c_n_0,
      Q => Delay2_reg_reg_c_326_c_n_0
    );
Delay2_reg_reg_c_327_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_326_c_n_0,
      Q => Delay2_reg_reg_c_327_c_n_0
    );
Delay2_reg_reg_c_328_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_327_c_n_0,
      Q => Delay2_reg_reg_c_328_c_n_0
    );
Delay2_reg_reg_c_329_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_328_c_n_0,
      Q => Delay2_reg_reg_c_329_c_n_0
    );
Delay2_reg_reg_c_32_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_31_c_n_0,
      Q => Delay2_reg_reg_c_32_c_n_0
    );
Delay2_reg_reg_c_330_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_329_c_n_0,
      Q => Delay2_reg_reg_c_330_c_n_0
    );
Delay2_reg_reg_c_331_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_330_c_n_0,
      Q => Delay2_reg_reg_c_331_c_n_0
    );
Delay2_reg_reg_c_332_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_331_c_n_0,
      Q => Delay2_reg_reg_c_332_c_n_0
    );
Delay2_reg_reg_c_333_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_332_c_n_0,
      Q => Delay2_reg_reg_c_333_c_n_0
    );
Delay2_reg_reg_c_334_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_333_c_n_0,
      Q => Delay2_reg_reg_c_334_c_n_0
    );
Delay2_reg_reg_c_335_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_334_c_n_0,
      Q => Delay2_reg_reg_c_335_c_n_0
    );
Delay2_reg_reg_c_336_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_335_c_n_0,
      Q => Delay2_reg_reg_c_336_c_n_0
    );
Delay2_reg_reg_c_337_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_336_c_n_0,
      Q => Delay2_reg_reg_c_337_c_n_0
    );
Delay2_reg_reg_c_338_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_337_c_n_0,
      Q => Delay2_reg_reg_c_338_c_n_0
    );
Delay2_reg_reg_c_339_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_338_c_n_0,
      Q => Delay2_reg_reg_c_339_c_n_0
    );
Delay2_reg_reg_c_33_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_32_c_n_0,
      Q => Delay2_reg_reg_c_33_c_n_0
    );
Delay2_reg_reg_c_340_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_339_c_n_0,
      Q => Delay2_reg_reg_c_340_c_n_0
    );
Delay2_reg_reg_c_341_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_340_c_n_0,
      Q => Delay2_reg_reg_c_341_c_n_0
    );
Delay2_reg_reg_c_342_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_341_c_n_0,
      Q => Delay2_reg_reg_c_342_c_n_0
    );
Delay2_reg_reg_c_343_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_342_c_n_0,
      Q => Delay2_reg_reg_c_343_c_n_0
    );
Delay2_reg_reg_c_344_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_343_c_n_0,
      Q => Delay2_reg_reg_c_344_c_n_0
    );
Delay2_reg_reg_c_345_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_344_c_n_0,
      Q => Delay2_reg_reg_c_345_c_n_0
    );
Delay2_reg_reg_c_346_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_345_c_n_0,
      Q => Delay2_reg_reg_c_346_c_n_0
    );
Delay2_reg_reg_c_347_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_346_c_n_0,
      Q => Delay2_reg_reg_c_347_c_n_0
    );
Delay2_reg_reg_c_348_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_347_c_n_0,
      Q => Delay2_reg_reg_c_348_c_n_0
    );
Delay2_reg_reg_c_349_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_348_c_n_0,
      Q => Delay2_reg_reg_c_349_c_n_0
    );
Delay2_reg_reg_c_34_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_33_c_n_0,
      Q => Delay2_reg_reg_c_34_c_n_0
    );
Delay2_reg_reg_c_350_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_349_c_n_0,
      Q => Delay2_reg_reg_c_350_c_n_0
    );
Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_c_n_1,
      Q => NLW_Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c_n_1
    );
Delay2_reg_reg_c_351_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_350_c_n_0,
      Q => Delay2_reg_reg_c_351_c_n_0
    );
Delay2_reg_reg_c_352_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_351_c_n_0,
      Q => Delay2_reg_reg_c_352_c_n_0
    );
Delay2_reg_reg_c_353_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_352_c_n_0,
      Q => Delay2_reg_reg_c_353_c_n_0
    );
Delay2_reg_reg_c_354_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_353_c_n_0,
      Q => Delay2_reg_reg_c_354_c_n_0
    );
Delay2_reg_reg_c_355_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_354_c_n_0,
      Q => Delay2_reg_reg_c_355_c_n_0
    );
Delay2_reg_reg_c_356_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_355_c_n_0,
      Q => Delay2_reg_reg_c_356_c_n_0
    );
Delay2_reg_reg_c_357_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_356_c_n_0,
      Q => Delay2_reg_reg_c_357_c_n_0
    );
Delay2_reg_reg_c_358_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_357_c_n_0,
      Q => Delay2_reg_reg_c_358_c_n_0
    );
Delay2_reg_reg_c_359_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_358_c_n_0,
      Q => Delay2_reg_reg_c_359_c_n_0
    );
Delay2_reg_reg_c_35_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_34_c_n_0,
      Q => Delay2_reg_reg_c_35_c_n_0
    );
Delay2_reg_reg_c_360_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_359_c_n_0,
      Q => Delay2_reg_reg_c_360_c_n_0
    );
Delay2_reg_reg_c_361_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_360_c_n_0,
      Q => Delay2_reg_reg_c_361_c_n_0
    );
Delay2_reg_reg_c_362_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_361_c_n_0,
      Q => Delay2_reg_reg_c_362_c_n_0
    );
Delay2_reg_reg_c_363_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_362_c_n_0,
      Q => Delay2_reg_reg_c_363_c_n_0
    );
Delay2_reg_reg_c_364_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_363_c_n_0,
      Q => Delay2_reg_reg_c_364_c_n_0
    );
Delay2_reg_reg_c_365_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_364_c_n_0,
      Q => Delay2_reg_reg_c_365_c_n_0
    );
Delay2_reg_reg_c_366_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_365_c_n_0,
      Q => Delay2_reg_reg_c_366_c_n_0
    );
Delay2_reg_reg_c_367_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_366_c_n_0,
      Q => Delay2_reg_reg_c_367_c_n_0
    );
Delay2_reg_reg_c_368_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_367_c_n_0,
      Q => Delay2_reg_reg_c_368_c_n_0
    );
Delay2_reg_reg_c_369_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_368_c_n_0,
      Q => Delay2_reg_reg_c_369_c_n_0
    );
Delay2_reg_reg_c_36_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_35_c_n_0,
      Q => Delay2_reg_reg_c_36_c_n_0
    );
Delay2_reg_reg_c_370_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_369_c_n_0,
      Q => Delay2_reg_reg_c_370_c_n_0
    );
Delay2_reg_reg_c_371_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_370_c_n_0,
      Q => Delay2_reg_reg_c_371_c_n_0
    );
Delay2_reg_reg_c_372_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_371_c_n_0,
      Q => Delay2_reg_reg_c_372_c_n_0
    );
Delay2_reg_reg_c_373_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_372_c_n_0,
      Q => Delay2_reg_reg_c_373_c_n_0
    );
Delay2_reg_reg_c_374_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_373_c_n_0,
      Q => Delay2_reg_reg_c_374_c_n_0
    );
Delay2_reg_reg_c_375_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_374_c_n_0,
      Q => Delay2_reg_reg_c_375_c_n_0
    );
Delay2_reg_reg_c_376_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_375_c_n_0,
      Q => Delay2_reg_reg_c_376_c_n_0
    );
Delay2_reg_reg_c_377_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_376_c_n_0,
      Q => Delay2_reg_reg_c_377_c_n_0
    );
Delay2_reg_reg_c_378_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_377_c_n_0,
      Q => Delay2_reg_reg_c_378_c_n_0
    );
Delay2_reg_reg_c_379_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_378_c_n_0,
      Q => Delay2_reg_reg_c_379_c_n_0
    );
Delay2_reg_reg_c_37_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_36_c_n_0,
      Q => Delay2_reg_reg_c_37_c_n_0
    );
Delay2_reg_reg_c_380_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_379_c_n_0,
      Q => Delay2_reg_reg_c_380_c_n_0
    );
Delay2_reg_reg_c_381_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_380_c_n_0,
      Q => Delay2_reg_reg_c_381_c_n_0
    );
Delay2_reg_reg_c_382_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_381_c_n_0,
      Q => Delay2_reg_reg_c_382_c_n_0
    );
Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_c_n_1,
      Q => Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c_n_0,
      Q31 => NLW_Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c_Q31_UNCONNECTED
    );
Delay2_reg_reg_c_383_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_382_c_n_0,
      Q => Delay2_reg_reg_c_383_c_n_0
    );
Delay2_reg_reg_c_384_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_383_c_n_0,
      Q => Delay2_reg_reg_c_384_c_n_0
    );
Delay2_reg_reg_c_385_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_384_c_n_0,
      Q => Delay2_reg_reg_c_385_c_n_0
    );
Delay2_reg_reg_c_386_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_385_c_n_0,
      Q => Delay2_reg_reg_c_386_c_n_0
    );
Delay2_reg_reg_c_387_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_386_c_n_0,
      Q => Delay2_reg_reg_c_387_c_n_0
    );
Delay2_reg_reg_c_388_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_387_c_n_0,
      Q => Delay2_reg_reg_c_388_c_n_0
    );
Delay2_reg_reg_c_389_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_388_c_n_0,
      Q => Delay2_reg_reg_c_389_c_n_0
    );
Delay2_reg_reg_c_38_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_37_c_n_0,
      Q => Delay2_reg_reg_c_38_c_n_0
    );
Delay2_reg_reg_c_390_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_389_c_n_0,
      Q => Delay2_reg_reg_c_390_c_n_0
    );
Delay2_reg_reg_c_391_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_390_c_n_0,
      Q => Delay2_reg_reg_c_391_c_n_0
    );
Delay2_reg_reg_c_392_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_391_c_n_0,
      Q => Delay2_reg_reg_c_392_c_n_0
    );
Delay2_reg_reg_c_393_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_392_c_n_0,
      Q => Delay2_reg_reg_c_393_c_n_0
    );
Delay2_reg_reg_c_394_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_393_c_n_0,
      Q => Delay2_reg_reg_c_394_c_n_0
    );
Delay2_reg_reg_c_395_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_394_c_n_0,
      Q => Delay2_reg_reg_c_395_c_n_0
    );
Delay2_reg_reg_c_396_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_395_c_n_0,
      Q => Delay2_reg_reg_c_396_c_n_0
    );
Delay2_reg_reg_c_397_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_396_c_n_0,
      Q => Delay2_reg_reg_c_397_c_n_0
    );
Delay2_reg_reg_c_398_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_397_c_n_0,
      Q => Delay2_reg_reg_c_398_c_n_0
    );
Delay2_reg_reg_c_399_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_398_c_n_0,
      Q => Delay2_reg_reg_c_399_c_n_0
    );
Delay2_reg_reg_c_39_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_38_c_n_0,
      Q => Delay2_reg_reg_c_39_c_n_0
    );
Delay2_reg_reg_c_3_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_2_c_n_0,
      Q => Delay2_reg_reg_c_3_c_n_0
    );
Delay2_reg_reg_c_400_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_399_c_n_0,
      Q => Delay2_reg_reg_c_400_c_n_0
    );
Delay2_reg_reg_c_401_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_400_c_n_0,
      Q => Delay2_reg_reg_c_401_c_n_0
    );
Delay2_reg_reg_c_402_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_401_c_n_0,
      Q => Delay2_reg_reg_c_402_c_n_0
    );
Delay2_reg_reg_c_403_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_402_c_n_0,
      Q => Delay2_reg_reg_c_403_c_n_0
    );
Delay2_reg_reg_c_404_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_403_c_n_0,
      Q => Delay2_reg_reg_c_404_c_n_0
    );
Delay2_reg_reg_c_405_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_404_c_n_0,
      Q => Delay2_reg_reg_c_405_c_n_0
    );
Delay2_reg_reg_c_406_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_405_c_n_0,
      Q => Delay2_reg_reg_c_406_c_n_0
    );
Delay2_reg_reg_c_407_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_406_c_n_0,
      Q => Delay2_reg_reg_c_407_c_n_0
    );
Delay2_reg_reg_c_408_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_407_c_n_0,
      Q => Delay2_reg_reg_c_408_c_n_0
    );
Delay2_reg_reg_c_409_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_408_c_n_0,
      Q => Delay2_reg_reg_c_409_c_n_0
    );
Delay2_reg_reg_c_40_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_39_c_n_0,
      Q => Delay2_reg_reg_c_40_c_n_0
    );
Delay2_reg_reg_c_410_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_409_c_n_0,
      Q => Delay2_reg_reg_c_410_c_n_0
    );
Delay2_reg_reg_c_411_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_410_c_n_0,
      Q => Delay2_reg_reg_c_411_c_n_0
    );
Delay2_reg_reg_c_412_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_411_c_n_0,
      Q => Delay2_reg_reg_c_412_c_n_0
    );
Delay2_reg_reg_c_413_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_412_c_n_0,
      Q => Delay2_reg_reg_c_413_c_n_0
    );
Delay2_reg_reg_c_414_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_413_c_n_0,
      Q => Delay2_reg_reg_c_414_c_n_0
    );
Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_c_n_0,
      Q => NLW_Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c_n_1
    );
Delay2_reg_reg_c_415_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_414_c_n_0,
      Q => Delay2_reg_reg_c_415_c_n_0
    );
Delay2_reg_reg_c_416_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_415_c_n_0,
      Q => Delay2_reg_reg_c_416_c_n_0
    );
Delay2_reg_reg_c_417_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_416_c_n_0,
      Q => Delay2_reg_reg_c_417_c_n_0
    );
Delay2_reg_reg_c_418_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_417_c_n_0,
      Q => Delay2_reg_reg_c_418_c_n_0
    );
Delay2_reg_reg_c_419_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_418_c_n_0,
      Q => Delay2_reg_reg_c_419_c_n_0
    );
Delay2_reg_reg_c_41_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_40_c_n_0,
      Q => Delay2_reg_reg_c_41_c_n_0
    );
Delay2_reg_reg_c_420_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_419_c_n_0,
      Q => Delay2_reg_reg_c_420_c_n_0
    );
Delay2_reg_reg_c_421_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_420_c_n_0,
      Q => Delay2_reg_reg_c_421_c_n_0
    );
Delay2_reg_reg_c_422_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_421_c_n_0,
      Q => Delay2_reg_reg_c_422_c_n_0
    );
Delay2_reg_reg_c_423_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_422_c_n_0,
      Q => Delay2_reg_reg_c_423_c_n_0
    );
Delay2_reg_reg_c_424_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_423_c_n_0,
      Q => Delay2_reg_reg_c_424_c_n_0
    );
Delay2_reg_reg_c_425_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_424_c_n_0,
      Q => Delay2_reg_reg_c_425_c_n_0
    );
Delay2_reg_reg_c_426_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_425_c_n_0,
      Q => Delay2_reg_reg_c_426_c_n_0
    );
Delay2_reg_reg_c_427_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_426_c_n_0,
      Q => Delay2_reg_reg_c_427_c_n_0
    );
Delay2_reg_reg_c_428_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_427_c_n_0,
      Q => Delay2_reg_reg_c_428_c_n_0
    );
Delay2_reg_reg_c_429_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_428_c_n_0,
      Q => Delay2_reg_reg_c_429_c_n_0
    );
Delay2_reg_reg_c_42_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_41_c_n_0,
      Q => Delay2_reg_reg_c_42_c_n_0
    );
Delay2_reg_reg_c_430_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_429_c_n_0,
      Q => Delay2_reg_reg_c_430_c_n_0
    );
Delay2_reg_reg_c_431_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_430_c_n_0,
      Q => Delay2_reg_reg_c_431_c_n_0
    );
Delay2_reg_reg_c_432_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_431_c_n_0,
      Q => Delay2_reg_reg_c_432_c_n_0
    );
Delay2_reg_reg_c_433_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_432_c_n_0,
      Q => Delay2_reg_reg_c_433_c_n_0
    );
Delay2_reg_reg_c_434_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_433_c_n_0,
      Q => Delay2_reg_reg_c_434_c_n_0
    );
Delay2_reg_reg_c_435_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_434_c_n_0,
      Q => Delay2_reg_reg_c_435_c_n_0
    );
Delay2_reg_reg_c_436_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_435_c_n_0,
      Q => Delay2_reg_reg_c_436_c_n_0
    );
Delay2_reg_reg_c_437_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_436_c_n_0,
      Q => Delay2_reg_reg_c_437_c_n_0
    );
Delay2_reg_reg_c_438_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_437_c_n_0,
      Q => Delay2_reg_reg_c_438_c_n_0
    );
Delay2_reg_reg_c_439_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_438_c_n_0,
      Q => Delay2_reg_reg_c_439_c_n_0
    );
Delay2_reg_reg_c_43_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_42_c_n_0,
      Q => Delay2_reg_reg_c_43_c_n_0
    );
Delay2_reg_reg_c_440_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_439_c_n_0,
      Q => Delay2_reg_reg_c_440_c_n_0
    );
Delay2_reg_reg_c_441_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_440_c_n_0,
      Q => Delay2_reg_reg_c_441_c_n_0
    );
Delay2_reg_reg_c_442_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_441_c_n_0,
      Q => Delay2_reg_reg_c_442_c_n_0
    );
Delay2_reg_reg_c_443_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_442_c_n_0,
      Q => Delay2_reg_reg_c_443_c_n_0
    );
Delay2_reg_reg_c_444_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_443_c_n_0,
      Q => Delay2_reg_reg_c_444_c_n_0
    );
Delay2_reg_reg_c_445_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_444_c_n_0,
      Q => Delay2_reg_reg_c_445_c_n_0
    );
Delay2_reg_reg_c_446_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_445_c_n_0,
      Q => Delay2_reg_reg_c_446_c_n_0
    );
Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_c_n_1,
      Q => NLW_Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c_n_1
    );
Delay2_reg_reg_c_447_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_446_c_n_0,
      Q => Delay2_reg_reg_c_447_c_n_0
    );
Delay2_reg_reg_c_448_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_447_c_n_0,
      Q => Delay2_reg_reg_c_448_c_n_0
    );
Delay2_reg_reg_c_449_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_448_c_n_0,
      Q => Delay2_reg_reg_c_449_c_n_0
    );
Delay2_reg_reg_c_44_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_43_c_n_0,
      Q => Delay2_reg_reg_c_44_c_n_0
    );
Delay2_reg_reg_c_450_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_449_c_n_0,
      Q => Delay2_reg_reg_c_450_c_n_0
    );
Delay2_reg_reg_c_451_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_450_c_n_0,
      Q => Delay2_reg_reg_c_451_c_n_0
    );
Delay2_reg_reg_c_452_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_451_c_n_0,
      Q => Delay2_reg_reg_c_452_c_n_0
    );
Delay2_reg_reg_c_453_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_452_c_n_0,
      Q => Delay2_reg_reg_c_453_c_n_0
    );
Delay2_reg_reg_c_454_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_453_c_n_0,
      Q => Delay2_reg_reg_c_454_c_n_0
    );
Delay2_reg_reg_c_455_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_454_c_n_0,
      Q => Delay2_reg_reg_c_455_c_n_0
    );
Delay2_reg_reg_c_456_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_455_c_n_0,
      Q => Delay2_reg_reg_c_456_c_n_0
    );
Delay2_reg_reg_c_457_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_456_c_n_0,
      Q => Delay2_reg_reg_c_457_c_n_0
    );
Delay2_reg_reg_c_458_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_457_c_n_0,
      Q => Delay2_reg_reg_c_458_c_n_0
    );
Delay2_reg_reg_c_459_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_458_c_n_0,
      Q => Delay2_reg_reg_c_459_c_n_0
    );
Delay2_reg_reg_c_45_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_44_c_n_0,
      Q => Delay2_reg_reg_c_45_c_n_0
    );
Delay2_reg_reg_c_460_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_459_c_n_0,
      Q => Delay2_reg_reg_c_460_c_n_0
    );
Delay2_reg_reg_c_461_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_460_c_n_0,
      Q => Delay2_reg_reg_c_461_c_n_0
    );
Delay2_reg_reg_c_462_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_461_c_n_0,
      Q => Delay2_reg_reg_c_462_c_n_0
    );
Delay2_reg_reg_c_463_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_462_c_n_0,
      Q => Delay2_reg_reg_c_463_c_n_0
    );
Delay2_reg_reg_c_464_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_463_c_n_0,
      Q => Delay2_reg_reg_c_464_c_n_0
    );
Delay2_reg_reg_c_465_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_464_c_n_0,
      Q => Delay2_reg_reg_c_465_c_n_0
    );
Delay2_reg_reg_c_466_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_465_c_n_0,
      Q => Delay2_reg_reg_c_466_c_n_0
    );
Delay2_reg_reg_c_467_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_466_c_n_0,
      Q => Delay2_reg_reg_c_467_c_n_0
    );
Delay2_reg_reg_c_468_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_467_c_n_0,
      Q => Delay2_reg_reg_c_468_c_n_0
    );
Delay2_reg_reg_c_469_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_468_c_n_0,
      Q => Delay2_reg_reg_c_469_c_n_0
    );
Delay2_reg_reg_c_46_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_45_c_n_0,
      Q => Delay2_reg_reg_c_46_c_n_0
    );
Delay2_reg_reg_c_470_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_469_c_n_0,
      Q => Delay2_reg_reg_c_470_c_n_0
    );
Delay2_reg_reg_c_471_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_470_c_n_0,
      Q => Delay2_reg_reg_c_471_c_n_0
    );
Delay2_reg_reg_c_472_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_471_c_n_0,
      Q => Delay2_reg_reg_c_472_c_n_0
    );
Delay2_reg_reg_c_473_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_472_c_n_0,
      Q => Delay2_reg_reg_c_473_c_n_0
    );
Delay2_reg_reg_c_474_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_473_c_n_0,
      Q => Delay2_reg_reg_c_474_c_n_0
    );
Delay2_reg_reg_c_475_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_474_c_n_0,
      Q => Delay2_reg_reg_c_475_c_n_0
    );
Delay2_reg_reg_c_476_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_475_c_n_0,
      Q => Delay2_reg_reg_c_476_c_n_0
    );
Delay2_reg_reg_c_477_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_476_c_n_0,
      Q => Delay2_reg_reg_c_477_c_n_0
    );
Delay2_reg_reg_c_478_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_477_c_n_0,
      Q => Delay2_reg_reg_c_478_c_n_0
    );
Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_c_n_1,
      Q => NLW_Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c_n_1
    );
Delay2_reg_reg_c_479_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_478_c_n_0,
      Q => Delay2_reg_reg_c_479_c_n_0
    );
Delay2_reg_reg_c_47_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_46_c_n_0,
      Q => Delay2_reg_reg_c_47_c_n_0
    );
Delay2_reg_reg_c_480_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_479_c_n_0,
      Q => Delay2_reg_reg_c_480_c_n_0
    );
Delay2_reg_reg_c_481_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_480_c_n_0,
      Q => Delay2_reg_reg_c_481_c_n_0
    );
Delay2_reg_reg_c_482_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_481_c_n_0,
      Q => Delay2_reg_reg_c_482_c_n_0
    );
Delay2_reg_reg_c_483_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_482_c_n_0,
      Q => Delay2_reg_reg_c_483_c_n_0
    );
Delay2_reg_reg_c_484_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_483_c_n_0,
      Q => Delay2_reg_reg_c_484_c_n_0
    );
Delay2_reg_reg_c_485_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_484_c_n_0,
      Q => Delay2_reg_reg_c_485_c_n_0
    );
Delay2_reg_reg_c_486_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_485_c_n_0,
      Q => Delay2_reg_reg_c_486_c_n_0
    );
Delay2_reg_reg_c_487_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_486_c_n_0,
      Q => Delay2_reg_reg_c_487_c_n_0
    );
Delay2_reg_reg_c_488_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_487_c_n_0,
      Q => Delay2_reg_reg_c_488_c_n_0
    );
Delay2_reg_reg_c_489_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_488_c_n_0,
      Q => Delay2_reg_reg_c_489_c_n_0
    );
Delay2_reg_reg_c_48_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_47_c_n_0,
      Q => Delay2_reg_reg_c_48_c_n_0
    );
Delay2_reg_reg_c_490_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_489_c_n_0,
      Q => Delay2_reg_reg_c_490_c_n_0
    );
Delay2_reg_reg_c_491_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_490_c_n_0,
      Q => Delay2_reg_reg_c_491_c_n_0
    );
Delay2_reg_reg_c_492_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_491_c_n_0,
      Q => Delay2_reg_reg_c_492_c_n_0
    );
Delay2_reg_reg_c_493_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_492_c_n_0,
      Q => Delay2_reg_reg_c_493_c_n_0
    );
Delay2_reg_reg_c_494_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_493_c_n_0,
      Q => Delay2_reg_reg_c_494_c_n_0
    );
Delay2_reg_reg_c_495_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_494_c_n_0,
      Q => Delay2_reg_reg_c_495_c_n_0
    );
Delay2_reg_reg_c_496_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_495_c_n_0,
      Q => Delay2_reg_reg_c_496_c_n_0
    );
Delay2_reg_reg_c_497_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_496_c_n_0,
      Q => Delay2_reg_reg_c_497_c_n_0
    );
Delay2_reg_reg_c_498_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_497_c_n_0,
      Q => Delay2_reg_reg_c_498_c_n_0
    );
Delay2_reg_reg_c_499_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_498_c_n_0,
      Q => Delay2_reg_reg_c_499_c_n_0
    );
Delay2_reg_reg_c_49_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_48_c_n_0,
      Q => Delay2_reg_reg_c_49_c_n_0
    );
Delay2_reg_reg_c_4_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_3_c_n_0,
      Q => Delay2_reg_reg_c_4_c_n_0
    );
Delay2_reg_reg_c_500_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_499_c_n_0,
      Q => Delay2_reg_reg_c_500_c_n_0
    );
Delay2_reg_reg_c_501_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_500_c_n_0,
      Q => Delay2_reg_reg_c_501_c_n_0
    );
Delay2_reg_reg_c_502_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_501_c_n_0,
      Q => Delay2_reg_reg_c_502_c_n_0
    );
Delay2_reg_reg_c_503_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_502_c_n_0,
      Q => Delay2_reg_reg_c_503_c_n_0
    );
Delay2_reg_reg_c_504_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_503_c_n_0,
      Q => Delay2_reg_reg_c_504_c_n_0
    );
Delay2_reg_reg_c_505_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_504_c_n_0,
      Q => Delay2_reg_reg_c_505_c_n_0
    );
Delay2_reg_reg_c_506_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_505_c_n_0,
      Q => Delay2_reg_reg_c_506_c_n_0
    );
Delay2_reg_reg_c_507_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_506_c_n_0,
      Q => Delay2_reg_reg_c_507_c_n_0
    );
Delay2_reg_reg_c_508_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_507_c_n_0,
      Q => Delay2_reg_reg_c_508_c_n_0
    );
Delay2_reg_reg_c_509_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_508_c_n_0,
      Q => Delay2_reg_reg_c_509_c_n_0
    );
Delay2_reg_reg_c_50_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_49_c_n_0,
      Q => Delay2_reg_reg_c_50_c_n_0
    );
Delay2_reg_reg_c_510_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_509_c_n_0,
      Q => Delay2_reg_reg_c_510_c_n_0
    );
Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_c_n_1,
      Q => Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c_n_0,
      Q31 => NLW_Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c_Q31_UNCONNECTED
    );
Delay2_reg_reg_c_511_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_510_c_n_0,
      Q => Delay2_reg_reg_c_511_c_n_0
    );
Delay2_reg_reg_c_512_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_511_c_n_0,
      Q => Delay2_reg_reg_c_512_c_n_0
    );
Delay2_reg_reg_c_513_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_512_c_n_0,
      Q => Delay2_reg_reg_c_513_c_n_0
    );
Delay2_reg_reg_c_514_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_513_c_n_0,
      Q => Delay2_reg_reg_c_514_c_n_0
    );
Delay2_reg_reg_c_515_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_514_c_n_0,
      Q => Delay2_reg_reg_c_515_c_n_0
    );
Delay2_reg_reg_c_516_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_515_c_n_0,
      Q => Delay2_reg_reg_c_516_c_n_0
    );
Delay2_reg_reg_c_517_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_516_c_n_0,
      Q => Delay2_reg_reg_c_517_c_n_0
    );
Delay2_reg_reg_c_518_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_517_c_n_0,
      Q => Delay2_reg_reg_c_518_c_n_0
    );
Delay2_reg_reg_c_519_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_518_c_n_0,
      Q => Delay2_reg_reg_c_519_c_n_0
    );
Delay2_reg_reg_c_51_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_50_c_n_0,
      Q => Delay2_reg_reg_c_51_c_n_0
    );
Delay2_reg_reg_c_520_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_519_c_n_0,
      Q => Delay2_reg_reg_c_520_c_n_0
    );
Delay2_reg_reg_c_521_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_520_c_n_0,
      Q => Delay2_reg_reg_c_521_c_n_0
    );
Delay2_reg_reg_c_522_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_521_c_n_0,
      Q => Delay2_reg_reg_c_522_c_n_0
    );
Delay2_reg_reg_c_523_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_522_c_n_0,
      Q => Delay2_reg_reg_c_523_c_n_0
    );
Delay2_reg_reg_c_524_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_523_c_n_0,
      Q => Delay2_reg_reg_c_524_c_n_0
    );
Delay2_reg_reg_c_525_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_524_c_n_0,
      Q => Delay2_reg_reg_c_525_c_n_0
    );
Delay2_reg_reg_c_526_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_525_c_n_0,
      Q => Delay2_reg_reg_c_526_c_n_0
    );
Delay2_reg_reg_c_527_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_526_c_n_0,
      Q => Delay2_reg_reg_c_527_c_n_0
    );
Delay2_reg_reg_c_528_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_527_c_n_0,
      Q => Delay2_reg_reg_c_528_c_n_0
    );
Delay2_reg_reg_c_529_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_528_c_n_0,
      Q => Delay2_reg_reg_c_529_c_n_0
    );
Delay2_reg_reg_c_52_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_51_c_n_0,
      Q => Delay2_reg_reg_c_52_c_n_0
    );
Delay2_reg_reg_c_530_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_529_c_n_0,
      Q => Delay2_reg_reg_c_530_c_n_0
    );
Delay2_reg_reg_c_531_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_530_c_n_0,
      Q => Delay2_reg_reg_c_531_c_n_0
    );
Delay2_reg_reg_c_532_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_531_c_n_0,
      Q => Delay2_reg_reg_c_532_c_n_0
    );
Delay2_reg_reg_c_533_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_532_c_n_0,
      Q => Delay2_reg_reg_c_533_c_n_0
    );
Delay2_reg_reg_c_534_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_533_c_n_0,
      Q => Delay2_reg_reg_c_534_c_n_0
    );
Delay2_reg_reg_c_535_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_534_c_n_0,
      Q => Delay2_reg_reg_c_535_c_n_0
    );
Delay2_reg_reg_c_536_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_535_c_n_0,
      Q => Delay2_reg_reg_c_536_c_n_0
    );
Delay2_reg_reg_c_537_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_536_c_n_0,
      Q => Delay2_reg_reg_c_537_c_n_0
    );
Delay2_reg_reg_c_538_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_537_c_n_0,
      Q => Delay2_reg_reg_c_538_c_n_0
    );
Delay2_reg_reg_c_539_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_538_c_n_0,
      Q => Delay2_reg_reg_c_539_c_n_0
    );
Delay2_reg_reg_c_53_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_52_c_n_0,
      Q => Delay2_reg_reg_c_53_c_n_0
    );
Delay2_reg_reg_c_540_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_539_c_n_0,
      Q => Delay2_reg_reg_c_540_c_n_0
    );
Delay2_reg_reg_c_541_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_540_c_n_0,
      Q => Delay2_reg_reg_c_541_c_n_0
    );
Delay2_reg_reg_c_542_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_541_c_n_0,
      Q => Delay2_reg_reg_c_542_c_n_0
    );
Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_c_n_0,
      Q => NLW_Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c_n_1
    );
Delay2_reg_reg_c_543_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_542_c_n_0,
      Q => Delay2_reg_reg_c_543_c_n_0
    );
Delay2_reg_reg_c_544_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_543_c_n_0,
      Q => Delay2_reg_reg_c_544_c_n_0
    );
Delay2_reg_reg_c_545_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_544_c_n_0,
      Q => Delay2_reg_reg_c_545_c_n_0
    );
Delay2_reg_reg_c_546_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_545_c_n_0,
      Q => Delay2_reg_reg_c_546_c_n_0
    );
Delay2_reg_reg_c_547_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_546_c_n_0,
      Q => Delay2_reg_reg_c_547_c_n_0
    );
Delay2_reg_reg_c_548_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_547_c_n_0,
      Q => Delay2_reg_reg_c_548_c_n_0
    );
Delay2_reg_reg_c_549_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_548_c_n_0,
      Q => Delay2_reg_reg_c_549_c_n_0
    );
Delay2_reg_reg_c_54_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_53_c_n_0,
      Q => Delay2_reg_reg_c_54_c_n_0
    );
Delay2_reg_reg_c_550_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_549_c_n_0,
      Q => Delay2_reg_reg_c_550_c_n_0
    );
Delay2_reg_reg_c_551_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_550_c_n_0,
      Q => Delay2_reg_reg_c_551_c_n_0
    );
Delay2_reg_reg_c_552_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_551_c_n_0,
      Q => Delay2_reg_reg_c_552_c_n_0
    );
Delay2_reg_reg_c_553_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_552_c_n_0,
      Q => Delay2_reg_reg_c_553_c_n_0
    );
Delay2_reg_reg_c_554_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_553_c_n_0,
      Q => Delay2_reg_reg_c_554_c_n_0
    );
Delay2_reg_reg_c_555_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_554_c_n_0,
      Q => Delay2_reg_reg_c_555_c_n_0
    );
Delay2_reg_reg_c_556_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_555_c_n_0,
      Q => Delay2_reg_reg_c_556_c_n_0
    );
Delay2_reg_reg_c_557_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_556_c_n_0,
      Q => Delay2_reg_reg_c_557_c_n_0
    );
Delay2_reg_reg_c_558_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_557_c_n_0,
      Q => Delay2_reg_reg_c_558_c_n_0
    );
Delay2_reg_reg_c_559_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_558_c_n_0,
      Q => Delay2_reg_reg_c_559_c_n_0
    );
Delay2_reg_reg_c_55_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_54_c_n_0,
      Q => Delay2_reg_reg_c_55_c_n_0
    );
Delay2_reg_reg_c_560_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_559_c_n_0,
      Q => Delay2_reg_reg_c_560_c_n_0
    );
Delay2_reg_reg_c_561_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_560_c_n_0,
      Q => Delay2_reg_reg_c_561_c_n_0
    );
Delay2_reg_reg_c_562_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_561_c_n_0,
      Q => Delay2_reg_reg_c_562_c_n_0
    );
Delay2_reg_reg_c_563_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_562_c_n_0,
      Q => Delay2_reg_reg_c_563_c_n_0
    );
Delay2_reg_reg_c_564_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_563_c_n_0,
      Q => Delay2_reg_reg_c_564_c_n_0
    );
Delay2_reg_reg_c_565_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_564_c_n_0,
      Q => Delay2_reg_reg_c_565_c_n_0
    );
Delay2_reg_reg_c_566_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_565_c_n_0,
      Q => Delay2_reg_reg_c_566_c_n_0
    );
Delay2_reg_reg_c_567_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_566_c_n_0,
      Q => Delay2_reg_reg_c_567_c_n_0
    );
Delay2_reg_reg_c_568_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_567_c_n_0,
      Q => Delay2_reg_reg_c_568_c_n_0
    );
Delay2_reg_reg_c_569_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_568_c_n_0,
      Q => Delay2_reg_reg_c_569_c_n_0
    );
Delay2_reg_reg_c_56_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_55_c_n_0,
      Q => Delay2_reg_reg_c_56_c_n_0
    );
Delay2_reg_reg_c_570_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_569_c_n_0,
      Q => Delay2_reg_reg_c_570_c_n_0
    );
Delay2_reg_reg_c_571_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_570_c_n_0,
      Q => Delay2_reg_reg_c_571_c_n_0
    );
Delay2_reg_reg_c_572_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_571_c_n_0,
      Q => Delay2_reg_reg_c_572_c_n_0
    );
Delay2_reg_reg_c_573_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_572_c_n_0,
      Q => Delay2_reg_reg_c_573_c_n_0
    );
Delay2_reg_reg_c_574_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_573_c_n_0,
      Q => Delay2_reg_reg_c_574_c_n_0
    );
Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_c_n_1,
      Q => NLW_Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c_n_1
    );
Delay2_reg_reg_c_575_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_574_c_n_0,
      Q => Delay2_reg_reg_c_575_c_n_0
    );
Delay2_reg_reg_c_576_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_575_c_n_0,
      Q => Delay2_reg_reg_c_576_c_n_0
    );
Delay2_reg_reg_c_577_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_576_c_n_0,
      Q => Delay2_reg_reg_c_577_c_n_0
    );
Delay2_reg_reg_c_578_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_577_c_n_0,
      Q => Delay2_reg_reg_c_578_c_n_0
    );
Delay2_reg_reg_c_579_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_578_c_n_0,
      Q => Delay2_reg_reg_c_579_c_n_0
    );
Delay2_reg_reg_c_57_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_56_c_n_0,
      Q => Delay2_reg_reg_c_57_c_n_0
    );
Delay2_reg_reg_c_580_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_579_c_n_0,
      Q => Delay2_reg_reg_c_580_c_n_0
    );
Delay2_reg_reg_c_581_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_580_c_n_0,
      Q => Delay2_reg_reg_c_581_c_n_0
    );
Delay2_reg_reg_c_582_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_581_c_n_0,
      Q => Delay2_reg_reg_c_582_c_n_0
    );
Delay2_reg_reg_c_583_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_582_c_n_0,
      Q => Delay2_reg_reg_c_583_c_n_0
    );
Delay2_reg_reg_c_584_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_583_c_n_0,
      Q => Delay2_reg_reg_c_584_c_n_0
    );
Delay2_reg_reg_c_585_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_584_c_n_0,
      Q => Delay2_reg_reg_c_585_c_n_0
    );
Delay2_reg_reg_c_586_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_585_c_n_0,
      Q => Delay2_reg_reg_c_586_c_n_0
    );
Delay2_reg_reg_c_587_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_586_c_n_0,
      Q => Delay2_reg_reg_c_587_c_n_0
    );
Delay2_reg_reg_c_588_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_587_c_n_0,
      Q => Delay2_reg_reg_c_588_c_n_0
    );
Delay2_reg_reg_c_589_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_588_c_n_0,
      Q => Delay2_reg_reg_c_589_c_n_0
    );
Delay2_reg_reg_c_58_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_57_c_n_0,
      Q => Delay2_reg_reg_c_58_c_n_0
    );
Delay2_reg_reg_c_590_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_589_c_n_0,
      Q => Delay2_reg_reg_c_590_c_n_0
    );
Delay2_reg_reg_c_591_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_590_c_n_0,
      Q => Delay2_reg_reg_c_591_c_n_0
    );
Delay2_reg_reg_c_592_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_591_c_n_0,
      Q => Delay2_reg_reg_c_592_c_n_0
    );
Delay2_reg_reg_c_593_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_592_c_n_0,
      Q => Delay2_reg_reg_c_593_c_n_0
    );
Delay2_reg_reg_c_594_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_593_c_n_0,
      Q => Delay2_reg_reg_c_594_c_n_0
    );
Delay2_reg_reg_c_595_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_594_c_n_0,
      Q => Delay2_reg_reg_c_595_c_n_0
    );
Delay2_reg_reg_c_596_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_595_c_n_0,
      Q => Delay2_reg_reg_c_596_c_n_0
    );
Delay2_reg_reg_c_597_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_596_c_n_0,
      Q => Delay2_reg_reg_c_597_c_n_0
    );
Delay2_reg_reg_c_598_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_597_c_n_0,
      Q => Delay2_reg_reg_c_598_c_n_0
    );
Delay2_reg_reg_c_599_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_598_c_n_0,
      Q => Delay2_reg_reg_c_599_c_n_0
    );
Delay2_reg_reg_c_59_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_58_c_n_0,
      Q => Delay2_reg_reg_c_59_c_n_0
    );
Delay2_reg_reg_c_5_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_4_c_n_0,
      Q => Delay2_reg_reg_c_5_c_n_0
    );
Delay2_reg_reg_c_600_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_599_c_n_0,
      Q => Delay2_reg_reg_c_600_c_n_0
    );
Delay2_reg_reg_c_601_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_600_c_n_0,
      Q => Delay2_reg_reg_c_601_c_n_0
    );
Delay2_reg_reg_c_602_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_601_c_n_0,
      Q => Delay2_reg_reg_c_602_c_n_0
    );
Delay2_reg_reg_c_603_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_602_c_n_0,
      Q => Delay2_reg_reg_c_603_c_n_0
    );
Delay2_reg_reg_c_604_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_603_c_n_0,
      Q => Delay2_reg_reg_c_604_c_n_0
    );
Delay2_reg_reg_c_605_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_604_c_n_0,
      Q => Delay2_reg_reg_c_605_c_n_0
    );
Delay2_reg_reg_c_606_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_605_c_n_0,
      Q => Delay2_reg_reg_c_606_c_n_0
    );
Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_c_n_1,
      Q => NLW_Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c_n_1
    );
Delay2_reg_reg_c_607_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_606_c_n_0,
      Q => Delay2_reg_reg_c_607_c_n_0
    );
Delay2_reg_reg_c_608_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_607_c_n_0,
      Q => Delay2_reg_reg_c_608_c_n_0
    );
Delay2_reg_reg_c_609_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_608_c_n_0,
      Q => Delay2_reg_reg_c_609_c_n_0
    );
Delay2_reg_reg_c_60_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_59_c_n_0,
      Q => Delay2_reg_reg_c_60_c_n_0
    );
Delay2_reg_reg_c_610_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_609_c_n_0,
      Q => Delay2_reg_reg_c_610_c_n_0
    );
Delay2_reg_reg_c_611_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_610_c_n_0,
      Q => Delay2_reg_reg_c_611_c_n_0
    );
Delay2_reg_reg_c_612_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_611_c_n_0,
      Q => Delay2_reg_reg_c_612_c_n_0
    );
Delay2_reg_reg_c_613_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_612_c_n_0,
      Q => Delay2_reg_reg_c_613_c_n_0
    );
Delay2_reg_reg_c_614_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_613_c_n_0,
      Q => Delay2_reg_reg_c_614_c_n_0
    );
Delay2_reg_reg_c_615_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_614_c_n_0,
      Q => Delay2_reg_reg_c_615_c_n_0
    );
Delay2_reg_reg_c_616_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_615_c_n_0,
      Q => Delay2_reg_reg_c_616_c_n_0
    );
Delay2_reg_reg_c_617_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_616_c_n_0,
      Q => Delay2_reg_reg_c_617_c_n_0
    );
Delay2_reg_reg_c_618_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_617_c_n_0,
      Q => Delay2_reg_reg_c_618_c_n_0
    );
Delay2_reg_reg_c_619_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_618_c_n_0,
      Q => Delay2_reg_reg_c_619_c_n_0
    );
Delay2_reg_reg_c_61_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_60_c_n_0,
      Q => Delay2_reg_reg_c_61_c_n_0
    );
Delay2_reg_reg_c_620_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_619_c_n_0,
      Q => Delay2_reg_reg_c_620_c_n_0
    );
Delay2_reg_reg_c_621_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_620_c_n_0,
      Q => Delay2_reg_reg_c_621_c_n_0
    );
Delay2_reg_reg_c_622_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_621_c_n_0,
      Q => Delay2_reg_reg_c_622_c_n_0
    );
Delay2_reg_reg_c_623_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_622_c_n_0,
      Q => Delay2_reg_reg_c_623_c_n_0
    );
Delay2_reg_reg_c_624_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_623_c_n_0,
      Q => Delay2_reg_reg_c_624_c_n_0
    );
Delay2_reg_reg_c_625_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_624_c_n_0,
      Q => Delay2_reg_reg_c_625_c_n_0
    );
Delay2_reg_reg_c_626_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_625_c_n_0,
      Q => Delay2_reg_reg_c_626_c_n_0
    );
Delay2_reg_reg_c_627_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_626_c_n_0,
      Q => Delay2_reg_reg_c_627_c_n_0
    );
Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10100",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_c_n_1,
      Q => Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c_n_0,
      Q31 => NLW_Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c_Q31_UNCONNECTED
    );
Delay2_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_c: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => Delay2_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_627_c_n_0,
      Q => Delay2_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_c_n_0,
      R => '0'
    );
Delay2_reg_reg_c_628_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_627_c_n_0,
      Q => Delay2_reg_reg_c_628_c_n_0
    );
Delay2_reg_reg_c_628_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Delay2_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_c_n_0,
      I1 => Delay2_reg_reg_c_628_c_n_0,
      O => Delay2_reg_reg_c_628_gate_n_0
    );
Delay2_reg_reg_c_629: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_628_gate_n_0,
      Q => Delay2_reg_reg_c_629_n_0
    );
Delay2_reg_reg_c_62_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_61_c_n_0,
      Q => Delay2_reg_reg_c_62_c_n_0
    );
Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_c_n_1,
      Q => NLW_Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c_n_1
    );
Delay2_reg_reg_c_63_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_62_c_n_0,
      Q => Delay2_reg_reg_c_63_c_n_0
    );
Delay2_reg_reg_c_64_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_63_c_n_0,
      Q => Delay2_reg_reg_c_64_c_n_0
    );
Delay2_reg_reg_c_65_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_64_c_n_0,
      Q => Delay2_reg_reg_c_65_c_n_0
    );
Delay2_reg_reg_c_66_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_65_c_n_0,
      Q => Delay2_reg_reg_c_66_c_n_0
    );
Delay2_reg_reg_c_67_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_66_c_n_0,
      Q => Delay2_reg_reg_c_67_c_n_0
    );
Delay2_reg_reg_c_68_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_67_c_n_0,
      Q => Delay2_reg_reg_c_68_c_n_0
    );
Delay2_reg_reg_c_69_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_68_c_n_0,
      Q => Delay2_reg_reg_c_69_c_n_0
    );
Delay2_reg_reg_c_6_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_5_c_n_0,
      Q => Delay2_reg_reg_c_6_c_n_0
    );
Delay2_reg_reg_c_6_c_rep: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_5_c_n_0,
      Q => Delay2_reg_reg_c_6_c_rep_n_0
    );
\Delay2_reg_reg_c_6_c_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_5_c_n_0,
      Q => \Delay2_reg_reg_c_6_c_rep__0_n_0\
    );
\Delay2_reg_reg_c_6_c_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_5_c_n_0,
      Q => \Delay2_reg_reg_c_6_c_rep__1_n_0\
    );
Delay2_reg_reg_c_70_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_69_c_n_0,
      Q => Delay2_reg_reg_c_70_c_n_0
    );
Delay2_reg_reg_c_71_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_70_c_n_0,
      Q => Delay2_reg_reg_c_71_c_n_0
    );
Delay2_reg_reg_c_72_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_71_c_n_0,
      Q => Delay2_reg_reg_c_72_c_n_0
    );
Delay2_reg_reg_c_73_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_72_c_n_0,
      Q => Delay2_reg_reg_c_73_c_n_0
    );
Delay2_reg_reg_c_74_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_73_c_n_0,
      Q => Delay2_reg_reg_c_74_c_n_0
    );
Delay2_reg_reg_c_75_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_74_c_n_0,
      Q => Delay2_reg_reg_c_75_c_n_0
    );
Delay2_reg_reg_c_76_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_75_c_n_0,
      Q => Delay2_reg_reg_c_76_c_n_0
    );
Delay2_reg_reg_c_77_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_76_c_n_0,
      Q => Delay2_reg_reg_c_77_c_n_0
    );
Delay2_reg_reg_c_78_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_77_c_n_0,
      Q => Delay2_reg_reg_c_78_c_n_0
    );
Delay2_reg_reg_c_79_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_78_c_n_0,
      Q => Delay2_reg_reg_c_79_c_n_0
    );
Delay2_reg_reg_c_7_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_6_c_n_0,
      Q => Delay2_reg_reg_c_7_c_n_0
    );
Delay2_reg_reg_c_80_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_79_c_n_0,
      Q => Delay2_reg_reg_c_80_c_n_0
    );
Delay2_reg_reg_c_81_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_80_c_n_0,
      Q => Delay2_reg_reg_c_81_c_n_0
    );
Delay2_reg_reg_c_82_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_81_c_n_0,
      Q => Delay2_reg_reg_c_82_c_n_0
    );
Delay2_reg_reg_c_83_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_82_c_n_0,
      Q => Delay2_reg_reg_c_83_c_n_0
    );
Delay2_reg_reg_c_84_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_83_c_n_0,
      Q => Delay2_reg_reg_c_84_c_n_0
    );
Delay2_reg_reg_c_85_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_84_c_n_0,
      Q => Delay2_reg_reg_c_85_c_n_0
    );
Delay2_reg_reg_c_86_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_85_c_n_0,
      Q => Delay2_reg_reg_c_86_c_n_0
    );
Delay2_reg_reg_c_87_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_86_c_n_0,
      Q => Delay2_reg_reg_c_87_c_n_0
    );
Delay2_reg_reg_c_88_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_87_c_n_0,
      Q => Delay2_reg_reg_c_88_c_n_0
    );
Delay2_reg_reg_c_89_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_88_c_n_0,
      Q => Delay2_reg_reg_c_89_c_n_0
    );
Delay2_reg_reg_c_8_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_7_c_n_0,
      Q => Delay2_reg_reg_c_8_c_n_0
    );
Delay2_reg_reg_c_90_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_89_c_n_0,
      Q => Delay2_reg_reg_c_90_c_n_0
    );
Delay2_reg_reg_c_91_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_90_c_n_0,
      Q => Delay2_reg_reg_c_91_c_n_0
    );
Delay2_reg_reg_c_92_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_91_c_n_0,
      Q => Delay2_reg_reg_c_92_c_n_0
    );
Delay2_reg_reg_c_93_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_92_c_n_0,
      Q => Delay2_reg_reg_c_93_c_n_0
    );
Delay2_reg_reg_c_94_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_93_c_n_0,
      Q => Delay2_reg_reg_c_94_c_n_0
    );
Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => Delay2_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_c_n_1,
      Q => NLW_Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c_Q_UNCONNECTED,
      Q31 => Delay2_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_c_n_1
    );
Delay2_reg_reg_c_95_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_94_c_n_0,
      Q => Delay2_reg_reg_c_95_c_n_0
    );
Delay2_reg_reg_c_96_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_95_c_n_0,
      Q => Delay2_reg_reg_c_96_c_n_0
    );
Delay2_reg_reg_c_97_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_96_c_n_0,
      Q => Delay2_reg_reg_c_97_c_n_0
    );
Delay2_reg_reg_c_98_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_97_c_n_0,
      Q => Delay2_reg_reg_c_98_c_n_0
    );
Delay2_reg_reg_c_99_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_98_c_n_0,
      Q => Delay2_reg_reg_c_99_c_n_0
    );
Delay2_reg_reg_c_9_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay2_reg_reg_c_8_c_n_0,
      Q => Delay2_reg_reg_c_9_c_n_0
    );
Delay2_reg_reg_c_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => '1',
      Q => Delay2_reg_reg_c_c_n_0
    );
Delay2_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay2_reg_reg_gate_n_0
    );
\Delay2_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__0_n_0\
    );
\Delay2_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__1_n_0\
    );
\Delay2_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__2_n_0\
    );
\Delay2_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__3_n_0\
    );
\Delay2_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__4_n_0\
    );
\Delay2_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__5_n_0\
    );
\Delay2_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay2_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay2_reg_reg_gate__6_n_0\
    );
\Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(0),
      Q => \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(1),
      Q => \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(2),
      Q => \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(3),
      Q => \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(4),
      Q => \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(5),
      Q => \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(6),
      Q => \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay19_reg_reg[8]_22\(7),
      Q => \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay30_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__6_n_0\,
      Q => \Delay30_reg_reg[8]_23\(0)
    );
\Delay30_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__5_n_0\,
      Q => \Delay30_reg_reg[8]_23\(1)
    );
\Delay30_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__4_n_0\,
      Q => \Delay30_reg_reg[8]_23\(2)
    );
\Delay30_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__3_n_0\,
      Q => \Delay30_reg_reg[8]_23\(3)
    );
\Delay30_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__2_n_0\,
      Q => \Delay30_reg_reg[8]_23\(4)
    );
\Delay30_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__1_n_0\,
      Q => \Delay30_reg_reg[8]_23\(5)
    );
\Delay30_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay30_reg_reg_gate__0_n_0\,
      Q => \Delay30_reg_reg[8]_23\(6)
    );
\Delay30_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay30_reg_reg_gate_n_0,
      Q => \Delay30_reg_reg[8]_23\(7)
    );
Delay30_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay30_reg_reg_gate_n_0
    );
\Delay30_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__0_n_0\
    );
\Delay30_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__1_n_0\
    );
\Delay30_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__2_n_0\
    );
\Delay30_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__3_n_0\
    );
\Delay30_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__4_n_0\
    );
\Delay30_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__5_n_0\
    );
\Delay30_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay30_reg_reg_gate__6_n_0\
    );
\Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(0),
      Q => \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(1),
      Q => \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(2),
      Q => \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(3),
      Q => \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(4),
      Q => \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(5),
      Q => \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(6),
      Q => \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay30_reg_reg[8]_23\(7),
      Q => \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay31_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__6_n_0\,
      Q => \Delay31_reg_reg[8]_24\(0)
    );
\Delay31_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__5_n_0\,
      Q => \Delay31_reg_reg[8]_24\(1)
    );
\Delay31_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__4_n_0\,
      Q => \Delay31_reg_reg[8]_24\(2)
    );
\Delay31_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__3_n_0\,
      Q => \Delay31_reg_reg[8]_24\(3)
    );
\Delay31_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__2_n_0\,
      Q => \Delay31_reg_reg[8]_24\(4)
    );
\Delay31_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__1_n_0\,
      Q => \Delay31_reg_reg[8]_24\(5)
    );
\Delay31_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay31_reg_reg_gate__0_n_0\,
      Q => \Delay31_reg_reg[8]_24\(6)
    );
\Delay31_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay31_reg_reg_gate_n_0,
      Q => \Delay31_reg_reg[8]_24\(7)
    );
Delay31_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay31_reg_reg_gate_n_0
    );
\Delay31_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__0_n_0\
    );
\Delay31_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__1_n_0\
    );
\Delay31_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__2_n_0\
    );
\Delay31_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__3_n_0\
    );
\Delay31_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__4_n_0\
    );
\Delay31_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__5_n_0\
    );
\Delay31_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay31_reg_reg_gate__6_n_0\
    );
\Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(0),
      Q => \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(1),
      Q => \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(2),
      Q => \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(3),
      Q => \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(4),
      Q => \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(5),
      Q => \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(6),
      Q => \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay31_reg_reg[8]_24\(7),
      Q => \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay32_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__6_n_0\,
      Q => \Delay32_reg_reg[8]_25\(0)
    );
\Delay32_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__5_n_0\,
      Q => \Delay32_reg_reg[8]_25\(1)
    );
\Delay32_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__4_n_0\,
      Q => \Delay32_reg_reg[8]_25\(2)
    );
\Delay32_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__3_n_0\,
      Q => \Delay32_reg_reg[8]_25\(3)
    );
\Delay32_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__2_n_0\,
      Q => \Delay32_reg_reg[8]_25\(4)
    );
\Delay32_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__1_n_0\,
      Q => \Delay32_reg_reg[8]_25\(5)
    );
\Delay32_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay32_reg_reg_gate__0_n_0\,
      Q => \Delay32_reg_reg[8]_25\(6)
    );
\Delay32_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay32_reg_reg_gate_n_0,
      Q => \Delay32_reg_reg[8]_25\(7)
    );
Delay32_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay32_reg_reg_gate_n_0
    );
\Delay32_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__0_n_0\
    );
\Delay32_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__1_n_0\
    );
\Delay32_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__2_n_0\
    );
\Delay32_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__3_n_0\
    );
\Delay32_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__4_n_0\
    );
\Delay32_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__5_n_0\
    );
\Delay32_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay32_reg_reg_gate__6_n_0\
    );
\Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(0),
      Q => \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(1),
      Q => \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(2),
      Q => \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(3),
      Q => \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(4),
      Q => \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(5),
      Q => \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(6),
      Q => \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay32_reg_reg[8]_25\(7),
      Q => \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay33_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__6_n_0\,
      Q => \Delay33_reg_reg[8]_26\(0)
    );
\Delay33_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__5_n_0\,
      Q => \Delay33_reg_reg[8]_26\(1)
    );
\Delay33_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__4_n_0\,
      Q => \Delay33_reg_reg[8]_26\(2)
    );
\Delay33_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__3_n_0\,
      Q => \Delay33_reg_reg[8]_26\(3)
    );
\Delay33_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__2_n_0\,
      Q => \Delay33_reg_reg[8]_26\(4)
    );
\Delay33_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__1_n_0\,
      Q => \Delay33_reg_reg[8]_26\(5)
    );
\Delay33_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay33_reg_reg_gate__0_n_0\,
      Q => \Delay33_reg_reg[8]_26\(6)
    );
\Delay33_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay33_reg_reg_gate_n_0,
      Q => \Delay33_reg_reg[8]_26\(7)
    );
Delay33_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay33_reg_reg_gate_n_0
    );
\Delay33_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__0_n_0\
    );
\Delay33_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__1_n_0\
    );
\Delay33_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__2_n_0\
    );
\Delay33_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__3_n_0\
    );
\Delay33_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__4_n_0\
    );
\Delay33_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__5_n_0\
    );
\Delay33_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay33_reg_reg_gate__6_n_0\
    );
\Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(0),
      Q => \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(1),
      Q => \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(2),
      Q => \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(3),
      Q => \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(4),
      Q => \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(5),
      Q => \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(6),
      Q => \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay33_reg_reg[8]_26\(7),
      Q => \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay34_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__6_n_0\,
      Q => \Delay34_reg_reg[8]_27\(0)
    );
\Delay34_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__5_n_0\,
      Q => \Delay34_reg_reg[8]_27\(1)
    );
\Delay34_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__4_n_0\,
      Q => \Delay34_reg_reg[8]_27\(2)
    );
\Delay34_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__3_n_0\,
      Q => \Delay34_reg_reg[8]_27\(3)
    );
\Delay34_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__2_n_0\,
      Q => \Delay34_reg_reg[8]_27\(4)
    );
\Delay34_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__1_n_0\,
      Q => \Delay34_reg_reg[8]_27\(5)
    );
\Delay34_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay34_reg_reg_gate__0_n_0\,
      Q => \Delay34_reg_reg[8]_27\(6)
    );
\Delay34_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay34_reg_reg_gate_n_0,
      Q => \Delay34_reg_reg[8]_27\(7)
    );
Delay34_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay34_reg_reg_gate_n_0
    );
\Delay34_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__0_n_0\
    );
\Delay34_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__1_n_0\
    );
\Delay34_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__2_n_0\
    );
\Delay34_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__3_n_0\
    );
\Delay34_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__4_n_0\
    );
\Delay34_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__5_n_0\
    );
\Delay34_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay34_reg_reg_gate__6_n_0\
    );
\Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(0),
      Q => \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(1),
      Q => \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(2),
      Q => \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(3),
      Q => \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(4),
      Q => \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(5),
      Q => \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(6),
      Q => \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay34_reg_reg[8]_27\(7),
      Q => \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay35_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__6_n_0\,
      Q => \Delay35_reg_reg[8]_28\(0)
    );
\Delay35_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__5_n_0\,
      Q => \Delay35_reg_reg[8]_28\(1)
    );
\Delay35_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__4_n_0\,
      Q => \Delay35_reg_reg[8]_28\(2)
    );
\Delay35_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__3_n_0\,
      Q => \Delay35_reg_reg[8]_28\(3)
    );
\Delay35_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__2_n_0\,
      Q => \Delay35_reg_reg[8]_28\(4)
    );
\Delay35_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__1_n_0\,
      Q => \Delay35_reg_reg[8]_28\(5)
    );
\Delay35_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay35_reg_reg_gate__0_n_0\,
      Q => \Delay35_reg_reg[8]_28\(6)
    );
\Delay35_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay35_reg_reg_gate_n_0,
      Q => \Delay35_reg_reg[8]_28\(7)
    );
Delay35_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay35_reg_reg_gate_n_0
    );
\Delay35_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__0_n_0\
    );
\Delay35_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__1_n_0\
    );
\Delay35_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__2_n_0\
    );
\Delay35_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__3_n_0\
    );
\Delay35_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__4_n_0\
    );
\Delay35_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__5_n_0\
    );
\Delay35_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay35_reg_reg_gate__6_n_0\
    );
\Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(0),
      Q => \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(1),
      Q => \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(2),
      Q => \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(3),
      Q => \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(4),
      Q => \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(5),
      Q => \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(6),
      Q => \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay35_reg_reg[8]_28\(7),
      Q => \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay36_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__6_n_0\,
      Q => \Delay36_reg_reg[8]_29\(0)
    );
\Delay36_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__5_n_0\,
      Q => \Delay36_reg_reg[8]_29\(1)
    );
\Delay36_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__4_n_0\,
      Q => \Delay36_reg_reg[8]_29\(2)
    );
\Delay36_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__3_n_0\,
      Q => \Delay36_reg_reg[8]_29\(3)
    );
\Delay36_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__2_n_0\,
      Q => \Delay36_reg_reg[8]_29\(4)
    );
\Delay36_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__1_n_0\,
      Q => \Delay36_reg_reg[8]_29\(5)
    );
\Delay36_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay36_reg_reg_gate__0_n_0\,
      Q => \Delay36_reg_reg[8]_29\(6)
    );
\Delay36_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay36_reg_reg_gate_n_0,
      Q => \Delay36_reg_reg[8]_29\(7)
    );
Delay36_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay36_reg_reg_gate_n_0
    );
\Delay36_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__0_n_0\
    );
\Delay36_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__1_n_0\
    );
\Delay36_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__2_n_0\
    );
\Delay36_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__3_n_0\
    );
\Delay36_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__4_n_0\
    );
\Delay36_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__5_n_0\
    );
\Delay36_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay36_reg_reg_gate__6_n_0\
    );
\Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(0),
      Q => \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(1),
      Q => \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(2),
      Q => \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(3),
      Q => \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(4),
      Q => \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(5),
      Q => \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(6),
      Q => \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay21_reg_reg[631]_3\(7),
      Q => \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay37_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__6_n_0\,
      Q => \Delay37_reg_reg[8]_37\(0)
    );
\Delay37_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__5_n_0\,
      Q => \Delay37_reg_reg[8]_37\(1)
    );
\Delay37_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__4_n_0\,
      Q => \Delay37_reg_reg[8]_37\(2)
    );
\Delay37_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__3_n_0\,
      Q => \Delay37_reg_reg[8]_37\(3)
    );
\Delay37_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__2_n_0\,
      Q => \Delay37_reg_reg[8]_37\(4)
    );
\Delay37_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__1_n_0\,
      Q => \Delay37_reg_reg[8]_37\(5)
    );
\Delay37_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay37_reg_reg_gate__0_n_0\,
      Q => \Delay37_reg_reg[8]_37\(6)
    );
\Delay37_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay37_reg_reg_gate_n_0,
      Q => \Delay37_reg_reg[8]_37\(7)
    );
Delay37_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay37_reg_reg_gate_n_0
    );
\Delay37_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__0_n_0\
    );
\Delay37_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__1_n_0\
    );
\Delay37_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__2_n_0\
    );
\Delay37_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__3_n_0\
    );
\Delay37_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__4_n_0\
    );
\Delay37_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__5_n_0\
    );
\Delay37_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay37_reg_reg_gate__6_n_0\
    );
\Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(0),
      Q => \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(1),
      Q => \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(2),
      Q => \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(3),
      Q => \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(4),
      Q => \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(5),
      Q => \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(6),
      Q => \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[631]_4\(7),
      Q => \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay38_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__6_n_0\,
      Q => \Delay38_reg_reg[8]_44\(0)
    );
\Delay38_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__5_n_0\,
      Q => \Delay38_reg_reg[8]_44\(1)
    );
\Delay38_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__4_n_0\,
      Q => \Delay38_reg_reg[8]_44\(2)
    );
\Delay38_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__3_n_0\,
      Q => \Delay38_reg_reg[8]_44\(3)
    );
\Delay38_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__2_n_0\,
      Q => \Delay38_reg_reg[8]_44\(4)
    );
\Delay38_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__1_n_0\,
      Q => \Delay38_reg_reg[8]_44\(5)
    );
\Delay38_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay38_reg_reg_gate__0_n_0\,
      Q => \Delay38_reg_reg[8]_44\(6)
    );
\Delay38_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay38_reg_reg_gate_n_0,
      Q => \Delay38_reg_reg[8]_44\(7)
    );
Delay38_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay38_reg_reg_gate_n_0
    );
\Delay38_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__0_n_0\
    );
\Delay38_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__1_n_0\
    );
\Delay38_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__2_n_0\
    );
\Delay38_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__3_n_0\
    );
\Delay38_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__4_n_0\
    );
\Delay38_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__5_n_0\
    );
\Delay38_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay38_reg_reg_gate__6_n_0\
    );
\Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(0),
      Q => \NLW_Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(1),
      Q => \NLW_Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(2),
      Q => \NLW_Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(3),
      Q => \NLW_Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(4),
      Q => \NLW_Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(5),
      Q => \NLW_Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(6),
      Q => \NLW_Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay46_reg_reg[8]_51\(7),
      Q => \NLW_Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay39_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay39_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay39_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay39_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__6_n_0\,
      Q => \Delay39_reg_reg[631]_5\(0)
    );
\Delay39_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__5_n_0\,
      Q => \Delay39_reg_reg[631]_5\(1)
    );
\Delay39_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__4_n_0\,
      Q => \Delay39_reg_reg[631]_5\(2)
    );
\Delay39_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__3_n_0\,
      Q => \Delay39_reg_reg[631]_5\(3)
    );
\Delay39_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__2_n_0\,
      Q => \Delay39_reg_reg[631]_5\(4)
    );
\Delay39_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__1_n_0\,
      Q => \Delay39_reg_reg[631]_5\(5)
    );
\Delay39_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay39_reg_reg_gate__0_n_0\,
      Q => \Delay39_reg_reg[631]_5\(6)
    );
\Delay39_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay39_reg_reg_gate_n_0,
      Q => \Delay39_reg_reg[631]_5\(7)
    );
\Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay39_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay39_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay39_reg_reg_gate_n_0
    );
\Delay39_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__0_n_0\
    );
\Delay39_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__1_n_0\
    );
\Delay39_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__2_n_0\
    );
\Delay39_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__3_n_0\
    );
\Delay39_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__4_n_0\
    );
\Delay39_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__5_n_0\
    );
\Delay39_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay39_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay39_reg_reg_gate__6_n_0\
    );
\Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(0),
      Q => \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(1),
      Q => \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(2),
      Q => \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(3),
      Q => \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(4),
      Q => \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(5),
      Q => \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(6),
      Q => \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay1_reg_reg[8]_6\(7),
      Q => \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay3_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__6_n_0\,
      Q => \Delay3_reg_reg[8]_7\(0)
    );
\Delay3_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__5_n_0\,
      Q => \Delay3_reg_reg[8]_7\(1)
    );
\Delay3_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__4_n_0\,
      Q => \Delay3_reg_reg[8]_7\(2)
    );
\Delay3_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__3_n_0\,
      Q => \Delay3_reg_reg[8]_7\(3)
    );
\Delay3_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__2_n_0\,
      Q => \Delay3_reg_reg[8]_7\(4)
    );
\Delay3_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__1_n_0\,
      Q => \Delay3_reg_reg[8]_7\(5)
    );
\Delay3_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay3_reg_reg_gate__0_n_0\,
      Q => \Delay3_reg_reg[8]_7\(6)
    );
\Delay3_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay3_reg_reg_gate_n_0,
      Q => \Delay3_reg_reg[8]_7\(7)
    );
Delay3_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay3_reg_reg_gate_n_0
    );
\Delay3_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay3_reg_reg_gate__0_n_0\
    );
\Delay3_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay3_reg_reg_gate__1_n_0\
    );
\Delay3_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay3_reg_reg_gate__2_n_0\
    );
\Delay3_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay3_reg_reg_gate__3_n_0\
    );
\Delay3_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay3_reg_reg_gate__4_n_0\
    );
\Delay3_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay3_reg_reg_gate__5_n_0\
    );
\Delay3_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay3_reg_reg_gate__6_n_0\
    );
\Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(0),
      Q => \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(1),
      Q => \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(2),
      Q => \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(3),
      Q => \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(4),
      Q => \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(5),
      Q => \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(6),
      Q => \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay38_reg_reg[8]_44\(7),
      Q => \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay40_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__6_n_0\,
      Q => \Delay40_reg_reg[8]_45\(0)
    );
\Delay40_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__5_n_0\,
      Q => \Delay40_reg_reg[8]_45\(1)
    );
\Delay40_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__4_n_0\,
      Q => \Delay40_reg_reg[8]_45\(2)
    );
\Delay40_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__3_n_0\,
      Q => \Delay40_reg_reg[8]_45\(3)
    );
\Delay40_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__2_n_0\,
      Q => \Delay40_reg_reg[8]_45\(4)
    );
\Delay40_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__1_n_0\,
      Q => \Delay40_reg_reg[8]_45\(5)
    );
\Delay40_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay40_reg_reg_gate__0_n_0\,
      Q => \Delay40_reg_reg[8]_45\(6)
    );
\Delay40_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay40_reg_reg_gate_n_0,
      Q => \Delay40_reg_reg[8]_45\(7)
    );
Delay40_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay40_reg_reg_gate_n_0
    );
\Delay40_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__0_n_0\
    );
\Delay40_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__1_n_0\
    );
\Delay40_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__2_n_0\
    );
\Delay40_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__3_n_0\
    );
\Delay40_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__4_n_0\
    );
\Delay40_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__5_n_0\
    );
\Delay40_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay40_reg_reg_gate__6_n_0\
    );
\Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(0),
      Q => \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(1),
      Q => \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(2),
      Q => \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(3),
      Q => \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(4),
      Q => \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(5),
      Q => \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(6),
      Q => \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay40_reg_reg[8]_45\(7),
      Q => \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay41_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__6_n_0\,
      Q => \Delay41_reg_reg[8]_46\(0)
    );
\Delay41_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__5_n_0\,
      Q => \Delay41_reg_reg[8]_46\(1)
    );
\Delay41_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__4_n_0\,
      Q => \Delay41_reg_reg[8]_46\(2)
    );
\Delay41_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__3_n_0\,
      Q => \Delay41_reg_reg[8]_46\(3)
    );
\Delay41_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__2_n_0\,
      Q => \Delay41_reg_reg[8]_46\(4)
    );
\Delay41_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__1_n_0\,
      Q => \Delay41_reg_reg[8]_46\(5)
    );
\Delay41_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay41_reg_reg_gate__0_n_0\,
      Q => \Delay41_reg_reg[8]_46\(6)
    );
\Delay41_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay41_reg_reg_gate_n_0,
      Q => \Delay41_reg_reg[8]_46\(7)
    );
Delay41_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay41_reg_reg_gate_n_0
    );
\Delay41_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__0_n_0\
    );
\Delay41_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__1_n_0\
    );
\Delay41_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__2_n_0\
    );
\Delay41_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__3_n_0\
    );
\Delay41_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__4_n_0\
    );
\Delay41_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__5_n_0\
    );
\Delay41_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay41_reg_reg_gate__6_n_0\
    );
\Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(0),
      Q => \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(1),
      Q => \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(2),
      Q => \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(3),
      Q => \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(4),
      Q => \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(5),
      Q => \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(6),
      Q => \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay41_reg_reg[8]_46\(7),
      Q => \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay42_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__6_n_0\,
      Q => \Delay42_reg_reg[8]_47\(0)
    );
\Delay42_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__5_n_0\,
      Q => \Delay42_reg_reg[8]_47\(1)
    );
\Delay42_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__4_n_0\,
      Q => \Delay42_reg_reg[8]_47\(2)
    );
\Delay42_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__3_n_0\,
      Q => \Delay42_reg_reg[8]_47\(3)
    );
\Delay42_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__2_n_0\,
      Q => \Delay42_reg_reg[8]_47\(4)
    );
\Delay42_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__1_n_0\,
      Q => \Delay42_reg_reg[8]_47\(5)
    );
\Delay42_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay42_reg_reg_gate__0_n_0\,
      Q => \Delay42_reg_reg[8]_47\(6)
    );
\Delay42_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay42_reg_reg_gate_n_0,
      Q => \Delay42_reg_reg[8]_47\(7)
    );
Delay42_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay42_reg_reg_gate_n_0
    );
\Delay42_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__0_n_0\
    );
\Delay42_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__1_n_0\
    );
\Delay42_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__2_n_0\
    );
\Delay42_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__3_n_0\
    );
\Delay42_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__4_n_0\
    );
\Delay42_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__5_n_0\
    );
\Delay42_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay42_reg_reg_gate__6_n_0\
    );
\Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(0),
      Q => \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(1),
      Q => \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(2),
      Q => \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(3),
      Q => \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(4),
      Q => \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(5),
      Q => \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(6),
      Q => \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay42_reg_reg[8]_47\(7),
      Q => \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay43_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__6_n_0\,
      Q => \Delay43_reg_reg[8]_48\(0)
    );
\Delay43_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__5_n_0\,
      Q => \Delay43_reg_reg[8]_48\(1)
    );
\Delay43_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__4_n_0\,
      Q => \Delay43_reg_reg[8]_48\(2)
    );
\Delay43_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__3_n_0\,
      Q => \Delay43_reg_reg[8]_48\(3)
    );
\Delay43_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__2_n_0\,
      Q => \Delay43_reg_reg[8]_48\(4)
    );
\Delay43_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__1_n_0\,
      Q => \Delay43_reg_reg[8]_48\(5)
    );
\Delay43_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay43_reg_reg_gate__0_n_0\,
      Q => \Delay43_reg_reg[8]_48\(6)
    );
\Delay43_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay43_reg_reg_gate_n_0,
      Q => \Delay43_reg_reg[8]_48\(7)
    );
Delay43_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay43_reg_reg_gate_n_0
    );
\Delay43_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__0_n_0\
    );
\Delay43_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__1_n_0\
    );
\Delay43_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__2_n_0\
    );
\Delay43_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__3_n_0\
    );
\Delay43_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__4_n_0\
    );
\Delay43_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__5_n_0\
    );
\Delay43_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay43_reg_reg_gate__6_n_0\
    );
\Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(0),
      Q => \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(1),
      Q => \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(2),
      Q => \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(3),
      Q => \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(4),
      Q => \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(5),
      Q => \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(6),
      Q => \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay43_reg_reg[8]_48\(7),
      Q => \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay44_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__6_n_0\,
      Q => \Delay44_reg_reg[8]_49\(0)
    );
\Delay44_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__5_n_0\,
      Q => \Delay44_reg_reg[8]_49\(1)
    );
\Delay44_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__4_n_0\,
      Q => \Delay44_reg_reg[8]_49\(2)
    );
\Delay44_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__3_n_0\,
      Q => \Delay44_reg_reg[8]_49\(3)
    );
\Delay44_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__2_n_0\,
      Q => \Delay44_reg_reg[8]_49\(4)
    );
\Delay44_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__1_n_0\,
      Q => \Delay44_reg_reg[8]_49\(5)
    );
\Delay44_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay44_reg_reg_gate__0_n_0\,
      Q => \Delay44_reg_reg[8]_49\(6)
    );
\Delay44_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay44_reg_reg_gate_n_0,
      Q => \Delay44_reg_reg[8]_49\(7)
    );
Delay44_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay44_reg_reg_gate_n_0
    );
\Delay44_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__0_n_0\
    );
\Delay44_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__1_n_0\
    );
\Delay44_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__2_n_0\
    );
\Delay44_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__3_n_0\
    );
\Delay44_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__4_n_0\
    );
\Delay44_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__5_n_0\
    );
\Delay44_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay44_reg_reg_gate__6_n_0\
    );
\Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(0),
      Q => \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(1),
      Q => \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(2),
      Q => \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(3),
      Q => \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(4),
      Q => \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(5),
      Q => \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(6),
      Q => \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay44_reg_reg[8]_49\(7),
      Q => \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay45_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__6_n_0\,
      Q => \Delay45_reg_reg[8]_50\(0)
    );
\Delay45_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__5_n_0\,
      Q => \Delay45_reg_reg[8]_50\(1)
    );
\Delay45_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__4_n_0\,
      Q => \Delay45_reg_reg[8]_50\(2)
    );
\Delay45_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__3_n_0\,
      Q => \Delay45_reg_reg[8]_50\(3)
    );
\Delay45_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__2_n_0\,
      Q => \Delay45_reg_reg[8]_50\(4)
    );
\Delay45_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__1_n_0\,
      Q => \Delay45_reg_reg[8]_50\(5)
    );
\Delay45_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay45_reg_reg_gate__0_n_0\,
      Q => \Delay45_reg_reg[8]_50\(6)
    );
\Delay45_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay45_reg_reg_gate_n_0,
      Q => \Delay45_reg_reg[8]_50\(7)
    );
Delay45_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay45_reg_reg_gate_n_0
    );
\Delay45_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__0_n_0\
    );
\Delay45_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__1_n_0\
    );
\Delay45_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__2_n_0\
    );
\Delay45_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__3_n_0\
    );
\Delay45_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__4_n_0\
    );
\Delay45_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__5_n_0\
    );
\Delay45_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay45_reg_reg_gate__6_n_0\
    );
\Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(0),
      Q => \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(1),
      Q => \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(2),
      Q => \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(3),
      Q => \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(4),
      Q => \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(5),
      Q => \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(6),
      Q => \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay45_reg_reg[8]_50\(7),
      Q => \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay46_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__6_n_0\,
      Q => \Delay46_reg_reg[8]_51\(0)
    );
\Delay46_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__5_n_0\,
      Q => \Delay46_reg_reg[8]_51\(1)
    );
\Delay46_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__4_n_0\,
      Q => \Delay46_reg_reg[8]_51\(2)
    );
\Delay46_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__3_n_0\,
      Q => \Delay46_reg_reg[8]_51\(3)
    );
\Delay46_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__2_n_0\,
      Q => \Delay46_reg_reg[8]_51\(4)
    );
\Delay46_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__1_n_0\,
      Q => \Delay46_reg_reg[8]_51\(5)
    );
\Delay46_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay46_reg_reg_gate__0_n_0\,
      Q => \Delay46_reg_reg[8]_51\(6)
    );
\Delay46_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay46_reg_reg_gate_n_0,
      Q => \Delay46_reg_reg[8]_51\(7)
    );
Delay46_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => Delay46_reg_reg_gate_n_0
    );
\Delay46_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__0_n_0\
    );
\Delay46_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__1_n_0\
    );
\Delay46_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__2_n_0\
    );
\Delay46_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__3_n_0\
    );
\Delay46_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__4_n_0\
    );
\Delay46_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__5_n_0\
    );
\Delay46_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => Delay2_reg_reg_c_6_c_rep_n_0,
      O => \Delay46_reg_reg_gate__6_n_0\
    );
\Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(0),
      Q => \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(1),
      Q => \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(2),
      Q => \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(3),
      Q => \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(4),
      Q => \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(5),
      Q => \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(6),
      Q => \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay39_reg_reg[631]_5\(7),
      Q => \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay47_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__6_n_0\,
      Q => \Delay47_reg_reg[8]_52\(0)
    );
\Delay47_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__5_n_0\,
      Q => \Delay47_reg_reg[8]_52\(1)
    );
\Delay47_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__4_n_0\,
      Q => \Delay47_reg_reg[8]_52\(2)
    );
\Delay47_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__3_n_0\,
      Q => \Delay47_reg_reg[8]_52\(3)
    );
\Delay47_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__2_n_0\,
      Q => \Delay47_reg_reg[8]_52\(4)
    );
\Delay47_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__1_n_0\,
      Q => \Delay47_reg_reg[8]_52\(5)
    );
\Delay47_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay47_reg_reg_gate__0_n_0\,
      Q => \Delay47_reg_reg[8]_52\(6)
    );
\Delay47_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay47_reg_reg_gate_n_0,
      Q => \Delay47_reg_reg[8]_52\(7)
    );
Delay47_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay47_reg_reg_gate_n_0
    );
\Delay47_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__0_n_0\
    );
\Delay47_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__1_n_0\
    );
\Delay47_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__2_n_0\
    );
\Delay47_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__3_n_0\
    );
\Delay47_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__4_n_0\
    );
\Delay47_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__5_n_0\
    );
\Delay47_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay47_reg_reg_gate__6_n_0\
    );
\Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\,
      Q => \Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q31 => \NLW_Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[127][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_126_n_0\,
      Q => \NLW_Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\
    );
\Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[159][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_158_n_1\,
      Q => \NLW_Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\
    );
\Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[191][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_190_n_1\,
      Q => \NLW_Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\
    );
\Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[223][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_222_n_1\,
      Q => \Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q31 => \NLW_Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[255][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_254_n_0\,
      Q => \NLW_Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\
    );
\Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[287][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_286_n_1\,
      Q => \NLW_Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\
    );
\Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(0),
      Q => \NLW_Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(1),
      Q => \NLW_Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(2),
      Q => \NLW_Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(3),
      Q => \NLW_Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(4),
      Q => \NLW_Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(5),
      Q => \NLW_Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(6),
      Q => \NLW_Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay63_reg_reg[8]_43\(7),
      Q => \NLW_Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\
    );
\Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[319][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_318_n_1\,
      Q => \NLW_Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\
    );
\Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[351][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_350_n_1\,
      Q => \Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q31 => \NLW_Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[383][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_382_n_0\,
      Q => \NLW_Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\
    );
\Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[415][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_414_n_1\,
      Q => \NLW_Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\
    );
\Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[447][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_446_n_1\,
      Q => \NLW_Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\
    );
\Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[479][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_478_n_1\,
      Q => \Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q31 => \NLW_Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[511][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_510_n_0\,
      Q => \NLW_Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\
    );
\Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[543][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_542_n_1\,
      Q => \NLW_Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\
    );
\Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[575][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_574_n_1\,
      Q => \NLW_Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\
    );
\Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[607][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_606_n_1\,
      Q => \Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q31 => \NLW_Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_Q31_UNCONNECTED\
    );
\Delay48_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][0]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][1]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][2]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][3]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][4]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][5]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][6]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay48_reg_reg[629][7]_srl22_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_628_n_0\,
      Q => \Delay48_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      R => '0'
    );
\Delay48_reg_reg[631][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__6_n_0\,
      Q => \Delay48_reg_reg[631]_4\(0)
    );
\Delay48_reg_reg[631][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__5_n_0\,
      Q => \Delay48_reg_reg[631]_4\(1)
    );
\Delay48_reg_reg[631][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__4_n_0\,
      Q => \Delay48_reg_reg[631]_4\(2)
    );
\Delay48_reg_reg[631][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__3_n_0\,
      Q => \Delay48_reg_reg[631]_4\(3)
    );
\Delay48_reg_reg[631][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__2_n_0\,
      Q => \Delay48_reg_reg[631]_4\(4)
    );
\Delay48_reg_reg[631][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__1_n_0\,
      Q => \Delay48_reg_reg[631]_4\(5)
    );
\Delay48_reg_reg[631][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay48_reg_reg_gate__0_n_0\,
      Q => \Delay48_reg_reg[631]_4\(6)
    );
\Delay48_reg_reg[631][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay48_reg_reg_gate_n_0,
      Q => \Delay48_reg_reg[631]_4\(7)
    );
\Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[31][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_30_n_1\,
      Q => \NLW_Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\
    );
\Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][0]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][1]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][2]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][3]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][4]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][5]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][6]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
\Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay48_reg_reg[63][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_62_n_1\,
      Q => \NLW_Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_Q_UNCONNECTED\,
      Q31 => \Delay48_reg_reg[95][7]_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_94_n_1\
    );
Delay48_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => Delay48_reg_reg_gate_n_0
    );
\Delay48_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__0_n_0\
    );
\Delay48_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__1_n_0\
    );
\Delay48_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__2_n_0\
    );
\Delay48_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__3_n_0\
    );
\Delay48_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__4_n_0\
    );
\Delay48_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__5_n_0\
    );
\Delay48_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay48_reg_reg[630][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_629_n_0\,
      I1 => Delay2_reg_reg_c_629_n_0,
      O => \Delay48_reg_reg_gate__6_n_0\
    );
\Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(0),
      Q => \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(1),
      Q => \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(2),
      Q => \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(3),
      Q => \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(4),
      Q => \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(5),
      Q => \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(6),
      Q => \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay3_reg_reg[8]_7\(7),
      Q => \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay4_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__6_n_0\,
      Q => \Delay4_reg_reg[8]_8\(0)
    );
\Delay4_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__5_n_0\,
      Q => \Delay4_reg_reg[8]_8\(1)
    );
\Delay4_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__4_n_0\,
      Q => \Delay4_reg_reg[8]_8\(2)
    );
\Delay4_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__3_n_0\,
      Q => \Delay4_reg_reg[8]_8\(3)
    );
\Delay4_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__2_n_0\,
      Q => \Delay4_reg_reg[8]_8\(4)
    );
\Delay4_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__1_n_0\,
      Q => \Delay4_reg_reg[8]_8\(5)
    );
\Delay4_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay4_reg_reg_gate__0_n_0\,
      Q => \Delay4_reg_reg[8]_8\(6)
    );
\Delay4_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay4_reg_reg_gate_n_0,
      Q => \Delay4_reg_reg[8]_8\(7)
    );
Delay4_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay4_reg_reg_gate_n_0
    );
\Delay4_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__0_n_0\
    );
\Delay4_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__1_n_0\
    );
\Delay4_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__2_n_0\
    );
\Delay4_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__3_n_0\
    );
\Delay4_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__4_n_0\
    );
\Delay4_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__5_n_0\
    );
\Delay4_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay4_reg_reg_gate__6_n_0\
    );
\Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(0),
      Q => \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(1),
      Q => \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(2),
      Q => \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(3),
      Q => \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(4),
      Q => \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(5),
      Q => \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(6),
      Q => \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay37_reg_reg[8]_37\(7),
      Q => \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay50_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__6_n_0\,
      Q => \Delay50_reg_reg[8]_38\(0)
    );
\Delay50_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__5_n_0\,
      Q => \Delay50_reg_reg[8]_38\(1)
    );
\Delay50_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__4_n_0\,
      Q => \Delay50_reg_reg[8]_38\(2)
    );
\Delay50_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__3_n_0\,
      Q => \Delay50_reg_reg[8]_38\(3)
    );
\Delay50_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__2_n_0\,
      Q => \Delay50_reg_reg[8]_38\(4)
    );
\Delay50_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__1_n_0\,
      Q => \Delay50_reg_reg[8]_38\(5)
    );
\Delay50_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay50_reg_reg_gate__0_n_0\,
      Q => \Delay50_reg_reg[8]_38\(6)
    );
\Delay50_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay50_reg_reg_gate_n_0,
      Q => \Delay50_reg_reg[8]_38\(7)
    );
Delay50_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay50_reg_reg_gate_n_0
    );
\Delay50_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__0_n_0\
    );
\Delay50_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__1_n_0\
    );
\Delay50_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__2_n_0\
    );
\Delay50_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__3_n_0\
    );
\Delay50_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__4_n_0\
    );
\Delay50_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__5_n_0\
    );
\Delay50_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay50_reg_reg_gate__6_n_0\
    );
\Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(0),
      Q => \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(1),
      Q => \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(2),
      Q => \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(3),
      Q => \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(4),
      Q => \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(5),
      Q => \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(6),
      Q => \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay47_reg_reg[8]_52\(7),
      Q => \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay51_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__6_n_0\,
      Q => \Delay51_reg_reg[8]_53\(0)
    );
\Delay51_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__5_n_0\,
      Q => \Delay51_reg_reg[8]_53\(1)
    );
\Delay51_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__4_n_0\,
      Q => \Delay51_reg_reg[8]_53\(2)
    );
\Delay51_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__3_n_0\,
      Q => \Delay51_reg_reg[8]_53\(3)
    );
\Delay51_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__2_n_0\,
      Q => \Delay51_reg_reg[8]_53\(4)
    );
\Delay51_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__1_n_0\,
      Q => \Delay51_reg_reg[8]_53\(5)
    );
\Delay51_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay51_reg_reg_gate__0_n_0\,
      Q => \Delay51_reg_reg[8]_53\(6)
    );
\Delay51_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay51_reg_reg_gate_n_0,
      Q => \Delay51_reg_reg[8]_53\(7)
    );
Delay51_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay51_reg_reg_gate_n_0
    );
\Delay51_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__0_n_0\
    );
\Delay51_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__1_n_0\
    );
\Delay51_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__2_n_0\
    );
\Delay51_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__3_n_0\
    );
\Delay51_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__4_n_0\
    );
\Delay51_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__5_n_0\
    );
\Delay51_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay51_reg_reg_gate__6_n_0\
    );
\Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(0),
      Q => \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(1),
      Q => \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(2),
      Q => \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(3),
      Q => \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(4),
      Q => \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(5),
      Q => \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(6),
      Q => \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay51_reg_reg[8]_53\(7),
      Q => \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay52_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__6_n_0\,
      Q => \Delay52_reg_reg[8]_54\(0)
    );
\Delay52_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__5_n_0\,
      Q => \Delay52_reg_reg[8]_54\(1)
    );
\Delay52_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__4_n_0\,
      Q => \Delay52_reg_reg[8]_54\(2)
    );
\Delay52_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__3_n_0\,
      Q => \Delay52_reg_reg[8]_54\(3)
    );
\Delay52_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__2_n_0\,
      Q => \Delay52_reg_reg[8]_54\(4)
    );
\Delay52_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__1_n_0\,
      Q => \Delay52_reg_reg[8]_54\(5)
    );
\Delay52_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay52_reg_reg_gate__0_n_0\,
      Q => \Delay52_reg_reg[8]_54\(6)
    );
\Delay52_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay52_reg_reg_gate_n_0,
      Q => \Delay52_reg_reg[8]_54\(7)
    );
Delay52_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay52_reg_reg_gate_n_0
    );
\Delay52_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__0_n_0\
    );
\Delay52_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__1_n_0\
    );
\Delay52_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__2_n_0\
    );
\Delay52_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__3_n_0\
    );
\Delay52_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__4_n_0\
    );
\Delay52_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__5_n_0\
    );
\Delay52_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay52_reg_reg_gate__6_n_0\
    );
\Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(0),
      Q => \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(1),
      Q => \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(2),
      Q => \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(3),
      Q => \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(4),
      Q => \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(5),
      Q => \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(6),
      Q => \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay52_reg_reg[8]_54\(7),
      Q => \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay53_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__6_n_0\,
      Q => \Delay53_reg_reg[8]_55\(0)
    );
\Delay53_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__5_n_0\,
      Q => \Delay53_reg_reg[8]_55\(1)
    );
\Delay53_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__4_n_0\,
      Q => \Delay53_reg_reg[8]_55\(2)
    );
\Delay53_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__3_n_0\,
      Q => \Delay53_reg_reg[8]_55\(3)
    );
\Delay53_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__2_n_0\,
      Q => \Delay53_reg_reg[8]_55\(4)
    );
\Delay53_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__1_n_0\,
      Q => \Delay53_reg_reg[8]_55\(5)
    );
\Delay53_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay53_reg_reg_gate__0_n_0\,
      Q => \Delay53_reg_reg[8]_55\(6)
    );
\Delay53_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay53_reg_reg_gate_n_0,
      Q => \Delay53_reg_reg[8]_55\(7)
    );
Delay53_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay53_reg_reg_gate_n_0
    );
\Delay53_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__0_n_0\
    );
\Delay53_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__1_n_0\
    );
\Delay53_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__2_n_0\
    );
\Delay53_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__3_n_0\
    );
\Delay53_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__4_n_0\
    );
\Delay53_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__5_n_0\
    );
\Delay53_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay53_reg_reg_gate__6_n_0\
    );
\Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(0),
      Q => \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(1),
      Q => \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(2),
      Q => \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(3),
      Q => \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(4),
      Q => \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(5),
      Q => \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(6),
      Q => \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay53_reg_reg[8]_55\(7),
      Q => \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay54_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__6_n_0\,
      Q => \Delay54_reg_reg[8]_56\(0)
    );
\Delay54_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__5_n_0\,
      Q => \Delay54_reg_reg[8]_56\(1)
    );
\Delay54_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__4_n_0\,
      Q => \Delay54_reg_reg[8]_56\(2)
    );
\Delay54_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__3_n_0\,
      Q => \Delay54_reg_reg[8]_56\(3)
    );
\Delay54_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__2_n_0\,
      Q => \Delay54_reg_reg[8]_56\(4)
    );
\Delay54_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__1_n_0\,
      Q => \Delay54_reg_reg[8]_56\(5)
    );
\Delay54_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay54_reg_reg_gate__0_n_0\,
      Q => \Delay54_reg_reg[8]_56\(6)
    );
\Delay54_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay54_reg_reg_gate_n_0,
      Q => \Delay54_reg_reg[8]_56\(7)
    );
Delay54_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay54_reg_reg_gate_n_0
    );
\Delay54_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__0_n_0\
    );
\Delay54_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__1_n_0\
    );
\Delay54_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__2_n_0\
    );
\Delay54_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__3_n_0\
    );
\Delay54_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__4_n_0\
    );
\Delay54_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__5_n_0\
    );
\Delay54_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay54_reg_reg_gate__6_n_0\
    );
\Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(0),
      Q => \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(1),
      Q => \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(2),
      Q => \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(3),
      Q => \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(4),
      Q => \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(5),
      Q => \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(6),
      Q => \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay54_reg_reg[8]_56\(7),
      Q => \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay55_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__6_n_0\,
      Q => \Delay55_reg_reg[8]_57\(0)
    );
\Delay55_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__5_n_0\,
      Q => \Delay55_reg_reg[8]_57\(1)
    );
\Delay55_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__4_n_0\,
      Q => \Delay55_reg_reg[8]_57\(2)
    );
\Delay55_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__3_n_0\,
      Q => \Delay55_reg_reg[8]_57\(3)
    );
\Delay55_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__2_n_0\,
      Q => \Delay55_reg_reg[8]_57\(4)
    );
\Delay55_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__1_n_0\,
      Q => \Delay55_reg_reg[8]_57\(5)
    );
\Delay55_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay55_reg_reg_gate__0_n_0\,
      Q => \Delay55_reg_reg[8]_57\(6)
    );
\Delay55_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay55_reg_reg_gate_n_0,
      Q => \Delay55_reg_reg[8]_57\(7)
    );
Delay55_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay55_reg_reg_gate_n_0
    );
\Delay55_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay55_reg_reg_gate__0_n_0\
    );
\Delay55_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay55_reg_reg_gate__1_n_0\
    );
\Delay55_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay55_reg_reg_gate__2_n_0\
    );
\Delay55_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay55_reg_reg_gate__3_n_0\
    );
\Delay55_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay55_reg_reg_gate__4_n_0\
    );
\Delay55_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay55_reg_reg_gate__5_n_0\
    );
\Delay55_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay55_reg_reg_gate__6_n_0\
    );
\Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(0),
      Q => \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(1),
      Q => \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(2),
      Q => \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(3),
      Q => \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(4),
      Q => \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(5),
      Q => \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(6),
      Q => \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay55_reg_reg[8]_57\(7),
      Q => \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay56_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__6_n_0\,
      Q => \Delay56_reg_reg[8]_58\(0)
    );
\Delay56_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__5_n_0\,
      Q => \Delay56_reg_reg[8]_58\(1)
    );
\Delay56_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__4_n_0\,
      Q => \Delay56_reg_reg[8]_58\(2)
    );
\Delay56_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__3_n_0\,
      Q => \Delay56_reg_reg[8]_58\(3)
    );
\Delay56_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__2_n_0\,
      Q => \Delay56_reg_reg[8]_58\(4)
    );
\Delay56_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__1_n_0\,
      Q => \Delay56_reg_reg[8]_58\(5)
    );
\Delay56_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay56_reg_reg_gate__0_n_0\,
      Q => \Delay56_reg_reg[8]_58\(6)
    );
\Delay56_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay56_reg_reg_gate_n_0,
      Q => \Delay56_reg_reg[8]_58\(7)
    );
Delay56_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay56_reg_reg_gate_n_0
    );
\Delay56_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__0_n_0\
    );
\Delay56_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__1_n_0\
    );
\Delay56_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__2_n_0\
    );
\Delay56_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__3_n_0\
    );
\Delay56_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__4_n_0\
    );
\Delay56_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__5_n_0\
    );
\Delay56_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay56_reg_reg_gate__6_n_0\
    );
\Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(0),
      Q => \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(1),
      Q => \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(2),
      Q => \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(3),
      Q => \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(4),
      Q => \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(5),
      Q => \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(6),
      Q => \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay56_reg_reg[8]_58\(7),
      Q => \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay57_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__6_n_0\,
      Q => \^delay57_reg_reg[8]_59\(0)
    );
\Delay57_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__5_n_0\,
      Q => \^delay57_reg_reg[8]_59\(1)
    );
\Delay57_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__4_n_0\,
      Q => \^delay57_reg_reg[8]_59\(2)
    );
\Delay57_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__3_n_0\,
      Q => \^delay57_reg_reg[8]_59\(3)
    );
\Delay57_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__2_n_0\,
      Q => \^delay57_reg_reg[8]_59\(4)
    );
\Delay57_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__1_n_0\,
      Q => \^delay57_reg_reg[8]_59\(5)
    );
\Delay57_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay57_reg_reg_gate__0_n_0\,
      Q => \^delay57_reg_reg[8]_59\(6)
    );
\Delay57_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay57_reg_reg_gate_n_0,
      Q => \^delay57_reg_reg[8]_59\(7)
    );
Delay57_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay57_reg_reg_gate_n_0
    );
\Delay57_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__0_n_0\
    );
\Delay57_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__1_n_0\
    );
\Delay57_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__2_n_0\
    );
\Delay57_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__3_n_0\
    );
\Delay57_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__4_n_0\
    );
\Delay57_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__5_n_0\
    );
\Delay57_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay57_reg_reg_gate__6_n_0\
    );
\Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(0),
      Q => \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(1),
      Q => \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(2),
      Q => \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(3),
      Q => \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(4),
      Q => \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(5),
      Q => \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(6),
      Q => \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay50_reg_reg[8]_38\(7),
      Q => \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay58_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__6_n_0\,
      Q => \Delay58_reg_reg[8]_39\(0)
    );
\Delay58_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__5_n_0\,
      Q => \Delay58_reg_reg[8]_39\(1)
    );
\Delay58_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__4_n_0\,
      Q => \Delay58_reg_reg[8]_39\(2)
    );
\Delay58_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__3_n_0\,
      Q => \Delay58_reg_reg[8]_39\(3)
    );
\Delay58_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__2_n_0\,
      Q => \Delay58_reg_reg[8]_39\(4)
    );
\Delay58_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__1_n_0\,
      Q => \Delay58_reg_reg[8]_39\(5)
    );
\Delay58_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay58_reg_reg_gate__0_n_0\,
      Q => \Delay58_reg_reg[8]_39\(6)
    );
\Delay58_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay58_reg_reg_gate_n_0,
      Q => \Delay58_reg_reg[8]_39\(7)
    );
Delay58_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay58_reg_reg_gate_n_0
    );
\Delay58_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__0_n_0\
    );
\Delay58_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__1_n_0\
    );
\Delay58_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__2_n_0\
    );
\Delay58_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__3_n_0\
    );
\Delay58_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__4_n_0\
    );
\Delay58_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__5_n_0\
    );
\Delay58_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay58_reg_reg_gate__6_n_0\
    );
\Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(0),
      Q => \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(1),
      Q => \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(2),
      Q => \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(3),
      Q => \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(4),
      Q => \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(5),
      Q => \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(6),
      Q => \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay58_reg_reg[8]_39\(7),
      Q => \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay59_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__6_n_0\,
      Q => \Delay59_reg_reg[8]_40\(0)
    );
\Delay59_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__5_n_0\,
      Q => \Delay59_reg_reg[8]_40\(1)
    );
\Delay59_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__4_n_0\,
      Q => \Delay59_reg_reg[8]_40\(2)
    );
\Delay59_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__3_n_0\,
      Q => \Delay59_reg_reg[8]_40\(3)
    );
\Delay59_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__2_n_0\,
      Q => \Delay59_reg_reg[8]_40\(4)
    );
\Delay59_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__1_n_0\,
      Q => \Delay59_reg_reg[8]_40\(5)
    );
\Delay59_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay59_reg_reg_gate__0_n_0\,
      Q => \Delay59_reg_reg[8]_40\(6)
    );
\Delay59_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay59_reg_reg_gate_n_0,
      Q => \Delay59_reg_reg[8]_40\(7)
    );
Delay59_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay59_reg_reg_gate_n_0
    );
\Delay59_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__0_n_0\
    );
\Delay59_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__1_n_0\
    );
\Delay59_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__2_n_0\
    );
\Delay59_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__3_n_0\
    );
\Delay59_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__4_n_0\
    );
\Delay59_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__5_n_0\
    );
\Delay59_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay59_reg_reg_gate__6_n_0\
    );
\Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(0),
      Q => \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(1),
      Q => \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(2),
      Q => \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(3),
      Q => \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(4),
      Q => \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(5),
      Q => \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(6),
      Q => \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay4_reg_reg[8]_8\(7),
      Q => \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay5_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__6_n_0\,
      Q => \Delay5_reg_reg[8]_9\(0)
    );
\Delay5_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__5_n_0\,
      Q => \Delay5_reg_reg[8]_9\(1)
    );
\Delay5_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__4_n_0\,
      Q => \Delay5_reg_reg[8]_9\(2)
    );
\Delay5_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__3_n_0\,
      Q => \Delay5_reg_reg[8]_9\(3)
    );
\Delay5_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__2_n_0\,
      Q => \Delay5_reg_reg[8]_9\(4)
    );
\Delay5_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__1_n_0\,
      Q => \Delay5_reg_reg[8]_9\(5)
    );
\Delay5_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay5_reg_reg_gate__0_n_0\,
      Q => \Delay5_reg_reg[8]_9\(6)
    );
\Delay5_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay5_reg_reg_gate_n_0,
      Q => \Delay5_reg_reg[8]_9\(7)
    );
Delay5_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay5_reg_reg_gate_n_0
    );
\Delay5_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__0_n_0\
    );
\Delay5_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__1_n_0\
    );
\Delay5_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__2_n_0\
    );
\Delay5_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__3_n_0\
    );
\Delay5_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__4_n_0\
    );
\Delay5_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__5_n_0\
    );
\Delay5_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay5_reg_reg_gate__6_n_0\
    );
\Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(0),
      Q => \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(1),
      Q => \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(2),
      Q => \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(3),
      Q => \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(4),
      Q => \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(5),
      Q => \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(6),
      Q => \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay59_reg_reg[8]_40\(7),
      Q => \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay60_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__6_n_0\,
      Q => \Delay60_reg_reg[8]_41\(0)
    );
\Delay60_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__5_n_0\,
      Q => \Delay60_reg_reg[8]_41\(1)
    );
\Delay60_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__4_n_0\,
      Q => \Delay60_reg_reg[8]_41\(2)
    );
\Delay60_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__3_n_0\,
      Q => \Delay60_reg_reg[8]_41\(3)
    );
\Delay60_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__2_n_0\,
      Q => \Delay60_reg_reg[8]_41\(4)
    );
\Delay60_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__1_n_0\,
      Q => \Delay60_reg_reg[8]_41\(5)
    );
\Delay60_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay60_reg_reg_gate__0_n_0\,
      Q => \Delay60_reg_reg[8]_41\(6)
    );
\Delay60_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay60_reg_reg_gate_n_0,
      Q => \Delay60_reg_reg[8]_41\(7)
    );
Delay60_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay60_reg_reg_gate_n_0
    );
\Delay60_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__0_n_0\
    );
\Delay60_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__1_n_0\
    );
\Delay60_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__2_n_0\
    );
\Delay60_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__3_n_0\
    );
\Delay60_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__4_n_0\
    );
\Delay60_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__5_n_0\
    );
\Delay60_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay60_reg_reg_gate__6_n_0\
    );
\Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(0),
      Q => \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(1),
      Q => \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(2),
      Q => \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(3),
      Q => \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(4),
      Q => \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(5),
      Q => \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(6),
      Q => \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay60_reg_reg[8]_41\(7),
      Q => \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay61_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__6_n_0\,
      Q => \Delay61_reg_reg[8]_42\(0)
    );
\Delay61_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__5_n_0\,
      Q => \Delay61_reg_reg[8]_42\(1)
    );
\Delay61_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__4_n_0\,
      Q => \Delay61_reg_reg[8]_42\(2)
    );
\Delay61_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__3_n_0\,
      Q => \Delay61_reg_reg[8]_42\(3)
    );
\Delay61_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__2_n_0\,
      Q => \Delay61_reg_reg[8]_42\(4)
    );
\Delay61_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__1_n_0\,
      Q => \Delay61_reg_reg[8]_42\(5)
    );
\Delay61_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay61_reg_reg_gate__0_n_0\,
      Q => \Delay61_reg_reg[8]_42\(6)
    );
\Delay61_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay61_reg_reg_gate_n_0,
      Q => \Delay61_reg_reg[8]_42\(7)
    );
Delay61_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => Delay61_reg_reg_gate_n_0
    );
\Delay61_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__0_n_0\
    );
\Delay61_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__1_n_0\
    );
\Delay61_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__2_n_0\
    );
\Delay61_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__3_n_0\
    );
\Delay61_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__4_n_0\
    );
\Delay61_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__5_n_0\
    );
\Delay61_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__1_n_0\,
      O => \Delay61_reg_reg_gate__6_n_0\
    );
\Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(0),
      Q => \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(1),
      Q => \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(2),
      Q => \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(3),
      Q => \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(4),
      Q => \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(5),
      Q => \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(6),
      Q => \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay61_reg_reg[8]_42\(7),
      Q => \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\
    );
\Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_14_c_n_0\,
      Q => \Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      R => '0'
    );
\Delay63_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__6_n_0\,
      Q => \Delay63_reg_reg[8]_43\(0)
    );
\Delay63_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__5_n_0\,
      Q => \Delay63_reg_reg[8]_43\(1)
    );
\Delay63_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__4_n_0\,
      Q => \Delay63_reg_reg[8]_43\(2)
    );
\Delay63_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__3_n_0\,
      Q => \Delay63_reg_reg[8]_43\(3)
    );
\Delay63_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__2_n_0\,
      Q => \Delay63_reg_reg[8]_43\(4)
    );
\Delay63_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__1_n_0\,
      Q => \Delay63_reg_reg[8]_43\(5)
    );
\Delay63_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay63_reg_reg_gate__0_n_0\,
      Q => \Delay63_reg_reg[8]_43\(6)
    );
\Delay63_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay63_reg_reg_gate_n_0,
      Q => \Delay63_reg_reg[8]_43\(7)
    );
Delay63_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => Delay63_reg_reg_gate_n_0
    );
\Delay63_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__0_n_0\
    );
\Delay63_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__1_n_0\
    );
\Delay63_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__2_n_0\
    );
\Delay63_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__3_n_0\
    );
\Delay63_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__4_n_0\
    );
\Delay63_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__5_n_0\
    );
\Delay63_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_15_c_n_0\,
      I1 => Delay2_reg_reg_c_15_c_n_0,
      O => \Delay63_reg_reg_gate__6_n_0\
    );
\Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(0),
      Q => \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(1),
      Q => \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(2),
      Q => \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(3),
      Q => \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(4),
      Q => \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(5),
      Q => \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(6),
      Q => \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay5_reg_reg[8]_9\(7),
      Q => \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay6_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__6_n_0\,
      Q => \Delay6_reg_reg[8]_10\(0)
    );
\Delay6_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__5_n_0\,
      Q => \Delay6_reg_reg[8]_10\(1)
    );
\Delay6_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__4_n_0\,
      Q => \Delay6_reg_reg[8]_10\(2)
    );
\Delay6_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__3_n_0\,
      Q => \Delay6_reg_reg[8]_10\(3)
    );
\Delay6_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__2_n_0\,
      Q => \Delay6_reg_reg[8]_10\(4)
    );
\Delay6_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__1_n_0\,
      Q => \Delay6_reg_reg[8]_10\(5)
    );
\Delay6_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay6_reg_reg_gate__0_n_0\,
      Q => \Delay6_reg_reg[8]_10\(6)
    );
\Delay6_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay6_reg_reg_gate_n_0,
      Q => \Delay6_reg_reg[8]_10\(7)
    );
Delay6_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay6_reg_reg_gate_n_0
    );
\Delay6_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__0_n_0\
    );
\Delay6_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__1_n_0\
    );
\Delay6_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__2_n_0\
    );
\Delay6_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__3_n_0\
    );
\Delay6_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__4_n_0\
    );
\Delay6_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__5_n_0\
    );
\Delay6_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay6_reg_reg_gate__6_n_0\
    );
\Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(0),
      Q => \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(1),
      Q => \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(2),
      Q => \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(3),
      Q => \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(4),
      Q => \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(5),
      Q => \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(6),
      Q => \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay6_reg_reg[8]_10\(7),
      Q => \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay7_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__6_n_0\,
      Q => \Delay7_reg_reg[8]_11\(0)
    );
\Delay7_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__5_n_0\,
      Q => \Delay7_reg_reg[8]_11\(1)
    );
\Delay7_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__4_n_0\,
      Q => \Delay7_reg_reg[8]_11\(2)
    );
\Delay7_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__3_n_0\,
      Q => \Delay7_reg_reg[8]_11\(3)
    );
\Delay7_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__2_n_0\,
      Q => \Delay7_reg_reg[8]_11\(4)
    );
\Delay7_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__1_n_0\,
      Q => \Delay7_reg_reg[8]_11\(5)
    );
\Delay7_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay7_reg_reg_gate__0_n_0\,
      Q => \Delay7_reg_reg[8]_11\(6)
    );
\Delay7_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay7_reg_reg_gate_n_0,
      Q => \Delay7_reg_reg[8]_11\(7)
    );
Delay7_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay7_reg_reg_gate_n_0
    );
\Delay7_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__0_n_0\
    );
\Delay7_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__1_n_0\
    );
\Delay7_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__2_n_0\
    );
\Delay7_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__3_n_0\
    );
\Delay7_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__4_n_0\
    );
\Delay7_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__5_n_0\
    );
\Delay7_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay7_reg_reg_gate__6_n_0\
    );
\Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(0),
      Q => \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(1),
      Q => \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(2),
      Q => \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(3),
      Q => \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(4),
      Q => \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(5),
      Q => \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(6),
      Q => \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay7_reg_reg[8]_11\(7),
      Q => \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay8_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__6_n_0\,
      Q => \Delay8_reg_reg[8]_12\(0)
    );
\Delay8_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__5_n_0\,
      Q => \Delay8_reg_reg[8]_12\(1)
    );
\Delay8_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__4_n_0\,
      Q => \Delay8_reg_reg[8]_12\(2)
    );
\Delay8_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__3_n_0\,
      Q => \Delay8_reg_reg[8]_12\(3)
    );
\Delay8_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__2_n_0\,
      Q => \Delay8_reg_reg[8]_12\(4)
    );
\Delay8_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__1_n_0\,
      Q => \Delay8_reg_reg[8]_12\(5)
    );
\Delay8_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay8_reg_reg_gate__0_n_0\,
      Q => \Delay8_reg_reg[8]_12\(6)
    );
\Delay8_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay8_reg_reg_gate_n_0,
      Q => \Delay8_reg_reg[8]_12\(7)
    );
Delay8_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay8_reg_reg_gate_n_0
    );
\Delay8_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__0_n_0\
    );
\Delay8_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__1_n_0\
    );
\Delay8_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__2_n_0\
    );
\Delay8_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__3_n_0\
    );
\Delay8_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__4_n_0\
    );
\Delay8_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__5_n_0\
    );
\Delay8_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay8_reg_reg_gate__6_n_0\
    );
\Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(0),
      Q => \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(1),
      Q => \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(2),
      Q => \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(3),
      Q => \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(4),
      Q => \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(5),
      Q => \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(6),
      Q => \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => enb_gated,
      CLK => IPCORE_CLK,
      D => \Delay8_reg_reg[8]_12\(7),
      Q => \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\
    );
\Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      D => \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_5_c_n_0\,
      Q => \Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      R => '0'
    );
\Delay9_reg_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__6_n_0\,
      Q => \Delay9_reg_reg[8]_13\(0)
    );
\Delay9_reg_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__5_n_0\,
      Q => \Delay9_reg_reg[8]_13\(1)
    );
\Delay9_reg_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__4_n_0\,
      Q => \Delay9_reg_reg[8]_13\(2)
    );
\Delay9_reg_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__3_n_0\,
      Q => \Delay9_reg_reg[8]_13\(3)
    );
\Delay9_reg_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__2_n_0\,
      Q => \Delay9_reg_reg[8]_13\(4)
    );
\Delay9_reg_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__1_n_0\,
      Q => \Delay9_reg_reg[8]_13\(5)
    );
\Delay9_reg_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => \Delay9_reg_reg_gate__0_n_0\,
      Q => \Delay9_reg_reg[8]_13\(6)
    );
\Delay9_reg_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => enb_gated,
      CLR => reset_out,
      D => Delay9_reg_reg_gate_n_0,
      Q => \Delay9_reg_reg[8]_13\(7)
    );
Delay9_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => Delay9_reg_reg_gate_n_0
    );
\Delay9_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__0_n_0\
    );
\Delay9_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__1_n_0\
    );
\Delay9_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__2_n_0\
    );
\Delay9_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__3_n_0\
    );
\Delay9_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__4_n_0\
    );
\Delay9_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__5_n_0\
    );
\Delay9_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_n_0\,
      I1 => \Delay2_reg_reg_c_6_c_rep__0_n_0\,
      O => \Delay9_reg_reg_gate__6_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay22_reg_reg[8]_31\(7),
      I1 => \Delay26_reg_reg[8]_34\(7),
      I2 => \Delay22_reg_reg[8]_31\(6),
      I3 => \Delay26_reg_reg[8]_34\(6),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay30_reg_reg[8]_23\(7),
      I1 => \Delay61_reg_reg[8]_42\(7),
      I2 => \Delay30_reg_reg[8]_23\(6),
      I3 => \Delay61_reg_reg[8]_42\(6),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay19_reg_reg[8]_22\(7),
      I1 => \Delay56_reg_reg[8]_58\(7),
      I2 => \Delay19_reg_reg[8]_22\(6),
      I3 => \Delay56_reg_reg[8]_58\(6),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay11_reg_reg[631]_1\(7),
      I1 => \Delay63_reg_reg[8]_43\(7),
      I2 => \Delay11_reg_reg[631]_1\(6),
      I3 => \Delay63_reg_reg[8]_43\(6),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay18_reg_reg[8]_21\(7),
      I1 => \Delay48_reg_reg[631]_4\(7),
      I2 => \Delay18_reg_reg[8]_21\(6),
      I3 => \Delay48_reg_reg[631]_4\(6),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay17_reg_reg[8]_20\(7),
      I1 => \Delay38_reg_reg[8]_44\(7),
      I2 => \Delay17_reg_reg[8]_20\(6),
      I3 => \Delay38_reg_reg[8]_44\(6),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay16_reg_reg[8]_19\(7),
      I1 => \Delay40_reg_reg[8]_45\(7),
      I2 => \Delay16_reg_reg[8]_19\(6),
      I3 => \Delay40_reg_reg[8]_45\(6),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay15_reg_reg[8]_18\(7),
      I1 => \Delay41_reg_reg[8]_46\(7),
      I2 => \Delay15_reg_reg[8]_18\(6),
      I3 => \Delay41_reg_reg[8]_46\(6),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay14_reg_reg[8]_17\(7),
      I1 => \Delay42_reg_reg[8]_47\(7),
      I2 => \Delay14_reg_reg[8]_17\(6),
      I3 => \Delay42_reg_reg[8]_47\(6),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay13_reg_reg[8]_16\(7),
      I1 => \Delay43_reg_reg[8]_48\(7),
      I2 => \Delay13_reg_reg[8]_16\(6),
      I3 => \Delay43_reg_reg[8]_48\(6),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay12_reg_reg[8]_15\(7),
      I1 => \Delay44_reg_reg[8]_49\(7),
      I2 => \Delay12_reg_reg[8]_15\(6),
      I3 => \Delay44_reg_reg[8]_49\(6),
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay20_reg_reg[8]_30\(7),
      I1 => \Delay27_reg_reg[8]_35\(7),
      I2 => \Delay20_reg_reg[8]_30\(6),
      I3 => \Delay27_reg_reg[8]_35\(6),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay10_reg_reg[8]_14\(7),
      I1 => \Delay45_reg_reg[8]_50\(7),
      I2 => \Delay10_reg_reg[8]_14\(6),
      I3 => \Delay45_reg_reg[8]_50\(6),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay2_reg_reg[631]_0\(7),
      I1 => \Delay46_reg_reg[8]_51\(7),
      I2 => \Delay2_reg_reg[631]_0\(6),
      I3 => \Delay46_reg_reg[8]_51\(6),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay9_reg_reg[8]_13\(7),
      I1 => \Delay39_reg_reg[631]_5\(7),
      I2 => \Delay9_reg_reg[8]_13\(6),
      I3 => \Delay39_reg_reg[631]_5\(6),
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay8_reg_reg[8]_12\(7),
      I1 => \Delay47_reg_reg[8]_52\(7),
      I2 => \Delay8_reg_reg[8]_12\(6),
      I3 => \Delay47_reg_reg[8]_52\(6),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay7_reg_reg[8]_11\(7),
      I1 => \Delay51_reg_reg[8]_53\(7),
      I2 => \Delay7_reg_reg[8]_11\(6),
      I3 => \Delay51_reg_reg[8]_53\(6),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay6_reg_reg[8]_10\(7),
      I1 => \Delay52_reg_reg[8]_54\(7),
      I2 => \Delay6_reg_reg[8]_10\(6),
      I3 => \Delay52_reg_reg[8]_54\(6),
      O => \i__carry_i_1__25_n_0\
    );
\i__carry_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay5_reg_reg[8]_9\(7),
      I1 => \Delay53_reg_reg[8]_55\(7),
      I2 => \Delay5_reg_reg[8]_9\(6),
      I3 => \Delay53_reg_reg[8]_55\(6),
      O => \i__carry_i_1__26_n_0\
    );
\i__carry_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay4_reg_reg[8]_8\(7),
      I1 => \Delay54_reg_reg[8]_56\(7),
      I2 => \Delay4_reg_reg[8]_8\(6),
      I3 => \Delay54_reg_reg[8]_56\(6),
      O => \i__carry_i_1__27_n_0\
    );
\i__carry_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay3_reg_reg[8]_7\(7),
      I1 => \Delay55_reg_reg[8]_57\(7),
      I2 => \Delay3_reg_reg[8]_7\(6),
      I3 => \Delay55_reg_reg[8]_57\(6),
      O => \i__carry_i_1__28_n_0\
    );
\i__carry_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(7),
      I1 => \Delay1_reg_reg[8]_6\(7),
      I2 => \Delay1_reg_reg[8]_6\(6),
      I3 => \Delay56_reg_reg[8]_58\(6),
      O => \i__carry_i_1__29_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay29_reg_reg[631]_2\(7),
      I1 => \Delay28_reg_reg[8]_36\(7),
      I2 => \Delay29_reg_reg[631]_2\(6),
      I3 => \Delay28_reg_reg[8]_36\(6),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay36_reg_reg[8]_29\(7),
      I1 => \Delay21_reg_reg[631]_3\(7),
      I2 => \Delay36_reg_reg[8]_29\(6),
      I3 => \Delay21_reg_reg[631]_3\(6),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay35_reg_reg[8]_28\(7),
      I1 => \Delay37_reg_reg[8]_37\(7),
      I2 => \Delay35_reg_reg[8]_28\(6),
      I3 => \Delay37_reg_reg[8]_37\(6),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay34_reg_reg[8]_27\(7),
      I1 => \Delay50_reg_reg[8]_38\(7),
      I2 => \Delay34_reg_reg[8]_27\(6),
      I3 => \Delay50_reg_reg[8]_38\(6),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay33_reg_reg[8]_26\(7),
      I1 => \Delay58_reg_reg[8]_39\(7),
      I2 => \Delay33_reg_reg[8]_26\(6),
      I3 => \Delay58_reg_reg[8]_39\(6),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay32_reg_reg[8]_25\(7),
      I1 => \Delay59_reg_reg[8]_40\(7),
      I2 => \Delay32_reg_reg[8]_25\(6),
      I3 => \Delay59_reg_reg[8]_40\(6),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay31_reg_reg[8]_24\(7),
      I1 => \Delay60_reg_reg[8]_41\(7),
      I2 => \Delay31_reg_reg[8]_24\(6),
      I3 => \Delay60_reg_reg[8]_41\(6),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay22_reg_reg[8]_31\(5),
      I1 => \Delay26_reg_reg[8]_34\(5),
      I2 => \Delay22_reg_reg[8]_31\(4),
      I3 => \Delay26_reg_reg[8]_34\(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay30_reg_reg[8]_23\(5),
      I1 => \Delay61_reg_reg[8]_42\(5),
      I2 => \Delay30_reg_reg[8]_23\(4),
      I3 => \Delay61_reg_reg[8]_42\(4),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay19_reg_reg[8]_22\(5),
      I1 => \Delay56_reg_reg[8]_58\(5),
      I2 => \Delay19_reg_reg[8]_22\(4),
      I3 => \Delay56_reg_reg[8]_58\(4),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay11_reg_reg[631]_1\(5),
      I1 => \Delay63_reg_reg[8]_43\(5),
      I2 => \Delay11_reg_reg[631]_1\(4),
      I3 => \Delay63_reg_reg[8]_43\(4),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay18_reg_reg[8]_21\(5),
      I1 => \Delay48_reg_reg[631]_4\(5),
      I2 => \Delay18_reg_reg[8]_21\(4),
      I3 => \Delay48_reg_reg[631]_4\(4),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay17_reg_reg[8]_20\(5),
      I1 => \Delay38_reg_reg[8]_44\(5),
      I2 => \Delay17_reg_reg[8]_20\(4),
      I3 => \Delay38_reg_reg[8]_44\(4),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay16_reg_reg[8]_19\(5),
      I1 => \Delay40_reg_reg[8]_45\(5),
      I2 => \Delay16_reg_reg[8]_19\(4),
      I3 => \Delay40_reg_reg[8]_45\(4),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay15_reg_reg[8]_18\(5),
      I1 => \Delay41_reg_reg[8]_46\(5),
      I2 => \Delay15_reg_reg[8]_18\(4),
      I3 => \Delay41_reg_reg[8]_46\(4),
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay14_reg_reg[8]_17\(5),
      I1 => \Delay42_reg_reg[8]_47\(5),
      I2 => \Delay14_reg_reg[8]_17\(4),
      I3 => \Delay42_reg_reg[8]_47\(4),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay13_reg_reg[8]_16\(5),
      I1 => \Delay43_reg_reg[8]_48\(5),
      I2 => \Delay13_reg_reg[8]_16\(4),
      I3 => \Delay43_reg_reg[8]_48\(4),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay12_reg_reg[8]_15\(5),
      I1 => \Delay44_reg_reg[8]_49\(5),
      I2 => \Delay12_reg_reg[8]_15\(4),
      I3 => \Delay44_reg_reg[8]_49\(4),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay20_reg_reg[8]_30\(5),
      I1 => \Delay27_reg_reg[8]_35\(5),
      I2 => \Delay20_reg_reg[8]_30\(4),
      I3 => \Delay27_reg_reg[8]_35\(4),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay10_reg_reg[8]_14\(5),
      I1 => \Delay45_reg_reg[8]_50\(5),
      I2 => \Delay10_reg_reg[8]_14\(4),
      I3 => \Delay45_reg_reg[8]_50\(4),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay2_reg_reg[631]_0\(5),
      I1 => \Delay46_reg_reg[8]_51\(5),
      I2 => \Delay2_reg_reg[631]_0\(4),
      I3 => \Delay46_reg_reg[8]_51\(4),
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay9_reg_reg[8]_13\(5),
      I1 => \Delay39_reg_reg[631]_5\(5),
      I2 => \Delay9_reg_reg[8]_13\(4),
      I3 => \Delay39_reg_reg[631]_5\(4),
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay8_reg_reg[8]_12\(5),
      I1 => \Delay47_reg_reg[8]_52\(5),
      I2 => \Delay8_reg_reg[8]_12\(4),
      I3 => \Delay47_reg_reg[8]_52\(4),
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay7_reg_reg[8]_11\(5),
      I1 => \Delay51_reg_reg[8]_53\(5),
      I2 => \Delay7_reg_reg[8]_11\(4),
      I3 => \Delay51_reg_reg[8]_53\(4),
      O => \i__carry_i_2__24_n_0\
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay6_reg_reg[8]_10\(5),
      I1 => \Delay52_reg_reg[8]_54\(5),
      I2 => \Delay6_reg_reg[8]_10\(4),
      I3 => \Delay52_reg_reg[8]_54\(4),
      O => \i__carry_i_2__25_n_0\
    );
\i__carry_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay5_reg_reg[8]_9\(5),
      I1 => \Delay53_reg_reg[8]_55\(5),
      I2 => \Delay5_reg_reg[8]_9\(4),
      I3 => \Delay53_reg_reg[8]_55\(4),
      O => \i__carry_i_2__26_n_0\
    );
\i__carry_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay4_reg_reg[8]_8\(5),
      I1 => \Delay54_reg_reg[8]_56\(5),
      I2 => \Delay4_reg_reg[8]_8\(4),
      I3 => \Delay54_reg_reg[8]_56\(4),
      O => \i__carry_i_2__27_n_0\
    );
\i__carry_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay3_reg_reg[8]_7\(5),
      I1 => \Delay55_reg_reg[8]_57\(5),
      I2 => \Delay3_reg_reg[8]_7\(4),
      I3 => \Delay55_reg_reg[8]_57\(4),
      O => \i__carry_i_2__28_n_0\
    );
\i__carry_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(5),
      I1 => \Delay1_reg_reg[8]_6\(5),
      I2 => \Delay1_reg_reg[8]_6\(4),
      I3 => \Delay56_reg_reg[8]_58\(4),
      O => \i__carry_i_2__29_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay29_reg_reg[631]_2\(5),
      I1 => \Delay28_reg_reg[8]_36\(5),
      I2 => \Delay29_reg_reg[631]_2\(4),
      I3 => \Delay28_reg_reg[8]_36\(4),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay36_reg_reg[8]_29\(5),
      I1 => \Delay21_reg_reg[631]_3\(5),
      I2 => \Delay36_reg_reg[8]_29\(4),
      I3 => \Delay21_reg_reg[631]_3\(4),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay35_reg_reg[8]_28\(5),
      I1 => \Delay37_reg_reg[8]_37\(5),
      I2 => \Delay35_reg_reg[8]_28\(4),
      I3 => \Delay37_reg_reg[8]_37\(4),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay34_reg_reg[8]_27\(5),
      I1 => \Delay50_reg_reg[8]_38\(5),
      I2 => \Delay34_reg_reg[8]_27\(4),
      I3 => \Delay50_reg_reg[8]_38\(4),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay33_reg_reg[8]_26\(5),
      I1 => \Delay58_reg_reg[8]_39\(5),
      I2 => \Delay33_reg_reg[8]_26\(4),
      I3 => \Delay58_reg_reg[8]_39\(4),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay32_reg_reg[8]_25\(5),
      I1 => \Delay59_reg_reg[8]_40\(5),
      I2 => \Delay32_reg_reg[8]_25\(4),
      I3 => \Delay59_reg_reg[8]_40\(4),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay31_reg_reg[8]_24\(5),
      I1 => \Delay60_reg_reg[8]_41\(5),
      I2 => \Delay31_reg_reg[8]_24\(4),
      I3 => \Delay60_reg_reg[8]_41\(4),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay22_reg_reg[8]_31\(3),
      I1 => \Delay26_reg_reg[8]_34\(3),
      I2 => \Delay22_reg_reg[8]_31\(2),
      I3 => \Delay26_reg_reg[8]_34\(2),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay30_reg_reg[8]_23\(3),
      I1 => \Delay61_reg_reg[8]_42\(3),
      I2 => \Delay30_reg_reg[8]_23\(2),
      I3 => \Delay61_reg_reg[8]_42\(2),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay19_reg_reg[8]_22\(3),
      I1 => \Delay56_reg_reg[8]_58\(3),
      I2 => \Delay19_reg_reg[8]_22\(2),
      I3 => \Delay56_reg_reg[8]_58\(2),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay11_reg_reg[631]_1\(3),
      I1 => \Delay63_reg_reg[8]_43\(3),
      I2 => \Delay11_reg_reg[631]_1\(2),
      I3 => \Delay63_reg_reg[8]_43\(2),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay18_reg_reg[8]_21\(3),
      I1 => \Delay48_reg_reg[631]_4\(3),
      I2 => \Delay18_reg_reg[8]_21\(2),
      I3 => \Delay48_reg_reg[631]_4\(2),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay17_reg_reg[8]_20\(3),
      I1 => \Delay38_reg_reg[8]_44\(3),
      I2 => \Delay17_reg_reg[8]_20\(2),
      I3 => \Delay38_reg_reg[8]_44\(2),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay16_reg_reg[8]_19\(3),
      I1 => \Delay40_reg_reg[8]_45\(3),
      I2 => \Delay16_reg_reg[8]_19\(2),
      I3 => \Delay40_reg_reg[8]_45\(2),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay15_reg_reg[8]_18\(3),
      I1 => \Delay41_reg_reg[8]_46\(3),
      I2 => \Delay15_reg_reg[8]_18\(2),
      I3 => \Delay41_reg_reg[8]_46\(2),
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay14_reg_reg[8]_17\(3),
      I1 => \Delay42_reg_reg[8]_47\(3),
      I2 => \Delay14_reg_reg[8]_17\(2),
      I3 => \Delay42_reg_reg[8]_47\(2),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay13_reg_reg[8]_16\(3),
      I1 => \Delay43_reg_reg[8]_48\(3),
      I2 => \Delay13_reg_reg[8]_16\(2),
      I3 => \Delay43_reg_reg[8]_48\(2),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay12_reg_reg[8]_15\(3),
      I1 => \Delay44_reg_reg[8]_49\(3),
      I2 => \Delay12_reg_reg[8]_15\(2),
      I3 => \Delay44_reg_reg[8]_49\(2),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay20_reg_reg[8]_30\(3),
      I1 => \Delay27_reg_reg[8]_35\(3),
      I2 => \Delay20_reg_reg[8]_30\(2),
      I3 => \Delay27_reg_reg[8]_35\(2),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay10_reg_reg[8]_14\(3),
      I1 => \Delay45_reg_reg[8]_50\(3),
      I2 => \Delay10_reg_reg[8]_14\(2),
      I3 => \Delay45_reg_reg[8]_50\(2),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay2_reg_reg[631]_0\(3),
      I1 => \Delay46_reg_reg[8]_51\(3),
      I2 => \Delay2_reg_reg[631]_0\(2),
      I3 => \Delay46_reg_reg[8]_51\(2),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay9_reg_reg[8]_13\(3),
      I1 => \Delay39_reg_reg[631]_5\(3),
      I2 => \Delay9_reg_reg[8]_13\(2),
      I3 => \Delay39_reg_reg[631]_5\(2),
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay8_reg_reg[8]_12\(3),
      I1 => \Delay47_reg_reg[8]_52\(3),
      I2 => \Delay8_reg_reg[8]_12\(2),
      I3 => \Delay47_reg_reg[8]_52\(2),
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay7_reg_reg[8]_11\(3),
      I1 => \Delay51_reg_reg[8]_53\(3),
      I2 => \Delay7_reg_reg[8]_11\(2),
      I3 => \Delay51_reg_reg[8]_53\(2),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay6_reg_reg[8]_10\(3),
      I1 => \Delay52_reg_reg[8]_54\(3),
      I2 => \Delay6_reg_reg[8]_10\(2),
      I3 => \Delay52_reg_reg[8]_54\(2),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay5_reg_reg[8]_9\(3),
      I1 => \Delay53_reg_reg[8]_55\(3),
      I2 => \Delay5_reg_reg[8]_9\(2),
      I3 => \Delay53_reg_reg[8]_55\(2),
      O => \i__carry_i_3__26_n_0\
    );
\i__carry_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay4_reg_reg[8]_8\(3),
      I1 => \Delay54_reg_reg[8]_56\(3),
      I2 => \Delay4_reg_reg[8]_8\(2),
      I3 => \Delay54_reg_reg[8]_56\(2),
      O => \i__carry_i_3__27_n_0\
    );
\i__carry_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay3_reg_reg[8]_7\(3),
      I1 => \Delay55_reg_reg[8]_57\(3),
      I2 => \Delay3_reg_reg[8]_7\(2),
      I3 => \Delay55_reg_reg[8]_57\(2),
      O => \i__carry_i_3__28_n_0\
    );
\i__carry_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(3),
      I1 => \Delay1_reg_reg[8]_6\(3),
      I2 => \Delay1_reg_reg[8]_6\(2),
      I3 => \Delay56_reg_reg[8]_58\(2),
      O => \i__carry_i_3__29_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay29_reg_reg[631]_2\(3),
      I1 => \Delay28_reg_reg[8]_36\(3),
      I2 => \Delay29_reg_reg[631]_2\(2),
      I3 => \Delay28_reg_reg[8]_36\(2),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay36_reg_reg[8]_29\(3),
      I1 => \Delay21_reg_reg[631]_3\(3),
      I2 => \Delay36_reg_reg[8]_29\(2),
      I3 => \Delay21_reg_reg[631]_3\(2),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay35_reg_reg[8]_28\(3),
      I1 => \Delay37_reg_reg[8]_37\(3),
      I2 => \Delay35_reg_reg[8]_28\(2),
      I3 => \Delay37_reg_reg[8]_37\(2),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay34_reg_reg[8]_27\(3),
      I1 => \Delay50_reg_reg[8]_38\(3),
      I2 => \Delay34_reg_reg[8]_27\(2),
      I3 => \Delay50_reg_reg[8]_38\(2),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay33_reg_reg[8]_26\(3),
      I1 => \Delay58_reg_reg[8]_39\(3),
      I2 => \Delay33_reg_reg[8]_26\(2),
      I3 => \Delay58_reg_reg[8]_39\(2),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay32_reg_reg[8]_25\(3),
      I1 => \Delay59_reg_reg[8]_40\(3),
      I2 => \Delay32_reg_reg[8]_25\(2),
      I3 => \Delay59_reg_reg[8]_40\(2),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay31_reg_reg[8]_24\(3),
      I1 => \Delay60_reg_reg[8]_41\(3),
      I2 => \Delay31_reg_reg[8]_24\(2),
      I3 => \Delay60_reg_reg[8]_41\(2),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay22_reg_reg[8]_31\(1),
      I1 => \Delay26_reg_reg[8]_34\(1),
      I2 => \Delay22_reg_reg[8]_31\(0),
      I3 => \Delay26_reg_reg[8]_34\(0),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay30_reg_reg[8]_23\(1),
      I1 => \Delay61_reg_reg[8]_42\(1),
      I2 => \Delay30_reg_reg[8]_23\(0),
      I3 => \Delay61_reg_reg[8]_42\(0),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay19_reg_reg[8]_22\(1),
      I1 => \Delay56_reg_reg[8]_58\(1),
      I2 => \Delay19_reg_reg[8]_22\(0),
      I3 => \Delay56_reg_reg[8]_58\(0),
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay11_reg_reg[631]_1\(1),
      I1 => \Delay63_reg_reg[8]_43\(1),
      I2 => \Delay11_reg_reg[631]_1\(0),
      I3 => \Delay63_reg_reg[8]_43\(0),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay18_reg_reg[8]_21\(1),
      I1 => \Delay48_reg_reg[631]_4\(1),
      I2 => \Delay18_reg_reg[8]_21\(0),
      I3 => \Delay48_reg_reg[631]_4\(0),
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay17_reg_reg[8]_20\(1),
      I1 => \Delay38_reg_reg[8]_44\(1),
      I2 => \Delay17_reg_reg[8]_20\(0),
      I3 => \Delay38_reg_reg[8]_44\(0),
      O => \i__carry_i_4__14_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay16_reg_reg[8]_19\(1),
      I1 => \Delay40_reg_reg[8]_45\(1),
      I2 => \Delay16_reg_reg[8]_19\(0),
      I3 => \Delay40_reg_reg[8]_45\(0),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay15_reg_reg[8]_18\(1),
      I1 => \Delay41_reg_reg[8]_46\(1),
      I2 => \Delay15_reg_reg[8]_18\(0),
      I3 => \Delay41_reg_reg[8]_46\(0),
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay14_reg_reg[8]_17\(1),
      I1 => \Delay42_reg_reg[8]_47\(1),
      I2 => \Delay14_reg_reg[8]_17\(0),
      I3 => \Delay42_reg_reg[8]_47\(0),
      O => \i__carry_i_4__17_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay13_reg_reg[8]_16\(1),
      I1 => \Delay43_reg_reg[8]_48\(1),
      I2 => \Delay13_reg_reg[8]_16\(0),
      I3 => \Delay43_reg_reg[8]_48\(0),
      O => \i__carry_i_4__18_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay12_reg_reg[8]_15\(1),
      I1 => \Delay44_reg_reg[8]_49\(1),
      I2 => \Delay12_reg_reg[8]_15\(0),
      I3 => \Delay44_reg_reg[8]_49\(0),
      O => \i__carry_i_4__19_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay20_reg_reg[8]_30\(1),
      I1 => \Delay27_reg_reg[8]_35\(1),
      I2 => \Delay20_reg_reg[8]_30\(0),
      I3 => \Delay27_reg_reg[8]_35\(0),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay10_reg_reg[8]_14\(1),
      I1 => \Delay45_reg_reg[8]_50\(1),
      I2 => \Delay10_reg_reg[8]_14\(0),
      I3 => \Delay45_reg_reg[8]_50\(0),
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay2_reg_reg[631]_0\(1),
      I1 => \Delay46_reg_reg[8]_51\(1),
      I2 => \Delay2_reg_reg[631]_0\(0),
      I3 => \Delay46_reg_reg[8]_51\(0),
      O => \i__carry_i_4__21_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay9_reg_reg[8]_13\(1),
      I1 => \Delay39_reg_reg[631]_5\(1),
      I2 => \Delay9_reg_reg[8]_13\(0),
      I3 => \Delay39_reg_reg[631]_5\(0),
      O => \i__carry_i_4__22_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay8_reg_reg[8]_12\(1),
      I1 => \Delay47_reg_reg[8]_52\(1),
      I2 => \Delay8_reg_reg[8]_12\(0),
      I3 => \Delay47_reg_reg[8]_52\(0),
      O => \i__carry_i_4__23_n_0\
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay7_reg_reg[8]_11\(1),
      I1 => \Delay51_reg_reg[8]_53\(1),
      I2 => \Delay7_reg_reg[8]_11\(0),
      I3 => \Delay51_reg_reg[8]_53\(0),
      O => \i__carry_i_4__24_n_0\
    );
\i__carry_i_4__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay6_reg_reg[8]_10\(1),
      I1 => \Delay52_reg_reg[8]_54\(1),
      I2 => \Delay6_reg_reg[8]_10\(0),
      I3 => \Delay52_reg_reg[8]_54\(0),
      O => \i__carry_i_4__25_n_0\
    );
\i__carry_i_4__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay5_reg_reg[8]_9\(1),
      I1 => \Delay53_reg_reg[8]_55\(1),
      I2 => \Delay5_reg_reg[8]_9\(0),
      I3 => \Delay53_reg_reg[8]_55\(0),
      O => \i__carry_i_4__26_n_0\
    );
\i__carry_i_4__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay4_reg_reg[8]_8\(1),
      I1 => \Delay54_reg_reg[8]_56\(1),
      I2 => \Delay4_reg_reg[8]_8\(0),
      I3 => \Delay54_reg_reg[8]_56\(0),
      O => \i__carry_i_4__27_n_0\
    );
\i__carry_i_4__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay3_reg_reg[8]_7\(1),
      I1 => \Delay55_reg_reg[8]_57\(1),
      I2 => \Delay3_reg_reg[8]_7\(0),
      I3 => \Delay55_reg_reg[8]_57\(0),
      O => \i__carry_i_4__28_n_0\
    );
\i__carry_i_4__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(1),
      I1 => \Delay1_reg_reg[8]_6\(1),
      I2 => \Delay1_reg_reg[8]_6\(0),
      I3 => \Delay56_reg_reg[8]_58\(0),
      O => \i__carry_i_4__29_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay29_reg_reg[631]_2\(1),
      I1 => \Delay28_reg_reg[8]_36\(1),
      I2 => \Delay29_reg_reg[631]_2\(0),
      I3 => \Delay28_reg_reg[8]_36\(0),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay36_reg_reg[8]_29\(1),
      I1 => \Delay21_reg_reg[631]_3\(1),
      I2 => \Delay36_reg_reg[8]_29\(0),
      I3 => \Delay21_reg_reg[631]_3\(0),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay35_reg_reg[8]_28\(1),
      I1 => \Delay37_reg_reg[8]_37\(1),
      I2 => \Delay35_reg_reg[8]_28\(0),
      I3 => \Delay37_reg_reg[8]_37\(0),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay34_reg_reg[8]_27\(1),
      I1 => \Delay50_reg_reg[8]_38\(1),
      I2 => \Delay34_reg_reg[8]_27\(0),
      I3 => \Delay50_reg_reg[8]_38\(0),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay33_reg_reg[8]_26\(1),
      I1 => \Delay58_reg_reg[8]_39\(1),
      I2 => \Delay33_reg_reg[8]_26\(0),
      I3 => \Delay58_reg_reg[8]_39\(0),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay32_reg_reg[8]_25\(1),
      I1 => \Delay59_reg_reg[8]_40\(1),
      I2 => \Delay32_reg_reg[8]_25\(0),
      I3 => \Delay59_reg_reg[8]_40\(0),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Delay31_reg_reg[8]_24\(1),
      I1 => \Delay60_reg_reg[8]_41\(1),
      I2 => \Delay31_reg_reg[8]_24\(0),
      I3 => \Delay60_reg_reg[8]_41\(0),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay26_reg_reg[8]_34\(7),
      I1 => \Delay22_reg_reg[8]_31\(7),
      I2 => \Delay26_reg_reg[8]_34\(6),
      I3 => \Delay22_reg_reg[8]_31\(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay27_reg_reg[8]_35\(7),
      I1 => \Delay20_reg_reg[8]_30\(7),
      I2 => \Delay27_reg_reg[8]_35\(6),
      I3 => \Delay20_reg_reg[8]_30\(6),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay28_reg_reg[8]_36\(7),
      I1 => \Delay29_reg_reg[631]_2\(7),
      I2 => \Delay28_reg_reg[8]_36\(6),
      I3 => \Delay29_reg_reg[631]_2\(6),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay63_reg_reg[8]_43\(7),
      I1 => \Delay11_reg_reg[631]_1\(7),
      I2 => \Delay63_reg_reg[8]_43\(6),
      I3 => \Delay11_reg_reg[631]_1\(6),
      O => \i__carry_i_5__10_n_0\
    );
\i__carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay48_reg_reg[631]_4\(7),
      I1 => \Delay18_reg_reg[8]_21\(7),
      I2 => \Delay48_reg_reg[631]_4\(6),
      I3 => \Delay18_reg_reg[8]_21\(6),
      O => \i__carry_i_5__11_n_0\
    );
\i__carry_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay38_reg_reg[8]_44\(7),
      I1 => \Delay17_reg_reg[8]_20\(7),
      I2 => \Delay38_reg_reg[8]_44\(6),
      I3 => \Delay17_reg_reg[8]_20\(6),
      O => \i__carry_i_5__12_n_0\
    );
\i__carry_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay40_reg_reg[8]_45\(7),
      I1 => \Delay16_reg_reg[8]_19\(7),
      I2 => \Delay40_reg_reg[8]_45\(6),
      I3 => \Delay16_reg_reg[8]_19\(6),
      O => \i__carry_i_5__13_n_0\
    );
\i__carry_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay41_reg_reg[8]_46\(7),
      I1 => \Delay15_reg_reg[8]_18\(7),
      I2 => \Delay41_reg_reg[8]_46\(6),
      I3 => \Delay15_reg_reg[8]_18\(6),
      O => \i__carry_i_5__14_n_0\
    );
\i__carry_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay42_reg_reg[8]_47\(7),
      I1 => \Delay14_reg_reg[8]_17\(7),
      I2 => \Delay42_reg_reg[8]_47\(6),
      I3 => \Delay14_reg_reg[8]_17\(6),
      O => \i__carry_i_5__15_n_0\
    );
\i__carry_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay43_reg_reg[8]_48\(7),
      I1 => \Delay13_reg_reg[8]_16\(7),
      I2 => \Delay43_reg_reg[8]_48\(6),
      I3 => \Delay13_reg_reg[8]_16\(6),
      O => \i__carry_i_5__16_n_0\
    );
\i__carry_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay44_reg_reg[8]_49\(7),
      I1 => \Delay12_reg_reg[8]_15\(7),
      I2 => \Delay44_reg_reg[8]_49\(6),
      I3 => \Delay12_reg_reg[8]_15\(6),
      O => \i__carry_i_5__17_n_0\
    );
\i__carry_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay45_reg_reg[8]_50\(7),
      I1 => \Delay10_reg_reg[8]_14\(7),
      I2 => \Delay45_reg_reg[8]_50\(6),
      I3 => \Delay10_reg_reg[8]_14\(6),
      O => \i__carry_i_5__18_n_0\
    );
\i__carry_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay46_reg_reg[8]_51\(7),
      I1 => \Delay2_reg_reg[631]_0\(7),
      I2 => \Delay46_reg_reg[8]_51\(6),
      I3 => \Delay2_reg_reg[631]_0\(6),
      O => \i__carry_i_5__19_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay21_reg_reg[631]_3\(7),
      I1 => \Delay36_reg_reg[8]_29\(7),
      I2 => \Delay21_reg_reg[631]_3\(6),
      I3 => \Delay36_reg_reg[8]_29\(6),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay39_reg_reg[631]_5\(7),
      I1 => \Delay9_reg_reg[8]_13\(7),
      I2 => \Delay39_reg_reg[631]_5\(6),
      I3 => \Delay9_reg_reg[8]_13\(6),
      O => \i__carry_i_5__20_n_0\
    );
\i__carry_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay47_reg_reg[8]_52\(7),
      I1 => \Delay8_reg_reg[8]_12\(7),
      I2 => \Delay47_reg_reg[8]_52\(6),
      I3 => \Delay8_reg_reg[8]_12\(6),
      O => \i__carry_i_5__21_n_0\
    );
\i__carry_i_5__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay51_reg_reg[8]_53\(7),
      I1 => \Delay7_reg_reg[8]_11\(7),
      I2 => \Delay51_reg_reg[8]_53\(6),
      I3 => \Delay7_reg_reg[8]_11\(6),
      O => \i__carry_i_5__22_n_0\
    );
\i__carry_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay52_reg_reg[8]_54\(7),
      I1 => \Delay6_reg_reg[8]_10\(7),
      I2 => \Delay52_reg_reg[8]_54\(6),
      I3 => \Delay6_reg_reg[8]_10\(6),
      O => \i__carry_i_5__23_n_0\
    );
\i__carry_i_5__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay53_reg_reg[8]_55\(7),
      I1 => \Delay5_reg_reg[8]_9\(7),
      I2 => \Delay53_reg_reg[8]_55\(6),
      I3 => \Delay5_reg_reg[8]_9\(6),
      O => \i__carry_i_5__24_n_0\
    );
\i__carry_i_5__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay54_reg_reg[8]_56\(7),
      I1 => \Delay4_reg_reg[8]_8\(7),
      I2 => \Delay54_reg_reg[8]_56\(6),
      I3 => \Delay4_reg_reg[8]_8\(6),
      O => \i__carry_i_5__25_n_0\
    );
\i__carry_i_5__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay55_reg_reg[8]_57\(7),
      I1 => \Delay3_reg_reg[8]_7\(7),
      I2 => \Delay55_reg_reg[8]_57\(6),
      I3 => \Delay3_reg_reg[8]_7\(6),
      O => \i__carry_i_5__26_n_0\
    );
\i__carry_i_5__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay1_reg_reg[8]_6\(7),
      I1 => \Delay56_reg_reg[8]_58\(7),
      I2 => \Delay1_reg_reg[8]_6\(6),
      I3 => \Delay56_reg_reg[8]_58\(6),
      O => \i__carry_i_5__27_n_0\
    );
\i__carry_i_5__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^delay57_reg_reg[8]_59\(7),
      I1 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(7),
      I2 => \^delay57_reg_reg[8]_59\(6),
      I3 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(6),
      O => \i__carry_i_5__28_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay37_reg_reg[8]_37\(7),
      I1 => \Delay35_reg_reg[8]_28\(7),
      I2 => \Delay37_reg_reg[8]_37\(6),
      I3 => \Delay35_reg_reg[8]_28\(6),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay50_reg_reg[8]_38\(7),
      I1 => \Delay34_reg_reg[8]_27\(7),
      I2 => \Delay50_reg_reg[8]_38\(6),
      I3 => \Delay34_reg_reg[8]_27\(6),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay58_reg_reg[8]_39\(7),
      I1 => \Delay33_reg_reg[8]_26\(7),
      I2 => \Delay58_reg_reg[8]_39\(6),
      I3 => \Delay33_reg_reg[8]_26\(6),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay59_reg_reg[8]_40\(7),
      I1 => \Delay32_reg_reg[8]_25\(7),
      I2 => \Delay59_reg_reg[8]_40\(6),
      I3 => \Delay32_reg_reg[8]_25\(6),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay60_reg_reg[8]_41\(7),
      I1 => \Delay31_reg_reg[8]_24\(7),
      I2 => \Delay60_reg_reg[8]_41\(6),
      I3 => \Delay31_reg_reg[8]_24\(6),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay61_reg_reg[8]_42\(7),
      I1 => \Delay30_reg_reg[8]_23\(7),
      I2 => \Delay61_reg_reg[8]_42\(6),
      I3 => \Delay30_reg_reg[8]_23\(6),
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(7),
      I1 => \Delay19_reg_reg[8]_22\(7),
      I2 => \Delay56_reg_reg[8]_58\(6),
      I3 => \Delay19_reg_reg[8]_22\(6),
      O => \i__carry_i_5__9_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay26_reg_reg[8]_34\(5),
      I1 => \Delay22_reg_reg[8]_31\(5),
      I2 => \Delay26_reg_reg[8]_34\(4),
      I3 => \Delay22_reg_reg[8]_31\(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay27_reg_reg[8]_35\(5),
      I1 => \Delay20_reg_reg[8]_30\(5),
      I2 => \Delay27_reg_reg[8]_35\(4),
      I3 => \Delay20_reg_reg[8]_30\(4),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay28_reg_reg[8]_36\(5),
      I1 => \Delay29_reg_reg[631]_2\(5),
      I2 => \Delay28_reg_reg[8]_36\(4),
      I3 => \Delay29_reg_reg[631]_2\(4),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay63_reg_reg[8]_43\(5),
      I1 => \Delay11_reg_reg[631]_1\(5),
      I2 => \Delay63_reg_reg[8]_43\(4),
      I3 => \Delay11_reg_reg[631]_1\(4),
      O => \i__carry_i_6__10_n_0\
    );
\i__carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay48_reg_reg[631]_4\(5),
      I1 => \Delay18_reg_reg[8]_21\(5),
      I2 => \Delay48_reg_reg[631]_4\(4),
      I3 => \Delay18_reg_reg[8]_21\(4),
      O => \i__carry_i_6__11_n_0\
    );
\i__carry_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay38_reg_reg[8]_44\(5),
      I1 => \Delay17_reg_reg[8]_20\(5),
      I2 => \Delay38_reg_reg[8]_44\(4),
      I3 => \Delay17_reg_reg[8]_20\(4),
      O => \i__carry_i_6__12_n_0\
    );
\i__carry_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay40_reg_reg[8]_45\(5),
      I1 => \Delay16_reg_reg[8]_19\(5),
      I2 => \Delay40_reg_reg[8]_45\(4),
      I3 => \Delay16_reg_reg[8]_19\(4),
      O => \i__carry_i_6__13_n_0\
    );
\i__carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay41_reg_reg[8]_46\(5),
      I1 => \Delay15_reg_reg[8]_18\(5),
      I2 => \Delay41_reg_reg[8]_46\(4),
      I3 => \Delay15_reg_reg[8]_18\(4),
      O => \i__carry_i_6__14_n_0\
    );
\i__carry_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay42_reg_reg[8]_47\(5),
      I1 => \Delay14_reg_reg[8]_17\(5),
      I2 => \Delay42_reg_reg[8]_47\(4),
      I3 => \Delay14_reg_reg[8]_17\(4),
      O => \i__carry_i_6__15_n_0\
    );
\i__carry_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay43_reg_reg[8]_48\(5),
      I1 => \Delay13_reg_reg[8]_16\(5),
      I2 => \Delay43_reg_reg[8]_48\(4),
      I3 => \Delay13_reg_reg[8]_16\(4),
      O => \i__carry_i_6__16_n_0\
    );
\i__carry_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay44_reg_reg[8]_49\(5),
      I1 => \Delay12_reg_reg[8]_15\(5),
      I2 => \Delay44_reg_reg[8]_49\(4),
      I3 => \Delay12_reg_reg[8]_15\(4),
      O => \i__carry_i_6__17_n_0\
    );
\i__carry_i_6__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay45_reg_reg[8]_50\(5),
      I1 => \Delay10_reg_reg[8]_14\(5),
      I2 => \Delay45_reg_reg[8]_50\(4),
      I3 => \Delay10_reg_reg[8]_14\(4),
      O => \i__carry_i_6__18_n_0\
    );
\i__carry_i_6__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay46_reg_reg[8]_51\(5),
      I1 => \Delay2_reg_reg[631]_0\(5),
      I2 => \Delay46_reg_reg[8]_51\(4),
      I3 => \Delay2_reg_reg[631]_0\(4),
      O => \i__carry_i_6__19_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay21_reg_reg[631]_3\(5),
      I1 => \Delay36_reg_reg[8]_29\(5),
      I2 => \Delay21_reg_reg[631]_3\(4),
      I3 => \Delay36_reg_reg[8]_29\(4),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay39_reg_reg[631]_5\(5),
      I1 => \Delay9_reg_reg[8]_13\(5),
      I2 => \Delay39_reg_reg[631]_5\(4),
      I3 => \Delay9_reg_reg[8]_13\(4),
      O => \i__carry_i_6__20_n_0\
    );
\i__carry_i_6__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay47_reg_reg[8]_52\(5),
      I1 => \Delay8_reg_reg[8]_12\(5),
      I2 => \Delay47_reg_reg[8]_52\(4),
      I3 => \Delay8_reg_reg[8]_12\(4),
      O => \i__carry_i_6__21_n_0\
    );
\i__carry_i_6__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay51_reg_reg[8]_53\(5),
      I1 => \Delay7_reg_reg[8]_11\(5),
      I2 => \Delay51_reg_reg[8]_53\(4),
      I3 => \Delay7_reg_reg[8]_11\(4),
      O => \i__carry_i_6__22_n_0\
    );
\i__carry_i_6__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay52_reg_reg[8]_54\(5),
      I1 => \Delay6_reg_reg[8]_10\(5),
      I2 => \Delay52_reg_reg[8]_54\(4),
      I3 => \Delay6_reg_reg[8]_10\(4),
      O => \i__carry_i_6__23_n_0\
    );
\i__carry_i_6__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay53_reg_reg[8]_55\(5),
      I1 => \Delay5_reg_reg[8]_9\(5),
      I2 => \Delay53_reg_reg[8]_55\(4),
      I3 => \Delay5_reg_reg[8]_9\(4),
      O => \i__carry_i_6__24_n_0\
    );
\i__carry_i_6__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay54_reg_reg[8]_56\(5),
      I1 => \Delay4_reg_reg[8]_8\(5),
      I2 => \Delay54_reg_reg[8]_56\(4),
      I3 => \Delay4_reg_reg[8]_8\(4),
      O => \i__carry_i_6__25_n_0\
    );
\i__carry_i_6__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay55_reg_reg[8]_57\(5),
      I1 => \Delay3_reg_reg[8]_7\(5),
      I2 => \Delay55_reg_reg[8]_57\(4),
      I3 => \Delay3_reg_reg[8]_7\(4),
      O => \i__carry_i_6__26_n_0\
    );
\i__carry_i_6__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay1_reg_reg[8]_6\(5),
      I1 => \Delay56_reg_reg[8]_58\(5),
      I2 => \Delay1_reg_reg[8]_6\(4),
      I3 => \Delay56_reg_reg[8]_58\(4),
      O => \i__carry_i_6__27_n_0\
    );
\i__carry_i_6__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^delay57_reg_reg[8]_59\(5),
      I1 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(5),
      I2 => \^delay57_reg_reg[8]_59\(4),
      I3 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(4),
      O => \i__carry_i_6__28_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay37_reg_reg[8]_37\(5),
      I1 => \Delay35_reg_reg[8]_28\(5),
      I2 => \Delay37_reg_reg[8]_37\(4),
      I3 => \Delay35_reg_reg[8]_28\(4),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay50_reg_reg[8]_38\(5),
      I1 => \Delay34_reg_reg[8]_27\(5),
      I2 => \Delay50_reg_reg[8]_38\(4),
      I3 => \Delay34_reg_reg[8]_27\(4),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay58_reg_reg[8]_39\(5),
      I1 => \Delay33_reg_reg[8]_26\(5),
      I2 => \Delay58_reg_reg[8]_39\(4),
      I3 => \Delay33_reg_reg[8]_26\(4),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay59_reg_reg[8]_40\(5),
      I1 => \Delay32_reg_reg[8]_25\(5),
      I2 => \Delay59_reg_reg[8]_40\(4),
      I3 => \Delay32_reg_reg[8]_25\(4),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay60_reg_reg[8]_41\(5),
      I1 => \Delay31_reg_reg[8]_24\(5),
      I2 => \Delay60_reg_reg[8]_41\(4),
      I3 => \Delay31_reg_reg[8]_24\(4),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay61_reg_reg[8]_42\(5),
      I1 => \Delay30_reg_reg[8]_23\(5),
      I2 => \Delay61_reg_reg[8]_42\(4),
      I3 => \Delay30_reg_reg[8]_23\(4),
      O => \i__carry_i_6__8_n_0\
    );
\i__carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(5),
      I1 => \Delay19_reg_reg[8]_22\(5),
      I2 => \Delay56_reg_reg[8]_58\(4),
      I3 => \Delay19_reg_reg[8]_22\(4),
      O => \i__carry_i_6__9_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay26_reg_reg[8]_34\(3),
      I1 => \Delay22_reg_reg[8]_31\(3),
      I2 => \Delay26_reg_reg[8]_34\(2),
      I3 => \Delay22_reg_reg[8]_31\(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay27_reg_reg[8]_35\(3),
      I1 => \Delay20_reg_reg[8]_30\(3),
      I2 => \Delay27_reg_reg[8]_35\(2),
      I3 => \Delay20_reg_reg[8]_30\(2),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay28_reg_reg[8]_36\(3),
      I1 => \Delay29_reg_reg[631]_2\(3),
      I2 => \Delay28_reg_reg[8]_36\(2),
      I3 => \Delay29_reg_reg[631]_2\(2),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay63_reg_reg[8]_43\(3),
      I1 => \Delay11_reg_reg[631]_1\(3),
      I2 => \Delay63_reg_reg[8]_43\(2),
      I3 => \Delay11_reg_reg[631]_1\(2),
      O => \i__carry_i_7__10_n_0\
    );
\i__carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay48_reg_reg[631]_4\(3),
      I1 => \Delay18_reg_reg[8]_21\(3),
      I2 => \Delay48_reg_reg[631]_4\(2),
      I3 => \Delay18_reg_reg[8]_21\(2),
      O => \i__carry_i_7__11_n_0\
    );
\i__carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay38_reg_reg[8]_44\(3),
      I1 => \Delay17_reg_reg[8]_20\(3),
      I2 => \Delay38_reg_reg[8]_44\(2),
      I3 => \Delay17_reg_reg[8]_20\(2),
      O => \i__carry_i_7__12_n_0\
    );
\i__carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay40_reg_reg[8]_45\(3),
      I1 => \Delay16_reg_reg[8]_19\(3),
      I2 => \Delay40_reg_reg[8]_45\(2),
      I3 => \Delay16_reg_reg[8]_19\(2),
      O => \i__carry_i_7__13_n_0\
    );
\i__carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay41_reg_reg[8]_46\(3),
      I1 => \Delay15_reg_reg[8]_18\(3),
      I2 => \Delay41_reg_reg[8]_46\(2),
      I3 => \Delay15_reg_reg[8]_18\(2),
      O => \i__carry_i_7__14_n_0\
    );
\i__carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay42_reg_reg[8]_47\(3),
      I1 => \Delay14_reg_reg[8]_17\(3),
      I2 => \Delay42_reg_reg[8]_47\(2),
      I3 => \Delay14_reg_reg[8]_17\(2),
      O => \i__carry_i_7__15_n_0\
    );
\i__carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay43_reg_reg[8]_48\(3),
      I1 => \Delay13_reg_reg[8]_16\(3),
      I2 => \Delay43_reg_reg[8]_48\(2),
      I3 => \Delay13_reg_reg[8]_16\(2),
      O => \i__carry_i_7__16_n_0\
    );
\i__carry_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay44_reg_reg[8]_49\(3),
      I1 => \Delay12_reg_reg[8]_15\(3),
      I2 => \Delay44_reg_reg[8]_49\(2),
      I3 => \Delay12_reg_reg[8]_15\(2),
      O => \i__carry_i_7__17_n_0\
    );
\i__carry_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay45_reg_reg[8]_50\(3),
      I1 => \Delay10_reg_reg[8]_14\(3),
      I2 => \Delay45_reg_reg[8]_50\(2),
      I3 => \Delay10_reg_reg[8]_14\(2),
      O => \i__carry_i_7__18_n_0\
    );
\i__carry_i_7__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay46_reg_reg[8]_51\(3),
      I1 => \Delay2_reg_reg[631]_0\(3),
      I2 => \Delay46_reg_reg[8]_51\(2),
      I3 => \Delay2_reg_reg[631]_0\(2),
      O => \i__carry_i_7__19_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay21_reg_reg[631]_3\(3),
      I1 => \Delay36_reg_reg[8]_29\(3),
      I2 => \Delay21_reg_reg[631]_3\(2),
      I3 => \Delay36_reg_reg[8]_29\(2),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay39_reg_reg[631]_5\(3),
      I1 => \Delay9_reg_reg[8]_13\(3),
      I2 => \Delay39_reg_reg[631]_5\(2),
      I3 => \Delay9_reg_reg[8]_13\(2),
      O => \i__carry_i_7__20_n_0\
    );
\i__carry_i_7__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay47_reg_reg[8]_52\(3),
      I1 => \Delay8_reg_reg[8]_12\(3),
      I2 => \Delay47_reg_reg[8]_52\(2),
      I3 => \Delay8_reg_reg[8]_12\(2),
      O => \i__carry_i_7__21_n_0\
    );
\i__carry_i_7__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay51_reg_reg[8]_53\(3),
      I1 => \Delay7_reg_reg[8]_11\(3),
      I2 => \Delay51_reg_reg[8]_53\(2),
      I3 => \Delay7_reg_reg[8]_11\(2),
      O => \i__carry_i_7__22_n_0\
    );
\i__carry_i_7__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay52_reg_reg[8]_54\(3),
      I1 => \Delay6_reg_reg[8]_10\(3),
      I2 => \Delay52_reg_reg[8]_54\(2),
      I3 => \Delay6_reg_reg[8]_10\(2),
      O => \i__carry_i_7__23_n_0\
    );
\i__carry_i_7__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay53_reg_reg[8]_55\(3),
      I1 => \Delay5_reg_reg[8]_9\(3),
      I2 => \Delay53_reg_reg[8]_55\(2),
      I3 => \Delay5_reg_reg[8]_9\(2),
      O => \i__carry_i_7__24_n_0\
    );
\i__carry_i_7__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay54_reg_reg[8]_56\(3),
      I1 => \Delay4_reg_reg[8]_8\(3),
      I2 => \Delay54_reg_reg[8]_56\(2),
      I3 => \Delay4_reg_reg[8]_8\(2),
      O => \i__carry_i_7__25_n_0\
    );
\i__carry_i_7__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay55_reg_reg[8]_57\(3),
      I1 => \Delay3_reg_reg[8]_7\(3),
      I2 => \Delay55_reg_reg[8]_57\(2),
      I3 => \Delay3_reg_reg[8]_7\(2),
      O => \i__carry_i_7__26_n_0\
    );
\i__carry_i_7__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay1_reg_reg[8]_6\(3),
      I1 => \Delay56_reg_reg[8]_58\(3),
      I2 => \Delay1_reg_reg[8]_6\(2),
      I3 => \Delay56_reg_reg[8]_58\(2),
      O => \i__carry_i_7__27_n_0\
    );
\i__carry_i_7__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^delay57_reg_reg[8]_59\(3),
      I1 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(3),
      I2 => \^delay57_reg_reg[8]_59\(2),
      I3 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(2),
      O => \i__carry_i_7__28_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay37_reg_reg[8]_37\(3),
      I1 => \Delay35_reg_reg[8]_28\(3),
      I2 => \Delay37_reg_reg[8]_37\(2),
      I3 => \Delay35_reg_reg[8]_28\(2),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay50_reg_reg[8]_38\(3),
      I1 => \Delay34_reg_reg[8]_27\(3),
      I2 => \Delay50_reg_reg[8]_38\(2),
      I3 => \Delay34_reg_reg[8]_27\(2),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay58_reg_reg[8]_39\(3),
      I1 => \Delay33_reg_reg[8]_26\(3),
      I2 => \Delay58_reg_reg[8]_39\(2),
      I3 => \Delay33_reg_reg[8]_26\(2),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay59_reg_reg[8]_40\(3),
      I1 => \Delay32_reg_reg[8]_25\(3),
      I2 => \Delay59_reg_reg[8]_40\(2),
      I3 => \Delay32_reg_reg[8]_25\(2),
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay60_reg_reg[8]_41\(3),
      I1 => \Delay31_reg_reg[8]_24\(3),
      I2 => \Delay60_reg_reg[8]_41\(2),
      I3 => \Delay31_reg_reg[8]_24\(2),
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay61_reg_reg[8]_42\(3),
      I1 => \Delay30_reg_reg[8]_23\(3),
      I2 => \Delay61_reg_reg[8]_42\(2),
      I3 => \Delay30_reg_reg[8]_23\(2),
      O => \i__carry_i_7__8_n_0\
    );
\i__carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(3),
      I1 => \Delay19_reg_reg[8]_22\(3),
      I2 => \Delay56_reg_reg[8]_58\(2),
      I3 => \Delay19_reg_reg[8]_22\(2),
      O => \i__carry_i_7__9_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay26_reg_reg[8]_34\(1),
      I1 => \Delay22_reg_reg[8]_31\(1),
      I2 => \Delay26_reg_reg[8]_34\(0),
      I3 => \Delay22_reg_reg[8]_31\(0),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay27_reg_reg[8]_35\(1),
      I1 => \Delay20_reg_reg[8]_30\(1),
      I2 => \Delay27_reg_reg[8]_35\(0),
      I3 => \Delay20_reg_reg[8]_30\(0),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay28_reg_reg[8]_36\(1),
      I1 => \Delay29_reg_reg[631]_2\(1),
      I2 => \Delay28_reg_reg[8]_36\(0),
      I3 => \Delay29_reg_reg[631]_2\(0),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay63_reg_reg[8]_43\(1),
      I1 => \Delay11_reg_reg[631]_1\(1),
      I2 => \Delay63_reg_reg[8]_43\(0),
      I3 => \Delay11_reg_reg[631]_1\(0),
      O => \i__carry_i_8__10_n_0\
    );
\i__carry_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay48_reg_reg[631]_4\(1),
      I1 => \Delay18_reg_reg[8]_21\(1),
      I2 => \Delay48_reg_reg[631]_4\(0),
      I3 => \Delay18_reg_reg[8]_21\(0),
      O => \i__carry_i_8__11_n_0\
    );
\i__carry_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay38_reg_reg[8]_44\(1),
      I1 => \Delay17_reg_reg[8]_20\(1),
      I2 => \Delay38_reg_reg[8]_44\(0),
      I3 => \Delay17_reg_reg[8]_20\(0),
      O => \i__carry_i_8__12_n_0\
    );
\i__carry_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay40_reg_reg[8]_45\(1),
      I1 => \Delay16_reg_reg[8]_19\(1),
      I2 => \Delay40_reg_reg[8]_45\(0),
      I3 => \Delay16_reg_reg[8]_19\(0),
      O => \i__carry_i_8__13_n_0\
    );
\i__carry_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay41_reg_reg[8]_46\(1),
      I1 => \Delay15_reg_reg[8]_18\(1),
      I2 => \Delay41_reg_reg[8]_46\(0),
      I3 => \Delay15_reg_reg[8]_18\(0),
      O => \i__carry_i_8__14_n_0\
    );
\i__carry_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay42_reg_reg[8]_47\(1),
      I1 => \Delay14_reg_reg[8]_17\(1),
      I2 => \Delay42_reg_reg[8]_47\(0),
      I3 => \Delay14_reg_reg[8]_17\(0),
      O => \i__carry_i_8__15_n_0\
    );
\i__carry_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay43_reg_reg[8]_48\(1),
      I1 => \Delay13_reg_reg[8]_16\(1),
      I2 => \Delay43_reg_reg[8]_48\(0),
      I3 => \Delay13_reg_reg[8]_16\(0),
      O => \i__carry_i_8__16_n_0\
    );
\i__carry_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay44_reg_reg[8]_49\(1),
      I1 => \Delay12_reg_reg[8]_15\(1),
      I2 => \Delay44_reg_reg[8]_49\(0),
      I3 => \Delay12_reg_reg[8]_15\(0),
      O => \i__carry_i_8__17_n_0\
    );
\i__carry_i_8__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay45_reg_reg[8]_50\(1),
      I1 => \Delay10_reg_reg[8]_14\(1),
      I2 => \Delay45_reg_reg[8]_50\(0),
      I3 => \Delay10_reg_reg[8]_14\(0),
      O => \i__carry_i_8__18_n_0\
    );
\i__carry_i_8__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay46_reg_reg[8]_51\(1),
      I1 => \Delay2_reg_reg[631]_0\(1),
      I2 => \Delay46_reg_reg[8]_51\(0),
      I3 => \Delay2_reg_reg[631]_0\(0),
      O => \i__carry_i_8__19_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay21_reg_reg[631]_3\(1),
      I1 => \Delay36_reg_reg[8]_29\(1),
      I2 => \Delay21_reg_reg[631]_3\(0),
      I3 => \Delay36_reg_reg[8]_29\(0),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay39_reg_reg[631]_5\(1),
      I1 => \Delay9_reg_reg[8]_13\(1),
      I2 => \Delay39_reg_reg[631]_5\(0),
      I3 => \Delay9_reg_reg[8]_13\(0),
      O => \i__carry_i_8__20_n_0\
    );
\i__carry_i_8__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay47_reg_reg[8]_52\(1),
      I1 => \Delay8_reg_reg[8]_12\(1),
      I2 => \Delay47_reg_reg[8]_52\(0),
      I3 => \Delay8_reg_reg[8]_12\(0),
      O => \i__carry_i_8__21_n_0\
    );
\i__carry_i_8__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay51_reg_reg[8]_53\(1),
      I1 => \Delay7_reg_reg[8]_11\(1),
      I2 => \Delay51_reg_reg[8]_53\(0),
      I3 => \Delay7_reg_reg[8]_11\(0),
      O => \i__carry_i_8__22_n_0\
    );
\i__carry_i_8__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay52_reg_reg[8]_54\(1),
      I1 => \Delay6_reg_reg[8]_10\(1),
      I2 => \Delay52_reg_reg[8]_54\(0),
      I3 => \Delay6_reg_reg[8]_10\(0),
      O => \i__carry_i_8__23_n_0\
    );
\i__carry_i_8__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay53_reg_reg[8]_55\(1),
      I1 => \Delay5_reg_reg[8]_9\(1),
      I2 => \Delay53_reg_reg[8]_55\(0),
      I3 => \Delay5_reg_reg[8]_9\(0),
      O => \i__carry_i_8__24_n_0\
    );
\i__carry_i_8__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay54_reg_reg[8]_56\(1),
      I1 => \Delay4_reg_reg[8]_8\(1),
      I2 => \Delay54_reg_reg[8]_56\(0),
      I3 => \Delay4_reg_reg[8]_8\(0),
      O => \i__carry_i_8__25_n_0\
    );
\i__carry_i_8__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay55_reg_reg[8]_57\(1),
      I1 => \Delay3_reg_reg[8]_7\(1),
      I2 => \Delay55_reg_reg[8]_57\(0),
      I3 => \Delay3_reg_reg[8]_7\(0),
      O => \i__carry_i_8__26_n_0\
    );
\i__carry_i_8__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay1_reg_reg[8]_6\(1),
      I1 => \Delay56_reg_reg[8]_58\(1),
      I2 => \Delay1_reg_reg[8]_6\(0),
      I3 => \Delay56_reg_reg[8]_58\(0),
      O => \i__carry_i_8__27_n_0\
    );
\i__carry_i_8__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^delay57_reg_reg[8]_59\(1),
      I1 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(1),
      I2 => \^delay57_reg_reg[8]_59\(0),
      I3 => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(0),
      O => \i__carry_i_8__28_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay37_reg_reg[8]_37\(1),
      I1 => \Delay35_reg_reg[8]_28\(1),
      I2 => \Delay37_reg_reg[8]_37\(0),
      I3 => \Delay35_reg_reg[8]_28\(0),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay50_reg_reg[8]_38\(1),
      I1 => \Delay34_reg_reg[8]_27\(1),
      I2 => \Delay50_reg_reg[8]_38\(0),
      I3 => \Delay34_reg_reg[8]_27\(0),
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay58_reg_reg[8]_39\(1),
      I1 => \Delay33_reg_reg[8]_26\(1),
      I2 => \Delay58_reg_reg[8]_39\(0),
      I3 => \Delay33_reg_reg[8]_26\(0),
      O => \i__carry_i_8__5_n_0\
    );
\i__carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay59_reg_reg[8]_40\(1),
      I1 => \Delay32_reg_reg[8]_25\(1),
      I2 => \Delay59_reg_reg[8]_40\(0),
      I3 => \Delay32_reg_reg[8]_25\(0),
      O => \i__carry_i_8__6_n_0\
    );
\i__carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay60_reg_reg[8]_41\(1),
      I1 => \Delay31_reg_reg[8]_24\(1),
      I2 => \Delay60_reg_reg[8]_41\(0),
      I3 => \Delay31_reg_reg[8]_24\(0),
      O => \i__carry_i_8__7_n_0\
    );
\i__carry_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay61_reg_reg[8]_42\(1),
      I1 => \Delay30_reg_reg[8]_23\(1),
      I2 => \Delay61_reg_reg[8]_42\(0),
      I3 => \Delay30_reg_reg[8]_23\(0),
      O => \i__carry_i_8__8_n_0\
    );
\i__carry_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Delay56_reg_reg[8]_58\(1),
      I1 => \Delay19_reg_reg[8]_22\(1),
      I2 => \Delay56_reg_reg[8]_58\(0),
      I3 => \Delay19_reg_reg[8]_22\(0),
      O => \i__carry_i_8__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in is
  port (
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    valid_reg : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    \data_buf_delay_1_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixel_counter_reg[8]\ : out STD_LOGIC;
    out_valid_reg_0 : out STD_LOGIC;
    enb_gated : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapter_in_enable_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    stream_in_user_valid : in STD_LOGIC;
    cond54 : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_valid : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    write_axi_enable : in STD_LOGIC;
    auto_ready_dut_enb : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bit_Concat_out1_last_value_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay57_reg_reg[8]_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_buf_delay_1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in is
begin
u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module
     port map (
      \Bit_Concat_out1_last_value_reg[30]\(0) => \Bit_Concat_out1_last_value_reg[30]\(0),
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => Q(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      adapter_in_enable_reg => adapter_in_enable_reg,
      auto_ready_dut_enb => auto_ready_dut_enb,
      cond54 => cond54,
      \data_buf_delay_1_reg[23]_0\(7 downto 0) => \data_buf_delay_1_reg[23]\(7 downto 0),
      \data_buf_delay_1_reg[23]_1\(7 downto 0) => \data_buf_delay_1_reg[23]_0\(7 downto 0),
      \data_out_tmp_reg[23]_0\(7 downto 0) => \data_out_tmp_reg[23]\(7 downto 0),
      \data_reg_reg[23]_0\(7 downto 0) => \data_reg_reg[23]\(7 downto 0),
      enb_gated => enb_gated,
      fifo_rd_ack => fifo_rd_ack,
      \hlength_1_reg[11]_0\(3 downto 0) => \hlength_1_reg[11]\(3 downto 0),
      \hlength_1_reg[12]_0\(0) => \hlength_1_reg[12]\(0),
      \hlength_1_reg[7]_0\(3 downto 0) => \hlength_1_reg[7]\(3 downto 0),
      \numoflines_1_reg[12]_0\(12 downto 0) => \numoflines_1_reg[12]\(12 downto 0),
      out_valid => out_valid,
      out_valid_reg => out_valid_reg,
      out_valid_reg_0 => out_valid_reg_0,
      p_7_in => p_7_in,
      \pixel_counter_reg[8]_0\ => \pixel_counter_reg[8]\,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol,
      stream_in_user_sof => stream_in_user_sof,
      stream_in_user_valid => stream_in_user_valid,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      valid_reg_0 => valid_reg,
      \vlength_1_reg[11]_0\(3 downto 0) => \vlength_1_reg[11]\(3 downto 0),
      \vlength_1_reg[12]_0\(0) => \vlength_1_reg[12]\(0),
      \vlength_1_reg[3]_0\(3 downto 0) => \vlength_1_reg[3]\(3 downto 0),
      \vlength_1_reg[7]_0\(3 downto 0) => \vlength_1_reg[7]\(3 downto 0),
      write_axi_enable => write_axi_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite is
  port (
    FSM_sequential_axi_lite_rstate_reg : out STD_LOGIC;
    write_axi_enable : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    \FSM_onehot_axi_lite_wstate_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_AWREADY : out STD_LOGIC;
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    reset_in : out STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal read_reg_ip_timestamp : STD_LOGIC_VECTOR ( 30 to 30 );
  signal reg_enb_axi4_stream_video_slave_hporch_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_image_height_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_image_width_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_vporch_1_1 : STD_LOGIC;
  signal top_data_write : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_Disparity_ip_axi_lite_module_inst_n_10 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_11 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_12 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_13 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_14 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_15 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_16 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_17 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_18 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_19 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_20 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_22 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_module_inst_n_9 : STD_LOGIC;
  signal write_axi4_stream_video_slave_hporch : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi4_stream_video_slave_vporch : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^write_axi_enable\ : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(12 downto 0);
  write_axi_enable <= \^write_axi_enable\;
u_Disparity_ip_addr_decoder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      E(0) => reg_enb_axi4_stream_video_slave_image_width_1_1,
      Q(12 downto 0) => write_axi4_stream_video_slave_hporch(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(0) => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]\(0),
      \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0) => reg_enb_axi4_stream_video_slave_hporch_1_1,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0) => \^q\(12 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0) => reg_enb_axi4_stream_video_slave_image_height_1_1,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(12 downto 0) => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(12 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(0) => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]\(0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12 downto 0) => write_axi4_stream_video_slave_vporch(12 downto 0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(12) => u_Disparity_ip_axi_lite_module_inst_n_9,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(11) => u_Disparity_ip_axi_lite_module_inst_n_10,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(10) => u_Disparity_ip_axi_lite_module_inst_n_11,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(9) => u_Disparity_ip_axi_lite_module_inst_n_12,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(8) => u_Disparity_ip_axi_lite_module_inst_n_13,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(7) => u_Disparity_ip_axi_lite_module_inst_n_14,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(6) => u_Disparity_ip_axi_lite_module_inst_n_15,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(5) => u_Disparity_ip_axi_lite_module_inst_n_16,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(4) => u_Disparity_ip_axi_lite_module_inst_n_17,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(3) => u_Disparity_ip_axi_lite_module_inst_n_18,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(2) => u_Disparity_ip_axi_lite_module_inst_n_19,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(1) => u_Disparity_ip_axi_lite_module_inst_n_20,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0) => top_data_write(0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_3\(0) => reg_enb_axi4_stream_video_slave_vporch_1_1,
      data_reg_axi_enable_1_1_reg_0 => u_Disparity_ip_axi_lite_module_inst_n_22,
      read_reg_ip_timestamp(0) => read_reg_ip_timestamp(30),
      reset_out => reset_out,
      write_axi_enable => \^write_axi_enable\
    );
u_Disparity_ip_axi_lite_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(13 downto 0),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(13 downto 0),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_RDATA(13 downto 0) => AXI4_Lite_RDATA(13 downto 0),
      \AXI4_Lite_RDATA_tmp_reg[12]_0\(12 downto 0) => write_axi4_stream_video_slave_hporch(12 downto 0),
      \AXI4_Lite_RDATA_tmp_reg[12]_1\(12 downto 0) => write_axi4_stream_video_slave_vporch(12 downto 0),
      \AXI4_Lite_RDATA_tmp_reg[12]_2\(12 downto 0) => \^data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(12 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      E(0) => reg_enb_axi4_stream_video_slave_image_width_1_1,
      \FSM_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0) => \FSM_onehot_axi_lite_wstate_reg[2]\(1 downto 0),
      FSM_sequential_axi_lite_rstate_reg_0 => FSM_sequential_axi_lite_rstate_reg,
      IPCORE_RESETN => IPCORE_RESETN,
      Q(12 downto 0) => \^q\(12 downto 0),
      read_reg_ip_timestamp(0) => read_reg_ip_timestamp(30),
      reset_in => reset_in,
      \wdata_reg[0]_0\ => u_Disparity_ip_axi_lite_module_inst_n_22,
      \wdata_reg[12]_0\(12) => u_Disparity_ip_axi_lite_module_inst_n_9,
      \wdata_reg[12]_0\(11) => u_Disparity_ip_axi_lite_module_inst_n_10,
      \wdata_reg[12]_0\(10) => u_Disparity_ip_axi_lite_module_inst_n_11,
      \wdata_reg[12]_0\(9) => u_Disparity_ip_axi_lite_module_inst_n_12,
      \wdata_reg[12]_0\(8) => u_Disparity_ip_axi_lite_module_inst_n_13,
      \wdata_reg[12]_0\(7) => u_Disparity_ip_axi_lite_module_inst_n_14,
      \wdata_reg[12]_0\(6) => u_Disparity_ip_axi_lite_module_inst_n_15,
      \wdata_reg[12]_0\(5) => u_Disparity_ip_axi_lite_module_inst_n_16,
      \wdata_reg[12]_0\(4) => u_Disparity_ip_axi_lite_module_inst_n_17,
      \wdata_reg[12]_0\(3) => u_Disparity_ip_axi_lite_module_inst_n_18,
      \wdata_reg[12]_0\(2) => u_Disparity_ip_axi_lite_module_inst_n_19,
      \wdata_reg[12]_0\(1) => u_Disparity_ip_axi_lite_module_inst_n_20,
      \wdata_reg[12]_0\(0) => top_data_write(0),
      wr_enb_1_reg_0(0) => reg_enb_axi4_stream_video_slave_vporch_1_1,
      wr_enb_1_reg_1(0) => reg_enb_axi4_stream_video_slave_image_height_1_1,
      wr_enb_1_reg_2(0) => reg_enb_axi4_stream_video_slave_hporch_1_1,
      write_axi_enable => \^write_axi_enable\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data is
  port (
    out_valid : out STD_LOGIC;
    \Out_tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stream_in_user_valid : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    \data_buf_delay_1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal \cache_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[23]\ : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal data_int : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__1_n_0\ : STD_LOGIC;
  signal \^out_valid\ : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_0 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_1 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_2 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_3 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_4 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_5 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_6 : STD_LOGIC;
  signal u_Disparity_ip_fifo_data_classic_ram_n_7 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC_VECTOR ( 23 downto 16 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI4_Stream_Video_Slave_TREADY_INST_0 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cache_valid_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_buf_delay_1[23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \fifo_back_indx[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \fifo_valid_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \out_valid_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of valid_reg_i_1 : label is "soft_lutpair60";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  out_valid <= \^out_valid\;
AXI4_Stream_Video_Slave_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      O => AXI4_Stream_Video_Slave_TREADY
    );
\Out_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => fifo_rd_ack,
      I3 => \^out_valid\,
      O => out_wr_en
    );
\Out_tmp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_7,
      Q => \^q\(0)
    );
\Out_tmp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_6,
      Q => \^q\(1)
    );
\Out_tmp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_5,
      Q => \^q\(2)
    );
\Out_tmp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_4,
      Q => \^q\(3)
    );
\Out_tmp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_3,
      Q => \^q\(4)
    );
\Out_tmp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_2,
      Q => \^q\(5)
    );
\Out_tmp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_1,
      Q => \^q\(6)
    );
\Out_tmp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Disparity_ip_fifo_data_classic_ram_n_0,
      Q => \^q\(7)
    );
\cache_data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => \^out_valid\,
      I3 => fifo_rd_ack,
      O => cache_wr_en
    );
\cache_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(16),
      Q => \cache_data_reg_n_0_[16]\
    );
\cache_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(17),
      Q => \cache_data_reg_n_0_[17]\
    );
\cache_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(18),
      Q => \cache_data_reg_n_0_[18]\
    );
\cache_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(19),
      Q => \cache_data_reg_n_0_[19]\
    );
\cache_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(20),
      Q => \cache_data_reg_n_0_[20]\
    );
\cache_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(21),
      Q => \cache_data_reg_n_0_[21]\
    );
\cache_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(22),
      Q => \cache_data_reg_n_0_[22]\
    );
\cache_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(23),
      Q => \cache_data_reg_n_0_[23]\
    );
\cache_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\data_buf_delay_1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(0),
      O => \Out_tmp_reg[23]_0\(0)
    );
\data_buf_delay_1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(1),
      O => \Out_tmp_reg[23]_0\(1)
    );
\data_buf_delay_1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(2),
      O => \Out_tmp_reg[23]_0\(2)
    );
\data_buf_delay_1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(3),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(3),
      O => \Out_tmp_reg[23]_0\(3)
    );
\data_buf_delay_1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(4),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(4),
      O => \Out_tmp_reg[23]_0\(4)
    );
\data_buf_delay_1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(5),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(5),
      O => \Out_tmp_reg[23]_0\(5)
    );
\data_buf_delay_1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(6),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(6),
      O => \Out_tmp_reg[23]_0\(6)
    );
\data_buf_delay_1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(7),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(7),
      O => \Out_tmp_reg[23]_0\(7)
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => w_mux1,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA55758A"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => w_mux1,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF58F50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC4CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => \^out_valid\,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_valid_i_2__1_n_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__1_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => \^out_valid\,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => \^out_valid\
    );
u_Disparity_ip_fifo_data_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic
     port map (
      ADDRA(1) => \fifo_front_indx_reg_n_0_[1]\,
      ADDRA(0) => \fifo_front_indx_reg_n_0_[0]\,
      AXI4_Stream_Video_Slave_TDATA(11 downto 0) => AXI4_Stream_Video_Slave_TDATA(11 downto 0),
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      D(7) => u_Disparity_ip_fifo_data_classic_ram_n_0,
      D(6) => u_Disparity_ip_fifo_data_classic_ram_n_1,
      D(5) => u_Disparity_ip_fifo_data_classic_ram_n_2,
      D(4) => u_Disparity_ip_fifo_data_classic_ram_n_3,
      D(3) => u_Disparity_ip_fifo_data_classic_ram_n_4,
      D(2) => u_Disparity_ip_fifo_data_classic_ram_n_5,
      D(1) => u_Disparity_ip_fifo_data_classic_ram_n_6,
      D(0) => u_Disparity_ip_fifo_data_classic_ram_n_7,
      IPCORE_CLK => IPCORE_CLK,
      \Out_tmp_reg[23]\(7 downto 0) => w_d2(23 downto 16),
      Q(7) => \cache_data_reg_n_0_[23]\,
      Q(6) => \cache_data_reg_n_0_[22]\,
      Q(5) => \cache_data_reg_n_0_[21]\,
      Q(4) => \cache_data_reg_n_0_[20]\,
      Q(3) => \cache_data_reg_n_0_[19]\,
      Q(2) => \cache_data_reg_n_0_[18]\,
      Q(1) => \cache_data_reg_n_0_[17]\,
      Q(0) => \cache_data_reg_n_0_[16]\,
      cache_valid => cache_valid,
      \data_int_reg[17]_0\ => \fifo_sample_count_reg_n_0_[1]\,
      \data_int_reg[17]_1\ => \fifo_sample_count_reg_n_0_[0]\,
      \data_int_reg[17]_2\ => \fifo_sample_count_reg_n_0_[2]\,
      \data_int_reg[23]_0\(7 downto 0) => data_int(23 downto 16),
      \data_int_reg[23]_1\(7 downto 0) => w_out(23 downto 16),
      w_d1 => w_d1,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => \^out_valid\,
      O => stream_in_user_valid
    );
\w_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => \^out_valid\,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
\w_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(16),
      Q => w_d2(16)
    );
\w_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(17),
      Q => w_d2(17)
    );
\w_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(18),
      Q => w_d2(18)
    );
\w_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(19),
      Q => w_d2(19)
    );
\w_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(20),
      Q => w_d2(20)
    );
\w_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(21),
      Q => w_d2(21)
    );
\w_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(22),
      Q => w_d2(22)
    );
\w_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(23),
      Q => w_d2(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT is
  port (
    out_valid_reg_0 : out STD_LOGIC;
    auto_ready_axi4_stream_video_master : out STD_LOGIC;
    stream_in_user_ready : out STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack_reg : in STD_LOGIC;
    fifo_rd_ack_reg_0 : in STD_LOGIC;
    fifo_rd_ack_reg_1 : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \fifo_back_indx_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT is
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal data_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_out_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__2_n_0\ : STD_LOGIC;
  signal \^out_valid_reg_0\ : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of auto_ready_dut_enb_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cache_valid_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fifo_valid_i_2__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_valid_i_1__2\ : label is "soft_lutpair32";
begin
  out_valid_reg_0 <= \^out_valid_reg_0\;
\Out_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => \^out_valid_reg_0\,
      O => out_wr_en
    );
\Out_tmp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(0),
      Q => AXI4_Stream_Video_Master_TDATA(0)
    );
\Out_tmp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(10),
      Q => AXI4_Stream_Video_Master_TDATA(10)
    );
\Out_tmp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(11),
      Q => AXI4_Stream_Video_Master_TDATA(11)
    );
\Out_tmp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(12),
      Q => AXI4_Stream_Video_Master_TDATA(12)
    );
\Out_tmp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(13),
      Q => AXI4_Stream_Video_Master_TDATA(13)
    );
\Out_tmp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(14),
      Q => AXI4_Stream_Video_Master_TDATA(14)
    );
\Out_tmp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(15),
      Q => AXI4_Stream_Video_Master_TDATA(15)
    );
\Out_tmp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(16),
      Q => AXI4_Stream_Video_Master_TDATA(16)
    );
\Out_tmp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(17),
      Q => AXI4_Stream_Video_Master_TDATA(17)
    );
\Out_tmp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(18),
      Q => AXI4_Stream_Video_Master_TDATA(18)
    );
\Out_tmp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(19),
      Q => AXI4_Stream_Video_Master_TDATA(19)
    );
\Out_tmp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(1),
      Q => AXI4_Stream_Video_Master_TDATA(1)
    );
\Out_tmp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(20),
      Q => AXI4_Stream_Video_Master_TDATA(20)
    );
\Out_tmp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(21),
      Q => AXI4_Stream_Video_Master_TDATA(21)
    );
\Out_tmp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(22),
      Q => AXI4_Stream_Video_Master_TDATA(22)
    );
\Out_tmp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(23),
      Q => AXI4_Stream_Video_Master_TDATA(23)
    );
\Out_tmp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(24),
      Q => AXI4_Stream_Video_Master_TDATA(24)
    );
\Out_tmp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(25),
      Q => AXI4_Stream_Video_Master_TDATA(25)
    );
\Out_tmp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(26),
      Q => AXI4_Stream_Video_Master_TDATA(26)
    );
\Out_tmp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(27),
      Q => AXI4_Stream_Video_Master_TDATA(27)
    );
\Out_tmp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(28),
      Q => AXI4_Stream_Video_Master_TDATA(28)
    );
\Out_tmp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(29),
      Q => AXI4_Stream_Video_Master_TDATA(29)
    );
\Out_tmp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(2),
      Q => AXI4_Stream_Video_Master_TDATA(2)
    );
\Out_tmp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(30),
      Q => AXI4_Stream_Video_Master_TDATA(30)
    );
\Out_tmp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(31),
      Q => AXI4_Stream_Video_Master_TDATA(31)
    );
\Out_tmp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(3),
      Q => AXI4_Stream_Video_Master_TDATA(3)
    );
\Out_tmp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(4),
      Q => AXI4_Stream_Video_Master_TDATA(4)
    );
\Out_tmp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(5),
      Q => AXI4_Stream_Video_Master_TDATA(5)
    );
\Out_tmp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(6),
      Q => AXI4_Stream_Video_Master_TDATA(6)
    );
\Out_tmp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(7),
      Q => AXI4_Stream_Video_Master_TDATA(7)
    );
\Out_tmp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(8),
      Q => AXI4_Stream_Video_Master_TDATA(8)
    );
\Out_tmp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(9),
      Q => AXI4_Stream_Video_Master_TDATA(9)
    );
auto_ready_dut_enb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      O => auto_ready_axi4_stream_video_master
    );
\cache_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => \^out_valid_reg_0\,
      I3 => AXI4_Stream_Video_Master_TREADY,
      O => cache_wr_en
    );
\cache_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(0),
      Q => cache_data(0)
    );
\cache_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(10),
      Q => cache_data(10)
    );
\cache_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(11),
      Q => cache_data(11)
    );
\cache_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(12),
      Q => cache_data(12)
    );
\cache_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(13),
      Q => cache_data(13)
    );
\cache_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(14),
      Q => cache_data(14)
    );
\cache_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(15),
      Q => cache_data(15)
    );
\cache_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(16),
      Q => cache_data(16)
    );
\cache_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(17),
      Q => cache_data(17)
    );
\cache_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(18),
      Q => cache_data(18)
    );
\cache_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(19),
      Q => cache_data(19)
    );
\cache_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(1),
      Q => cache_data(1)
    );
\cache_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(20),
      Q => cache_data(20)
    );
\cache_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(21),
      Q => cache_data(21)
    );
\cache_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(22),
      Q => cache_data(22)
    );
\cache_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(23),
      Q => cache_data(23)
    );
\cache_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(24),
      Q => cache_data(24)
    );
\cache_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(25),
      Q => cache_data(25)
    );
\cache_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(26),
      Q => cache_data(26)
    );
\cache_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(27),
      Q => cache_data(27)
    );
\cache_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(28),
      Q => cache_data(28)
    );
\cache_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(29),
      Q => cache_data(29)
    );
\cache_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(2),
      Q => cache_data(2)
    );
\cache_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(30),
      Q => cache_data(30)
    );
\cache_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(31),
      Q => cache_data(31)
    );
\cache_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(3),
      Q => cache_data(3)
    );
\cache_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(4),
      Q => cache_data(4)
    );
\cache_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(5),
      Q => cache_data(5)
    );
\cache_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(6),
      Q => cache_data(6)
    );
\cache_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(7),
      Q => cache_data(7)
    );
\cache_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(8),
      Q => cache_data(8)
    );
\cache_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(9),
      Q => cache_data(9)
    );
\cache_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => \^out_valid_reg_0\,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => adapter_in_enable,
      I4 => adapter_in_valid_out,
      I5 => wr_addr(0),
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => wr_addr(0),
      I1 => \fifo_back_indx_reg[1]_0\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => wr_addr(1),
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => wr_addr(0)
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => wr_addr(1)
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => rd_addr(0),
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_addr(0),
      I1 => w_mux1,
      I2 => rd_addr(1),
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => rd_addr(0)
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => rd_addr(1)
    );
fifo_rd_ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070007070707"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => fifo_rd_ack_reg,
      I4 => fifo_rd_ack_reg_0,
      I5 => fifo_rd_ack_reg_1,
      O => stream_in_user_ready
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888877777F778088"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => w_mux1,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF58F50AF50AF50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC4CCC6CCC6CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => \^out_valid_reg_0\,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_valid_i_2__2_n_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__2_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => \^out_valid_reg_0\,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => \^out_valid_reg_0\
    );
u_Disparity_ip_fifo_data_OUT_classic_ram_generic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3
     port map (
      ADDRA(1 downto 0) => rd_addr(1 downto 0),
      ADDRD(1 downto 0) => wr_addr(1 downto 0),
      D(31 downto 0) => data_out_next(31 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      \Out_tmp_reg[31]\(31 downto 0) => w_d2(31 downto 0),
      Q(31 downto 0) => cache_data(31 downto 0),
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      cache_valid => cache_valid,
      \data_int_reg[1]_0\ => \fifo_sample_count_reg_n_0_[1]\,
      \data_int_reg[1]_1\ => \fifo_sample_count_reg_n_0_[0]\,
      \data_int_reg[1]_2\ => \fifo_sample_count_reg_n_0_[2]\,
      \data_int_reg[31]_0\(31 downto 0) => data_int(31 downto 0),
      \data_int_reg[31]_1\(31 downto 0) => w_out(31 downto 0),
      user_pixel(30 downto 0) => user_pixel(30 downto 0),
      w_d1 => w_d1
    );
\w_d1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => \^out_valid_reg_0\,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
\w_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(0),
      Q => w_d2(0)
    );
\w_d2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(10),
      Q => w_d2(10)
    );
\w_d2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(11),
      Q => w_d2(11)
    );
\w_d2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(12),
      Q => w_d2(12)
    );
\w_d2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(13),
      Q => w_d2(13)
    );
\w_d2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(14),
      Q => w_d2(14)
    );
\w_d2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(15),
      Q => w_d2(15)
    );
\w_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(16),
      Q => w_d2(16)
    );
\w_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(17),
      Q => w_d2(17)
    );
\w_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(18),
      Q => w_d2(18)
    );
\w_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(19),
      Q => w_d2(19)
    );
\w_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(1),
      Q => w_d2(1)
    );
\w_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(20),
      Q => w_d2(20)
    );
\w_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(21),
      Q => w_d2(21)
    );
\w_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(22),
      Q => w_d2(22)
    );
\w_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(23),
      Q => w_d2(23)
    );
\w_d2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(24),
      Q => w_d2(24)
    );
\w_d2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(25),
      Q => w_d2(25)
    );
\w_d2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(26),
      Q => w_d2(26)
    );
\w_d2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(27),
      Q => w_d2(27)
    );
\w_d2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(28),
      Q => w_d2(28)
    );
\w_d2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(29),
      Q => w_d2(29)
    );
\w_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(2),
      Q => w_d2(2)
    );
\w_d2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(30),
      Q => w_d2(30)
    );
\w_d2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(31),
      Q => w_d2(31)
    );
\w_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(3),
      Q => w_d2(3)
    );
\w_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(4),
      Q => w_d2(4)
    );
\w_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(5),
      Q => w_d2(5)
    );
\w_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(6),
      Q => w_d2(6)
    );
\w_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(7),
      Q => w_d2(7)
    );
\w_d2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(8),
      Q => w_d2(8)
    );
\w_d2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(9),
      Q => w_d2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol is
  port (
    stream_in_user_eol : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol is
  signal Out_rsvd_i_2_n_0 : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal fifo_valid_i_2_n_0 : STD_LOGIC;
  signal out_valid_0 : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^stream_in_user_eol\ : STD_LOGIC;
  signal u_Disparity_ip_fifo_eol_classic_ram_n_0 : STD_LOGIC;
  signal u_Disparity_ip_fifo_eol_classic_ram_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Out_rsvd_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of cache_valid_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of fifo_valid_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of hend_output_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of out_valid_i_1 : label is "soft_lutpair65";
begin
  stream_in_user_eol <= \^stream_in_user_eol\;
Out_rsvd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_valid_0,
      I1 => fifo_rd_ack,
      O => Out_rsvd_i_2_n_0
    );
Out_rsvd_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_eol_classic_ram_n_2,
      Q => \^stream_in_user_eol\
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_eol_classic_ram_n_0,
      Q => cache_data
    );
cache_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_rd_ack,
      I2 => out_valid_0,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => wr_addr(0),
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => wr_addr(0),
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => wr_addr(1),
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => wr_addr(0)
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => wr_addr(1)
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => rd_addr(0),
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_addr(0),
      I1 => w_mux1,
      I2 => rd_addr(1),
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => rd_addr(0)
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => rd_addr(1)
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA55758A"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => w_mux1,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF58F50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC4CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
fifo_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF40007FFF7FFF"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => out_valid_0,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => fifo_valid_i_2_n_0,
      O => Q_next_1
    );
fifo_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => fifo_valid_i_2_n_0
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
hend_output_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stream_in_user_eol\,
      I1 => out_valid,
      I2 => fifo_rd_ack,
      O => p_7_in
    );
out_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => out_valid_0,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid_0
    );
u_Disparity_ip_fifo_eol_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0
     port map (
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      Out_rsvd_reg => Out_rsvd_i_2_n_0,
      cache_data => cache_data,
      cache_data_reg => u_Disparity_ip_fifo_eol_classic_ram_n_2,
      cache_valid => cache_valid,
      data_int_reg_0 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[2]\,
      fifo_rd_ack => fifo_rd_ack,
      fifo_valid => fifo_valid,
      fifo_valid_reg => u_Disparity_ip_fifo_eol_classic_ram_n_0,
      out_valid_0 => out_valid_0,
      rd_addr(1 downto 0) => rd_addr(1 downto 0),
      stream_in_user_eol => \^stream_in_user_eol\,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1 downto 0) => wr_addr(1 downto 0)
    );
w_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => out_valid_0,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out is
  port (
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_ctrl_hEnd : in STD_LOGIC;
    \fifo_back_indx_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out is
  signal \^axi4_stream_video_master_tlast\ : STD_LOGIC;
  signal \Out_rsvd_i_2__1_n_0\ : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__3_n_0\ : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal u_Disparity_ip_fifo_eol_out_classic_ram_n_0 : STD_LOGIC;
  signal u_Disparity_ip_fifo_eol_out_classic_ram_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_valid_i_1__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out_valid_i_1__3\ : label is "soft_lutpair35";
begin
  AXI4_Stream_Video_Master_TLAST <= \^axi4_stream_video_master_tlast\;
\Out_rsvd_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      O => \Out_rsvd_i_2__1_n_0\
    );
Out_rsvd_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_eol_out_classic_ram_n_2,
      Q => \^axi4_stream_video_master_tlast\
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_eol_out_classic_ram_n_0,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => out_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => adapter_in_enable,
      I4 => adapter_in_valid_out,
      I5 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => \fifo_back_indx_reg[1]_0\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => w_mux1,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888877777F778088"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => w_mux1,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF58F50AF50AF50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC4CCC6CCC6CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF40007FFF7FFF"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_valid_i_2__3_n_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__3_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => out_valid,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Disparity_ip_fifo_eol_out_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2
     port map (
      AXI4_Stream_Video_Master_TLAST => \^axi4_stream_video_master_tlast\,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      IPCORE_CLK => IPCORE_CLK,
      Out_rsvd_reg => \Out_rsvd_i_2__1_n_0\,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      cache_data_reg => u_Disparity_ip_fifo_eol_out_classic_ram_n_2,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      data_int_reg_0 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[2]\,
      fifo_valid => fifo_valid,
      fifo_valid_reg => u_Disparity_ip_fifo_eol_out_classic_ram_n_0,
      out_valid => out_valid,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      user_ctrl_hEnd => user_ctrl_hEnd,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => out_valid,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof is
  port (
    stream_in_user_sof : out STD_LOGIC;
    cond54 : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof is
  signal \Out_rsvd_i_2__0_n_0\ : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__0_n_0\ : STD_LOGIC;
  signal out_valid_0 : STD_LOGIC;
  signal \^stream_in_user_sof\ : STD_LOGIC;
  signal u_Disparity_ip_fifo_sof_classic_ram_n_0 : STD_LOGIC;
  signal u_Disparity_ip_fifo_sof_classic_ram_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_rsvd_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cache_valid_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of cond10_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fifo_valid_i_2__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \out_valid_i_1__0\ : label is "soft_lutpair70";
begin
  stream_in_user_sof <= \^stream_in_user_sof\;
\Out_rsvd_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_valid_0,
      I1 => fifo_rd_ack,
      O => \Out_rsvd_i_2__0_n_0\
    );
Out_rsvd_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_sof_classic_ram_n_2,
      Q => \^stream_in_user_sof\
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_sof_classic_ram_n_0,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_rd_ack,
      I2 => out_valid_0,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
cond10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stream_in_user_sof\,
      I1 => out_valid,
      I2 => fifo_rd_ack,
      O => cond54
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => w_mux1,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA55758A"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => w_mux1,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF58F50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC4CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => AXI4_Stream_Video_Slave_TVALID,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => out_valid_0,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_valid_i_2__0_n_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__0_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => out_valid_0,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid_0
    );
u_Disparity_ip_fifo_sof_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit
     port map (
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      Out_rsvd_reg => \Out_rsvd_i_2__0_n_0\,
      cache_data_reg => u_Disparity_ip_fifo_sof_classic_ram_n_2,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      data_int_reg_0 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[2]\,
      fifo_rd_ack => fifo_rd_ack,
      fifo_valid => fifo_valid,
      fifo_valid_reg => u_Disparity_ip_fifo_sof_classic_ram_n_0,
      out_valid_0 => out_valid_0,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      stream_in_user_sof => \^stream_in_user_sof\,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => out_valid_0,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out is
  port (
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC;
    \fifo_back_indx_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out is
  signal \^axi4_stream_video_master_tuser\ : STD_LOGIC;
  signal \Out_rsvd_i_2__2_n_0\ : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__4_n_0\ : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_0 : STD_LOGIC;
  signal u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_mux1 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_valid_i_1__4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_valid_i_1__4\ : label is "soft_lutpair37";
begin
  AXI4_Stream_Video_Master_TUSER <= \^axi4_stream_video_master_tuser\;
\Out_rsvd_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      O => \Out_rsvd_i_2__2_n_0\
    );
Out_rsvd_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_2,
      Q => \^axi4_stream_video_master_tuser\
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_0,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => cache_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => out_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => adapter_in_enable,
      I4 => adapter_in_valid_out,
      I5 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => \fifo_back_indx_reg[1]_0\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => w_mux1,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888877777F778088"
    )
        port map (
      I0 => adapter_in_valid_out,
      I1 => adapter_in_enable,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => w_mux1,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF58F50AF50AF50A"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC4CCC6CCC6CCC6"
    )
        port map (
      I0 => w_mux1,
      I1 => \fifo_sample_count_reg_n_0_[2]\,
      I2 => \fifo_sample_count_reg_n_0_[0]\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => adapter_in_enable,
      I5 => adapter_in_valid_out,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF40007FFF7FFF"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => cache_valid,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_valid_i_2__4_n_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__4_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => out_valid,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Disparity_ip_fifo_sof_out_classic_ram_singlebit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1
     port map (
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => \^axi4_stream_video_master_tuser\,
      IPCORE_CLK => IPCORE_CLK,
      Out_rsvd_reg => \Out_rsvd_i_2__2_n_0\,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      cache_data_reg => u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_2,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      data_int_reg_0 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[2]\,
      fifo_valid => fifo_valid,
      fifo_valid_reg => u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_0,
      out_valid => out_valid,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      user_ctrl_vStart => user_ctrl_vStart,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      I3 => cache_valid,
      I4 => out_valid,
      I5 => fifo_valid,
      O => w_mux1
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_mux1,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT is
  port (
    \Delay57_reg_reg[8]_59\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    enb_gated : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adapter_in_enable : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    \Bit_Concat_out1_last_value_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT is
begin
u_CensusTransform: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform
     port map (
      \Bit_Concat_out1_last_value_reg[30]_0\(0) => \Bit_Concat_out1_last_value_reg[30]\(0),
      CO(0) => CO(0),
      D(29 downto 0) => D(29 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c_0\(7 downto 0) => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\(7 downto 0),
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      Q(0) => Q(0),
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      enb_gated => enb_gated,
      reset_out => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master is
  port (
    out_valid_reg : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    auto_ready_axi4_stream_video_master : out STD_LOGIC;
    stream_in_user_ready : out STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack_reg : in STD_LOGIC;
    fifo_rd_ack_reg_0 : in STD_LOGIC;
    fifo_rd_ack_reg_1 : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    adapter_in_enable : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 30 downto 0 );
    user_ctrl_hEnd : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC;
    \fifo_back_indx_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master is
begin
u_Disparity_ip_fifo_data_OUT_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT
     port map (
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      IPCORE_CLK => IPCORE_CLK,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      auto_ready_axi4_stream_video_master => auto_ready_axi4_stream_video_master,
      \fifo_back_indx_reg[1]_0\ => \fifo_back_indx_reg[1]\,
      fifo_rd_ack_reg => fifo_rd_ack_reg,
      fifo_rd_ack_reg_0 => fifo_rd_ack_reg_0,
      fifo_rd_ack_reg_1 => fifo_rd_ack_reg_1,
      out_valid_reg_0 => out_valid_reg,
      reset_out => reset_out,
      stream_in_user_ready => stream_in_user_ready,
      user_pixel(30 downto 0) => user_pixel(30 downto 0)
    );
u_Disparity_ip_fifo_eol_out_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out
     port map (
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      IPCORE_CLK => IPCORE_CLK,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      \fifo_back_indx_reg[1]_0\ => \fifo_back_indx_reg[1]\,
      reset_out => reset_out,
      user_ctrl_hEnd => user_ctrl_hEnd
    );
u_Disparity_ip_fifo_sof_out_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out
     port map (
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      IPCORE_CLK => IPCORE_CLK,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      \fifo_back_indx_reg[1]_0\ => \fifo_back_indx_reg[1]\,
      reset_out => reset_out,
      user_ctrl_vStart => user_ctrl_vStart
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave is
  port (
    adapter_in_enable : out STD_LOGIC;
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    adapter_in_valid_out : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    \pixel_counter_reg[8]\ : out STD_LOGIC;
    out_valid_reg_0 : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    enb_gated : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapter_in_enable_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_user_ready : in STD_LOGIC;
    auto_ready_axi4_stream_video_master : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    write_axi_enable : in STD_LOGIC;
    auto_ready_dut_enb : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bit_Concat_out1_last_value_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay57_reg_reg[8]_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave is
  signal Out_tmp : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \^adapter_in_enable\ : STD_LOGIC;
  signal data_buf : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal data_buf_delay1 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal fifo_rd_ack : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal stream_in_user_eol : STD_LOGIC;
  signal stream_in_user_sof : STD_LOGIC;
  signal stream_in_user_valid : STD_LOGIC;
  signal \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54\ : STD_LOGIC;
  signal \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in\ : STD_LOGIC;
begin
  adapter_in_enable <= \^adapter_in_enable\;
adapter_in_enable_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => auto_ready_axi4_stream_video_master,
      Q => \^adapter_in_enable\
    );
fifo_rd_ack_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => stream_in_user_ready,
      Q => fifo_rd_ack
    );
u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in
     port map (
      \Bit_Concat_out1_last_value_reg[30]\(0) => \Bit_Concat_out1_last_value_reg[30]\(0),
      CO(0) => CO(0),
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      E(0) => \^adapter_in_enable\,
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => Q(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      adapter_in_enable_reg => adapter_in_enable_reg_0,
      auto_ready_dut_enb => auto_ready_dut_enb,
      cond54 => \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54\,
      \data_buf_delay_1_reg[23]\(7 downto 0) => data_buf_delay1(23 downto 16),
      \data_buf_delay_1_reg[23]_0\(7 downto 0) => data_buf(23 downto 16),
      \data_out_tmp_reg[23]\(7 downto 0) => \data_out_tmp_reg[23]\(7 downto 0),
      \data_reg_reg[23]\(7 downto 0) => Out_tmp(23 downto 16),
      enb_gated => enb_gated,
      fifo_rd_ack => fifo_rd_ack,
      \hlength_1_reg[11]\(3 downto 0) => \hlength_1_reg[11]\(3 downto 0),
      \hlength_1_reg[12]\(0) => \hlength_1_reg[12]\(0),
      \hlength_1_reg[7]\(3 downto 0) => \hlength_1_reg[7]\(3 downto 0),
      \numoflines_1_reg[12]\(12 downto 0) => \numoflines_1_reg[12]\(12 downto 0),
      out_valid => out_valid,
      out_valid_reg => out_valid_reg,
      out_valid_reg_0 => out_valid_reg_0,
      p_7_in => \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in\,
      \pixel_counter_reg[8]\ => \pixel_counter_reg[8]\,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol,
      stream_in_user_sof => stream_in_user_sof,
      stream_in_user_valid => stream_in_user_valid,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      valid_reg => adapter_in_valid_out,
      \vlength_1_reg[11]\(3 downto 0) => \vlength_1_reg[11]\(3 downto 0),
      \vlength_1_reg[12]\(0) => \vlength_1_reg[12]\(0),
      \vlength_1_reg[3]\(3 downto 0) => \vlength_1_reg[3]\(3 downto 0),
      \vlength_1_reg[7]\(3 downto 0) => \vlength_1_reg[7]\(3 downto 0),
      write_axi_enable => write_axi_enable
    );
u_Disparity_ip_fifo_data_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data
     port map (
      AXI4_Stream_Video_Slave_TDATA(11 downto 0) => AXI4_Stream_Video_Slave_TDATA(11 downto 0),
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      \Out_tmp_reg[23]_0\(7 downto 0) => data_buf(23 downto 16),
      Q(7 downto 0) => Out_tmp(23 downto 16),
      \data_buf_delay_1_reg[23]\(7 downto 0) => data_buf_delay1(23 downto 16),
      fifo_rd_ack => fifo_rd_ack,
      out_valid => out_valid,
      reset_out => reset_out,
      stream_in_user_valid => stream_in_user_valid
    );
u_Disparity_ip_fifo_eol_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol
     port map (
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      fifo_rd_ack => fifo_rd_ack,
      out_valid => out_valid,
      p_7_in => \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in\,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol
    );
u_Disparity_ip_fifo_sof_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof
     port map (
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      cond54 => \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54\,
      fifo_rd_ack => fifo_rd_ack,
      out_valid => out_valid,
      reset_out => reset_out,
      stream_in_user_sof => stream_in_user_sof
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut is
  port (
    \Delay57_reg_reg[8]_59\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    enb_gated : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adapter_in_enable : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    \Bit_Concat_out1_last_value_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut is
begin
u_Disparity_ip_src_DisparityCT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT
     port map (
      \Bit_Concat_out1_last_value_reg[30]\(0) => \Bit_Concat_out1_last_value_reg[30]\(0),
      CO(0) => CO(0),
      D(29 downto 0) => D(29 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\(7 downto 0) => \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\(7 downto 0),
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      Q(0) => Q(0),
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      enb_gated => enb_gated,
      reset_out => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip is
  port (
    AXI4_Lite_RVALID : out STD_LOGIC;
    AXI4_Lite_BVALID : out STD_LOGIC;
    AXI4_Lite_WREADY : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    AXI4_Lite_AWREADY : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip is
  signal Bit_Concat_out1_last_value : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \Delay57_reg_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Relational_Operator_relop1 : STD_LOGIC;
  signal adapter_in_enable : STD_LOGIC;
  signal adapter_in_valid_out : STD_LOGIC;
  signal auto_ready_dut_enb : STD_LOGIC;
  signal frameOut_sig : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal reset : STD_LOGIC;
  signal reset_in : STD_LOGIC;
  signal stream_in_user_ready : STD_LOGIC;
  signal top_user_ctrl_hEnd_1 : STD_LOGIC;
  signal top_user_ctrl_vStart_1 : STD_LOGIC;
  signal top_user_pixel : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal u_Disparity_ip_axi4_stream_video_master_inst_n_3 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_10 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_11 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_12 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_13 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_14 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_4 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_5 : STD_LOGIC;
  signal u_Disparity_ip_axi4_stream_video_slave_inst_n_6 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_32 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_33 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_34 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_35 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_36 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_37 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_38 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_39 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_40 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_41 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_42 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_43 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_44 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_45 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_46 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_47 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_48 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_49 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_50 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_51 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_52 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_53 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_54 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_55 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_56 : STD_LOGIC;
  signal u_Disparity_ip_axi_lite_inst_n_57 : STD_LOGIC;
  signal \u_Disparity_ip_src_DisparityCT/u_CensusTransform/enb_gated\ : STD_LOGIC;
  signal write_axi4_stream_video_slave_image_height : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi4_stream_video_slave_image_width : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi_enable : STD_LOGIC;
begin
auto_ready_dut_enb_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset,
      D => u_Disparity_ip_axi4_stream_video_master_inst_n_3,
      Q => auto_ready_dut_enb
    );
u_Disparity_ip_axi4_stream_video_master_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master
     port map (
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      IPCORE_CLK => IPCORE_CLK,
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      auto_ready_axi4_stream_video_master => u_Disparity_ip_axi4_stream_video_master_inst_n_3,
      \fifo_back_indx_reg[1]\ => u_Disparity_ip_axi4_stream_video_slave_inst_n_10,
      fifo_rd_ack_reg => u_Disparity_ip_axi4_stream_video_slave_inst_n_6,
      fifo_rd_ack_reg_0 => u_Disparity_ip_axi4_stream_video_slave_inst_n_4,
      fifo_rd_ack_reg_1 => u_Disparity_ip_axi4_stream_video_slave_inst_n_5,
      out_valid_reg => out_valid_reg,
      reset_out => reset,
      stream_in_user_ready => stream_in_user_ready,
      user_ctrl_hEnd => top_user_ctrl_hEnd_1,
      user_ctrl_vStart => top_user_ctrl_vStart_1,
      user_pixel(30 downto 0) => frameOut_sig(30 downto 0)
    );
u_Disparity_ip_axi4_stream_video_slave_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave
     port map (
      AXI4_Stream_Video_Slave_TDATA(11 downto 0) => AXI4_Stream_Video_Slave_TDATA(11 downto 0),
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      \Bit_Concat_out1_last_value_reg[30]\(0) => Bit_Concat_out1_last_value(30),
      CO(0) => Relational_Operator_relop1,
      D(0) => frameOut_sig(30),
      DI(3) => u_Disparity_ip_axi4_stream_video_slave_inst_n_11,
      DI(2) => u_Disparity_ip_axi4_stream_video_slave_inst_n_12,
      DI(1) => u_Disparity_ip_axi4_stream_video_slave_inst_n_13,
      DI(0) => u_Disparity_ip_axi4_stream_video_slave_inst_n_14,
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => write_axi4_stream_video_slave_image_width(12 downto 0),
      S(3) => u_Disparity_ip_axi_lite_inst_n_34,
      S(2) => u_Disparity_ip_axi_lite_inst_n_35,
      S(1) => u_Disparity_ip_axi_lite_inst_n_36,
      S(0) => u_Disparity_ip_axi_lite_inst_n_37,
      adapter_in_enable => adapter_in_enable,
      adapter_in_enable_reg_0 => u_Disparity_ip_axi4_stream_video_slave_inst_n_10,
      adapter_in_valid_out => adapter_in_valid_out,
      auto_ready_axi4_stream_video_master => u_Disparity_ip_axi4_stream_video_master_inst_n_3,
      auto_ready_dut_enb => auto_ready_dut_enb,
      \data_out_tmp_reg[23]\(7 downto 0) => top_user_pixel(23 downto 16),
      enb_gated => \u_Disparity_ip_src_DisparityCT/u_CensusTransform/enb_gated\,
      \hlength_1_reg[11]\(3) => u_Disparity_ip_axi_lite_inst_n_42,
      \hlength_1_reg[11]\(2) => u_Disparity_ip_axi_lite_inst_n_43,
      \hlength_1_reg[11]\(1) => u_Disparity_ip_axi_lite_inst_n_44,
      \hlength_1_reg[11]\(0) => u_Disparity_ip_axi_lite_inst_n_45,
      \hlength_1_reg[12]\(0) => u_Disparity_ip_axi_lite_inst_n_32,
      \hlength_1_reg[7]\(3) => u_Disparity_ip_axi_lite_inst_n_38,
      \hlength_1_reg[7]\(2) => u_Disparity_ip_axi_lite_inst_n_39,
      \hlength_1_reg[7]\(1) => u_Disparity_ip_axi_lite_inst_n_40,
      \hlength_1_reg[7]\(0) => u_Disparity_ip_axi_lite_inst_n_41,
      \numoflines_1_reg[12]\(12 downto 0) => write_axi4_stream_video_slave_image_height(12 downto 0),
      out_valid_reg => u_Disparity_ip_axi4_stream_video_slave_inst_n_4,
      out_valid_reg_0 => u_Disparity_ip_axi4_stream_video_slave_inst_n_6,
      \pixel_counter_reg[8]\ => u_Disparity_ip_axi4_stream_video_slave_inst_n_5,
      reset_out => reset,
      stream_in_user_ready => stream_in_user_ready,
      user_ctrl_hEnd => top_user_ctrl_hEnd_1,
      user_ctrl_vStart => top_user_ctrl_vStart_1,
      \vlength_1_reg[11]\(3) => u_Disparity_ip_axi_lite_inst_n_54,
      \vlength_1_reg[11]\(2) => u_Disparity_ip_axi_lite_inst_n_55,
      \vlength_1_reg[11]\(1) => u_Disparity_ip_axi_lite_inst_n_56,
      \vlength_1_reg[11]\(0) => u_Disparity_ip_axi_lite_inst_n_57,
      \vlength_1_reg[12]\(0) => u_Disparity_ip_axi_lite_inst_n_33,
      \vlength_1_reg[3]\(3) => u_Disparity_ip_axi_lite_inst_n_46,
      \vlength_1_reg[3]\(2) => u_Disparity_ip_axi_lite_inst_n_47,
      \vlength_1_reg[3]\(1) => u_Disparity_ip_axi_lite_inst_n_48,
      \vlength_1_reg[3]\(0) => u_Disparity_ip_axi_lite_inst_n_49,
      \vlength_1_reg[7]\(3) => u_Disparity_ip_axi_lite_inst_n_50,
      \vlength_1_reg[7]\(2) => u_Disparity_ip_axi_lite_inst_n_51,
      \vlength_1_reg[7]\(1) => u_Disparity_ip_axi_lite_inst_n_52,
      \vlength_1_reg[7]\(0) => u_Disparity_ip_axi_lite_inst_n_53,
      write_axi_enable => write_axi_enable
    );
u_Disparity_ip_axi_lite_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(13 downto 0),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(13 downto 0),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_RDATA(13 downto 0) => AXI4_Lite_RDATA(13 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      \FSM_onehot_axi_lite_wstate_reg[2]\(1) => AXI4_Lite_BVALID,
      \FSM_onehot_axi_lite_wstate_reg[2]\(0) => AXI4_Lite_WREADY,
      FSM_sequential_axi_lite_rstate_reg => AXI4_Lite_RVALID,
      IPCORE_RESETN => IPCORE_RESETN,
      Q(12 downto 0) => write_axi4_stream_video_slave_image_height(12 downto 0),
      S(3) => u_Disparity_ip_axi_lite_inst_n_34,
      S(2) => u_Disparity_ip_axi_lite_inst_n_35,
      S(1) => u_Disparity_ip_axi_lite_inst_n_36,
      S(0) => u_Disparity_ip_axi_lite_inst_n_37,
      \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]\(0) => u_Disparity_ip_axi_lite_inst_n_32,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(3) => u_Disparity_ip_axi_lite_inst_n_54,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(2) => u_Disparity_ip_axi_lite_inst_n_55,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(1) => u_Disparity_ip_axi_lite_inst_n_56,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(0) => u_Disparity_ip_axi_lite_inst_n_57,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(3) => u_Disparity_ip_axi_lite_inst_n_46,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(2) => u_Disparity_ip_axi_lite_inst_n_47,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(1) => u_Disparity_ip_axi_lite_inst_n_48,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(0) => u_Disparity_ip_axi_lite_inst_n_49,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(3) => u_Disparity_ip_axi_lite_inst_n_50,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(2) => u_Disparity_ip_axi_lite_inst_n_51,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(1) => u_Disparity_ip_axi_lite_inst_n_52,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(0) => u_Disparity_ip_axi_lite_inst_n_53,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(3) => u_Disparity_ip_axi_lite_inst_n_42,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(2) => u_Disparity_ip_axi_lite_inst_n_43,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(1) => u_Disparity_ip_axi_lite_inst_n_44,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(0) => u_Disparity_ip_axi_lite_inst_n_45,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(12 downto 0) => write_axi4_stream_video_slave_image_width(12 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(3) => u_Disparity_ip_axi_lite_inst_n_38,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(2) => u_Disparity_ip_axi_lite_inst_n_39,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(1) => u_Disparity_ip_axi_lite_inst_n_40,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(0) => u_Disparity_ip_axi_lite_inst_n_41,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]\(0) => u_Disparity_ip_axi_lite_inst_n_33,
      reset_in => reset_in,
      reset_out => reset,
      write_axi_enable => write_axi_enable
    );
u_Disparity_ip_dut_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut
     port map (
      \Bit_Concat_out1_last_value_reg[30]\(0) => frameOut_sig(30),
      CO(0) => Relational_Operator_relop1,
      D(29 downto 0) => frameOut_sig(29 downto 0),
      DI(3) => u_Disparity_ip_axi4_stream_video_slave_inst_n_11,
      DI(2) => u_Disparity_ip_axi4_stream_video_slave_inst_n_12,
      DI(1) => u_Disparity_ip_axi4_stream_video_slave_inst_n_13,
      DI(0) => u_Disparity_ip_axi4_stream_video_slave_inst_n_14,
      \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_Delay2_reg_reg_c_6_c\(7 downto 0) => top_user_pixel(23 downto 16),
      \Delay57_reg_reg[8]_59\(7 downto 0) => \Delay57_reg_reg[8]_59\(7 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      Q(0) => Bit_Concat_out1_last_value(30),
      adapter_in_enable => adapter_in_enable,
      adapter_in_valid_out => adapter_in_valid_out,
      enb_gated => \u_Disparity_ip_src_DisparityCT/u_CensusTransform/enb_gated\,
      reset_out => reset
    );
u_Disparity_ip_reset_sync_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync
     port map (
      IPCORE_CLK => IPCORE_CLK,
      reset_in => reset_in,
      reset_out => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    IPCORE_CLK : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    AXI4_Lite_ARESETN : in STD_LOGIC;
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Stream_Video_Master_TVALID : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    AXI4_Lite_AWREADY : out STD_LOGIC;
    AXI4_Lite_WREADY : out STD_LOGIC;
    AXI4_Lite_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_BVALID : out STD_LOGIC;
    AXI4_Lite_ARREADY : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_RVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_Disparity_ip_0_0,Disparity_ip,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Disparity_ip,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi4_lite_rdata\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of AXI4_Lite_ACLK : signal is "xilinx.com:signal:clock:1.0 AXI4_Lite_signal_clock CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of AXI4_Lite_ACLK : signal is "XIL_INTERFACENAME AXI4_Lite_signal_clock, ASSOCIATED_BUSIF AXI4_Lite, ASSOCIATED_RESET AXI4_Lite_ARESETN, FREQ_HZ 2e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of AXI4_Lite_ARESETN : signal is "xilinx.com:signal:reset:1.0 AXI4_Lite_signal_reset RST";
  attribute x_interface_parameter of AXI4_Lite_ARESETN : signal is "XIL_INTERFACENAME AXI4_Lite_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of AXI4_Lite_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARREADY";
  attribute x_interface_info of AXI4_Lite_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARVALID";
  attribute x_interface_info of AXI4_Lite_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWREADY";
  attribute x_interface_info of AXI4_Lite_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWVALID";
  attribute x_interface_info of AXI4_Lite_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BREADY";
  attribute x_interface_info of AXI4_Lite_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BVALID";
  attribute x_interface_info of AXI4_Lite_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RREADY";
  attribute x_interface_info of AXI4_Lite_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RVALID";
  attribute x_interface_info of AXI4_Lite_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WREADY";
  attribute x_interface_info of AXI4_Lite_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WVALID";
  attribute x_interface_info of AXI4_Stream_Video_Master_TLAST : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TLAST";
  attribute x_interface_info of AXI4_Stream_Video_Master_TREADY : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TREADY";
  attribute x_interface_parameter of AXI4_Stream_Video_Master_TREADY : signal is "XIL_INTERFACENAME AXI4_Stream_Video_Master, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 2e+07, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of AXI4_Stream_Video_Master_TUSER : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TUSER";
  attribute x_interface_info of AXI4_Stream_Video_Master_TVALID : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TVALID";
  attribute x_interface_info of AXI4_Stream_Video_Slave_TLAST : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TLAST";
  attribute x_interface_info of AXI4_Stream_Video_Slave_TREADY : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TREADY";
  attribute x_interface_info of AXI4_Stream_Video_Slave_TUSER : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TUSER";
  attribute x_interface_info of AXI4_Stream_Video_Slave_TVALID : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TVALID";
  attribute x_interface_info of IPCORE_CLK : signal is "xilinx.com:signal:clock:1.0 IPCORE_CLK CLK";
  attribute x_interface_parameter of IPCORE_CLK : signal is "XIL_INTERFACENAME IPCORE_CLK, ASSOCIATED_RESET IPCORE_RESETN, ASSOCIATED_BUSIF AXI4_Stream_Video_Master:AXI4_Stream_Video_Slave, FREQ_HZ 2e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of IPCORE_RESETN : signal is "xilinx.com:signal:reset:1.0 IPCORE_RESETN RST";
  attribute x_interface_parameter of IPCORE_RESETN : signal is "XIL_INTERFACENAME IPCORE_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of AXI4_Lite_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARADDR";
  attribute x_interface_info of AXI4_Lite_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWADDR";
  attribute x_interface_parameter of AXI4_Lite_AWADDR : signal is "XIL_INTERFACENAME AXI4_Lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 2e+07, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of AXI4_Lite_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BRESP";
  attribute x_interface_info of AXI4_Lite_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RDATA";
  attribute x_interface_info of AXI4_Lite_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RRESP";
  attribute x_interface_info of AXI4_Lite_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WDATA";
  attribute x_interface_info of AXI4_Lite_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WSTRB";
  attribute x_interface_info of AXI4_Stream_Video_Master_TDATA : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TDATA";
  attribute x_interface_info of AXI4_Stream_Video_Slave_TDATA : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TDATA";
  attribute x_interface_parameter of AXI4_Stream_Video_Slave_TDATA : signal is "XIL_INTERFACENAME AXI4_Stream_Video_Slave, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 2e+07, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  AXI4_Lite_BRESP(1) <= \<const0>\;
  AXI4_Lite_BRESP(0) <= \<const0>\;
  AXI4_Lite_RDATA(31) <= \<const0>\;
  AXI4_Lite_RDATA(30) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(29) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(28) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(27) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(26) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(25) <= \<const0>\;
  AXI4_Lite_RDATA(24) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(23) <= \<const0>\;
  AXI4_Lite_RDATA(22) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(21) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(20) <= \<const0>\;
  AXI4_Lite_RDATA(19) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(18) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(17) <= \<const0>\;
  AXI4_Lite_RDATA(16) <= \<const0>\;
  AXI4_Lite_RDATA(15) <= \<const0>\;
  AXI4_Lite_RDATA(14) <= \<const0>\;
  AXI4_Lite_RDATA(13) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(12 downto 0) <= \^axi4_lite_rdata\(12 downto 0);
  AXI4_Lite_RRESP(1) <= \<const0>\;
  AXI4_Lite_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(15 downto 2),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(15 downto 2),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_BVALID => AXI4_Lite_BVALID,
      AXI4_Lite_RDATA(13) => \^axi4_lite_rdata\(29),
      AXI4_Lite_RDATA(12 downto 0) => \^axi4_lite_rdata\(12 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_RVALID => AXI4_Lite_RVALID,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WREADY => AXI4_Lite_WREADY,
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      AXI4_Stream_Video_Slave_TDATA(11 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 12),
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      IPCORE_RESETN => IPCORE_RESETN,
      out_valid_reg => AXI4_Stream_Video_Master_TVALID
    );
end STRUCTURE;
