Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Parity_detector.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Parity_detector.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Parity_detector"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Parity_detector
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\Users\Muhammad Ali khan\DSD\lab8a\Paraty_detector.v\" into library work
Parsing module <Clk_Divider>.
Parsing module <D_FF>.
Parsing module <Parity_detector>.
Parsing module <Seven_Seg_Decoder>.
Parsing module <Sync>.
Parsing module <Pulse>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Parity_detector>.

Elaborating module <Clk_Divider>.

Elaborating module <Pulse>.

Elaborating module <Sync>.

Elaborating module <D_FF>.

Elaborating module <Seven_Seg_Decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Parity_detector>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
        S0 = 3'b000
        S1 = 3'b001
        S2 = 3'b010
        S3 = 3'b011
        S4 = 3'b100
        S5 = 3'b101
        S6 = 3'b110
    Found 3-bit register for signal <PS>.
    Found 3-bit register for signal <Seg_En>.
INFO:Xst:1799 - State 110 is never reached in FSM <PS>.
    Found finite state machine <FSM_1> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | NewCLK (rising_edge)                           |
    | Reset              | RST_INV_9_o (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <Seg_En> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Parity_detector> synthesized.

Synthesizing Unit <Clk_Divider>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
    Found 1-bit register for signal <CLK_100Mhz>.
    Found 32-bit register for signal <Count>.
    Found 32-bit adder for signal <Count[31]_GND_2_o_add_1_OUT> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Clk_Divider> synthesized.

Synthesizing Unit <Pulse>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
        S0 = 0
        S1 = 1
    Found 1-bit register for signal <PS>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Pulse> synthesized.

Synthesizing Unit <Sync>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
    Summary:
	no macro.
Unit <Sync> synthesized.

Synthesizing Unit <D_FF>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FF> synthesized.

Synthesizing Unit <Seven_Seg_Decoder>.
    Related source file is "/users/muhammad ali khan/dsd/lab8a/paraty_detector.v".
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <Seven_Seg_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clk_Divider>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Clk_Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Seven_Seg_Decoder>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <Seven_Seg_Decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <PS[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | unreached
-------------------

Optimizing unit <Parity_detector> ...

Optimizing unit <Clk_Divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Parity_detector, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Parity_detector.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 216
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 34
#      LUT3                        : 11
#      LUT4                        : 1
#      LUT5                        : 4
#      LUT6                        : 5
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 42
#      FD                          : 36
#      FDR                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  11440     0%  
 Number of Slice LUTs:                   88  out of   5720     1%  
    Number used as Logic:                88  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      54  out of     96    56%  
   Number with an unused LUT:             8  out of     96     8%  
   Number of fully used LUT-FF pairs:    34  out of     96    35%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    186     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
c1/CLK_100Mhz                      | NONE(Seg_En_0)         | 9     |
CLK                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.234ns (Maximum Frequency: 160.411MHz)
   Minimum input arrival time before clock: 6.494ns
   Maximum output required time after clock: 5.895ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'c1/CLK_100Mhz'
  Clock period: 2.757ns (frequency: 362.713MHz)
  Total number of paths / destination ports: 25 / 8
-------------------------------------------------------------------------
Delay:               2.757ns (Levels of Logic = 1)
  Source:            PS_FSM_FFd3 (FF)
  Destination:       PS_FSM_FFd2 (FF)
  Source Clock:      c1/CLK_100Mhz rising
  Destination Clock: c1/CLK_100Mhz rising

  Data Path: PS_FSM_FFd3 to PS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.633   1.609  PS_FSM_FFd3 (PS_FSM_FFd3)
     LUT5:I0->O            1   0.373   0.000  PS_FSM_FFd1-In1 (PS_FSM_FFd1-In)
     FDR:D                     0.142          PS_FSM_FFd1
    ----------------------------------------
    Total                      2.757ns (1.148ns logic, 1.609ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.234ns (frequency: 160.411MHz)
  Total number of paths / destination ports: 1059 / 33
-------------------------------------------------------------------------
Delay:               6.234ns (Levels of Logic = 29)
  Source:            c1/Count_0 (FF)
  Destination:       c1/CLK_100Mhz (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: c1/Count_0 to c1/CLK_100Mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.633   0.725  c1/Count_0 (c1/Count_0)
     INV:I->O              1   0.374   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (c1/Madd_Count[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.330   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<0> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<1> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<2> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<3> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<4> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<5> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<6> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<7> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<8> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<9> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<10> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<11> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<12> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<13> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<14> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<15> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<16> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<17> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<18> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<19> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<20> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<21> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<22> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<23> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.032   0.000  c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<24> (c1/Madd_Count[31]_GND_2_o_add_1_OUT_cy<24>)
     XORCY:CI->O           1   0.269   1.283  c1/Madd_Count[31]_GND_2_o_add_1_OUT_xor<25> (c1/Count[31]_GND_2_o_add_1_OUT<25>)
     LUT6:I1->O            1   0.373   0.970  c1/Count[31]_GND_2_o_equal_4_o<31>1 (c1/Count[31]_GND_2_o_equal_4_o<31>)
     LUT6:I3->O            1   0.373   0.000  c1/Mmux_CLK_100Mhz_CLK_100Mhz_MUX_34_o11 (c1/CLK_100Mhz_CLK_100Mhz_MUX_34_o)
     FD:D                      0.142          c1/CLK_100Mhz
    ----------------------------------------
    Total                      6.234ns (3.256ns logic, 2.978ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/CLK_100Mhz'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.721ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       p1/s/ff2/q (FF)
  Destination Clock: c1/CLK_100Mhz rising

  Data Path: RST to p1/s/ff2/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.328   1.603  RST_IBUF (RST_IBUF)
     INV:I->O              6   0.374   0.875  p1/RST_inv1_INV_0 (p1/RST_inv)
     FDR:R                     0.541          p1/s/ff1/q
    ----------------------------------------
    Total                      4.721ns (2.243ns logic, 2.478ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 564 / 33
-------------------------------------------------------------------------
Offset:              6.494ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       c1/CLK_100Mhz (FF)
  Destination Clock: CLK rising

  Data Path: RST to c1/CLK_100Mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.328   1.742  RST_IBUF (RST_IBUF)
     LUT2:I0->O            2   0.373   1.343  c1/Count[31]_GND_2_o_equal_4_o<31>7_SW0 (N13)
     LUT6:I0->O            1   0.373   0.820  c1/Count[31]_GND_2_o_equal_4_o<31>7_SW1 (N14)
     LUT6:I4->O            1   0.373   0.000  c1/Mmux_CLK_100Mhz_CLK_100Mhz_MUX_34_o11 (c1/CLK_100Mhz_CLK_100Mhz_MUX_34_o)
     FD:D                      0.142          c1/CLK_100Mhz
    ----------------------------------------
    Total                      6.494ns (2.589ns logic, 3.905ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c1/CLK_100Mhz'
  Total number of paths / destination ports: 24 / 10
-------------------------------------------------------------------------
Offset:              5.895ns (Levels of Logic = 2)
  Source:            PS_FSM_FFd3 (FF)
  Destination:       Seg_State<5> (PAD)
  Source Clock:      c1/CLK_100Mhz rising

  Data Path: PS_FSM_FFd3 to Seg_State<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.633   1.296  PS_FSM_FFd3 (PS_FSM_FFd3)
     LUT3:I0->O            1   0.373   0.681  Seg/Mram_out21 (Seg_State_2_OBUF)
     OBUF:I->O                 2.912          Seg_State_2_OBUF (Seg_State<2>)
    ----------------------------------------
    Total                      5.895ns (3.918ns logic, 1.977ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.234|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c1/CLK_100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c1/CLK_100Mhz  |    2.757|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.43 secs
 
--> 

Total memory usage is 4489628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

