// Seed: 1420743065
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  reg id_2;
  assign id_2 = id_2;
  logic id_3;
  always @(negedge id_2 > 1'b0) id_2 <= id_1;
  logic id_4;
  logic id_5 = 1'b0;
endmodule
