#--------------------------Specify Libraries--------------------------
set DESIGN_PATH  /home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files
/home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files
set search_path "$search_path $DESIGN_PATH"
. /home/summer/Synopsys/syn/U-2022.12-SP1/libraries/syn /home/summer/Synopsys/syn/U-2022.12-SP1/dw/syn_ver /home/summer/Synopsys/syn/U-2022.12-SP1/dw/sim_ver /home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files
set target_library "gscl45nm.db"
gscl45nm.db
set link_library "* $target_library"
* gscl45nm.db
echo "\n\nSettings:"


Settings:
echo "search_path: $search_path"
search_path: . /home/summer/Synopsys/syn/U-2022.12-SP1/libraries/syn /home/summer/Synopsys/syn/U-2022.12-SP1/dw/syn_ver /home/summer/Synopsys/syn/U-2022.12-SP1/dw/sim_ver /home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files
echo "link_library: $link_library"
link_library: * gscl45nm.db
echo "target_library: $target_library"
target_library: gscl45nm.db
echo "\n\nI'm Ready!"


I'm Ready!
#set search_path "$TAR_PATH $MEM_LINK_PATH"
#--------------------------Prepare Filelist---------------------------
set FILE_LIST ""
set f [open "../syn/filelist_syn.f" r]
file14
while {![eof $f]} {
    gets $f line
    append FILE_LIST "$line "
}
echo $FILE_LIST
/home/summer/Desktop/Project/wallaceTree_16bit_comb/src/FA.v /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/HA.v /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_16b.v /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v  
close $f
#--------------------------Read Designs------------------------------
set TOP_DESIGN wallaceTree_16bit_comb
wallaceTree_16bit_comb
analyze -format verilog $FILE_LIST 
Running PRESTO HDLC
Compiling source file /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/FA.v
Compiling source file /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/HA.v
Compiling source file /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_16b.v
Compiling source file /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:80: the undeclared symbol 'result9_c_temp_5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:80: the undeclared symbol 'result9_temp_5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:88: the undeclared symbol 'result10_c_temp_4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:88: the undeclared symbol 'result10_temp_4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:95: the undeclared symbol 'result11_c_temp_3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:95: the undeclared symbol 'result11_temp_3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:101: the undeclared symbol 'result12_c_temp_2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:101: the undeclared symbol 'result12_temp_2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:106: the undeclared symbol 'result13_c_temp_1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:106: the undeclared symbol 'result13_temp_1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/summer/Desktop/Project/wallaceTree_16bit_comb/src/wallace_8bit.v:110: the undeclared symbol 'result14_c' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
1
elaborate $TOP_DESIGN
Loading db file '/home/summer/Synopsys/syn/U-2022.12-SP1/libraries/syn/gtech.db'
Loading db file '/home/summer/Synopsys/syn/U-2022.12-SP1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (wallaceTree_16bit_comb)
Elaborated 1 design.
Current design is now 'wallaceTree_16bit_comb'.
Information: Building the design 'wallace_8bit'. (HDL-193)
Presto compilation completed successfully. (wallace_8bit)
Information: Building the design 'half_adder'. (HDL-193)
Presto compilation completed successfully. (half_adder)
Information: Building the design 'full_adder'. (HDL-193)
Presto compilation completed successfully. (full_adder)
1
#------------------------Set Current Design&&Link Designs--------------------------
#current_design $TOP_DESIGN(auto)
#link(auto)
#-------------------------------SDC----------------------------------
source ../syn/script/Sdc.tcl
1
#--------------------Map and Optimize the Design---------------------
compile_ultra -no_autoungroup -incremental -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/home/summer/Synopsys/syn/U-2022.12-SP1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.1 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.1 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -no_autoungroup -no_boundary_optimization -incremental              |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1667                                   |
| Number of User Hierarchies                              | 228                                    |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 2                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/gscl45nm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'full_adder_0'
  Processing 'half_adder_0'
  Processing 'wallace_8bit_0'
  Processing 'wallaceTree_16bit_comb'

  Updating timing information
Information: Updating design information... (UID-85)
  Mapping 'wallaceTree_16bit_comb_DP_OP_9_122_5775_0'

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    4398.7      6.90     147.8    3473.5                           16780.7461
    0:00:00    4398.7      6.90     147.8    3473.5                           16780.7461

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Mapping 'wallaceTree_16bit_comb_DP_OP_9_122_5775_1'
    0:00:00    4628.7      5.95     137.9    2695.0                           17242.0625
    0:00:00    4628.7      5.95     137.9    2695.0                           17242.0625
    0:00:00    4628.7      5.95     137.9    2695.0                           17242.0625
    0:00:00    4628.7      5.95     137.9    2695.0                           17242.0625
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    4775.1      5.65     128.7    2745.4                           18341.5137
    0:00:01    4775.1      5.65     128.7    2745.4                           18341.5137
    0:00:01    4773.7      5.65     128.7    2701.0                           18327.5469
    0:00:01    4773.7      5.65     128.7    2701.0                           18327.5469
    0:00:01    4778.9      5.65     128.2    2701.0                           18376.0156
    0:00:01    4778.9      5.65     128.2    2701.0                           18376.0156
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723

  Beginning Delay Optimization
  ----------------------------
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    5196.1      3.69      86.4    2809.2                           27142.5723
    0:00:03    5435.9      3.66      81.9    1563.5 result[25]                28224.3008
    0:00:04    5464.1      3.63      81.8    1567.5 result[29]                28089.6152
    0:00:04    5478.6      3.61      81.4    1566.9 result[29]                27717.9863
    0:00:04    5490.3      3.60      81.2    1570.1 result[31]                27584.8613
    0:00:04    5515.7      3.58      81.0    1569.1 result[31]                27587.2695
    0:00:05    5524.1      3.58      81.0    1567.6 result[29]                27479.5605
    0:00:05    5543.8      3.57      80.8    1568.6 result[29]                27387.1816
    0:00:05    5553.2      3.57      80.8    1567.2 result[29]                27343.4570
    0:00:05    5563.6      3.56      80.7    1567.2 result[29]                27389.9297
    0:00:05    5573.4      3.56      80.7    1567.4 result[29]                27359.1465
    0:00:06    5760.7      3.56      80.6    1325.5 result[29]                27783.3301
    0:00:06    5763.9      3.55      80.6    1325.5 result[29]                27777.6504
    0:00:06    5766.3      3.55      80.6    1325.5 result[29]                27797.4023
    0:00:06    5907.5      3.55      80.6    1051.9 result[29]                28820.3477
    0:00:06    5915.1      3.55      80.5    1051.6 result[29]                28819.8926
    0:00:07    5918.8      3.55      80.5    1051.2 result[29]                28811.0488
    0:00:07    5918.3      3.55      80.5    1047.1 result[28]                28782.5508
    0:00:07    5927.3      3.54      80.5    1045.8 result[25]                28821.2812
    0:00:07    5930.1      3.54      80.5    1045.8 result[25]                28824.7656
    0:00:07    5932.4      3.54      80.5    1045.8 result[25]                28844.5195
    0:00:07    6058.7      3.77      85.1     843.7                           29859.5000
    0:00:07    6023.9      3.77      85.1     842.9                           29334.1094
    0:00:08    6023.9      3.77      85.1     842.9                           29334.1094
    0:00:08    6024.4      3.77      85.1     844.6                           29365.8574
    0:00:08    6024.4      3.77      85.1     844.6                           29365.8574
    0:00:08    6069.9      3.51      79.7     963.3                           29668.1699
    0:00:08    6069.9      3.51      79.7     963.3                           29668.1699
    0:00:09    6075.6      3.51      79.7     975.3                           29674.5098
    0:00:09    6075.6      3.51      79.7     975.3                           29674.5098
    0:00:09    6075.6      3.51      79.7     975.3                           29674.5098
    0:00:09    6109.3      3.50      79.6     975.0                           29867.9668
    0:00:09    6114.0      3.50      79.3     969.7                           29839.0332
    0:00:09    6120.6      3.50      79.2     952.7                           29868.9570


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    6120.6      3.50      79.2     952.7                           29868.9570
    0:00:09    5898.6      3.50      79.2     948.9 result[25]                27912.5215
    0:00:10    5895.8      3.50      79.2     948.9                           27909.0391
    0:00:10    5855.9      3.50      79.2     946.9                           27831.7754
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    5851.7      3.50      79.2     946.9                           27781.5371
    0:00:10    5853.1      3.50      79.2     946.9                           27800.0469
    0:00:11    5941.8      3.50      79.3     819.4 result[26]                28040.9551
    0:00:11    5946.5      3.52      79.4     813.7 DP_OP_9_122_5775/n292     28065.2910
    0:00:11    6077.9      3.74      84.6     646.1 result[30]                29204.4648
    0:00:11    6089.6      3.72      84.6     644.8 result[30]                29302.2617
    0:00:11    6086.8      3.72      84.6     644.8 result[30]                29329.1191
    0:00:12    6089.2      3.72      84.6     642.8 mult2/result12_full_adder_3/a 29348.8711
    0:00:12    6228.5      3.98      87.1     536.0                           30399.9316
    0:00:12    5829.6      3.98      88.9     536.0                           27403.1562
    0:00:12    5756.9      3.97      88.8     527.3                           27523.8945
    0:00:12    5756.9      3.97      88.8     527.3                           27523.8945
    0:00:13    5696.8      3.67      82.8     727.4                           27327.3184
    0:00:13    5696.8      3.67      82.8     727.4                           27327.3184
    0:00:13    5702.0      3.66      82.6     725.4                           27425.9180
    0:00:13    5702.0      3.66      82.6     725.4                           27425.9180
    0:00:13    5704.8      3.66      82.6     725.4                           27477.4199
    0:00:13    5704.8      3.66      82.6     725.4                           27477.4199
    0:00:13    5698.2      3.60      82.0     722.0                           27114.9609
    0:00:13    5698.2      3.60      82.0     722.0                           27114.9609
    0:00:13    5698.7      3.60      81.9     722.0                           27123.8984
    0:00:13    5671.5      3.60      81.8     722.5                           26599.8945
Loading db file '/home/summer/Synopsys/syn/FreePDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#----------------------Save Design Database--------------------------
change_names -rules verilog -hierarchy
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n236' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n235' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'I1[5]' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n233' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n232' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n231' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n230' is connecting multiple ports. (UCN-1)
Warning: In the design wallaceTree_16bit_comb_DP_OP_9_122_5775_1, net 'n229' is connecting multiple ports. (UCN-1)
1
set_fix_multiple_port_nets -all -buffer_constants
1
#---------------Check the Synthesized Design for Consistency---------
check_design -summary > ../syn/report/check_design.rpt
check_timing > ../syn/report/check_timing.rpt
#---------------------Report Timing and Area-------------------------
report_qor                  > ../syn/report/$TOP_DESIGN.qor_rpt
report_timing -max_paths 1000 > ../syn/report/$TOP_DESIGN.timing_rpt
report_timing -path full    > ../syn/report/$TOP_DESIGN.full_timing_rpt
report_timing -delay max    > ../syn/report/$TOP_DESIGN.setup_timing_rpt
report_timing -delay min    > ../syn/report/$TOP_DESIGN.hold_timing_rpt
report_reference            > ../syn/report/$TOP_DESIGN.ref_rpt
report_area                 > ../syn/report/$TOP_DESIGN.area_rpt
report_constraints          > ../syn/report/$TOP_DESIGN.const_rpt
report_constraint -all_violators > ../syn/report/$TOP_DESIGN.violators_rpt
report_power > ../syn/report/$TOP_DESIGN.power_rpt
check_timing > ../syn/log/last_check_timing.log
#---------------------Generate Files -------------------------
write -f verilog -hierarchy -output ../syn/mapped/$TOP_DESIGN.v
Writing verilog file '/home/summer/Desktop/Project/wallaceTree_16bit_comb/syn/mapped/wallaceTree_16bit_comb.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc ../syn/mapped/$TOP_DESIGN.sdc
1
write_sdf -context verilog ../syn/mapped/$TOP_DESIGN.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/summer/Desktop/Project/wallaceTree_16bit_comb/syn/mapped/wallaceTree_16bit_comb.sdf'. (WT-3)
1
1
dc_shell> start_gui
Current design is 'wallaceTree_16bit_comb'.
Current design is 'wallaceTree_16bit_comb'.
dc_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -group {clk}]
{path0}
dc_shell> 
****************************************
Report : timing
Design : wallaceTree_16bit_comb
Version: U-2022.12-SP1
Date   : Sat May 18 08:46:30 PDT 2024
****************************************

  Startpoint: input_b[1]
              (edge-triggered input port clocked by clk)
  Endpoint: result[6]
            (edge-triggered output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path 
  --------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00 
  clock network delay (ideal)                              1.90       1.90 
  input external delay                                     3.80       5.70 
  input_b[1] (in)                                          5.70       5.70 r
  mult0/b[1] (wallace_8bit_0)                              0.00       5.70 r
  mult0/b[1] (in)                                          0.00       5.70 r
  mult0/U65/A (AND2X2)                                     0.00       5.70 r
  mult0/U65/Y (AND2X2)                                     0.04       5.74 r
  mult0/result2_full_adder_1/b (full_adder_0)              0.00       5.74 r
  mult0/result2_full_adder_1/b (in)                        0.00       5.74 r
  mult0/result2_full_adder_1/U8/B (XNOR2X1)                0.00       5.74 r
  mult0/result2_full_adder_1/U8/Y (XNOR2X1)                0.06       5.80 r
  mult0/result2_full_adder_1/U5/S (MUX2X1)                 0.00       5.80 r
  mult0/result2_full_adder_1/U5/Y (MUX2X1)                 0.06       5.85 r
  mult0/result2_full_adder_1/s (out)                       0.00       5.85 r
  mult0/result2_full_adder_1/s (full_adder_0)              0.00       5.85 r
  mult0/result2_half_adder_1/b (half_adder_31)             0.00       5.85 r
  mult0/result2_half_adder_1/b (in)                        0.00       5.85 r
  mult0/result2_half_adder_1/U5/B (AND2X2)                 0.00       5.85 r
  mult0/result2_half_adder_1/U5/Y (AND2X2)                 0.04       5.90 r
  mult0/result2_half_adder_1/cout (out)                    0.00       5.90 r
  mult0/result2_half_adder_1/cout (half_adder_31)          0.00       5.90 r
  mult0/result3_full_adder_1/cin (full_adder_191)          0.00       5.90 r
  mult0/result3_full_adder_1/cin (in)                      0.00       5.90 r
  mult0/result3_full_adder_1/U4/A (XOR2X1)                 0.00       5.90 r
  mult0/result3_full_adder_1/U4/Y (XOR2X1)                 0.05       5.95 r
  mult0/result3_full_adder_1/s (out)                       0.00       5.95 r
  mult0/result3_full_adder_1/s (full_adder_191)            0.00       5.95 r
  mult0/result3_full_adder_2/b (full_adder_190)            0.00       5.95 r
  mult0/result3_full_adder_2/b (in)                        0.00       5.95 r
  mult0/result3_full_adder_2/U3/A (XNOR2X1)                0.00       5.95 r
  mult0/result3_full_adder_2/U3/Y (XNOR2X1)                0.05       5.99 r
  mult0/result3_full_adder_2/U2/S (MUX2X1)                 0.00       5.99 r
  mult0/result3_full_adder_2/U2/Y (MUX2X1)                 0.06       6.05 r
  mult0/result3_full_adder_2/s (out)                       0.00       6.05 r
  mult0/result3_full_adder_2/s (full_adder_190)            0.00       6.05 r
  mult0/result3_half_adder_1/b (half_adder_30)             0.00       6.05 r
  mult0/result3_half_adder_1/b (in)                        0.00       6.05 r
  mult0/result3_half_adder_1/U5/B (AND2X2)                 0.00       6.05 r
  mult0/result3_half_adder_1/U5/Y (AND2X2)                 0.05       6.10 r
  mult0/result3_half_adder_1/cout (out)                    0.00       6.10 r
  mult0/result3_half_adder_1/cout (half_adder_30)          0.00       6.10 r
  mult0/result4_full_adder_1/cin (full_adder_189)          0.00       6.10 r
  mult0/result4_full_adder_1/cin (in)                      0.00       6.10 r
  mult0/result4_full_adder_1/U1/A (XOR2X1)                 0.00       6.10 r
  mult0/result4_full_adder_1/U1/Y (XOR2X1)                 0.05       6.15 r
  mult0/result4_full_adder_1/s (out)                       0.00       6.15 r
  mult0/result4_full_adder_1/s (full_adder_189)            0.00       6.15 r
  mult0/result4_full_adder_2/b (full_adder_188)            0.00       6.15 r
  mult0/result4_full_adder_2/b (in)                        0.00       6.15 r
  mult0/result4_full_adder_2/U9/A (XNOR2X1)                0.00       6.15 r
  mult0/result4_full_adder_2/U9/Y (XNOR2X1)                0.05       6.20 r
  mult0/result4_full_adder_2/U1/S (MUX2X1)                 0.00       6.20 r
  mult0/result4_full_adder_2/U1/Y (MUX2X1)                 0.06       6.26 r
  mult0/result4_full_adder_2/s (out)                       0.00       6.26 r
  mult0/result4_full_adder_2/s (full_adder_188)            0.00       6.26 r
  mult0/result4_full_adder_3/b (full_adder_187)            0.00       6.26 r
  mult0/result4_full_adder_3/b (in)                        0.00       6.26 r
  mult0/result4_full_adder_3/U3/A (XNOR2X1)                0.00       6.26 r
  mult0/result4_full_adder_3/U3/Y (XNOR2X1)                0.05       6.31 r
  mult0/result4_full_adder_3/U2/S (MUX2X1)                 0.00       6.31 r
  mult0/result4_full_adder_3/U2/Y (MUX2X1)                 0.06       6.36 r
  mult0/result4_full_adder_3/s (out)                       0.00       6.36 r
  mult0/result4_full_adder_3/s (full_adder_187)            0.00       6.36 r
  mult0/result4_half_adder_1/b (half_adder_29)             0.00       6.36 r
  mult0/result4_half_adder_1/b (in)                        0.00       6.36 r
  mult0/result4_half_adder_1/U5/B (AND2X2)                 0.00       6.36 r
  mult0/result4_half_adder_1/U5/Y (AND2X2)                 0.05       6.41 r
  mult0/result4_half_adder_1/cout (out)                    0.00       6.41 r
  mult0/result4_half_adder_1/cout (half_adder_29)          0.00       6.41 r
  mult0/result5_full_adder_1/cin (full_adder_186)          0.00       6.41 r
  mult0/result5_full_adder_1/cin (in)                      0.00       6.41 r
  mult0/result5_full_adder_1/U1/A (XOR2X1)                 0.00       6.41 r
  mult0/result5_full_adder_1/U1/Y (XOR2X1)                 0.05       6.46 r
  mult0/result5_full_adder_1/s (out)                       0.00       6.46 r
  mult0/result5_full_adder_1/s (full_adder_186)            0.00       6.46 r
  mult0/result5_full_adder_2/b (full_adder_185)            0.00       6.46 r
  mult0/result5_full_adder_2/b (in)                        0.00       6.46 r
  mult0/result5_full_adder_2/U5/A (XNOR2X1)                0.00       6.46 r
  mult0/result5_full_adder_2/U5/Y (XNOR2X1)                0.05       6.51 r
  mult0/result5_full_adder_2/U3/S (MUX2X1)                 0.00       6.51 r
  mult0/result5_full_adder_2/U3/Y (MUX2X1)                 0.06       6.57 r
  mult0/result5_full_adder_2/s (out)                       0.00       6.57 r
  mult0/result5_full_adder_2/s (full_adder_185)            0.00       6.57 r
  mult0/result5_full_adder_3/b (full_adder_184)            0.00       6.57 r
  mult0/result5_full_adder_3/b (in)                        0.00       6.57 r
  mult0/result5_full_adder_3/U3/A (XNOR2X1)                0.00       6.57 r
  mult0/result5_full_adder_3/U3/Y (XNOR2X1)                0.05       6.62 r
  mult0/result5_full_adder_3/U2/S (MUX2X1)                 0.00       6.62 r
  mult0/result5_full_adder_3/U2/Y (MUX2X1)                 0.06       6.68 r
  mult0/result5_full_adder_3/s (out)                       0.00       6.68 r
  mult0/result5_full_adder_3/s (full_adder_184)            0.00       6.68 r
  mult0/result5_full_adder_4/b (full_adder_183)            0.00       6.68 r
  mult0/result5_full_adder_4/b (in)                        0.00       6.68 r
  mult0/result5_full_adder_4/U3/A (XNOR2X1)                0.00       6.68 r
  mult0/result5_full_adder_4/U3/Y (XNOR2X1)                0.05       6.73 r
  mult0/result5_full_adder_4/U2/S (MUX2X1)                 0.00       6.73 r
  mult0/result5_full_adder_4/U2/Y (MUX2X1)                 0.06       6.79 r
  mult0/result5_full_adder_4/s (out)                       0.00       6.79 r
  mult0/result5_full_adder_4/s (full_adder_183)            0.00       6.79 r
  mult0/result5_half_adder_1/b (half_adder_28)             0.00       6.79 r
  mult0/result5_half_adder_1/b (in)                        0.00       6.79 r
  mult0/result5_half_adder_1/U4/B (AND2X2)                 0.00       6.79 r
  mult0/result5_half_adder_1/U4/Y (AND2X2)                 0.05       6.83 r
  mult0/result5_half_adder_1/cout (out)                    0.00       6.83 r
  mult0/result5_half_adder_1/cout (half_adder_28)          0.00       6.83 r
  mult0/result6_full_adder_1/cin (full_adder_182)          0.00       6.83 r
  mult0/result6_full_adder_1/cin (in)                      0.00       6.83 r
  mult0/result6_full_adder_1/U1/A (XOR2X1)                 0.00       6.83 r
  mult0/result6_full_adder_1/U1/Y (XOR2X1)                 0.05       6.88 r
  mult0/result6_full_adder_1/s (out)                       0.00       6.88 r
  mult0/result6_full_adder_1/s (full_adder_182)            0.00       6.88 r
  mult0/result6_full_adder_2/b (full_adder_181)            0.00       6.88 r
  mult0/result6_full_adder_2/b (in)                        0.00       6.88 r
  mult0/result6_full_adder_2/U5/A (XNOR2X1)                0.00       6.88 r
  mult0/result6_full_adder_2/U5/Y (XNOR2X1)                0.05       6.93 r
  mult0/result6_full_adder_2/U3/S (MUX2X1)                 0.00       6.93 r
  mult0/result6_full_adder_2/U3/Y (MUX2X1)                 0.06       6.99 r
  mult0/result6_full_adder_2/s (out)                       0.00       6.99 r
  mult0/result6_full_adder_2/s (full_adder_181)            0.00       6.99 r
  mult0/result6_full_adder_3/b (full_adder_180)            0.00       6.99 r
  mult0/result6_full_adder_3/b (in)                        0.00       6.99 r
  mult0/result6_full_adder_3/U2/A (XNOR2X1)                0.00       6.99 r
  mult0/result6_full_adder_3/U2/Y (XNOR2X1)                0.05       7.04 r
  mult0/result6_full_adder_3/U1/S (MUX2X1)                 0.00       7.04 r
  mult0/result6_full_adder_3/U1/Y (MUX2X1)                 0.06       7.10 r
  mult0/result6_full_adder_3/s (out)                       0.00       7.10 r
  mult0/result6_full_adder_3/s (full_adder_180)            0.00       7.10 r
  mult0/result6_full_adder_4/b (full_adder_179)            0.00       7.10 r
  mult0/result6_full_adder_4/b (in)                        0.00       7.10 r
  mult0/result6_full_adder_4/U3/A (XNOR2X1)                0.00       7.10 r
  mult0/result6_full_adder_4/U3/Y (XNOR2X1)                0.05       7.15 r
  mult0/result6_full_adder_4/U2/S (MUX2X1)                 0.00       7.15 r
  mult0/result6_full_adder_4/U2/Y (MUX2X1)                 0.06       7.21 r
  mult0/result6_full_adder_4/s (out)                       0.00       7.21 r
  mult0/result6_full_adder_4/s (full_adder_179)            0.00       7.21 r
  mult0/result6_full_adder_5/b (full_adder_178)            0.00       7.21 r
  mult0/result6_full_adder_5/b (in)                        0.00       7.21 r
  mult0/result6_full_adder_5/U3/A (XNOR2X1)                0.00       7.21 r
  mult0/result6_full_adder_5/U3/Y (XNOR2X1)                0.05       7.26 r
  mult0/result6_full_adder_5/U2/S (MUX2X1)                 0.00       7.26 r
  mult0/result6_full_adder_5/U2/Y (MUX2X1)                 0.06       7.31 r
  mult0/result6_full_adder_5/s (out)                       0.00       7.31 r
  mult0/result6_full_adder_5/s (full_adder_178)            0.00       7.31 r
  mult0/result6_half_adder_1/b (half_adder_27)             0.00       7.31 r
  mult0/result6_half_adder_1/b (in)                        0.00       7.31 r
  mult0/result6_half_adder_1/U2/A (INVX1)                  0.00       7.31 r
  mult0/result6_half_adder_1/U2/Y (INVX1)                  0.03       7.34 f
  mult0/result6_half_adder_1/U1/B (MUX2X1)                 0.00       7.34 f
  mult0/result6_half_adder_1/U1/Y (MUX2X1)                 0.04       7.39 r
  mult0/result6_half_adder_1/U3/A (INVX1)                  0.00       7.39 r
  mult0/result6_half_adder_1/U3/Y (INVX1)                  0.04       7.43 f
  mult0/result6_half_adder_1/U4/A (INVX8)                  0.00       7.43 f
  mult0/result6_half_adder_1/U4/Y (INVX8)                  0.09       7.52 r
  mult0/result6_half_adder_1/s (out)                       0.00       7.52 r
  mult0/result6_half_adder_1/s (half_adder_27)             0.00       7.52 r
  mult0/result[6] (out)                                    0.00       7.52 r
  mult0/result[6] (wallace_8bit_0)                         0.00       7.52 r
  DP_OP_9_122_5775/I1[6] (wallaceTree_16bit_comb_DP_OP_9_122_5775_1)       0.00       7.52 r
  DP_OP_9_122_5775/I1[6] (in)                              0.00       7.52 r
  DP_OP_9_122_5775/O1[6] (out)                             0.00       7.52 r
  DP_OP_9_122_5775/O1[6] (wallaceTree_16bit_comb_DP_OP_9_122_5775_1)       0.00       7.52 r
  result[6] (out)                                          0.00       7.52 r
  data arrival time                                                   7.52 

  clock clk (rise edge)                                    9.50       9.50 
  clock network delay (ideal)                              1.90      11.40 
  clock uncertainty                                       -0.47      10.93 
  output external delay                                   -3.80       7.13 
  library setup time                                       0.00       7.13 
  data required time                                                  7.13 
  --------------------------------------------------------------------------
  data required time                                                  7.13 
  data arrival time                                                  -7.52 
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.39 


