$date
	Thu Nov 07 19:49:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbenchBoton $end
$var wire 1 ! boton $end
$var wire 1 " E $end
$var wire 1 # D $end
$var wire 1 $ C $end
$var wire 1 % B $end
$var wire 1 & A $end
$var reg 1 ' A1 $end
$var reg 1 ( B1 $end
$var reg 1 ) C1 $end
$var reg 1 * D1 $end
$var reg 1 + clk $end
$var reg 1 , enable $end
$var reg 1 - reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
1,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#21000
