Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)

@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":652:8:652:9|Sequential instance m2s010_som_sb_0.CORECONFIGP_0.SDIF_RELEASED_q1 reduced to a combinational gate by constant propagation 
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z19_x(verilog) (flattening)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog) (flattening)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) because there are no references to its outputs 
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.apb3_addr
HyperSrc tag CommsFPGA_top_0.apb3_enable
HyperSrc tag CommsFPGA_top_0.apb3_rdata
HyperSrc tag CommsFPGA_top_0.apb3_ready
HyperSrc tag CommsFPGA_top_0.apb3_sel
HyperSrc tag CommsFPGA_top_0.apb3_wdata
HyperSrc tag CommsFPGA_top_0.apb3_write
HyperSrc tag CommsFPGA_top_0.bit_clk
HyperSrc tag CommsFPGA_top_0.clk
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.tx_enable
HyperSrc tag CommsFPGA_top_0.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.start_tx_fifo
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth_status
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.apb3_clk
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg_clr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_overflow_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_underrun_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_fifo_underrun_int
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end_all
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":218:20:218:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source ident_hs_APB3_ADDR (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_ENABLE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_RDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_READY (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_SEL (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WRITE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_BIT_CLK (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_CLK (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_DIN_pipe (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_TxColDetDis_wr_en (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_TX_Enable (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_TX_FIFO_Empty (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_start_tx_FIFO (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_tx_packet_complt (view:work.ManchesEncoder(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_OVERFLOW (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_FIFO_UNDERRUN (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_packet_depth (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_RX_packet_depth_status (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_APB3_CLK (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_INT (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_int_reg (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_int_reg_clr (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_rx_FIFO_OVERFLOW_int (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_rx_FIFO_UNDERRUN_int (view:work.uP_if(behavioral))
Deleting unused hyper source INTERRUPT_INST.ident_hs_tx_FIFO_UNDERRUN_int (view:work.uP_if(behavioral))
Deleting unused hyper source ident_hs_rx_packet_avail (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_complt (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_end (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_end_all (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_ReadFIFO_WR_STATE (view:work.ReadFIFO_Write_SM(behavioral))
Deleting unused hyper source ident_hs_AFE_RX_STATE (view:work.AFE_RX_SM(behavioral))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (view:VhdlGenLib.comm_block_x(verilog))
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC\.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":441:17:441:34|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un25_read_reg_en appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":4599:6:4599:11|Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":4618:2:4618:7|Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":4599:6:4599:11|Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":4618:2:4618:7|Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 147MB)

Encoding state machine state[0:2] (view:work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] is always 0, optimizing ...
Encoding state machine sm0_state[0:6] (view:work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) inst count_ddr[13:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst memraddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst memwaddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst rptr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) inst wptr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) inst rptr[13:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) inst wptr[13:0]
Encoding state machine TX_STATE[0:8] (view:work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\tx_sm.vhd":147:6:147:7|Found counter in view:work.TX_SM(behavioral) inst tx_byte_cntr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\tx_sm.vhd":147:6:147:7|Found counter in view:work.TX_SM(behavioral) inst txen_early_cntr[11:0]
@N: MF179 :|Found 12 bit by 12 bit '==' comparator, 'TX_SM\.un26_tx_byte_cntr'
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\idlelinedetector.vhd":70:4:70:5|Found counter in view:work.IdleLineDetectorZ0(behavioral) inst idle_line_cntr[6:0]
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":487:6:487:7|Found updn counter in view:work.uP_if(behavioral) inst RX_packet_depth[7:0] 
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\idlelinedetector.vhd":70:4:70:5|Found counter in view:work.IdleLineDetectorZ1(behavioral) inst idle_line_cntr[5:0]
Encoding state machine ReadFIFO_WR_STATE[0:9] (view:work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":258:6:258:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) inst rx_byte_cntr[11:0]
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":479:19:479:55|Found 16 bit by 16 bit '==' comparator, 'ReadFIFO_WR_SM\.un1_sampler_clk1x_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":398:22:398:57|Found 12 bit by 12 bit '==' comparator, 'ReadFIFO_WR_SM\.un56_sm_advance_i'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":342:29:342:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un29_sm_advance_i'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":343:29:343:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un32_sm_advance_i'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":344:29:344:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un35_sm_advance_i'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":345:29:345:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un38_sm_advance_i'
Encoding state machine AFE_RX_STATE[0:4] (view:work.AFE_RX_SM(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1159:2:1159:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) inst b7_nYhI39s[9:0]
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[43:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog)).
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_0_Z18_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N:"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":5536:2:5536:7|Found counter in view:VhdlGenLib.b7_OCByLXC_0_Z18_x(verilog) inst b7_nYhI39s[9:0]
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[43] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[42:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z19_x(verilog)).

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1265:2:1265:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1265:2:1265:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1265:2:1265:7|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":5642:2:5642:7|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":5642:2:5642:7|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":5642:2:5642:7|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1050:3:1050:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1050:3:1050:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1030:3:1030:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1030:3:1030:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1050:3:1050:8|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1050:3:1050:8|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1030:3:1030:8|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":1030:3:1030:8|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 177MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 183MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 183MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 174MB peak: 183MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 172MB peak: 183MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 174MB peak: 183MB)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 202MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -8.29ns		2149 /      2165
   2		0h:00m:07s		    -8.29ns		2130 /      2165
   3		0h:00m:07s		    -8.29ns		2127 /      2165



   4		0h:00m:08s		    -8.29ns		2131 /      2165
   5		0h:00m:09s		    -8.29ns		2132 /      2165


   6		0h:00m:09s		    -8.29ns		2130 /      2165
   7		0h:00m:09s		    -8.29ns		2130 /      2165
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: FP130 |Promoting Net N_9 on CLKINT  I_4 
@N: FP130 |Promoting Net BIT_CLK on CLKINT  I_436 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_290_mux on CLKINT  I_437 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_438 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_i on CLKINT  I_439 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_440 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_441 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_442 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_84_mux_i_0_i on CLKINT  I_443 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_444 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_445 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_9_0 on CLKINT  I_446 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_447 
@N: FP130 |Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_448 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_197_i_0_i on CLKINT  I_449 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset on CLKINT  I_450 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 205MB peak: 207MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 208MB peak: 208MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
9 non-gated/non-generated clock tree(s) driving 1751 clock pin(s) of sequential element(s)
18 gated/generated clock tree(s) driving 397 clock pin(s) of sequential element(s)
0 instances converted, 397 sequential instances remain driven by gated/generated clocks

======================================================================= Non-Gated/Non-Generated Clocks ========================================================================
Clock Tree ID     Driving Element                                          Drive Element Type              Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0019       MAC_MII_TX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0020       MAC_MII_RX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0021       m2s010_som_sb_0.CCC_0.GL0_INST                           CLKINT                          499        RX_FIFO_OVERFLOW_set                                     
@K:CKID0022       CommsFPGA_CCC_0.GL0_INST                                 CLKINT                          484        CommsFPGA_top_0.RX_FIFO_RST                              
@K:CKID0023       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT     CLKINT                          20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]               
@K:CKID0024       CommsFPGA_CCC_0.GL1_INST                                 CLKINT                          2          CommsFPGA_top_0.BIT_CLK                                  
@K:CKID0025       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                       BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0026       ident_coreinst.comm_block_INST.tck                       clock definition on keepbuf     734        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]    
@K:CKID0027       ident_coreinst.comm_block_INST.dr2_tck_keep              clock definition on keepbuf     9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]
===============================================================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.N_290_mux_i_i_a2                CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0                                    CFG4                   1          CommsFPGA_top_0.N_56_i_0_rs                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    256        CommsFPGA_top_0.byte_clk_en                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0006       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt                          SLE                    1          CommsFPGA_top_0.N_299_mux_i_0_rs                                                          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r                    SLE                    1          CommsFPGA_top_0.N_290_mux_rs                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r                     SLE                    1          CommsFPGA_top_0.N_290_mux_rs_0                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.underflow_r                     SLE                    1          CommsFPGA_top_0.N_290_mux_rs_1                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31.U_corefifo_async.overflow_r                      SLE                    1          CommsFPGA_top_0.N_290_mux_rs_2                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error                              SLE                    1          CommsFPGA_top_0.N_290_mux_rs_3                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_collision_detect                   SLE                    1          CommsFPGA_top_0.N_290_mux_rs_4                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3                                                      CFG4                   32         ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un25_read_reg_en_i_0_0_RNI75T7                    CFG2                   10         CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_set                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3                                                    CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[6]                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0                                            CFG3                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_rs                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0018       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x                        CFG2                   1          CommsFPGA_top_0.N_81_mux_i_0_rs                                                           No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 155MB peak: 209MB)

Writing Analyst data base C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\synwork\m2s010_som_m.srm
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd":123:31:124:55|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":443:12:443:25|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd":52:11:52:27|Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 186MB peak: 209MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd":123:31:124:55|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":443:12:443:25|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd":52:11:52:27|Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 188MB peak: 209MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 186MB peak: 209MB)

@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/common_module_soc/commonmodule_rev1_5common/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"

@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"

Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
Found clock ident_coreinst.comm_block_INST.tck with period 1000.00ns 
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"

@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"

@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"

@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"

@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"

@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 21 13:45:36 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\PULSAR\Projects\PPI\PoweredRail\Common_Module_SOC\CommonModule_Rev1_5Common\synthesis\synthesis_1\instr_sources\syn_dics.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -2.349

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  167.0 MHz     138.0 MHz     5.988         7.247         -1.259      inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       157.9 MHz     1000.000      6.333         993.667     declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                167.0 MHz     166.5 MHz     5.988         6.005         -0.017      inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                167.0 MHz     309.8 MHz     5.988         3.228         2.760       inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       167.0 MHz     119.9 MHz     5.988         8.338         -2.349      inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     167.0 MHz     362.9 MHz     5.988         2.756         3.232       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     167.0 MHz     121.2 MHz     5.988         8.249         -2.261      inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             167.0 MHz     NA            5.988         NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             167.0 MHz     NA            5.988         NA            NA          inferred     Inferred_clkgroup_5 
System                                                                167.0 MHz     155.9 MHz     5.988         6.413         -0.425      system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  5.988       -0.425   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  5.988       1.146    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  5.988       0.346    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  5.988       1.525    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             ident_coreinst.comm_block_INST.tck                                 |  1000.000    990.615  |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    994.473  |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  5.988       -2.280   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  5.988       -2.349   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  5.988       3.911    |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  5.988       -0.017   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  5.988       2.760    |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  5.988       2.508    |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  5.988       -1.259   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  5.988       -2.261   |  No paths    -      |  2.994       0.517  |  2.994       -1.123
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  5.988       3.232    |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 System                                                             |  1000.000    990.255  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.tck                                 ident_coreinst.comm_block_INST.tck                                 |  1000.000    993.667  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.056  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -     
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                               Arrival           
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack 
                                                                                                                                    Clock                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.261       -1.259
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.261       -1.017
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.261       -1.017
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.261       -0.774
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[5]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[5]     0.108       -0.231
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.261       -0.201
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.261       -0.201
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RE_d1                                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             RE_d1               0.108       -0.097
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.261       -0.064
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[6]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[6]     0.108       0.030 
=============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                 Required           
Instance                                                               Reference                                Type     Pin     Net            Time         Slack 
                                                                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]      5.733        -1.259
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]     5.733        -1.259
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]      5.733        -0.936
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[5]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_26           5.733        -0.231
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[1]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_675_i_0      5.733        -0.201
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[2]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_676_i_0      5.733        -0.201
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_677_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_678_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[5]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_108_i_0      5.733        -0.113
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[6]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_110_i_0      5.733        -0.113
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.259

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[4]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[4]     Out     2.261     2.261       -         
RDATA_int[4]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.963       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.518       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.991       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.669       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.833       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.992       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.247 is 4.098(56.5%) logic and 3.149(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.259

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[4]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[4]     Out     2.261     2.261       -         
RDATA_int[4]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.963       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.518       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.991       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        B             In      -         6.669       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        Y             Out     0.165     6.833       -         
lfsr_c[15]                                                                                                                          Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                                                                  SLE         D             In      -         6.992       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.247 is 4.098(56.5%) logic and 3.149(43.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[3]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[3]     Out     2.261     2.261       -         
RDATA_int[3]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        C             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.230     3.617       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.247       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.591       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[6]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[6]     Out     2.261     2.261       -         
RDATA_int[6]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        D             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        Y             Out     0.472     3.860       -         
lfsr_c_0_a2_0_x2_2_x2[7]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        C             In      -         4.490       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.230     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.591       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      6.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.017

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[3]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[3]     Out     2.261     2.261       -         
RDATA_int[3]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        C             In      -         3.387       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_0_x2[5]                                                    CFG4        Y             Out     0.230     3.617       -         
lfsr_c_0_a2_0_x2_0_x2[5]                                                                                                            Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        D             In      -         4.247       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_1[1]                                                            CFG4        Y             Out     0.472     4.720       -         
lfsr_c_0_a2_1_1[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.276       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.472     5.748       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        B             In      -         6.426       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[15]                                                             CFG4        Y             Out     0.165     6.591       -         
lfsr_c[15]                                                                                                                          Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                                                                  SLE         D             In      -         6.750       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.005 is 3.856(55.0%) logic and 3.149(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.056
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[8]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference                                  Type      Pin      Net                 Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.056
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[8]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[0]     999.745      998.868
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.944
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.056

    Number of logic level(s):                2
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_RNO_0     CFG4      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_RNO_0     CFG4      Y        Out     0.210     1.107       -         
d_N_3_mux                                                     Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      B        In      -         1.662       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      Y        Out     0.164     1.827       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.944       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.944 is 0.482(16.4%) logic and 2.462(83.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.tck
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                             Arrival            
Instance                                                         Reference                              Type        Pin            Net                Time        Slack  
                                                                 Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[2]      b7_vFW_PlM[18]     0.335       990.255
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[9]      b7_vFW_PlM[25]     0.335       990.515
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[15]     b7_vFW_PlM[31]     0.335       990.515
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[3]      b7_vFW_PlM[3]      0.335       990.560
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[10]     0.335       990.560
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[27]     0.335       990.775
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[3]      b7_vFW_PlM[35]     0.335       990.775
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[11]     0.335       990.820
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[12]     b7_vFW_PlM[12]     0.335       990.820
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[12]     b7_vFW_PlM[28]     0.335       990.820
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                                 Required            
Instance                                                         Reference                              Type        Pin            Net                    Time         Slack  
                                                                 Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                ident_coreinst.comm_block_INST.tck     UJTAG       UTDO           b9_PLF_6lNa2           1000.000     990.255
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.667
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_6[8]      999.423      993.682
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.682
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.682
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      9.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.255

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1 / A_DOUT[2]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin A_DOUT_CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin           Pin               Arrival     No. of    
Name                                                                      Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1              RAM1K18     A_DOUT[2]     Out     0.335     0.335       -         
b7_vFW_PlM[18]                                                            Net         -             -       1.117     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_0                              CFG4        D             In      -         1.452       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_0                              CFG4        Y             Out     0.470     1.922       -         
b3_PLF_0                                                                  Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_21                             CFG3        C             In      -         2.477       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_21                             CFG3        Y             Out     0.210     2.687       -         
b3_PLF_21                                                                 Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_37                             CFG4        D             In      -         3.243       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_37                             CFG4        Y             Out     0.470     3.712       -         
b3_PLF_37                                                                 Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                                CFG4        D             In      -         4.268       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                                CFG4        Y             Out     0.470     4.738       -         
b9_OFWNT9Mxf                                                              Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_1          CFG3        C             In      -         5.293       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_1          CFG3        Y             Out     0.210     5.503       -         
N_7                                                                       Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1     CFG4        D             In      -         6.058       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1     CFG4        Y             Out     0.442     6.500       -         
b3_PLF_u_ns_1                                                             Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns       CFG4        B             In      -         7.056       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns       CFG4        Y             Out     0.165     7.220       -         
b7_PLF_IFM                                                                Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF              CFG2        A             In      -         7.776       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF              CFG2        Y             Out     0.087     7.863       -         
b3_PLF                                                                    Net         -             -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                       CFG4        C             In      -         8.419       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                       CFG4        Y             Out     0.210     8.628       -         
b9_PLF_6lNa2                                                              Net         -             -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                         UJTAG       UTDO          In      -         9.745       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 9.745 is 3.066(31.5%) logic and 6.679(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                                                            Arrival           
Instance                                                                                      Reference                                                  Type     Pin     Net                     Time        Slack 
                                                                                              Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en        0.087       -0.017
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       un14[5]                 0.087       0.288 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[1]        0.108       0.291 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       un14[3]                 0.087       0.313 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[1]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[1]     0.108       0.397 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[2]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[2]     0.108       0.494 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[3]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[3]     0.108       0.509 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[5]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[5]     0.108       0.525 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length[4]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_packet_length[4]     0.108       0.527 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[3]               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[3]        0.108       0.534 
====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                                     Required           
Instance                                                                                Reference                                                  Type     Pin     Net                              Time         Slack 
                                                                                        Clock                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_229_i_0                        5.733        -0.017
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ReadFIFO_WR_STATE_ns[3]          5.733        0.291 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_gen               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_ReadFIFO_WR_STATE_15_0_0     5.733        0.397 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_276_i_0                        5.733        0.628 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[2]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[3]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[4]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[5]          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre                    5.651        0.851 
========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.749
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.017

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en      SLE      Q        Out     0.087     0.087       -         
sampler_clk1x_en                                                                               Net      -        -       1.539     -           25        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_4_0_i_0_o2         CFG2     A        In      -         1.626       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_4_0_i_0_o2         CFG2     Y        Out     0.100     1.727       -         
N_60                                                                                           Net      -        -       0.912     -           15        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_0[5]     CFG4     B        In      -         2.639       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_0[5]     CFG4     Y        Out     0.164     2.803       -         
ReadFIFO_WR_STATE_ns_i_0[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]     CFG4     C        In      -         3.358       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]     CFG4     Y        Out     0.210     3.568       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]     CFG4     D        In      -         4.124       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]     CFG4     Y        Out     0.470     4.593       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]        CFG4     D        In      -         5.149       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]        CFG4     Y        Out     0.442     5.591       -         
N_229_i_0                                                                                      Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]            SLE      D        In      -         5.749       -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 6.005 is 1.729(28.8%) logic and 4.276(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.288

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5]                  SLE      Q        Out     0.087     0.087       -         
un14[5]                                                                                              Net      -        -       1.018     -           7         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     A        In      -         1.105       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     Y        Out     0.100     1.206       -         
N_286                                                                                                Net      -        -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     B        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     Y        Out     0.164     2.115       -         
N_291                                                                                                Net      -        -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     D        In      -         2.793       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     Y        Out     0.470     3.263       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     D        In      -         3.819       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     Y        Out     0.470     4.288       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     D        In      -         4.844       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     Y        Out     0.442     5.286       -         
N_229_i_0                                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]                  SLE      D        In      -         5.444       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 5.700 is 1.989(34.9%) logic and 3.711(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.291

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]                           SLE      Q        Out     0.108     0.108       -         
consumer_type[1]                                                                                          Net      -        -       0.814     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_3     CFG4     D        In      -         0.923       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_3     CFG4     Y        Out     0.472     1.395       -         
un29_sm_advance_i_NE_3                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_6     CFG4     D        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un29_sm_advance_i_NE_6     CFG4     Y        Out     0.470     2.420       -         
un29_sm_advance_i_NE_6                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i_0        CFG4     D        In      -         2.976       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i_0        CFG4     Y        Out     0.470     3.446       -         
un37_sm_advance_i_0                                                                                       Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     C        In      -         4.001       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     Y        Out     0.210     4.211       -         
un37_sm_advance_i                                                                                         Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     D        In      -         4.841       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     Y        Out     0.442     5.283       -         
ReadFIFO_WR_STATE_ns[3]                                                                                   Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]                       SLE      D        In      -         5.441       -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 5.697 is 2.427(42.6%) logic and 3.270(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.313

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[3]                  SLE      Q        Out     0.087     0.087       -         
un14[3]                                                                                              Net      -        -       0.951     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     B        In      -         1.038       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_0_sqmuxa_i_a2_0_a2       CFG2     Y        Out     0.143     1.181       -         
N_286                                                                                                Net      -        -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     B        In      -         1.926       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_a2_0_a2[5]     CFG4     Y        Out     0.164     2.090       -         
N_291                                                                                                Net      -        -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     D        In      -         2.769       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_1[5]           CFG4     Y        Out     0.470     3.239       -         
ReadFIFO_WR_STATE_ns_i_1[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     D        In      -         3.794       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_i_2[5]           CFG4     Y        Out     0.470     4.264       -         
ReadFIFO_WR_STATE_ns_i_2[5]                                                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     D        In      -         4.819       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_RNO[4]              CFG4     Y        Out     0.442     5.261       -         
N_229_i_0                                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]                  SLE      D        In      -         5.420       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 5.675 is 2.032(35.8%) logic and 3.644(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      5.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.337

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[1]                           SLE      Q        Out     0.108     0.108       -         
consumer_type[1]                                                                                          Net      -        -       0.814     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_3     CFG4     D        In      -         0.923       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_3     CFG4     Y        Out     0.472     1.395       -         
un32_sm_advance_i_NE_3                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_6     CFG4     D        In      -         1.951       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE_6     CFG4     Y        Out     0.470     2.420       -         
un32_sm_advance_i_NE_6                                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE       CFG4     B        In      -         2.976       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un32_sm_advance_i_NE       CFG4     Y        Out     0.164     3.140       -         
un33_sm_advance_i                                                                                         Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     D        In      -         3.696       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.un37_sm_advance_i          CFG4     Y        Out     0.470     4.165       -         
un37_sm_advance_i                                                                                         Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     D        In      -         4.796       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[3]                  CFG4     Y        Out     0.442     5.237       -         
ReadFIFO_WR_STATE_ns[3]                                                                                   Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]                       SLE      D        In      -         5.396       -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 5.651 is 2.382(42.1%) logic and 3.270(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.108       2.760
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                      Required          
Instance                    Reference                                                  Type     Pin     Net               Time         Slack
                            Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i_0     5.733        4.240
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      2.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.760

    Number of logic level(s):                3
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                    SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                  Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     Y        Out     0.548     1.780       -         
BIT_CLK                                                    Net        -        -       0.000     -           259       
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0_0_0         CFG4       D        In      -         1.780       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0_0_0         CFG4       Y        Out     0.472     2.252       -         
m55_0_0_0                                                  Net        -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0             CFG4       B        In      -         2.808       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m55_0             CFG4       Y        Out     0.165     2.972       -         
MANCHESTER_OUT_5                                           Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     SLE        D        In      -         2.972       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 3.228 is 1.549(48.0%) logic and 1.679(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                          Arrival           
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack 
                                                       Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       -2.349
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       -2.300
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 2.891       -2.280
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                 2.873       -2.203
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                 2.891       -2.140
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                 2.890       -2.058
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 2.888       -2.008
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       -1.943
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       -1.690
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         2.949       -1.615
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                                                          Required           
Instance                                                     Reference                                           Type        Pin                Net                                            Time         Slack 
                                                             Clock                                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i_0           4.777        -2.349
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_107                                          5.813        -2.280
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_803_i_0                                      5.733        -2.203
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_161                                          5.813        -2.151
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[6]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_109_i_0                                      5.733        -2.058
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  N_145_i_0                                      5.733        -2.008
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[2]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  m192_i                                         5.813        -1.898
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[2]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[2]     5.245        -1.858
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[3]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[3]     5.252        -1.851
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[7]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[7]     5.263        -1.840
==================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            1.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.777

    - Propagation time:                      7.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.349

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        Y                  Out     0.153     4.170       -         
iPSELS_raw_1[0]                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        B                  In      -         4.726       -         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        Y                  Out     0.165     4.890       -         
CoreAPB3_0_APBmslave0_PSELx                                Net         -                  -       1.019     -           11        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        A                  In      -         5.909       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        Y                  Out     0.100     6.009       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i_0                       Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_READY        In      -         7.127       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 8.338 is 4.529(54.3%) logic and 3.808(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            1.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.777

    - Propagation time:                      7.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.300

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        Y                  Out     0.103     4.121       -         
iPSELS_raw_1[0]                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        B                  In      -         4.677       -         
CoreAPB3_0.iPSELS_raw[0]                                   CFG4        Y                  Out     0.165     4.841       -         
CoreAPB3_0_APBmslave0_PSELx                                Net         -                  -       1.019     -           11        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        A                  In      -         5.860       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG2        Y                  Out     0.100     5.960       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i_0                       Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     F_HM0_READY        In      -         7.077       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 8.288 is 4.480(54.1%) logic and 3.808(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.813

    - Propagation time:                      8.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.280

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                       Pin               Pin               Arrival     No. of    
Name                                                                                     Type        Name              Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                       MSS_060     F_HM0_ADDR[3]     Out     2.891     2.891       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                                           Net         -                 -       1.151     -           51        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m16_0_a2_0     CFG4        D                 In      -         4.042       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m16_0_a2_0     CFG4        Y                 Out     0.472     4.514       -         
N_980                                                                                    Net         -                 -       0.900     -           14        
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_3       CFG4        D                 In      -         5.414       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_3       CFG4        Y                 Out     0.470     5.884       -         
m162_i_3                                                                                 Net         -                 -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_6       CFG4        D                 In      -         6.440       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i_6       CFG4        Y                 Out     0.470     6.909       -         
m162_i_6                                                                                 Net         -                 -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i         CFG4        D                 In      -         7.465       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.m162_i         CFG4        Y                 Out     0.470     7.935       -         
N_107                                                                                    Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[4]                                 SLE         D                 In      -         8.093       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 8.268 is 4.948(59.8%) logic and 3.321(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.733

    - Propagation time:                      7.936
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.203

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin               Pin               Arrival     No. of    
Name                                                                      Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                        MSS_060     F_HM0_ADDR[4]     Out     2.873     2.873       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                            Net         -                 -       1.142     -           18        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        B                 In      -         4.015       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        Y                 Out     0.165     4.179       -         
N_808                                                                     Net         -                 -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        D                 In      -         5.067       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        Y                 Out     0.472     5.540       -         
N_983                                                                     Net         -                 -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_8[7]          CFG4        D                 In      -         6.310       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_8[7]          CFG4        Y                 Out     0.470     6.780       -         
APB3_RDATA_2_i_0_i_8[7]                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[7]              CFG4        D                 In      -         7.335       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[7]              CFG4        Y                 Out     0.442     7.777       -         
N_803_i_0                                                                 Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[7]                  SLE         D                 In      -         7.936       -         
================================================================================================================================================
Total path delay (propagation time + setup) of 8.191 is 4.677(57.1%) logic and 3.514(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.813

    - Propagation time:                      7.964
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.151

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin               Pin               Arrival     No. of    
Name                                                                      Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                        MSS_060     F_HM0_ADDR[4]     Out     2.873     2.873       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                            Net         -                 -       1.142     -           18        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        B                 In      -         4.015       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_2     CFG2        Y                 Out     0.165     4.179       -         
N_808                                                                     Net         -                 -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        D                 In      -         5.067       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_2_i_0_i_a2_14[7]      CFG4        Y                 Out     0.472     5.540       -         
N_983                                                                     Net         -                 -       0.770     -           6         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO_3[0]            CFG4        D                 In      -         6.310       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO_3[0]            CFG4        Y                 Out     0.470     6.780       -         
m24_i_7                                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[0]              CFG4        D                 In      -         7.335       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_RNO[0]              CFG4        Y                 Out     0.470     7.805       -         
N_161                                                                     Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[0]                  SLE         D                 In      -         7.964       -         
================================================================================================================================================
Total path delay (propagation time + setup) of 8.139 is 4.624(56.8%) logic and 3.514(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.087       3.232
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       3.305
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       3.396
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       3.413
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       3.429
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       3.445
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       3.461
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       3.478
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       3.494
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       3.510
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.ddr_settled       m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      un14_count_ddr      5.651        3.232
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     5.733        3.305
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     5.733        3.321
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     5.733        3.338
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     5.733        3.354
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      5.733        3.370
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      5.733        3.386
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      5.733        3.403
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      5.733        3.419
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      5.733        3.435
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.651

    - Propagation time:                      2.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.232

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[1] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]         SLE      Q        Out     0.087     0.087       -         
count_ddr[1]                                      Net      -        -       0.674     -           2         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     D        In      -         0.762       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     Y        Out     0.472     1.234       -         
un14_count_ddr_9                                  Net      -        -       0.556     -           1         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     D        In      -         1.790       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     Y        Out     0.470     2.260       -         
un14_count_ddr                                    Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORERESETP_0.ddr_settled          SLE      EN       In      -         2.418       -         
============================================================================================================
Total path delay (propagation time + setup) of 2.756 is 1.367(49.6%) logic and 1.389(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival           
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack 
                                                       Clock                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       -2.261
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       -1.856
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       -1.821
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       -1.793
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       -1.700
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       -1.637
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       -1.571
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       -1.547
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      5.543       -1.514
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[11]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]     5.543       -1.514
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                              Required           
Instance                                                   Reference                                             Type     Pin     Net            Time         Slack 
                                                           Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[1]      5.733        -2.261
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[7]      5.733        -1.856
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[3]      5.733        -1.821
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[14]     5.733        -1.793
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[15]     5.733        -1.700
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[12]     5.733        -1.637
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[13]     5.733        -1.571
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[9]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[9]      5.733        -1.547
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]      5.733        -1.514
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[11]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[11]     5.733        -1.514
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.994
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.261

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[1]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[1]     Out     5.657     5.657       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_RNO_0[1]        CFG2        A                         In      -         6.774       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_RNO_0[1]        CFG2        Y                         Out     0.077     6.851       -         
MDDR_PRDATA_m[1]                                          Net         -                         -       0.556     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[1]              CFG4        D                         In      -         7.407       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[1]              CFG4        Y                         Out     0.428     7.835       -         
prdata[1]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]     SLE         D                         In      -         7.994       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 8.249 is 6.418(77.8%) logic and 1.831(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.856

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[7]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[7]     Out     5.885     5.885       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[7]              CFG4        D                         In      -         7.002       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[7]              CFG4        Y                         Out     0.428     7.430       -         
prdata[7]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]     SLE         D                         In      -         7.589       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 7.844 is 6.568(83.7%) logic and 1.276(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.554
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.821

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[3]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin                       Pin               Arrival     No. of    
Name                                                      Type        Name                      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        MSS_060     MDDR_FABRIC_PRDATA[3]     Out     5.850     5.850       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]                    Net         -                         -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[3]              CFG4        D                         In      -         6.967       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[3]              CFG4        Y                         Out     0.428     7.395       -         
prdata[3]                                                 Net         -                         -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]     SLE         D                         In      -         7.554       -         
========================================================================================================================================
Total path delay (propagation time + setup) of 7.809 is 6.533(83.7%) logic and 1.276(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.793

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[14]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[14]     Out     5.822     5.822       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[14]              CFG4        D                          In      -         6.939       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[14]              CFG4        Y                          Out     0.428     7.367       -         
prdata[14]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     SLE         D                          In      -         7.526       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.781 is 6.505(83.6%) logic and 1.276(16.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.733

    - Propagation time:                      7.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.700

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[15]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[15]     Out     5.729     5.729       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        D                          In      -         6.846       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        Y                          Out     0.428     7.274       -         
prdata[15]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     SLE         D                          In      -         7.433       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.688 is 6.412(83.4%) logic and 1.276(16.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                      Arrival           
Instance                                                                 Reference     Type      Pin          Net                      Time        Slack 
                                                                         Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     System        SLE       Q            b13_nvmFL_fx2rbuQ[5]     0.108       -0.425
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     System        SLE       Q            b13_nvmFL_fx2rbuQ[2]     0.087       -0.336
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     System        SLE       Q            b13_nvmFL_fx2rbuQ[4]     0.108       -0.272
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     System        SLE       Q            b13_nvmFL_fx2rbuQ[3]     0.108       -0.215
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     System        SLE       Q            b13_nvmFL_fx2rbuQ[0]     0.108       -0.064
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     System        SLE       Q            b13_nvmFL_fx2rbuQ[1]     0.108       0.144 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       0.250 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       0.300 
CommsFPGA_CCC_0.CCC_INST                                                 System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       0.346 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       0.616 
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                         Starting                                                  Required           
Instance                                                                                 Reference     Type      Pin      Net                      Time         Slack 
                                                                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                        System        UJTAG     UTDO     b9_PLF_6lNa2             5.988        -0.425
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]           System        SLE       D        N_276_i_0                5.733        0.346 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY       System        SLE       EN       b8_vABZ3qsY_RNO          5.651        0.496 
ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY     System        SLE       EN       b8_vABZ3qsY_RNO_0        5.651        0.513 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask              System        SLE       EN       start_bit_mask_RNO_0     5.651        0.695 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_col_detect_en      System        SLE       D        tx_col_detect_en_0       5.733        0.719 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5]                                 System        SLE       D        N_145_i_0                5.733        0.826 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[0]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[1]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[2]         System        SLE       EN       b15_nYhI39swMeEd_Mg      5.651        1.115 
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.413
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.425

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[5]                                                        Net       -        -       1.007     -           14        
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      C        In      -         1.116       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.230     1.345       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.901       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.374       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         3.004       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     3.168       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.724       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.888       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.444       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.531       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         5.087       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.296       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.413       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.413 is 1.436(22.4%) logic and 4.977(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.324
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.336

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]          SLE       Q        Out     0.087     0.087       -         
b13_nvmFL_fx2rbuQ[2]                                                          Net       -        -       1.106     -           22        
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      B        In      -         1.194       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      Y        Out     0.143     1.337       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_2                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      D        In      -         1.967       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.470     2.437       -         
b7_yYh03wy                                                                    Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      B        In      -         2.992       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      Y        Out     0.164     3.156       -         
N_8                                                                           Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      D        In      -         3.712       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.470     4.182       -         
b3_PLF                                                                        Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      D        In      -         4.737       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      Y        Out     0.470     5.207       -         
b9_PLF_6lNa2                                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.324       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.324 is 1.804(28.5%) logic and 4.520(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.260
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.272

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[4]                                                        Net       -        -       0.919     -           9         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      B        In      -         1.028       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.164     1.192       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.747       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.220       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         2.850       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     3.015       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.570       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.735       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.290       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.377       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         4.933       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.143       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.260       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.260 is 1.371(21.9%) logic and 4.889(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.202
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.214

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]          SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[3]                                                          Net       -        -       0.897     -           8         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      C        In      -         1.006       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_2     CFG3      Y        Out     0.210     1.215       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_2                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      D        In      -         1.845       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.470     2.315       -         
b7_yYh03wy                                                                    Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      B        In      -         2.871       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_4                CFG3      Y        Out     0.164     3.035       -         
N_8                                                                           Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      D        In      -         3.590       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.470     4.060       -         
b3_PLF                                                                        Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      D        In      -         4.616       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      Y        Out     0.470     5.085       -         
b9_PLF_6lNa2                                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.202       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.202 is 1.891(30.5%) logic and 4.311(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.988
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.988

    - Propagation time:                      6.176
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.188

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]        SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[3]                                                        Net       -        -       0.897     -           8         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      A        In      -         1.006       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16_1     CFG3      Y        Out     0.103     1.109       -         
b3_PLF_sn_m16_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      D        In      -         1.664       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_sn_m16       CFG4      Y        Out     0.472     2.137       -         
b3_PLF_sn_N_17                                                              Net       -        -       0.630     -           2         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      B        In      -         2.767       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns_1       CFG4      Y        Out     0.165     2.931       -         
b3_PLF_u_ns_1                                                               Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      B        In      -         3.487       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_ns         CFG4      Y        Out     0.165     3.651       -         
b7_PLF_IFM                                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      A        In      -         4.207       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                CFG2      Y        Out     0.087     4.294       -         
b3_PLF                                                                      Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      C        In      -         4.850       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                         CFG4      Y        Out     0.210     5.059       -         
b9_PLF_6lNa2                                                                Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                           UJTAG     UTDO     In      -         6.176       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.176 is 1.309(21.2%) logic and 4.867(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 209MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 209MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          20 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           40 uses
CFG2           374 uses
CFG3           432 uses
CFG4           865 uses

Carry primitives used for arithmetic functions:
ARI1           398 uses


Sequential Cells: 
SLE            2113 uses

DSP Blocks:    0

I/O ports: 131
I/O primitives: 122
BIBUF          42 uses
INBUF          25 uses
OUTBUF         51 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 20


RAM/ROM usage summary
Block Rams (RAM1K18) : 12

Total LUTs:    2109

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2113 + 0 + 432 + 0 = 2545;
Total number of LUTs after P&R:  2109 + 0 + 432 + 0 = 2541;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 60MB peak: 209MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Tue Feb 21 13:45:36 2017

###########################################################]
