[
  {
    "citation-number": [
      "8008"
    ],
    "container-title": [
      "0.5 none 18-pin DIP"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "5k"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "citation-number": [
      "8080"
    ],
    "container-title": [
      "none 40-pin DIP"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "29 5–10 16 2"
    ],
    "title": [
      "1974 6 6k 2 8 0.5 none 40-pin DIP 8086"
    ],
    "type": "chapter",
    "volume": [
      "3"
    ]
  },
  {
    "citation-number": [
      "80286"
    ],
    "container-title": [
      "none 68-pin PGA"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "1 5 134 6–12"
    ],
    "type": "chapter",
    "volume": [
      "16 3"
    ]
  },
  {
    "container-title": [
      "PGA Pentium 1993"
    ],
    "date": [
      "1985",
      "1989"
    ],
    "pages": [
      "1 5–1 0 275 16–25 32 1–1 5",
      "1–0 6 1 2 25–100 32 0 3–2 5 8 168–",
      "0 8–0 35 3 2–4 5 60–300 32 8–17 16 296–"
    ],
    "publisher": [
      "PGA"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pro",
        "given": "Pentium"
      },
      {
        "family": "Pentium",
        "given": "M.C.M.P.G.A.",
        "suffix": "II"
      },
      {
        "family": "Pentium",
        "given": "S.E.C.C.",
        "suffix": "III"
      },
      {
        "family": "M",
        "given": "P.G.A.Pentium"
      }
    ],
    "container-title": [
      "479-pin FCBGA Core 2006 65 nm 152M",
      "/ 2M 479-pin FCBGA Core 2 Duo 2006",
      "/ 4M+ 775-pin LGA Core i7 2008 45 nm 731M"
    ],
    "date": [
      "1995",
      "1997",
      "1999",
      "2000",
      "2003"
    ],
    "genre": [
      "64K / 256K / 8M 1366-pin LGA Atom 2008 45 nm 47M 800–1860"
    ],
    "issue": [
      "64"
    ],
    "note": [
      "FCBGA"
    ],
    "pages": [
      "0 6–0 35 5 5 166–200 32 29–47 16 256 387–",
      "0 35–0 25 7 5 233–450 32 17–43 32 256 242–",
      "0 25–0 18 9 5–28 450–1000 32 14–44",
      "330–",
      "180–65 42–178 1400–3800 32 64 21–115 20 256 478–",
      "130–90 77–140 1300–2130 32 5–27",
      "1000–1860 32 6–31 64",
      "65–45 167–410 1060–3160 32 64 10–65 64",
      "2660–3330 32 64 45–130",
      "1 4–13 56 512 441–"
    ],
    "type": "article-journal",
    "volume": [
      "32K / 512K",
      "64K / 1M",
      "32"
    ]
  },
  {
    "note": [
      "adr, writedata; logic [WIDTH-1:0] memdata; // instantiate devices to be tested mips #(WIDTH,REGBITS) dut(clk, reset, memdata, memread, memwrite, adr, writedata);"
    ],
    "title": [
      "logic clk; logic reset; logic memread, memwrite; logic"
    ],
    "type": null,
    "url": [
      "[WIDTH-1:0]"
    ]
  },
  {
    "note": [
      "logic [31:0] mem [2**(WIDTH-2)-1:0]; logic [31:0] word; logic [1:0] bytesel; logic [WIDTH-2:0"
    ],
    "title": [
      "initial $readmemh(\"memfile.dat\", mem); assign bytesel = adr[1:0]; assign wordadr ="
    ],
    "type": null,
    "url": [
      "wordadr;",
      "adr[WIDTH-1:2];"
    ]
  },
  {
    "note": [
      "logic [31:0] instr; logic zero, alusrca, memtoreg, iord, pcen, regwrite, regdst; logic [1:0] pcsrc, alusrcb; logic [3:0] irwrite; A.12 Example: MIPS Processor 759 logic [2:0] alucontrol; logic [5:0] op, funct;"
    ],
    "type": null
  },
  {
    "issue": [
      "0"
    ],
    "note": [
      "funct, output logic [2:0] alucontrol);"
    ],
    "title": [
      "module aludec(input logic [1:0] aluop, input logic"
    ],
    "type": null,
    "volume": [
      "5"
    ]
  },
  {
    "note": [
      "logic [REGBITS-1:0] ra1, ra2, wa; logic [WIDTH-1:0] pc, nextpc, data, rd1,",
      "mux2 #(REGBITS",
      "regdst, wa);"
    ],
    "title": [
      "rd2, wd, a, srca, srcb, aluresult, aluout, immx4; logic [WIDTH-1:0] CONST_ZERO = 0; logic [WIDTH-1:0] CONST_ONE = 1; // shift left immediate field by 2 assign immx4 = {instr[WIDTH-3:0],2'b00}; // register file address fields assign ra1 = instr[REGBITS+20:21]; assign ra2 = instr[REGBITS+15:16"
    ],
    "type": null,
    "url": [
      "regmux(instr[REGBITS+15:16], instr[REGBITS+10:11],"
    ]
  },
  {
    "note": [
      "input logic [WIDTH-1:0] a, b, input logic [2:0] alucontrol, output logic [WIDTH-1:0] result, output logic zero);"
    ],
    "title": [
      "module alu #(parameter WIDTH = 8"
    ],
    "type": null
  },
  {
    "note": [
      "input logic [REGBITS-1:0] ra1, ra2, wa, input logic [WIDTH-1:0] wd, output logic [WIDTH-1:0] rd1, rd2);"
    ],
    "type": null
  },
  {
    "note": [
      "input logic clk, input logic [WIDTH-1:0] d, output logic [WIDTH-1:0] q);"
    ],
    "title": [
      "module flop #(parameter WIDTH = 8"
    ],
    "type": null
  },
  {
    "note": [
      "input logic clk, en, input logic [WIDTH-1:0] d, output logic [WIDTH-1:0] q);"
    ],
    "title": [
      "module flopen #(parameter WIDTH = 8"
    ],
    "type": null
  },
  {
    "note": [
      "input logic clk, reset, en, input logic [WIDTH-1:0] d, output logic [WIDTH-1:0] q);"
    ],
    "title": [
      "module flopenr #(parameter WIDTH = 8"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "A",
        "given": "B."
      },
      {
        "given": "C."
      }
    ],
    "note": [
      "The decoder should handle the digits A, B, C, D, E, and F as well as 0–9."
    ],
    "title": [
      "A.5 Write an HDL module called minority. It receives three inputs",
      "It produces one output Y that is TRUE if at least two of the inputs are FALSE. A.6 Write an HDL module for a hexadecimal 7-segment display decoder"
    ],
    "type": null
  },
  {
    "container-title": [
      "A.9 Write a structural module to compute Y = AB + BC + ABC using multiplexer logic"
    ],
    "note": [
      "Use the 8:1 multiplexer from Exercise A.8."
    ],
    "title": [
      "A.7 Write a self-checking testbench for Exercise A.6. Create a test vector file containing all 16 test cases. Simulate the circuit and show that it works. Introduce an error in the test vector file and show that it reports a mismatch. A.8 Write an 8:1 multiplexer module called mux8 with inputs S2:0, D0, D1, D2, D3, D4, D5, D6, D7, and output Y"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "A.15 Sketch the state transition diagram for the FSM described by the following HDL code."
    ],
    "title": [
      "A.10 Repeat Exercise A.9 using a 4:1 multiplexer and as many NOT gates as you need. A.11 Section A.5.4 pointed out that a synchronizer could be correctly described with blocking assignments if the assignments were given in the proper order. Think of another simple sequential circuit that cannot be correctly described with blocking assignments regardless of order. A.12 Write an HDL module for an 8-input priority circuit. A.13 Write an HDL module for a 2:4 decoder. A.14 Write an HDL module for a 6:64 decoder using three of the 2:4 decoders from Exercise A.13 along with 64 3-input AND gates"
    ],
    "type": null
  },
  {
    "container-title": [
      "The IEEE Journal of Solid-State Circuits"
    ],
    "note": [
      "is cited heavily and is abbreviated as JSSC."
    ],
    "title": [
      "A majority of references are from IEEE publications and can be obtained from ieeexplore.ieee.org. An electronic version of this bibliography with hyperlinks is available at www.cmosvlsi.com"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "family": "Fallah",
        "given": "F."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "Abdollahi04"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "140–154"
    ],
    "title": [
      "Leakage current reduction in CMOS VLSI circuits by input vector control"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Acken",
        "given": "J."
      }
    ],
    "citation-number": [
      "Acken83"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "717–718"
    ],
    "title": [
      "Testing for bridging faults (shorts) in CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Afghahi",
        "given": "M."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "Afghahi90"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1990-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "225–233"
    ],
    "title": [
      "A unified single-phase clocking scheme for VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Agans",
        "given": "D."
      }
    ],
    "citation-number": [
      "Agans06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Amacon"
    ],
    "title": [
      "Debugging"
    ],
    "type": "book",
    "url": [
      "www.debuggingrules.com."
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V."
      },
      {
        "family": "Keckler",
        "given": "S."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "Agarwal01"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Technical Report TR2000–02,"
    ],
    "publisher": [
      "Computer Architecture and Technology Laboratory",
      "University of Texas at Austin"
    ],
    "title": [
      "The effect of technology scaling on microarchitectural structures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Zolotov",
        "given": "V."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "Agarwal04"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2004-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1231–1242"
    ],
    "title": [
      "Statistical clock skew analysis considering intra-die process variations"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Gallagher",
        "given": "J."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Agarwal07"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "660–671"
    ],
    "title": [
      "Device-aware yield-centric dual-Vt design under parameter variations in nanoscale technologies"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "Agarwal07b] K."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "613–623"
    ],
    "title": [
      "Parametric yield analysis and optimization in leakage dominated technologies"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "B."
      },
      {
        "family": "Sherwood",
        "given": "T."
      }
    ],
    "citation-number": [
      "Agrawal08"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2008-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "554–564"
    ],
    "title": [
      "Ternary CAM power and delay model: extensions and uses"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Aisaka",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Aisaka02"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "216–217"
    ],
    "publisher": [
      "VLSI Circuits Symp"
    ],
    "title": [
      "Design rule for frequency-voltage cooperative power control and its application to an MPEG-4 decoder"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Alexander",
        "given": "J."
      }
    ],
    "citation-number": [
      "Alexander75"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1975-10-30"
    ],
    "issue": [
      "22"
    ],
    "pages": [
      "541–542"
    ],
    "title": [
      "Clock recovery from random binary signals"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Allam",
        "given": "M."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "Allam00"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "155–160"
    ],
    "publisher": [
      "Low Power Electronics and Design"
    ],
    "title": [
      "High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alon",
        "given": "E."
      },
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Alon05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "820–828"
    ],
    "title": [
      "Circuits and techniques for high-resolution measurement of on-chip power supply noise"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "Alvandpour02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "633–638"
    ],
    "title": [
      "A sub-130-nm conditional keeper technique"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Amrutur98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1208–1219"
    ],
    "title": [
      "A replica technique for wordline and sense control in low-power SRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Amrutur00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "175–185"
    ],
    "title": [
      "Speed and power scaling of SRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Amrutur01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1506–1515"
    ],
    "title": [
      "Fast low-power decoders for RAMs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Anastasakis",
        "given": "D."
      },
      {
        "family": "Damiano",
        "given": "R."
      },
      {
        "family": "Ma",
        "given": "H."
      },
      {
        "family": "Stanion",
        "given": "T."
      }
    ],
    "citation-number": [
      "Anastasakis02"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "305–310"
    ],
    "title": [
      "A practical and efficient method for comparepoint matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "F."
      },
      {
        "family": "Wells",
        "given": "J."
      },
      {
        "family": "Berta",
        "given": "E."
      }
    ],
    "citation-number": [
      "Anderson02"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "146–147, 453"
    ],
    "title": [
      "The core clock system on the next generation Itanium microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      }
    ],
    "citation-number": [
      "Ando80"
    ],
    "date": [
      "1980-02"
    ],
    "genre": [
      "Digest of Papers COMPCON 80,"
    ],
    "pages": [
      "50–52"
    ],
    "title": [
      "Testing VLSI with random access scan"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "Anis03"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Multi-Threshold CMOS Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Arnaud",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Arnaud08"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2008-12"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "32 nm general purpose bulk CMOS technology for high performance applications at low voltage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Components",
        "given": "Artisan"
      }
    ],
    "citation-number": [
      "Artisan02"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "TSMC 0.18 μm Process 1.8-Volt SAGE-X Standard Cell Library Databook, Release 4.0, Feb"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      }
    ],
    "citation-number": [
      "Asenov07"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "86–87"
    ],
    "publisher": [
      "VLSI Technology Symp"
    ],
    "title": [
      "Simulation of statistical variability in nano MOSFETs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Auth",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Auth08"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "77–85"
    ],
    "title": [
      "45 nm high-k+ metal gate strain-enhanced transistors"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Baghini",
        "given": "M."
      },
      {
        "family": "Desai",
        "given": "M."
      }
    ],
    "citation-number": [
      "Baghini02"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "317–322"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "Impact of technology scaling on metastability performance of CMOS synchronizing latches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bai",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bai04"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "657–660"
    ],
    "title": [
      "A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "D."
      },
      {
        "family": "Benschneider",
        "given": "B."
      }
    ],
    "citation-number": [
      "Bailey98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1627–1633"
    ],
    "title": [
      "Clocking design and analysis for a 600-MHz Alpha microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "K."
      },
      {
        "family": "Beers",
        "given": "J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "Baker97"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "–",
      "90–97"
    ],
    "title": [
      "Shmoo plotting: the black art of IC testing"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Bakoglu",
        "given": "H."
      }
    ],
    "citation-number": [
      "Bakoglu90"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Circuits, Interconnections, and Packaging for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barke",
        "given": "E."
      }
    ],
    "citation-number": [
      "Barke88"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1988-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "295–298"
    ],
    "title": [
      "Line-to-ground capacitance calculation for VLSI: a comparison"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Barry",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Messerschmitt",
        "given": "D."
      }
    ],
    "citation-number": [
      "Barry03"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Digital Communication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Barth08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "86–95"
    ],
    "title": [
      "A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Baugh",
        "given": "C."
      },
      {
        "family": "Wooley",
        "given": "B."
      }
    ],
    "citation-number": [
      "Baugh73"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1973-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1045–1047"
    ],
    "title": [
      "A two’s complement parallel array multiplication algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Baumann",
        "given": "R."
      }
    ],
    "citation-number": [
      "Baumann01"
    ],
    "container-title": [
      "IEEE Trans. Device & Materials Reliability"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "17–22"
    ],
    "title": [
      "Soft errors in advanced semiconductor devices—part I: the three radiation sources"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Baumann",
        "given": "R."
      }
    ],
    "citation-number": [
      "Baumann05"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "–",
      "258–266"
    ],
    "title": [
      "Soft errors in advanced computer systems"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Beaumont-Smith",
        "given": "Beaumont- A."
      },
      {
        "family": "Burgess",
        "given": "N."
      },
      {
        "family": "Lefrere",
        "given": "S."
      },
      {
        "family": "Lim",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE Symp"
    ],
    "date": [
      "1999-04"
    ],
    "pages": [
      "35–42"
    ],
    "publisher": [
      "Computer Arithmetic"
    ],
    "title": [
      "Reduced latency IEEE floating-point Smith99] adder architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beaumont-Smith",
        "given": "Beaumont- A."
      },
      {
        "family": "Lim",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. IEEE Symp. Computer Smith01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "218–225"
    ],
    "publisher": [
      "Arithmetic"
    ],
    "title": [
      "Parallel prefix adder design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bedrij",
        "given": "O."
      }
    ],
    "citation-number": [
      "Bedrij62"
    ],
    "container-title": [
      "IRE Trans. Electronic Computers"
    ],
    "date": [
      "1962-06"
    ],
    "pages": [
      "340–346"
    ],
    "title": [
      "Carry-select adder"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Belluomini",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Belluomini05"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "374–375, 604"
    ],
    "title": [
      "An 8GHz floating-point multiply"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bergeron",
        "given": "J."
      },
      {
        "family": "Cerny",
        "given": "E."
      },
      {
        "family": "Hunter",
        "given": "A."
      },
      {
        "family": "Nightingale",
        "given": "A."
      }
    ],
    "citation-number": [
      "Bergeron05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Verification Methodology Manual for SystemVerilog"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "family": "Carrig",
        "given": "K."
      },
      {
        "family": "Durham",
        "given": "C."
      },
      {
        "family": "Hansen",
        "given": "P."
      },
      {
        "family": "Hogenmiller",
        "given": "D."
      },
      {
        "family": "Nowak",
        "given": "E."
      },
      {
        "family": "Roher",
        "given": "N."
      }
    ],
    "citation-number": [
      "Bernstein99"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High Speed CMOS Design Styles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "family": "Rohrer",
        "given": "N."
      }
    ],
    "citation-number": [
      "Bernstein00"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "SOI Circuit Design Concepts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bernstein06"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "Jul./Sep. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "433–449"
    ],
    "title": [
      "High-performance CMOS variability in the 65-nm regime and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Bewick",
        "given": "G."
      }
    ],
    "citation-number": [
      "Bewick94"
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "pages": [
      "– –94–617,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Fast Multiplication: Algorithms and Implementation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "family": "Tang",
        "given": "Xinghai"
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Bhavnagarwala01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "658–665"
    ],
    "title": [
      "The impact of intrinsic device fluctuations on CMOS SRAM cell stability"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bhavnagarwala04"
    ],
    "container-title": [
      "Proc. VLSI Circuits Symp"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "292–293"
    ],
    "title": [
      "A transregional CMOS SRAM with single, logic VDD and dynamic power rails"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhavnagarwala",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bhavnagarwala05"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "659–662"
    ],
    "title": [
      "Fluctuation limits & scaling opportunities for CMOS SRAM cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "J."
      }
    ],
    "citation-number": [
      "Black69"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1969-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "338–347"
    ],
    "title": [
      "Electromigration—A brief survey and some recent results"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Blackburn",
        "given": "J."
      },
      {
        "family": "Arndt",
        "given": "L."
      },
      {
        "family": "Swartzlander",
        "given": "E."
      }
    ],
    "citation-number": [
      "Blackburn96"
    ],
    "container-title": [
      "Proc. 30th Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "177–181"
    ],
    "title": [
      "Optimization of spanning tree carry lookahead adders"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "Bohr95"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "241–244"
    ],
    "title": [
      "Interconnect scaling-the real limiter to high performance ULSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bohr96"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "847–850"
    ],
    "title": [
      "A high performance 0.25 μm logic technology optimized for 1.8 V operation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Booth",
        "given": "A."
      }
    ],
    "citation-number": [
      "Booth51"
    ],
    "container-title": [
      "Quarterly J. Mechanics and Applied Mathematics"
    ],
    "date": [
      "1951-06"
    ],
    "pages": [
      "2,",
      "236–240"
    ],
    "title": [
      "A signed binary multiplication technique"
    ],
    "type": "article-journal",
    "volume": [
      "IV"
    ]
  },
  {
    "author": [
      {
        "family": "Bowhill",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bowhill95"
    ],
    "container-title": [
      "Digital Technical Journal"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "100–115"
    ],
    "title": [
      "Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Duvall",
        "given": "S."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Bowman02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Bowman09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–63"
    ],
    "title": [
      "Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Brederlow",
        "given": "R."
      },
      {
        "family": "Prakash",
        "given": "R."
      },
      {
        "family": "Paulus",
        "given": "C."
      },
      {
        "family": "Thewes",
        "given": "R."
      }
    ],
    "citation-number": [
      "Brederlow06"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1666–1675"
    ],
    "title": [
      "A low-power true random number generator using random telegraph noise of single oxide-traps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R."
      },
      {
        "family": "Kung",
        "given": "H."
      }
    ],
    "citation-number": [
      "Brent82"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1982-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "260–264"
    ],
    "title": [
      "A regular layout for parallel adders"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "Brewer08"
    ],
    "container-title": [
      "Nonvolatile Memory Technology with Emphasis on Flash"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Brewer",
        "given": "J."
      },
      {
        "family": "Gill",
        "given": "M."
      }
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "F."
      }
    ],
    "citation-number": [
      "Brooks95"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Mythical Man-Month"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "A."
      }
    ],
    "citation-number": [
      "Brown03"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "36–40"
    ],
    "title": [
      "Fast films"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Brunvand",
        "given": "E."
      }
    ],
    "citation-number": [
      "Brunvand09"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Digital VLSI Chip Design with Cadence and Synopsys CAD Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brusamarello",
        "given": "L."
      },
      {
        "family": "Silva",
        "given": "R.",
        "particle": "da"
      },
      {
        "family": "Wirth",
        "given": "G."
      },
      {
        "family": "Reis",
        "given": "R."
      }
    ],
    "citation-number": [
      "Brusamarello08"
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "2008-09"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2238–2248"
    ],
    "title": [
      "Probabilistic approach for yield analysis of dynamic logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Budnik",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Budnik06"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2006-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1336–1346"
    ],
    "title": [
      "A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Pering",
        "given": "T."
      },
      {
        "family": "Stratakos",
        "given": "A."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "Burd00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1571–1580"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Burgess",
        "given": "N."
      }
    ],
    "citation-number": [
      "Burgess02"
    ],
    "container-title": [
      "J. VLSI Signal Processing"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "263–271"
    ],
    "title": [
      "The flagged prefix adder and its applications in integer arithmetic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Burgess",
        "given": "N."
      }
    ],
    "citation-number": [
      "Burgess09"
    ],
    "container-title": [
      "Proc. Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Implementation of recursive Ling adders in CMOS VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burks",
        "given": "A."
      },
      {
        "family": "Goldstine",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "Burks46"
    ],
    "container-title": [
      "part"
    ],
    "date": [
      "1946"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Inst. Advanced Study"
    ],
    "title": [
      "Preliminary discussion of the logical design of an electronic computing instrument"
    ],
    "type": "article-journal",
    "volume": [
      "1, vol. 1"
    ]
  },
  {
    "author": [
      {
        "family": "Burleson",
        "given": "W."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "Burleson98"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "1998-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "464–474"
    ],
    "title": [
      "Wave-pipelining: a tutorial and research survey"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Honore",
        "given": "F."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Calhoun04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "818–826"
    ],
    "title": [
      "A leakage reduction methodology for distributed MTCMOS"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Calhoun05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1778–1786"
    ],
    "title": [
      "Modeling and sizing for minimum energy operation in subthreshold circuits"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "Calhoun06a] B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "238–245"
    ],
    "title": [
      "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "Calhoun06b] B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1673–1679"
    ],
    "title": [
      "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Calhoun07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "680–688"
    ],
    "title": [
      "A 256-kb 65-nm sub-threshold SRAM design for ultra-lowvoltage operation"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Calin",
        "given": "T."
      },
      {
        "family": "Nicolaidis",
        "given": "M."
      },
      {
        "family": "Velazco",
        "given": "R."
      }
    ],
    "citation-number": [
      "Calin96"
    ],
    "container-title": [
      "IEEE Trans. Nuclear Science"
    ],
    "date": [
      "1996-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "2874–2878"
    ],
    "title": [
      "Upset hardened memory design for submicron CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "literal": "Calma Corporation, GDS II Stream Format"
      }
    ],
    "citation-number": [
      "Calma84"
    ],
    "date": [
      "1984-07"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Carr",
        "given": "W."
      },
      {
        "family": "Mize",
        "given": "J."
      }
    ],
    "citation-number": [
      "Carr72"
    ],
    "date": [
      "1972"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "MOS/LSI Design and Application"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "family": "Pileggi",
        "given": "L."
      },
      {
        "family": "Odabasioglu",
        "given": "A."
      }
    ],
    "citation-number": [
      "Celik02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "IC Interconnect Analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cenker",
        "given": "R."
      },
      {
        "family": "Clemons",
        "given": "D."
      },
      {
        "family": "Huber",
        "given": "W."
      },
      {
        "family": "Petrizzi",
        "given": "J."
      },
      {
        "family": "Procyk",
        "given": "F."
      },
      {
        "family": "Trout",
        "given": "G."
      }
    ],
    "citation-number": [
      "Cenker79"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "853–860"
    ],
    "title": [
      "A fault-tolerant 64K dynamic random-access memory"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "P."
      },
      {
        "family": "Schlag",
        "given": "M."
      }
    ],
    "citation-number": [
      "Chan90"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1990-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "983–992"
    ],
    "title": [
      "Analysis and design of CMOS Manchester adders with variable carryskip"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "Restle",
        "given": "P."
      }
    ],
    "citation-number": [
      "Chan05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "102–109"
    ],
    "title": [
      "Uniform-phase uniform-amplitude resonant-load global clock distributions"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Chan09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "64–72"
    ],
    "title": [
      "A resonant global clock distribution for the cell broadband engine processor"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Sheng",
        "given": "S."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "Chandrakasan92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "473–484"
    ],
    "title": [
      "Low-power CMOS digital design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "Chandrakasan01"
    ],
    "container-title": [
      "Design of High-Performance Microprocessor Circuits"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Bowhill",
        "given": "W."
      },
      {
        "family": "Fox",
        "given": "F."
      }
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chaney",
        "given": "T."
      },
      {
        "family": "Molnar",
        "given": "C."
      }
    ],
    "citation-number": [
      "Chaney73"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1973-04"
    ],
    "pages": [
      "421–422"
    ],
    "title": [
      "Anomalous behavior of synchronizer and arbiter circuits"
    ],
    "type": "article-journal",
    "volume": [
      "C-22"
    ]
  },
  {
    "author": [
      {
        "family": "Chaney",
        "given": "T."
      }
    ],
    "citation-number": [
      "Chaney83"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1983-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1207–1209"
    ],
    "title": [
      "Measured flip-flop responses to marginal triggering"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Chang05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "195–203"
    ],
    "title": [
      "A 130-nm triple-Vt 9-MB third-level on-die cache for the 1.7-GHz Itanium 2 processor"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Chang07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "846–852"
    ],
    "title": [
      "The 65-nm 16-MB shared on-die L3 cache for the dual-core Intel Xeon processor 7100 Series"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Chang08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "956–963"
    ],
    "title": [
      "An 8T-SRAM for variability tolerance and low-voltage operation in highperformance caches"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "H."
      },
      {
        "family": "Johnston",
        "given": "C."
      }
    ],
    "citation-number": [
      "Chao89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1454–1458"
    ],
    "title": [
      "Behavior analysis of CMOS D flip-flops"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "T."
      },
      {
        "family": "Chappell",
        "given": "B."
      },
      {
        "family": "Schuster",
        "given": "S."
      },
      {
        "family": "Allan",
        "given": "J."
      },
      {
        "family": "Klepner",
        "given": "S."
      },
      {
        "family": "Joshi",
        "given": "R."
      },
      {
        "family": "Franch",
        "given": "R."
      }
    ],
    "citation-number": [
      "Chappell91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1577–1585"
    ],
    "title": [
      "A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K."
      },
      {
        "family": "Wann",
        "given": "H."
      },
      {
        "family": "Dunster",
        "given": "J."
      },
      {
        "family": "Ko",
        "given": "P."
      },
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Yoshida",
        "given": "M."
      }
    ],
    "citation-number": [
      "Chen96"
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1515–1518"
    ],
    "title": [
      "MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K."
      },
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Fang",
        "given": "P."
      },
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Wollesen",
        "given": "D."
      }
    ],
    "citation-number": [
      "Chen97"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1951–1957"
    ],
    "title": [
      "Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "Chen03"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2003-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "888–899"
    ],
    "title": [
      "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "citation-number": [
      "Chen06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2344–2353"
    ],
    "title": [
      "An ultra-low-power memory with a subthreshold power supply voltage"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "Nam Sung"
      }
    ],
    "citation-number": [
      "Chen07"
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "660–666"
    ],
    "title": [
      "Yield-driven near-threshold SRAM design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Cheng99"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "MOSFET Modeling & BSIM3 User’s Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Y."
      },
      {
        "family": "Tsai",
        "given": "C."
      },
      {
        "family": "Teng",
        "given": "C."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "Cheng00"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Electrothermal Analysis of VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chern",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "J."
      },
      {
        "family": "Arledge",
        "given": "L."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Yang",
        "given": "P."
      }
    ],
    "citation-number": [
      "Chern92"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "1992-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–34"
    ],
    "title": [
      "Multilevel metal capacitance models for CAD design synthesis systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Childs",
        "given": "R."
      },
      {
        "family": "Crawford",
        "given": "J."
      },
      {
        "family": "House",
        "given": "D."
      },
      {
        "family": "Noyce",
        "given": "R."
      }
    ],
    "citation-number": [
      "Childs84"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1984-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "363–376"
    ],
    "title": [
      "A processor family for personal computers"
    ],
    "type": "article-journal",
    "volume": [
      "72"
    ]
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "Chinnery02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Closing the Gap Between ASIC and Custom: Tools and techniques for highperformance ASIC design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "Chinnery07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Closing the Power Gap Between ASIC and Custom"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Jang",
        "given": "L."
      },
      {
        "family": "Jung",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "J."
      }
    ],
    "citation-number": [
      "Choi97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "468–476"
    ],
    "title": [
      "Structured design of a 288-tap FIR filter by optimized partial product tree compression"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Chong",
        "given": "K."
      },
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Chong06"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1745–1754"
    ],
    "title": [
      "A 64b adder using self-calibrating differential output prediction logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Kashyap",
        "given": "C."
      },
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "Chopra06"
    ],
    "container-title": [
      "Intl. Workshop on Timing in Synthesis and Specification (TAU), Feb"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Current source driver model synthesis and worstcase alignment for accurate timing and noise analysis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "M."
      },
      {
        "family": "Miller",
        "given": "J."
      }
    ],
    "citation-number": [
      "Choudhury97"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "170–171"
    ],
    "title": [
      "A 300 MHz CMOS microprocessor with multi-media technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Christiansen",
        "given": "C."
      },
      {
        "family": "Gambino",
        "given": "J."
      },
      {
        "family": "Therrien",
        "given": "J."
      },
      {
        "family": "Hunt",
        "given": "D."
      },
      {
        "family": "Gill",
        "given": "J."
      }
    ],
    "citation-number": [
      "Christiansen06"
    ],
    "container-title": [
      "Proc. Failure Analysis of Integrated Circuits"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "349–354"
    ],
    "title": [
      "Effect of wire thickness on electromigration and stress migration lifetime of Cu"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "K."
      },
      {
        "family": "Pulfrey",
        "given": "D."
      }
    ],
    "citation-number": [
      "Chu86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1082–1087"
    ],
    "title": [
      "Design procedures for differential cascode voltage switch circuits"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "K."
      },
      {
        "family": "Pulfrey",
        "given": "D."
      }
    ],
    "citation-number": [
      "Chu87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "528–532"
    ],
    "title": [
      "A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "C."
      }
    ],
    "citation-number": [
      "Clark61"
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1961"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "–",
      "145–162"
    ],
    "title": [
      "The greatest of a finite set of random variables"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Clark01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1599–1608"
    ],
    "title": [
      "An embedded 32-b microprocessor core for low-power and high-performance applications"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "L."
      },
      {
        "family": "Demmons",
        "given": "S."
      },
      {
        "family": "Deutscher",
        "given": "N."
      },
      {
        "family": "Ricci",
        "given": "F."
      }
    ],
    "citation-number": [
      "Clark02"
    ],
    "container-title": [
      "Proc. Intl. Symp. Low Power Electronics and Design"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "7–12"
    ],
    "title": [
      "Standby power management for a 0.18 μm microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cobbold",
        "given": "R."
      }
    ],
    "citation-number": [
      "Cobbold66"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1966-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "190–192"
    ],
    "title": [
      "Temperature effects on M.O.S. transistors"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Cobbold",
        "given": "R."
      }
    ],
    "citation-number": [
      "Cobbold70"
    ],
    "date": [
      "1970"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley Interscience"
    ],
    "title": [
      "Theory and Application of Field Transistors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Colwell",
        "given": "R."
      },
      {
        "family": "Steck",
        "given": "R."
      }
    ],
    "citation-number": [
      "Colwell95"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "176–177"
    ],
    "publisher": [
      "IEEE Solid-State Circuits Conf"
    ],
    "title": [
      "A 0.6 μm BiCMOS processor with dynamic execution"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Colwell",
        "given": "R."
      }
    ],
    "citation-number": [
      "Colwell06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "The Pentium Chronicles: The People, Passion, and Politics Behind Intel's Landmark Chips"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cooley",
        "given": "J."
      }
    ],
    "citation-number": [
      "Cooley07"
    ],
    "container-title": [
      "www.deepchip.com/items/dvcon07-02.html , Apr"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Verilog vs. VHDL"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      },
      {
        "family": "Llabería",
        "given": "J."
      }
    ],
    "citation-number": [
      "Cortadella92"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1484–1487"
    ],
    "title": [
      "Evaluation of A + B = K conditions without carry propagation"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Crews",
        "given": "M."
      },
      {
        "family": "Yuenyongsgool",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Crews03"
    ],
    "container-title": [
      "EDN Magazine, Feb"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "65–71"
    ],
    "title": [
      "Practical design for transferring signals between clock domains"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Curran",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Curran02"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "Jul./Sep. 2002"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "631–644"
    ],
    "title": [
      "IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Dabral",
        "given": "S."
      },
      {
        "family": "Maloney",
        "given": "T."
      }
    ],
    "citation-number": [
      "Dabral98"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Basic ESD and I/O Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dadda",
        "given": "L."
      }
    ],
    "citation-number": [
      "Dadda65"
    ],
    "container-title": [
      "Alta Frequenza"
    ],
    "date": [
      "1965-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "349–356"
    ],
    "title": [
      "Some schemes for parallel multipliers"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W."
      },
      {
        "family": "Poulton",
        "given": "J."
      }
    ],
    "citation-number": [
      "Dally98"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge, UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Digital Systems Engineering"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Das06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "792–804"
    ],
    "title": [
      "A self-tuning DVS processor using delay-error detection and correction"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Das09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–48"
    ],
    "title": [
      "RazorII: in situ error detection and correction for PVT and SER tolerance"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      }
    ],
    "citation-number": [
      "Davari99"
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Symp. VLSI Circuits Digest Tech. Papers,"
    ],
    "pages": [
      "5–10"
    ],
    "title": [
      "CMOS technology: present and future"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "R."
      }
    ],
    "citation-number": [
      "Davis69"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1969-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "800–816"
    ],
    "title": [
      "The ILLIAC IV processing element"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Degalahal",
        "given": "V."
      },
      {
        "family": "Li",
        "given": "L."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M."
      }
    ],
    "citation-number": [
      "Degalahal05"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1157–1166"
    ],
    "title": [
      "Soft errors issues in low-power caches"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Knight",
        "given": "T.",
        "suffix": "Jr."
      },
      {
        "family": "Simon",
        "given": "T."
      }
    ],
    "citation-number": [
      "DeHon93"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1993-02"
    ],
    "pages": [
      "164–165, 283"
    ],
    "title": [
      "Automatic impedance control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deleganes",
        "given": "D."
      },
      {
        "family": "Douglas",
        "given": "J."
      },
      {
        "family": "Kommandur",
        "given": "B."
      },
      {
        "family": "Patyra",
        "given": "M."
      }
    ],
    "citation-number": [
      "Deleganes02"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "130–133"
    ],
    "title": [
      "Designing a 3GHz, 130nm, Intel Pentium 4 processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Deleganes",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Deleganes04"
    ],
    "container-title": [
      "Intel Techology Journal"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "43–53"
    ],
    "title": [
      "LVS technology for the Intel Pentium 4 processor on 90nm technology"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Deleganes",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Deleganes05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "36–43"
    ],
    "title": [
      "Low-voltage swing logic circuits for a Pentium 4 processor integer core"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Delgado-Frias",
        "given": "J."
      },
      {
        "family": "Nyathi",
        "given": "J."
      }
    ],
    "citation-number": [
      "Delgado-Frias00"
    ],
    "container-title": [
      "IEEE Trans. Circuits and Systems"
    ],
    "date": [
      "2000-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1390–1393"
    ],
    "title": [
      "A high-performance encoder with priority lookahead"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R."
      }
    ],
    "citation-number": [
      "Dennard68"
    ],
    "date": [
      "1968"
    ],
    "genre": [
      "US Patent 3,387,286,"
    ],
    "title": [
      "Field-effect transistor memory"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Dennard74"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1974-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "256–268"
    ],
    "title": [
      "Design of ion-implanted MOSFET’s with very small physical dimensions"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Dhanesha",
        "given": "H."
      },
      {
        "family": "Falakshahi",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Dhanesha95"
    ],
    "container-title": [
      "Proc. Conf. Advanced Research in VLSI"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "150–157"
    ],
    "title": [
      "Array-of-arrays architecture for parallel floating point multiplication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dickson",
        "given": "J."
      }
    ],
    "citation-number": [
      "Dickson76"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1976-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "374–378"
    ],
    "title": [
      "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Dike",
        "given": "C."
      },
      {
        "family": "Burton",
        "given": "E."
      }
    ],
    "citation-number": [
      "Dike99"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "849–855"
    ],
    "title": [
      "Miller and noise effects in a synchronizing flip-flop"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Dobbalaere",
        "given": "I."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.El"
      }
    ],
    "citation-number": [
      "Dobbalaere95"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1995-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1246–1253"
    ],
    "title": [
      "Regenerative feedback repeaters for programmable interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Dobberpuhl",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Dobberpuhl92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1555–1567"
    ],
    "title": [
      "A 200-MHz 64-b dual-issue CMOS microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Dobson",
        "given": "J."
      },
      {
        "family": "Blair",
        "given": "G."
      }
    ],
    "citation-number": [
      "Dobson95"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1995-09"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "1721–1722"
    ],
    "title": [
      "Fast two's complement VLSI adder design"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "Donnay03"
    ],
    "container-title": [
      "Substrate Noise Coupling in Mixed-Signal ASICs"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Gielen",
        "given": "G."
      }
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Donovan",
        "given": "C."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "citation-number": [
      "Donovan02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "432–437"
    ],
    "title": [
      "A ‘digital’ 6-bit ADC in 0.25 μm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Doran",
        "given": "R."
      }
    ],
    "citation-number": [
      "Doran88"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1988-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1110–1113"
    ],
    "title": [
      "Variants of an improved carry look-ahead adder"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Doyle",
        "given": "B."
      },
      {
        "family": "Fishbein",
        "given": "B."
      },
      {
        "family": "Mistry",
        "given": "K."
      }
    ],
    "citation-number": [
      "Doyle91"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "529–532"
    ],
    "title": [
      "NBTI-enhanced hot carrier damage in p-channel MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drake",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Drake07"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "398–399"
    ],
    "title": [
      "A distributed critical-path timing monitor for a 65nm high-performance microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Draper",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Draper97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1650–1664"
    ],
    "title": [
      "Circuit techniques in a 266-MHz MMX-enabled processor"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Dunga",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Dunga07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "UC Berkeley"
    ],
    "title": [
      "BSIM 4.6.1 MOSFET Model User's Manual, Department of Electrical Engineering and Computer Sciences"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Earle",
        "given": "J."
      }
    ],
    "citation-number": [
      "Earle65"
    ],
    "container-title": [
      "IBM Tech. Disclosure Bulletin"
    ],
    "date": [
      "1965-03"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "909–910"
    ],
    "title": [
      "Latched carry-save adder"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "B."
      },
      {
        "family": "Corry",
        "given": "A."
      },
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Greenberg",
        "given": "C."
      }
    ],
    "citation-number": [
      "Edwards93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "379–383"
    ],
    "title": [
      "A single-chip video ghost canceller"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Eichelberger",
        "given": "E."
      },
      {
        "family": "Williams",
        "given": "T."
      }
    ],
    "citation-number": [
      "Eichelberger78"
    ],
    "container-title": [
      "J. Design Automation and Fault Tolerant Computing"
    ],
    "date": [
      "1978-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–178"
    ],
    "title": [
      "A logic design structure for LSI testability"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "W."
      }
    ],
    "citation-number": [
      "Elmore48"
    ],
    "container-title": [
      "J. Applied Physics"
    ],
    "date": [
      "1948-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–63"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wideband amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Emma",
        "given": "P."
      },
      {
        "family": "Kursan",
        "given": "E."
      }
    ],
    "citation-number": [
      "Emma08"
    ],
    "container-title": [
      "IBM J. Research & Dev"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "541–552"
    ],
    "title": [
      "Is 3D chip technology the next growth engine for performance improvement?"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "citation-number": [
      "EPA07"
    ],
    "container-title": [
      "US Environmental Protection Agency, Report to Congress on Server and Data Center Energy Efficiency, Public Law 109-431"
    ],
    "date": [
      "2007-08-02"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "citation-number": [
      "Ercegovac89"
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "1989-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "924–926"
    ],
    "title": [
      "Binary counter with counting period of one half adder independent of counter size"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Ernst03"
    ],
    "container-title": [
      "Proc. Intl. Symp. Microarchitecture"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "7–18"
    ],
    "title": [
      "Razor: a low-power pipeline based on circuit-level timing speculation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Estreich",
        "given": "D."
      },
      {
        "family": "Dutton",
        "given": "R."
      }
    ],
    "citation-number": [
      "Estreich82"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1982-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "157–162"
    ],
    "title": [
      "Modeling latch-up in CMOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Evans",
        "given": "R."
      },
      {
        "family": "Franzon",
        "given": "P."
      }
    ],
    "citation-number": [
      "Evans95"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1995-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "571–579"
    ],
    "title": [
      "Energy consumption modeling and optimization for SRAM's"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Faggin",
        "given": "F."
      },
      {
        "family": "Hoff",
        "given": "M."
      },
      {
        "family": "Mazor",
        "given": "S."
      },
      {
        "family": "Shima",
        "given": "M."
      }
    ],
    "citation-number": [
      "Faggin96"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "10–20"
    ],
    "title": [
      "The history of the 4004"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Fetzer",
        "given": "E."
      },
      {
        "family": "Gibson",
        "given": "M."
      },
      {
        "family": "Klein",
        "given": "A."
      },
      {
        "family": "Calick",
        "given": "N."
      },
      {
        "family": "Zhu",
        "given": "C."
      },
      {
        "family": "Busta",
        "given": "E."
      },
      {
        "family": "Mohammad",
        "given": "B."
      }
    ],
    "citation-number": [
      "Fetzer02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1433–1440"
    ],
    "title": [
      "A fully bypassed six-issue integer datapath and register file on the Itanium-2 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Fetzer",
        "given": "E."
      },
      {
        "family": "Dahle",
        "given": "D."
      },
      {
        "family": "Little",
        "given": "C."
      },
      {
        "family": "Safford",
        "given": "K."
      }
    ],
    "citation-number": [
      "Fetzer06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "246–255"
    ],
    "title": [
      "The parity protected, multithreaded register files on the 90-nm Itanium microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Fischer",
        "given": "T."
      },
      {
        "family": "Desai",
        "given": "J."
      },
      {
        "family": "Doyle",
        "given": "B."
      },
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Patella",
        "given": "B."
      }
    ],
    "citation-number": [
      "Fischer06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "218–228"
    ],
    "title": [
      "A 90-nm variable frequency clock system for a power-managed Itanium architecture processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J."
      },
      {
        "family": "Dunlop",
        "given": "A."
      }
    ],
    "citation-number": [
      "Fishburn85"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "1985-11"
    ],
    "pages": [
      "326–328"
    ],
    "publisher": [
      "Computer-Aided Design"
    ],
    "title": [
      "TILOS: A posynomial programming approach to transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Flannagan",
        "given": "S."
      }
    ],
    "citation-number": [
      "Flannagan85"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1985-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "880–882"
    ],
    "title": [
      "Synchronization reliability in CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Foty",
        "given": "D."
      }
    ],
    "citation-number": [
      "Foty96"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "MOSFET Modeling with SPICE: Principles and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "V."
      },
      {
        "family": "Liu",
        "given": "S."
      }
    ],
    "citation-number": [
      "Friedman84"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1984-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "263–266"
    ],
    "title": [
      "Dynamic logic CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Frohman-Bentchkowsky",
        "given": "D."
      },
      {
        "family": "Grove",
        "given": "A."
      }
    ],
    "citation-number": [
      "Frohman69"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1969-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "108–113"
    ],
    "title": [
      "Conductance of MOS transistors in saturation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Frowerk",
        "given": "R."
      }
    ],
    "citation-number": [
      "Frowerk77"
    ],
    "container-title": [
      "Hewlett Packard Journal"
    ],
    "date": [
      "1977-05"
    ],
    "pages": [
      "2–8"
    ],
    "title": [
      "Signature Analysis: A New Digital Field Service Method"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "E."
      }
    ],
    "citation-number": [
      "Fujiwara06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Code Design for Dependable Systems: Theory and Practical Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gabara",
        "given": "T."
      },
      {
        "family": "Knauer",
        "given": "S."
      }
    ],
    "citation-number": [
      "Gabara92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1176–1185"
    ],
    "title": [
      "Digitally adjustable resistors in CMOS for high-performance applications"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Gago",
        "given": "A."
      },
      {
        "family": "Escano",
        "given": "R."
      },
      {
        "family": "Hidalgo",
        "given": "J."
      }
    ],
    "citation-number": [
      "Gago93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "400–402"
    ],
    "title": [
      "Reduced implementation of D-type DET flip-flops"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Kuhn",
        "given": "R."
      }
    ],
    "citation-number": [
      "Gajski83"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1983-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "11–14"
    ],
    "title": [
      "New VLSI tools"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Galiay",
        "given": "J."
      },
      {
        "family": "Crouzet",
        "given": "Y."
      },
      {
        "family": "Verginiault",
        "given": "M."
      }
    ],
    "citation-number": [
      "Galiay80"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1980-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "527–531"
    ],
    "title": [
      "Physical versus logical fault models MOS LSI circuits: impact on their testability"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Gauthier",
        "given": "C."
      },
      {
        "family": "Amick",
        "given": "B."
      }
    ],
    "citation-number": [
      "Gauthier02"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "563–565"
    ],
    "title": [
      "Inductance: Implications and solutions for high-speed digital circuits: the chip electrical interface"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Geannopoulos",
        "given": "G."
      },
      {
        "family": "Dai",
        "given": "X."
      }
    ],
    "citation-number": [
      "Geannopoulos98"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "400–401"
    ],
    "title": [
      "An adaptive digital deskewing circuit for clock distribution networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gelsinger",
        "given": "P."
      }
    ],
    "citation-number": [
      "Gelsinger01"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "22–25"
    ],
    "title": [
      "Microprocessors for the new millennium: challenges, opportunities, and new frontiers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "George",
        "given": "S."
      },
      {
        "family": "Ott",
        "given": "A."
      },
      {
        "family": "Klaus",
        "given": "J."
      }
    ],
    "citation-number": [
      "George96"
    ],
    "container-title": [
      "J. Phys. Chem"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "13121–13131"
    ],
    "title": [
      "Surface chemistry for atomic layer growth"
    ],
    "type": "article-journal",
    "volume": [
      "100"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "George07"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "14–17"
    ],
    "title": [
      "Penryn: 45-nm next generation Intel Core 2 processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Geppert",
        "given": "L."
      }
    ],
    "citation-number": [
      "Geppert04"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "29–33"
    ],
    "title": [
      "Chip making's wet new world"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Gerosa",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Gerosa94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1440–1452"
    ],
    "title": [
      "A 2.2 W, 80 MHz superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Gerosa",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Gerosa09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "73–82"
    ],
    "title": [
      "A sub-2 W low power IA processor for mobile internet devices in 45 nm high-k metal gate CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Ginosar",
        "given": "R."
      }
    ],
    "citation-number": [
      "Ginosar03"
    ],
    "container-title": [
      "Proc. Intl. Symp. Asynchronous Circuits and Systems"
    ],
    "date": [
      "2003-05"
    ],
    "pages": [
      "89–96"
    ],
    "title": [
      "Fourteen ways to fool your synchronizer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Glasser",
        "given": "L."
      },
      {
        "family": "Dobberpuhl",
        "given": "D."
      }
    ],
    "citation-number": [
      "Glasser85"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "The Design and Analysis of VLSI Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gochman",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Gochman03"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "21–36"
    ],
    "title": [
      "The Intel Pentium M processor: microarchitecture and performance"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Golden",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Golden99"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1466–1477"
    ],
    "title": [
      "A seventh-generation x86 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Golomb",
        "given": "S."
      }
    ],
    "citation-number": [
      "Golomb81"
    ],
    "date": [
      "1981"
    ],
    "edition": [
      "Revised"
    ],
    "location": [
      "Laguna Hills, CA"
    ],
    "publisher": [
      "Aegean Park Press"
    ],
    "title": [
      "Shift Register Sequences"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gonclaves",
        "given": "N."
      },
      {
        "family": "DeMan",
        "given": "H."
      }
    ],
    "citation-number": [
      "Gonclaves83"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1983-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "261–266"
    ],
    "title": [
      "NORA: a racefree dynamic CMOS technique for pipelined logic structures"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "R."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Gonzalez96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1277–1284"
    ],
    "title": [
      "Energy dissipation in general purpose microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "R."
      },
      {
        "family": "Gordon",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Gonzalez97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1210–1216"
    ],
    "title": [
      "Supply and threshold voltage scaling for low power CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "G."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Nakajima",
        "given": "M."
      },
      {
        "family": "Sukemura",
        "given": "T."
      }
    ],
    "citation-number": [
      "Goto92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1229–1236"
    ],
    "title": [
      "A 54×54-b regularly structured tree multiplier"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Goto97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1676–1682"
    ],
    "title": [
      "A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encoders"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Grad",
        "given": "J."
      },
      {
        "family": "Stine",
        "given": "J."
      }
    ],
    "citation-number": [
      "Grad04"
    ],
    "container-title": [
      "Proc. Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "1363–1367"
    ],
    "title": [
      "A hybrid Ling carry-select adder"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "F."
      }
    ],
    "citation-number": [
      "Gray53"
    ],
    "date": [
      "1953"
    ],
    "genre": [
      "US Patent 2,632,058,"
    ],
    "title": [
      "Pulse code communications"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P."
      },
      {
        "family": "Hurst",
        "given": "P."
      },
      {
        "family": "Lewis",
        "given": "S."
      },
      {
        "family": "Meyer",
        "given": "R."
      }
    ],
    "citation-number": [
      "Gray01"
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Greenhill",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Greenhill97"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1997-02"
    ],
    "pages": [
      "166–167, 449"
    ],
    "title": [
      "A 330 MHz 4-way superscalar microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gregg",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "citation-number": [
      "Gregg07"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "366–376"
    ],
    "title": [
      "Post silicon power/performance optimization in the presence of process variations using individual well-adaptive body biasing"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Griffin",
        "given": "W."
      },
      {
        "family": "Hiltebeitel",
        "given": "J."
      }
    ],
    "citation-number": [
      "Grifﬁn83"
    ],
    "container-title": [
      "IBM Technical Disclosure Bulletin"
    ],
    "date": [
      "1983-04"
    ],
    "issue": [
      "11B"
    ],
    "pages": [
      "6066–6067"
    ],
    "title": [
      "CMOS 4-way XOR circuit"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Gronowski96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1687–1696"
    ],
    "title": [
      "A 433-MHz 64-b quad-issue RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Gronowski",
        "given": "P."
      },
      {
        "family": "Bowhill",
        "given": "W."
      },
      {
        "family": "Preston",
        "given": "R."
      },
      {
        "family": "Gowan",
        "given": "M."
      },
      {
        "family": "Allmon",
        "given": "R."
      }
    ],
    "citation-number": [
      "Gronowski98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "676–686"
    ],
    "title": [
      "High-performance microprocessor design"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Grotjohn",
        "given": "T."
      },
      {
        "family": "Hoefflinger",
        "given": "B."
      }
    ],
    "citation-number": [
      "Grotjohn86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "367–369"
    ],
    "title": [
      "Sample-set differential logic (SSDL) for complex high-speed VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Guilar",
        "given": "N."
      },
      {
        "family": "Kleeburg",
        "given": "T."
      },
      {
        "family": "Chen",
        "given": "A."
      },
      {
        "family": "Yankelevich",
        "given": "D."
      },
      {
        "family": "Amirtharajah",
        "given": "R."
      }
    ],
    "citation-number": [
      "Guilar09"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2009-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "627–637"
    ],
    "title": [
      "Integrated solar energy harvesting and storage"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Gunning",
        "given": "B."
      },
      {
        "family": "Yuan",
        "given": "L."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Wong",
        "given": "T."
      }
    ],
    "citation-number": [
      "Gunning92"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1992-02"
    ],
    "pages": [
      "58–59"
    ],
    "title": [
      "A CMOS low-voltage-swing transmission-line transceiver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "X."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Guo05"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "34–41"
    ],
    "publisher": [
      "Computer Society Symp. VLSI"
    ],
    "title": [
      "High speed redundant adder and divider in output prediction logic"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "Gutierrez01"
    ],
    "container-title": [
      "Low Temperature Electronics: Physics, Devices, Circuits, and Applications"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Gutierrez",
        "given": "E."
      },
      {
        "family": "Deen",
        "given": "J."
      },
      {
        "family": "Claeys",
        "given": "C."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gutnik",
        "given": "V."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Gutnik97"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "425–435"
    ],
    "title": [
      "Embedded power supply for low-power DSP"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Guyot",
        "given": "A."
      },
      {
        "family": "Hochet",
        "given": "B."
      },
      {
        "family": "Muller",
        "given": "J."
      }
    ],
    "citation-number": [
      "Guyot87"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1144–1152"
    ],
    "title": [
      "A way to build efficient carry-skip adders"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Guyot",
        "given": "A."
      },
      {
        "family": "Abou-Samra",
        "given": "S."
      }
    ],
    "citation-number": [
      "Guyot97"
    ],
    "container-title": [
      "Microelectronic Engineering"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "245–253"
    ],
    "title": [
      "Modeling power consumption in arithmetic operators"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Hall",
        "given": "S."
      },
      {
        "family": "Hall",
        "given": "G."
      },
      {
        "family": "McCall",
        "given": "J."
      }
    ],
    "citation-number": [
      "Hall00"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "High-Speed Digital System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hamada98"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "May 11–14, 1998"
    ],
    "pages": [
      "495–498"
    ],
    "title": [
      "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamming",
        "given": "R."
      }
    ],
    "citation-number": [
      "Hamming50"
    ],
    "container-title": [
      "Bell Systems Technical Journal"
    ],
    "pages": [
      "147–160"
    ],
    "title": [
      "Error Detecting and Error Correcting Codes"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Stan",
        "given": "M."
      }
    ],
    "citation-number": [
      "Hamzaoglu02"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "60–63"
    ],
    "publisher": [
      "Low Power Electronics and Design"
    ],
    "title": [
      "Circuit-level techniques to control gate leakage for sub-100 nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hamzaoglu09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "148–154"
    ],
    "title": [
      "A 3.8 GHz 153 Mb SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal gate CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "T."
      },
      {
        "family": "Carlson",
        "given": "D."
      }
    ],
    "citation-number": [
      "Han87"
    ],
    "container-title": [
      "Proc. IEEE Symp"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "49–56"
    ],
    "publisher": [
      "Computer Arithmetic"
    ],
    "title": [
      "Fast area-efficient VLSI adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hanson06"
    ],
    "container-title": [
      "IBM J. Research & Dev"
    ],
    "date": [
      "Jul./Sep. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "469–490"
    ],
    "title": [
      "Ultralow-voltage minimum-energy CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hanson09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1145–1155"
    ],
    "title": [
      "A low-voltage processor for sensing applications with picowatt standby mode"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Harame",
        "given": "Harame01a] D."
      },
      {
        "family": "Meyerson",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2555–2567"
    ],
    "title": [
      "The early history of IBM’s SiGe mixed signal technology"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Harame",
        "given": "Harame01b] D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2575–2594"
    ],
    "title": [
      "Current status and future trends of SiGe BiCMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Haring",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Haring96"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "18–19"
    ],
    "title": [
      "Self-resetting logic register and incrementer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Harris97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1702–1711"
    ],
    "title": [
      "Skew-tolerant domino circuits"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Liu",
        "given": "D."
      }
    ],
    "citation-number": [
      "Harris99"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1999-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1608–1618"
    ],
    "title": [
      "Timing analysis including clock skew"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "Harris01a] D."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "Harris01b] D."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2001-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "888–898"
    ],
    "title": [
      "Statistical clock skew modeling with data delay variations"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "Harris03"
    ],
    "container-title": [
      "Proc. 37th Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "2213–2217"
    ],
    "title": [
      "A taxonomy of prefix networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "Harris04"
    ],
    "container-title": [
      "Proc. Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "1358–1362"
    ],
    "title": [
      "Logical effort of higher valency adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Harris",
        "given": "S."
      }
    ],
    "citation-number": [
      "Harris07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Digital Design and Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hart06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "210–217"
    ],
    "title": [
      "Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hashemian",
        "given": "R."
      },
      {
        "family": "Chen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Hashemian92"
    ],
    "container-title": [
      "Proc. IEEE Midwest Symp. Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "887–890"
    ],
    "title": [
      "A new parallel technique for design of decrement/increment and two’s complement circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hashimoto02"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002-12"
    ],
    "pages": [
      "779–782"
    ],
    "title": [
      "Integration of a 0.13-μm CMOS and a high performance self-aligned SiGe HBT featuring low base resistance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hatamian",
        "given": "M."
      },
      {
        "family": "Cash",
        "given": "G."
      }
    ],
    "citation-number": [
      "Hatamian86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "505–513"
    ],
    "title": [
      "A 70-MHz 8-bit × 8-bit parallel pipelined multiplier in 2.5-μm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Haykin",
        "given": "S."
      }
    ],
    "citation-number": [
      "Haykin00"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Digital Communications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hazucha",
        "given": "P."
      },
      {
        "family": "Svensson",
        "given": "C."
      },
      {
        "family": "Wender",
        "given": "S."
      }
    ],
    "citation-number": [
      "Hazucha00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1422–1429"
    ],
    "title": [
      "Cosmic-ray soft error rate characterization of a standard 0.6-μm CMOS process"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hazucha",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hazucha04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1536–1543"
    ],
    "title": [
      "Measurements and analysis of SER-tolerant latch in a 90-nm dual-Vt CMOS process"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Heald",
        "given": "R."
      },
      {
        "family": "Holst",
        "given": "J."
      }
    ],
    "citation-number": [
      "Heald93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1078–1083"
    ],
    "title": [
      "A 6-ns cycle 256 kb cache memory and memory management unit"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Heald",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Heald98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1682–1689"
    ],
    "title": [
      "64-Kbyte sum-addressed-memory cache with 1.6-ns cycle and 2.6-ns latency"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Heald",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Heald00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1526–1538"
    ],
    "title": [
      "A third-generation SPARC v9 64-b microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hedenstierna",
        "given": "N."
      },
      {
        "family": "Jeppson",
        "given": "K."
      }
    ],
    "citation-number": [
      "Hedenstierna87"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1987-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "270–281"
    ],
    "title": [
      "CMOS circuit speed and buffer optimization"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Heikes",
        "given": "C."
      }
    ],
    "citation-number": [
      "Heikes94"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "290–291"
    ],
    "title": [
      "A 4.5mm2 multiplier array for a 200MFLOP pipelined coprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heller",
        "given": "L."
      },
      {
        "family": "Griffin",
        "given": "W."
      },
      {
        "family": "Davis",
        "given": "J."
      },
      {
        "family": "Thoma",
        "given": "N."
      }
    ],
    "citation-number": [
      "Heller84"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "16–17"
    ],
    "title": [
      "Cascode voltage switch logic: a differential CMOS logic family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "citation-number": [
      "Hennessy90"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers, Inc"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heo",
        "given": "S."
      },
      {
        "family": "Barr",
        "given": "K."
      },
      {
        "family": "Hampton",
        "given": "M."
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "Heo02"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "137–147"
    ],
    "publisher": [
      "Computer Architecture"
    ],
    "title": [
      "Dynamic fine-grain leakage reduction using leakage-biased bitlines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "C."
      },
      {
        "family": "Weiland",
        "given": "L."
      }
    ],
    "citation-number": [
      "Hess94"
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. Microelectronic Test Structures"
    ],
    "date": [
      "1994-03"
    ],
    "pages": [
      "152–159"
    ],
    "title": [
      "Drop-in process control checkerboard test structure for efficient online process characterization and defect problem debugging"
    ],
    "type": "paper-conference",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hicks",
        "given": "J."
      }
    ],
    "citation-number": [
      "Hicks08"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "131–144"
    ],
    "title": [
      "45nm transistor reliability"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Fujishima",
        "given": "K."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      }
    ],
    "citation-number": [
      "Hidaka89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "21–27"
    ],
    "title": [
      "Twisted bit-line architectures for multi-megabit DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Hilewitz",
        "given": "Y."
      },
      {
        "family": "Shi",
        "given": "Z."
      },
      {
        "family": "Lee",
        "given": "R."
      }
    ],
    "citation-number": [
      "Hilewitz04"
    ],
    "container-title": [
      "Proc. Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "1856–1863"
    ],
    "title": [
      "Comparing fast implementations of bit permutation instructions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hilewitz",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "R."
      }
    ],
    "citation-number": [
      "Hilewitz07"
    ],
    "container-title": [
      "Proc. Computer Arithmetic Symp"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "251–260"
    ],
    "title": [
      "Performing advanced bit manipulations efficiently in general-purpose processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "C."
      }
    ],
    "citation-number": [
      "Hill68"
    ],
    "container-title": [
      "Microelectronics"
    ],
    "date": [
      "1968-04"
    ],
    "pages": [
      "16–21"
    ],
    "title": [
      "Noise margin and noise immunity in logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hinton",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hinton01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1617–1627"
    ],
    "title": [
      "A 0.18-μm CMOS IA-32 processor with a 4-GHz integer execution unit"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hisamoto98"
    ],
    "container-title": [
      "Tech. Digest Intl. Electron Devices Meeting"
    ],
    "date": [
      "1998-12"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "1032–1034"
    ],
    "title": [
      "A folded-channel MOSFET for deep-sub-tenth micron era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Ho01"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504"
    ],
    "title": [
      "The future of wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "Ho03a] R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "271–274"
    ],
    "title": [
      "Efficient on-chip global interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "Ho03b] R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "177–179"
    ],
    "publisher": [
      "IEEE Interconnect Technology Conf"
    ],
    "title": [
      "Managing wire scaling: a circuit perspective"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      }
    ],
    "citation-number": [
      "Ho07"
    ],
    "container-title": [
      "Intl. Solid-State Circuits Conf. Tutorial"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Dealing with issues in VLSI interconnect scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hoeneisen",
        "given": "B."
      },
      {
        "family": "Mead",
        "given": "C."
      }
    ],
    "citation-number": [
      "Hoeneisen72"
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "819–829"
    ],
    "title": [
      "Fundamental limitations in Microelectronics-I. MOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Hogge",
        "given": "C.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "Hogge85"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1985-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2704–2706"
    ],
    "title": [
      "A self correcting clock recovery circuit"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hook",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hook03"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2003-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1946–1951"
    ],
    "title": [
      "Lateral ion implant straggle and mask proximity effect"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Dutton",
        "given": "R."
      }
    ],
    "citation-number": [
      "Horowitz83"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1983-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "145–150"
    ],
    "title": [
      "Resistance extraction from mask layout data"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Horowitz87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "790–799"
    ],
    "title": [
      "MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Dally",
        "given": "W."
      }
    ],
    "citation-number": [
      "Horowitz04"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "132–133"
    ],
    "title": [
      "How scaling will change processor architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horstmann",
        "given": "J."
      },
      {
        "family": "Eichel",
        "given": "H."
      },
      {
        "family": "Coates",
        "given": "R."
      }
    ],
    "citation-number": [
      "Horstmann89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "146–157"
    ],
    "title": [
      "Metastability behavior of CMOS ASIC flip-flops in theory and test"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Hrishikesh",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Hrishikesh02"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "14–24"
    ],
    "publisher": [
      "Computer Architecture"
    ],
    "title": [
      "The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M."
      }
    ],
    "citation-number": [
      "Hsiao70"
    ],
    "container-title": [
      "IBM J. Research & Dev"
    ],
    "date": [
      "1970-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "395–401"
    ],
    "title": [
      "A class of optimal minimum odd-weight-column SEC-DED codes"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "W."
      },
      {
        "family": "Sheu",
        "given": "B."
      },
      {
        "family": "Gowda",
        "given": "S."
      }
    ],
    "citation-number": [
      "Hsu91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "452–457"
    ],
    "title": [
      "Design of reliable VLSI circuits using simulation techniques"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "W."
      },
      {
        "family": "Sheu",
        "given": "B."
      },
      {
        "family": "Gowda",
        "given": "S."
      },
      {
        "family": "Hwang",
        "given": "C."
      }
    ],
    "citation-number": [
      "Hsu92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "247–257"
    ],
    "title": [
      "Advanced integrated-circuit reliability simulation including dynamic stress effects"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "Hsu06a] S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "256–264"
    ],
    "title": [
      "A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "Hsu06b] S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1785–1797"
    ],
    "title": [
      "An 8.8GHz 198mW 16 × 64b 1R/1W variation tolerant register file in 65nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "Chen",
        "given": "S."
      }
    ],
    "citation-number": [
      "Hu90"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1990-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "836–845"
    ],
    "title": [
      "GM_Plan: A Gate Matrix Layout Algorithm Based on Artificial Intelligence Planning Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Hu92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "241–246"
    ],
    "title": [
      "IC Reliability Simulation"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Rodbell",
        "given": "K."
      },
      {
        "family": "Sullivan",
        "given": "T."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Bouldin",
        "given": "D."
      }
    ],
    "citation-number": [
      "Hu95"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "1995-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "465–497"
    ],
    "title": [
      "Electromigration and stress-induced voiding in fine Al and Al-alloy thin-film lines"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Z."
      },
      {
        "family": "Ercegovac",
        "given": "M."
      }
    ],
    "citation-number": [
      "Huang00"
    ],
    "container-title": [
      "Proc. 34th Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1713–1717"
    ],
    "title": [
      "Effect of wire delay on the design of prefix adders in deep-submicron technology"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Huang02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "63–76"
    ],
    "title": [
      "Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Huang03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "457–463"
    ],
    "title": [
      "Loop-based interconnect modeling and optimization approach for multigigahertz clock network design"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Z."
      },
      {
        "family": "Ercegovac",
        "given": "M."
      }
    ],
    "citation-number": [
      "Huang05"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "272–283"
    ],
    "title": [
      "High-performance low-power left-to-right array multiplier design"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Huang06"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "922–929"
    ],
    "title": [
      "A 10Gb/s photonic modulator and WDM MUX/DEMUX integrated with electronics in 0.13/spl mu/m SOI CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huh",
        "given": "Y."
      },
      {
        "family": "Sung",
        "given": "Y."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "Huh98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "921–927"
    ],
    "title": [
      "A study of hot-carrier-induced mismatch drift: a reliability issue for VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Huitema",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Huitema03"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "380–381"
    ],
    "title": [
      "Plastic transistors in active-matrix displays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huntzicker",
        "given": "S."
      },
      {
        "family": "Dayringer",
        "given": "M."
      },
      {
        "family": "Soprano",
        "given": "J."
      },
      {
        "family": "Weerasinghe",
        "given": "A."
      },
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Patil",
        "given": "D."
      }
    ],
    "citation-number": [
      "Huntzicker08"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "2008-10"
    ],
    "pages": [
      "626–632"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Energy-delay tradeoffs in 32-bit static shifter designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "I."
      },
      {
        "family": "Fisher",
        "given": "A."
      }
    ],
    "citation-number": [
      "Hwang89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "358–369"
    ],
    "title": [
      "Ultrafast compact 32-bit CMOS adders in multiple-output domino logic"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "Hwang99a] W."
      },
      {
        "family": "Joshi",
        "given": "R."
      },
      {
        "family": "Henkels",
        "given": "W."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "56–67"
    ],
    "title": [
      "A 500-MHz, 32-Word × 64-bit, eight-port self-resetting CMOS register file"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "Hwang99b] W."
      },
      {
        "family": "Gristede",
        "given": "G."
      },
      {
        "family": "Sanda",
        "given": "P."
      },
      {
        "family": "Wang",
        "given": "S."
      },
      {
        "family": "Heidel",
        "given": "D."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1108–1117"
    ],
    "title": [
      "Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "D."
      },
      {
        "family": "Dengwei",
        "given": "F."
      },
      {
        "family": "Willson",
        "given": "A.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "Hwang02"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "248–251"
    ],
    "title": [
      "A 400-MHz processor for the efficient conversion of rectangular to polar coordinates for digital communications applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Knowledge",
        "given": "I.C."
      }
    ],
    "citation-number": [
      "ICKnowledge02"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Defect density trends"
    ],
    "type": null,
    "url": [
      "www.icknowledge.com/trends/defects.pdf ."
    ]
  },
  {
    "citation-number": [
      "IEEE1076-08"
    ],
    "container-title": [
      "IEEE Standard 1076-2008 (Revision of IEEE Standard 1076-2002), VHDL Language Reference Manual"
    ],
    "date": [
      "2009"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "IEEE1149.1-01"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "IEEE Standard 1149.1-2001, Test Access Port and Boundary-Scan Architecture"
    ],
    "type": null
  },
  {
    "citation-number": [
      "IEEE1364-01"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Verilog Hardware Description Language"
    ],
    "title": [
      "IEEE Standard 1364-2001"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "IEEE 1800-2009] IEEE Standard 1800-2009, System Verilog-Unified Hardware Design, Specification, and Verification Language"
    ],
    "date": [
      "2009"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "Intel10"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Intel Corporation, Microprocessor Quick Reference Guide, www.intel.com/pressroom/kits/ quickreffam.htm"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Isaac",
        "given": "R."
      }
    ],
    "citation-number": [
      "Isaac08"
    ],
    "container-title": [
      "IEEE SSCS News"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "45–49"
    ],
    "title": [
      "The remarkable story of the DRAM industry"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ishihara",
        "given": "F."
      },
      {
        "family": "Sheikh",
        "given": "F."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "Ishihara04"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "185–195"
    ],
    "title": [
      "Level conversion for dual-supply systems"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Neves",
        "given": "J."
      }
    ],
    "citation-number": [
      "Ismail99"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "1999-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "442–449"
    ],
    "title": [
      "Figures of merit to characterize the importance of on-chip interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Fridi",
        "given": "A."
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "Itoh96"
    ],
    "container-title": [
      "Proc. VLSI Circuits Symp"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "132–133"
    ],
    "title": [
      "A deep sub-V, single power-supply SRAM cell with multi-Vt, boosted storage node and dynamic load"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Watanabe",
        "given": "T."
      }
    ],
    "citation-number": [
      "Itoh97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "624–634"
    ],
    "title": [
      "Limitations and challenges of multigigabit DRAM chip design"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "N."
      },
      {
        "family": "Naemura",
        "given": "Y."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Nakase",
        "given": "Y."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      },
      {
        "family": "Horiba",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Itoh01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "249–257"
    ],
    "title": [
      "A 600-MHz 54×54-bit multiplier with rectangular-styled Wallace tree"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "Itoh01k] K."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "VLSI Memory Chip Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "Itoh01n] N."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "249–257"
    ],
    "title": [
      "A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "Itoh09"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "14–20"
    ],
    "title": [
      "Adaptive circuits for the 0.5-V nanoscale CMOS era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jackson",
        "given": "Jackson04] R."
      },
      {
        "family": "Talwar",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. Asilomar Conf. Signals, Systems, and Computers"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "1350–1353"
    ],
    "title": [
      "High speed binary addition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jacoboni",
        "given": "Jacoboni77] C."
      },
      {
        "family": "Canali",
        "given": "C."
      },
      {
        "family": "Ottaviani",
        "given": "G."
      },
      {
        "family": "Quaranta",
        "given": "A.Alberigi"
      }
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "77–89"
    ],
    "title": [
      "A review of some charge transport properties of silicon"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Jayasumana",
        "given": "Jayasumana91] A."
      },
      {
        "family": "Malaiya",
        "given": "Y."
      },
      {
        "family": "Rajsuman",
        "given": "R."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "58–61"
    ],
    "title": [
      "Design of CMOS circuits for stuck-open fault testability"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Ji-ren",
        "given": "Ji-ren87] Y."
      },
      {
        "family": "Karlsson",
        "given": "I."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "899–901"
    ],
    "title": [
      "A true single-phase-clock dynamic CMOS circuit technique"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "Johnson88] M."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1988-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1233–1236"
    ],
    "title": [
      "A symmetric CMOS NOR gate for high-speed applications"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "Johnson91] B."
      },
      {
        "family": "Quarles",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A."
      },
      {
        "family": "Pederson",
        "given": "D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Johnston",
        "given": "A."
      }
    ],
    "container-title": [
      "Apr",
      "IEEE Trans. Nuclear Science"
    ],
    "date": [
      "1991",
      "1996-04"
    ],
    "issue": [
      "2"
    ],
    "note": [
      " Johnston96"
    ],
    "pages": [
      "505–521"
    ],
    "title": [
      "SPICE3 Version 3e User's Manual, UC Berkeley",
      "The influence of VLSI technology evolution on radiation-induced latchup in space systems"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "Josephson02] D."
      }
    ],
    "container-title": [
      "Proc. Intl. Test Conf"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "657–663"
    ],
    "title": [
      "The manic depression of microprocessor debug"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "Jung01] S."
      },
      {
        "family": "Yoo",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "container-title": [
      "Proc. IEEE Intl. Symp. Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "154–157"
    ],
    "title": [
      "Skew-tolerant high-speed (STHS) domino logic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Samadi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Kahng08"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–19"
    ],
    "title": [
      "CMP fill synthesis: A survey of recent studies"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Kamon",
        "given": "M."
      },
      {
        "family": "Tsuk",
        "given": "J."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "Kamon94"
    ],
    "container-title": [
      "IEEE Trans. Microwave Theory and Techniques"
    ],
    "date": [
      "1994-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1750–1758"
    ],
    "title": [
      "FASTHENRY: a multipole-accelerated 3-D inductance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kanamoto",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kanamoto07"
    ],
    "container-title": [
      "Proc. European Solid State Device Research Conf"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "115–118"
    ],
    "title": [
      "Impact of well edge proximity effect on timing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Miyazaki",
        "given": "T."
      },
      {
        "family": "Sik",
        "given": "M."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "Kanda02"
    ],
    "container-title": [
      "Proc. Intl. ASIC/SOC Conf"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "381–385"
    ],
    "title": [
      "Two orders of magnitude leakage power reduction of low voltage SRAMs by row-by-row dynamic VDD control (RRDV) scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Kang03"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "CMOS Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kanj",
        "given": "R."
      },
      {
        "family": "Joshi",
        "given": "R."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "Kanj06"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "69–72"
    ],
    "title": [
      "Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kanno",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kanno07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "74–83"
    ],
    "title": [
      "Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-CPU SoCs"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kantabutra",
        "given": "V."
      }
    ],
    "citation-number": [
      "Kantabutra91"
    ],
    "container-title": [
      "Proc. IEEE Symp"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "146–153"
    ],
    "publisher": [
      "Computer Arithmetic"
    ],
    "title": [
      "Designing optimum carry-skip adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kantabutra",
        "given": "V."
      }
    ],
    "citation-number": [
      "Kantabutra93"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1993-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1495–1499"
    ],
    "title": [
      "A recursive carry-lookahead/carry-select hybrid adder"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kapur",
        "given": "P."
      },
      {
        "family": "McVittie",
        "given": "J."
      },
      {
        "family": "Saraswat",
        "given": "K."
      }
    ],
    "citation-number": [
      "Kapur02"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2002-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "590–597"
    ],
    "title": [
      "Technology and reliability constrained future copper interconnects. I. Resistance modeling"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "Karnik01"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "61–62"
    ],
    "title": [
      "Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18 m"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kavalieros",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kavaleros06"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "50–51"
    ],
    "publisher": [
      "VLSI Technology Symp"
    ],
    "title": [
      "Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Keating",
        "given": "M."
      },
      {
        "family": "Flynn",
        "given": "D."
      },
      {
        "family": "Aitken",
        "given": "R."
      },
      {
        "family": "Gibbons",
        "given": "A."
      },
      {
        "family": "Shi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Keating07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Low Power Methodology Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "J."
      },
      {
        "family": "Johnson",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "F."
      }
    ],
    "citation-number": [
      "Keeth07"
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "DRAM Circuit Design: Fundamental and High-Speed Topics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Keshavarzi01"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "207–212"
    ],
    "publisher": [
      "Low Power Electronics and Design"
    ],
    "title": [
      "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keyes",
        "given": "R."
      },
      {
        "family": "Harris",
        "given": "E."
      },
      {
        "family": "Konnerth",
        "given": "K."
      }
    ],
    "citation-number": [
      "Keyes70"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1970-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1914–1932"
    ],
    "title": [
      "The role of low temperatures in the operation of logic circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Keyes",
        "given": "R."
      }
    ],
    "citation-number": [
      "Keys75"
    ],
    "container-title": [
      "Applied Physics"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "251–259"
    ],
    "title": [
      "The effect of randomness in the distribution of impurity atoms on FET thresholds"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Khalil",
        "given": "D."
      },
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Nam-Sung Kim",
        "given": "Y.Ismail"
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Khalil08"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2008-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1639–1647"
    ],
    "title": [
      "Accurate estimation of SRAM dynamic stability"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Khare",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Khare02"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "407–410"
    ],
    "title": [
      "A high performance 90nm SOI technology with 0.992 μm2 6T-SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Khellah06"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "9–10"
    ],
    "publisher": [
      "VLSI Circuits Symp"
    ],
    "title": [
      "Wordline & bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65nm CMOS designs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Khellah07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "233–242"
    ],
    "title": [
      "A 256-Kb dual-VCC SRAM building block in 65-nm CMOS process with actively clamped sleep transistor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Khellah09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1199–1208"
    ],
    "title": [
      "Process, temperature, and supply-noise tolerant 45 nm dense cache arrays with diffusion-notch-free (DNF) 6T SRAM cells and dynamic multi-Vcc circuits"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kielkowski",
        "given": "R."
      }
    ],
    "citation-number": [
      "Kielkowski95"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "SPICE: Practical Device Modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kilburn",
        "given": "T."
      },
      {
        "family": "Edwards",
        "given": "D."
      },
      {
        "family": "Aspinall",
        "given": "D."
      }
    ],
    "citation-number": [
      "Kilburn59"
    ],
    "container-title": [
      "Proc. IEE"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "460–464"
    ],
    "title": [
      "Parallel addition in digital computers—a new fast ‘carry’ circuit"
    ],
    "type": "paper-conference",
    "volume": [
      "106B"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Jang",
        "given": "Y."
      },
      {
        "family": "Park",
        "given": "H."
      }
    ],
    "citation-number": [
      "Kim00"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6, Mar. 16"
    ],
    "pages": [
      "498–500"
    ],
    "title": [
      "CMOS sense amplifier-based flip-flop with two N-C2MOS output latches"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Alvandpour",
        "given": "A."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "Kim03"
    ],
    "container-title": [
      "Proc. VLSI Circuits Symp"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "205–206"
    ],
    "title": [
      "A process variation compensating technique for sub-90 nm dynamic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Kim03b] J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Wei",
        "given": "Gu-Yeon"
      }
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "860–869"
    ],
    "title": [
      "Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Kim05"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "349–357"
    ],
    "title": [
      "A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Jones",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Kim07"
    ],
    "container-title": [
      "Proc. Intl. Conf. Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "887–894"
    ],
    "title": [
      "Variable domain transformation for linear PAC analysis of mixed-signal systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "C."
      }
    ],
    "citation-number": [
      "Kim09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1785–1795"
    ],
    "title": [
      "A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kinniment",
        "given": "D."
      },
      {
        "family": "Chester",
        "given": "E."
      }
    ],
    "citation-number": [
      "Kinniment02"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "595–598"
    ],
    "title": [
      "Design of an on-chip random number generator using metastability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kio",
        "given": "S."
      },
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Kio01"
    ],
    "container-title": [
      "Proc. IEEE Computer Society Workshop on VLSI"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "57–65"
    ],
    "title": [
      "Application of output prediction logic to differential CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kitsukawa",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kitsukawa93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1105–1113"
    ],
    "title": [
      "256-Mb DRAM circuit technologies for file applications"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Klass99"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "712–716"
    ],
    "title": [
      "A new family of semidynamic and dynamic flip-flops with embedded logic for highperformance processors"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Klaus",
        "given": "J."
      },
      {
        "family": "Ott",
        "given": "A."
      },
      {
        "family": "Dillon",
        "given": "A."
      },
      {
        "family": "George",
        "given": "S."
      }
    ],
    "citation-number": [
      "Klaus98"
    ],
    "container-title": [
      "Surf. Sci"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "14– 19"
    ],
    "title": [
      "Atomic layer controlled growth of Si3N4 films using sequential surface reactions"
    ],
    "type": "article-journal",
    "volume": [
      "418"
    ]
  },
  {
    "author": [
      {
        "family": "Knebel",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Knebel98"
    ],
    "container-title": [
      "IEEE Intl. Test Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "733–739"
    ],
    "title": [
      "Diagnosis and characterization of timing-related defects by time-dependent light emission"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Knowles",
        "given": "S."
      }
    ],
    "citation-number": [
      "Knowles01"
    ],
    "container-title": [
      "Proc. IEEE Symp"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "277–284"
    ],
    "publisher": [
      "Computer Arithmetic"
    ],
    "title": [
      "A family of adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koenemann",
        "given": "B."
      },
      {
        "family": "Mucha",
        "given": "J."
      },
      {
        "family": "Zwiehoff",
        "given": "G."
      }
    ],
    "citation-number": [
      "Koenemann79"
    ],
    "container-title": [
      "Proc. Intl. Test Conf"
    ],
    "date": [
      "1979-10"
    ],
    "pages": [
      "37–41"
    ],
    "title": [
      "Built-in logic block observation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koester",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Koester08"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "583–597"
    ],
    "title": [
      "Wafer-level 3D integration technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P."
      },
      {
        "family": "Stone",
        "given": "H."
      }
    ],
    "citation-number": [
      "Kogge73"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1973-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "786–793"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class of recurrence equations"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Koh",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Koh01"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "259–264"
    ],
    "title": [
      "Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation induced by tunnel leakage current"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Konstadinidis",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Konstadinidis09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–17"
    ],
    "title": [
      "Architecture and physical implementation of a third generation 65 nm, 16 core, 32 thread chip-multithreading SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kozu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kozu96"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "140–141"
    ],
    "title": [
      "A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulseregister technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krambeck",
        "given": "R."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Law",
        "given": "H."
      }
    ],
    "citation-number": [
      "Krambeck82"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1982-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "614–619"
    ],
    "title": [
      "High speed compact circuits with CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kuang",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kuang05"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "378–605"
    ],
    "title": [
      "A double-precision multiplier with fine-grained clock-gating support for a firstgeneration CELL processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "S."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Kulkarni04"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "926–936"
    ],
    "title": [
      "High performance level conversion for dual VDD design"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "Kumar94"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1994-03"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "483–484"
    ],
    "title": [
      "ACMOS: an adaptive CMOS high performance logic"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "Kumar01"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1, Q1"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Interconnect and noise immunity design for the Pentium 4 processor"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      },
      {
        "family": "Kursun",
        "given": "V."
      }
    ],
    "citation-number": [
      "Kumar06"
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "2006-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1078–1082"
    ],
    "title": [
      "Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      },
      {
        "family": "Hinton",
        "given": "G."
      }
    ],
    "citation-number": [
      "Kumar09"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "58–59"
    ],
    "title": [
      "A family of 45nm IA processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "Kuo01"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley Interscience"
    ],
    "title": [
      "Low-Voltage SOI CMOS VLSI Devices and Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kurd",
        "given": "N."
      },
      {
        "family": "Barkarullah",
        "given": "J."
      },
      {
        "family": "Dizon",
        "given": "R."
      },
      {
        "family": "Fletcher",
        "given": "T."
      },
      {
        "family": "Madland",
        "given": "P."
      }
    ],
    "citation-number": [
      "Kurd01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1647–1653"
    ],
    "title": [
      "A multigigahertz clocking scheme for the Pentium 4 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kuroda96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1770–1779"
    ],
    "title": [
      "A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kwong",
        "given": "J."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Kwong06"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "8–13"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Variation-driven device sizing for minimum energy sub-threshold circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwong",
        "given": "J."
      },
      {
        "family": "Ramadass",
        "given": "Y."
      },
      {
        "family": "Verma",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Kwong09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "115–126"
    ],
    "title": [
      "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Kynett88"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1988-02"
    ],
    "pages": [
      "132–133, 330"
    ],
    "title": [
      "An in-system reprogrammable 256k CMOS flash memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ladner",
        "given": "R."
      },
      {
        "family": "Fischer",
        "given": "M."
      }
    ],
    "citation-number": [
      "Ladner80"
    ],
    "container-title": [
      "J. ACM"
    ],
    "date": [
      "1980-10"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "831–838"
    ],
    "title": [
      "Parallel prefix computation"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "F."
      },
      {
        "family": "Hwang",
        "given": "W."
      }
    ],
    "citation-number": [
      "Lai97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "563–573"
    ],
    "title": [
      "Design and implementation of differential cascode voltage switch with passgate (DCVSPG) logic for high-performance digital systems"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "LaPedus",
        "given": "M."
      }
    ],
    "citation-number": [
      "LaPedus07"
    ],
    "container-title": [
      "EE Times, Mar"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Costs cast ICs into Darwinian struggle"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "Larsson94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "723–726"
    ],
    "title": [
      "Impact of clock slope on true single phase clocked (TSPC) CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Lasserre",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Lasserre99"
    ],
    "container-title": [
      "Microelectronics and Reliability, Jun"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "957–961"
    ],
    "title": [
      "Laser beam backside probing of CMOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Le",
        "given": "T."
      },
      {
        "family": "Han",
        "given": "J."
      },
      {
        "family": "Jouanne",
        "given": "A.",
        "particle": "von"
      },
      {
        "family": "Mayaram",
        "given": "K."
      },
      {
        "family": "Fiez",
        "given": "T."
      }
    ],
    "citation-number": [
      "Le06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1411–1420"
    ],
    "title": [
      "Piezoelectric micro-power generation interface circuits"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Leblebici96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1014–1024"
    ],
    "title": [
      "Design considerations for CMOS digital circuits with improved hot-carrier reliability"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Szeto",
        "given": "E."
      }
    ],
    "citation-number": [
      "Lee86"
    ],
    "container-title": [
      "IEEE Circuits and Systems Magazine"
    ],
    "date": [
      "1986-05"
    ],
    "pages": [
      "10–16"
    ],
    "title": [
      "Zipper CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Breuer",
        "given": "M."
      }
    ],
    "citation-number": [
      "Lee92"
    ],
    "container-title": [
      "IEEE Trans. On CAD of Integrated circuits"
    ],
    "date": [
      "1992-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "659–670"
    ],
    "title": [
      "Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "M."
      }
    ],
    "citation-number": [
      "Lee98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "657–661"
    ],
    "title": [
      "A multilevel parasitic interconnect capacitance modeling and extraction for reliable VLSI on-chip clock delay evaluation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      },
      {
        "family": "Kwong",
        "given": "W."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Lee03"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "175–180"
    ],
    "title": [
      "Analysis and minimization techniques for total leakage considering gate oxide leakage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Lee05"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2005-12"
    ],
    "title": [
      "High performance 65 nm SOI technology with enhanced transistor strain and advanced-low-K BEOL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "L."
      },
      {
        "family": "Weinlader",
        "given": "D."
      },
      {
        "family": "Yang",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "Lee06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "265–273"
    ],
    "title": [
      "A sub-10-ps multiphase sampling system using redundancy"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Lehman",
        "given": "M."
      },
      {
        "family": "Burla",
        "given": "N."
      }
    ],
    "citation-number": [
      "Lehman61"
    ],
    "container-title": [
      "IRE Trans. Electronic Computers"
    ],
    "date": [
      "1961-12"
    ],
    "pages": [
      "691–698"
    ],
    "title": [
      "Skip technique for high-speed carry-propagation in binary arithmetic units"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Leighton",
        "given": "F."
      }
    ],
    "citation-number": [
      "Leighton92"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Trees; Hypercubes, San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Introduction to Parallel Algorithms and Architectures: Arrays"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "A."
      },
      {
        "family": "Tam",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "J."
      },
      {
        "family": "Weisner",
        "given": "D."
      },
      {
        "family": "Schumacher",
        "given": "F."
      }
    ],
    "citation-number": [
      "Leon07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–16"
    ],
    "title": [
      "A power-efficient high-throughput 32-thread SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Lhermet",
        "given": "H."
      },
      {
        "family": "Condemine",
        "given": "C."
      },
      {
        "family": "Plissonnier",
        "given": "M."
      },
      {
        "family": "Salot",
        "given": "R."
      },
      {
        "family": "Audebert",
        "given": "P."
      },
      {
        "family": "Rosset",
        "given": "M."
      }
    ],
    "citation-number": [
      "Lhermet08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "246–255"
    ],
    "title": [
      "Efficient power management circuit: from thermal energy harvesting to above-IC microbattery energy storage"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Liew",
        "given": "B."
      },
      {
        "family": "Cheung",
        "given": "N."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Liew90"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1990-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1343–1351"
    ],
    "title": [
      "Projecting interconnect electromigration lifetime for arbitrary current waveforms"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Lih",
        "given": "Y."
      },
      {
        "family": "Tzartzanis",
        "given": "N."
      },
      {
        "family": "Walker",
        "given": "W."
      }
    ],
    "citation-number": [
      "Lih07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "48–55"
    ],
    "title": [
      "A leakage current replica keeper for dynamic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "R."
      }
    ],
    "citation-number": [
      "Lim72"
    ],
    "container-title": [
      "Computer Design"
    ],
    "date": [
      "1972-08"
    ],
    "pages": [
      "76–78"
    ],
    "title": [
      "A barrel switch design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Gassend",
        "given": "B."
      },
      {
        "family": "Suh",
        "given": "G."
      },
      {
        "family": "Dijk",
        "given": "M.",
        "particle": "van"
      },
      {
        "family": "Devadas",
        "given": "S."
      }
    ],
    "citation-number": [
      "Lim05"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1200–1205"
    ],
    "title": [
      "Extracting secret keys from integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Costello",
        "given": "D."
      }
    ],
    "citation-number": [
      "Lin83"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Error Control Coding: Fundamentals and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Linderman",
        "given": "M."
      },
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Diaz",
        "given": "D."
      }
    ],
    "citation-number": [
      "Linderman04"
    ],
    "container-title": [
      "Proc. Workshop on Signal Propagation on Interconnects"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "167–170"
    ],
    "title": [
      "Bounding bus delay and noise effects of on-chip inductance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "H."
      }
    ],
    "citation-number": [
      "Ling81"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "1981-05"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "156–166"
    ],
    "title": [
      "High-speed binary adder"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Zhou",
        "given": "C."
      },
      {
        "family": "Han",
        "given": "J."
      }
    ],
    "citation-number": [
      "Liu01"
    ],
    "container-title": [
      "Appl. Phys. Letters"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "3329–3331"
    ],
    "title": [
      "Carbon nanotube field-effect inverters"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "Lofstrom",
        "given": "K."
      },
      {
        "family": "Daasch",
        "given": "W."
      },
      {
        "family": "Taylor",
        "given": "D."
      }
    ],
    "citation-number": [
      "Lofstrom00"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "372–373"
    ],
    "title": [
      "IC identification circuit using device mismatch"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "Lohstroh79"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1979-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "591–598"
    ],
    "title": [
      "Static and dynamic noise margins of logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Lohstroh",
        "given": "J."
      },
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "Groot",
        "given": "J.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "Lohstroh83"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1983-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "803–807"
    ],
    "title": [
      "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "S."
      }
    ],
    "citation-number": [
      "Lu88"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1988-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1013–1017"
    ],
    "title": [
      "Implementation of iterative networks with CMOS differential logic"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "S."
      },
      {
        "family": "Ercegovac",
        "given": "M."
      }
    ],
    "citation-number": [
      "Lu91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1152–1160"
    ],
    "title": [
      "Evaluation of two-summand adders implemented in ECDL CMOS differential logic"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "F."
      },
      {
        "family": "Samueli",
        "given": "H."
      },
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "Lu93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "878–886"
    ],
    "title": [
      "A 700 MHz 24-b pipelined accumulator in 1.2-μm CMOS for application as a numerically controlled oscillator"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "Lu93b] F."
      },
      {
        "family": "Samueli",
        "given": "H."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "123–132"
    ],
    "title": [
      "A 200-MHz CMOS pipelined multiplier-accumulator using a quasidomino dynamic full-adder cell design"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "S."
      },
      {
        "family": "Hsu",
        "given": "S."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      }
    ],
    "citation-number": [
      "Lu08"
    ],
    "container-title": [
      "IEEE Micro Tutorial"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Memory arrays circuits for computer architects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lynch",
        "given": "T."
      },
      {
        "family": "Swartzlander",
        "given": "E."
      }
    ],
    "citation-number": [
      "Lynch92"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1992-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "931–939"
    ],
    "title": [
      "A spanning tree carry lookahead adder"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Lyon",
        "given": "R."
      },
      {
        "family": "Schediwy",
        "given": "R."
      }
    ],
    "citation-number": [
      "Lyon87"
    ],
    "container-title": [
      "Proc. Advanced Research in VLSI"
    ],
    "date": [
      "1987-03"
    ],
    "pages": [
      "111–132"
    ],
    "title": [
      "CMOS static memory with a new four-transistor memory cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lyons",
        "given": "R."
      },
      {
        "family": "Vanderkulk",
        "given": "W."
      }
    ],
    "citation-number": [
      "Lyons62"
    ],
    "container-title": [
      "IBM Journal, Apr"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "200–209"
    ],
    "title": [
      "The use of triple-modular redundancy to improve computer reliability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "S."
      },
      {
        "family": "Franzon",
        "given": "P."
      }
    ],
    "citation-number": [
      "Ma94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1150–1153"
    ],
    "title": [
      "Energy control and accurate delay estimation in the design of CMOS buffers"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Mack",
        "given": "C."
      }
    ],
    "citation-number": [
      "Mack08"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "46–51"
    ],
    "title": [
      "Seeing double"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "MacSorley",
        "given": "O."
      }
    ],
    "citation-number": [
      "MacSorley61"
    ],
    "container-title": [
      "Proc. IRE"
    ],
    "date": [
      "1961-01"
    ],
    "pages": [
      "1,",
      "67–91"
    ],
    "title": [
      "High-Speed arithmetic in binary computers"
    ],
    "type": "paper-conference",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Mahalingam",
        "given": "M."
      }
    ],
    "citation-number": [
      "Mahalingam85"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "46–49"
    ],
    "title": [
      "Thermal management in semiconductor device packages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Mai05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "261–275"
    ],
    "title": [
      "Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-μm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Maier",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Maier97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1625–1634"
    ],
    "title": [
      "A 533-MHz BiCMOS superscalar RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Majerski",
        "given": "S."
      }
    ],
    "citation-number": [
      "Majerski67"
    ],
    "container-title": [
      "IEEE Trans. Electronic Computers"
    ],
    "date": [
      "1967"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "45–58"
    ],
    "title": [
      "On determination of optimal distributions of carry skips in adders"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Maksimovic′",
        "given": "D."
      },
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Nikolic",
        "given": "B."
      },
      {
        "family": "Current",
        "given": "K."
      }
    ],
    "citation-number": [
      "Maksimovic′00"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "460–463"
    ],
    "title": [
      "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Maluf",
        "given": "N."
      },
      {
        "family": "Williams",
        "given": "K."
      }
    ],
    "citation-number": [
      "Maluf04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Norwood, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "An Introduction to Microelectromechanical Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      },
      {
        "family": "McClatchie",
        "given": "I."
      },
      {
        "family": "Maxey",
        "given": "J."
      },
      {
        "family": "Shankaradas",
        "given": "M."
      }
    ],
    "citation-number": [
      "Maneatis03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1795–1803"
    ],
    "title": [
      "Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Nikolic",
        "given": "B."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "Markovic04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1282–1293"
    ],
    "title": [
      "Methods for true energyperformance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Asano",
        "given": "M."
      },
      {
        "family": "Iwahashi",
        "given": "H."
      },
      {
        "family": "Komuro",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "Masuoka84"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "464–467"
    ],
    "title": [
      "A new flash E2PROM cell using triple polysilicon technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Momodomi",
        "given": "M."
      },
      {
        "family": "Iwata",
        "given": "Y."
      },
      {
        "family": "Shirota",
        "given": "R."
      }
    ],
    "citation-number": [
      "Masuoka87"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "552–555"
    ],
    "title": [
      "New ultra high density EPROM and flash EEPROM with NAND structure cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "Mathew03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "689–695"
    ],
    "title": [
      "A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Trang Nguyen",
        "given": "R.Krishnamurthy"
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "Mathew05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "44–51"
    ],
    "title": [
      "A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Matsui",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Matsui94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1482–1490"
    ],
    "title": [
      "A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifier pipeline flip-flop scheme"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "May",
        "given": "T."
      },
      {
        "family": "Woods",
        "given": "M."
      }
    ],
    "citation-number": [
      "May79"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Alpha-particle-induced soft errors in dynamic memories"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "McGowen",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "McGowen06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "229–237"
    ],
    "title": [
      "Power and temperature control on a 90-nm Itanium family processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Kio",
        "given": "S."
      },
      {
        "family": "Yee",
        "given": "G."
      },
      {
        "family": "Thorp",
        "given": "T."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "McMurchie00"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "247–254"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Output prediction logic: a highperformance CMOS design technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mead",
        "given": "C."
      },
      {
        "family": "Conway",
        "given": "L."
      }
    ],
    "citation-number": [
      "Mead80"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mears",
        "given": "J."
      }
    ],
    "citation-number": [
      "Mears96"
    ],
    "container-title": [
      "National Semiconductor Application Note"
    ],
    "date": [
      "1996-05"
    ],
    "pages": [
      "–905"
    ],
    "title": [
      "Transmission line RAPIDDESIGNER operation and applications guide"
    ],
    "type": "article-journal",
    "volume": [
      "905"
    ]
  },
  {
    "author": [
      {
        "family": "Mehta",
        "given": "G."
      },
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "family": "Singh",
        "given": "D."
      }
    ],
    "citation-number": [
      "Mehta99"
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "US Patent 5,880,608,"
    ],
    "title": [
      "Pulsed Domino Latches"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Meier",
        "given": "N."
      },
      {
        "family": "Marieb",
        "given": "T."
      },
      {
        "family": "Flinn",
        "given": "P."
      },
      {
        "family": "Gleixner",
        "given": "R."
      },
      {
        "family": "Bravman",
        "given": "J."
      }
    ],
    "citation-number": [
      "Meier99"
    ],
    "container-title": [
      "AIP Conf. Proc. 491, Fifth Intl. Workshop on Stress-Induced Phenomena in Metallization"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "180"
    ],
    "title": [
      "In-situ studies of electromigration voiding in passivated copper interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meijs",
        "given": "N.",
        "particle": "van der"
      },
      {
        "family": "Fokkema",
        "given": "J."
      }
    ],
    "citation-number": [
      "Meijs84"
    ],
    "container-title": [
      "Integration, The VLSI Journal"
    ],
    "date": [
      "1984-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "85–119"
    ],
    "title": [
      "VLSI circuit reconstruction from mask topology"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Meindl",
        "given": "J."
      },
      {
        "family": "Davis",
        "given": "J."
      }
    ],
    "citation-number": [
      "Meindl00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1515–1516"
    ],
    "title": [
      "The fundamental limit on binary switching energy for terascale integration (TSI"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Meng",
        "given": "X."
      },
      {
        "family": "Saleh",
        "given": "R."
      },
      {
        "family": "Arabi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Meng08"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1581–1588"
    ],
    "title": [
      "Layout of decoupling capacitors in IP blocks for 90-nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Merchant",
        "given": "S."
      },
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Sanganeria",
        "given": "M."
      },
      {
        "family": "Schravendijk",
        "given": "B.",
        "particle": "van"
      },
      {
        "family": "Mountsier",
        "given": "T."
      }
    ],
    "citation-number": [
      "Merchant01"
    ],
    "container-title": [
      "JOM: Journal of the Minerals, Metals, and Materials Society"
    ],
    "date": [
      "2001-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "43–48"
    ],
    "title": [
      "Copper interconnects for semiconductor devices"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Messerschmitt",
        "given": "D."
      }
    ],
    "citation-number": [
      "Messerschmitt90"
    ],
    "container-title": [
      "IEEE J. Selected Areas Communications"
    ],
    "date": [
      "1990-10"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1404–1419"
    ],
    "title": [
      "Synchronization in digital system design"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Min",
        "given": "K."
      },
      {
        "family": "Choi",
        "given": "H."
      },
      {
        "family": "Choi",
        "given": "H."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "Min06"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "430–435"
    ],
    "title": [
      "Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-VDD LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Misaka",
        "given": "A."
      },
      {
        "family": "Goda",
        "given": "A."
      },
      {
        "family": "Matsuoka",
        "given": "K."
      },
      {
        "family": "Umimoto",
        "given": "H."
      },
      {
        "family": "Odanaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "Misaka96"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "631–634"
    ],
    "title": [
      "A statistical critical dimension control at CMOS cell level"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Mistry07"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "247–250"
    ],
    "title": [
      "A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Seifert",
        "given": "N."
      },
      {
        "family": "Zhang",
        "given": "Ming"
      }
    ],
    "citation-number": [
      "Mitra05"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "2–4"
    ],
    "title": [
      "Logic soft errors in sub-65nm technologies design and CAD challenges"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Okumtura",
        "given": "J."
      },
      {
        "family": "Toriumi",
        "given": "A."
      }
    ],
    "citation-number": [
      "Mizuno94"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1994-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2216–2221"
    ],
    "title": [
      "Experimental study of threshold voltage fluctuation due to statistical variation of chanel dopant number in MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Moazzami",
        "given": "R."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Moazzami90"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1990-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1643–1650"
    ],
    "title": [
      "Projecting gate oxide reliability and optimizing reliability screens"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Monsieur",
        "given": "F."
      },
      {
        "family": "Vincent",
        "given": "E."
      },
      {
        "family": "Roy",
        "given": "D."
      },
      {
        "family": "Bruyre",
        "given": "S."
      },
      {
        "family": "Pananakakis",
        "given": "G."
      },
      {
        "family": "Ghibaudo",
        "given": "G."
      }
    ],
    "citation-number": [
      "Monsieur01"
    ],
    "container-title": [
      "Proc. Intl. Integrated Reliability Workshop"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "20–25"
    ],
    "title": [
      "Time to breakdown and voltage to breakdown modeling for ultra-thin oxides (Tox<32Å"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Montanaro",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Montanaro96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1703–1714"
    ],
    "title": [
      "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Montoye",
        "given": "R."
      },
      {
        "family": "Cook",
        "given": "P."
      },
      {
        "family": "Hokenek",
        "given": "E."
      },
      {
        "family": "Havreluk",
        "given": "R."
      }
    ],
    "citation-number": [
      "Montoye90"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "46–47"
    ],
    "title": [
      "An 18 ns 56-bit multiply-adder circuit"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moon",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Moon08"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "87–92"
    ],
    "title": [
      "Process and electrical results for the on-die interconnect stack for Intel's 45nm process generation"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "Moore65"
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965-04"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "Moore03"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1–19"
    ],
    "title": [
      "No exponential is forever: but ‘forever’ can be delayed!"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Morgan",
        "given": "C."
      },
      {
        "family": "Jarvis",
        "given": "D."
      }
    ],
    "citation-number": [
      "Morgan59"
    ],
    "container-title": [
      "Proc. IEE"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "467–468"
    ],
    "title": [
      "Transistor logic using current switching routing techniques and its application to a fast carry-propagation adder"
    ],
    "type": "paper-conference",
    "volume": [
      "106B"
    ]
  },
  {
    "author": [
      {
        "family": "Morgenshtein",
        "given": "A."
      },
      {
        "family": "Friedman",
        "given": "E."
      },
      {
        "family": "Ginosar",
        "given": "R."
      },
      {
        "family": "Kolodny",
        "given": "A."
      }
    ],
    "citation-number": [
      "Morgenshtein09"
    ],
    "container-title": [
      "to appear in IEEE Trans"
    ],
    "date": [
      "2010"
    ],
    "publisher": [
      "VLSI"
    ],
    "title": [
      "Unified logical effort—a method for delay evaluation and minimization in logic paths with RC interconnect"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mori",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Mori91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "600–606"
    ],
    "title": [
      "A 10 ns 54×54 b parallel structured full array multiplier with 0.5 μm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Morita06"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "13–14"
    ],
    "publisher": [
      "VLSI Circuits Symp"
    ],
    "title": [
      "A Vth-variation-tolerant SRAM with 0.3-V minimum operation voltage for memory-rich SoC under DVS environment"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "Morrison61"
    ],
    "container-title": [
      "Charles Babbage: On the Principles and Development of the Calculator"
    ],
    "date": [
      "1961"
    ],
    "editor": [
      {
        "family": "Morrison",
        "given": "P."
      },
      {
        "family": "Morrison",
        "given": "E."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Morton",
        "given": "S."
      }
    ],
    "citation-number": [
      "Morton99"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "921–926"
    ],
    "title": [
      "On-chip inductance issues in multiconductor systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mou",
        "given": "Z."
      },
      {
        "family": "Jutand",
        "given": "F."
      }
    ],
    "citation-number": [
      "Mou90"
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "251–254"
    ],
    "publisher": [
      "on Computer Design"
    ],
    "title": [
      "A class of close-to-optimum adder trees allowing regular and compact layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Neau",
        "given": "C."
      },
      {
        "family": "Cakici",
        "given": "R."
      },
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Mukhopadhyay03"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2003-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "716–730"
    ],
    "title": [
      "Gate leakage reduction for scaled devices using transistor stacking"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Mukhopadhyay05"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "363–381"
    ],
    "title": [
      "Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Mule",
        "given": "A."
      },
      {
        "family": "Glytsis",
        "given": "E."
      },
      {
        "family": "Gaylord",
        "given": "T."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Mule02"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "582–594"
    ],
    "title": [
      "Electrical and optical clock distribution networks for gigascale microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R."
      },
      {
        "family": "Kamins",
        "given": "T."
      },
      {
        "family": "Chan",
        "given": "M."
      }
    ],
    "citation-number": [
      "Muller03"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Device Electronics for Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "M."
      }
    ],
    "citation-number": [
      "Muller08"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "32–37"
    ],
    "title": [
      "Embedded processing at the heart of life and style"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murabayashi",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Murabayashi96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "972–980"
    ],
    "title": [
      "2.5 V CMOS circuit techniques for a 200 MHz superscalar RISC processor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Mutoh95"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1995-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "847–854"
    ],
    "title": [
      "1-V power supply high-speed digital circuit technology with multithresholdvoltage CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Shigematsu",
        "given": "S."
      },
      {
        "family": "Gotoh",
        "given": "Y."
      },
      {
        "family": "Konaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "Mutoh99"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1999-01"
    ],
    "pages": [
      "113–116"
    ],
    "title": [
      "Design method of MTCMOS power switch for low-voltage high-speed LSIs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Myny",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Myny09"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "206–207"
    ],
    "title": [
      "A 128b organic RFID transponder chip, including Manchester encoding and ALOHA anti-collision protocol, operating with a data rate of 1529b/s"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Na",
        "given": "M."
      },
      {
        "family": "Nowak",
        "given": "E."
      },
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "family": "Cai",
        "given": "J."
      }
    ],
    "citation-number": [
      "Na02"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "121–124"
    ],
    "title": [
      "The effective drive current in CMOS inverters"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "Nabors92"
    ],
    "container-title": [
      "IEEE Trans. Microwave Theory and Techniques"
    ],
    "date": [
      "1992-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1496–1506"
    ],
    "title": [
      "Fast capacitance extraction of general three-dimensional structures"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Nadig",
        "given": "H."
      }
    ],
    "citation-number": [
      "Nadig77"
    ],
    "container-title": [
      "Hewlett Packard Journal"
    ],
    "date": [
      "1977-05"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "15–21"
    ],
    "title": [
      "Signature analysis—concepts, examples and guidelines"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "Naffziger96"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "362–363"
    ],
    "title": [
      "A subnanosecond 0.5μm 64b adder design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "citation-number": [
      "Naffziger98"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "US Patent 5,719,803,"
    ],
    "title": [
      "High speed addition using Ling's equations and dynamic CMOS logic"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Colon-Bonet",
        "given": "G."
      },
      {
        "family": "Fischer",
        "given": "T."
      },
      {
        "family": "Riedlinger",
        "given": "R."
      },
      {
        "family": "Sullivan",
        "given": "T."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      }
    ],
    "citation-number": [
      "Naffziger02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1448–1460"
    ],
    "title": [
      "The implementation of the Itanium 2 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Naffziger06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209"
    ],
    "title": [
      "The implementation of a 2-core, multi-threaded Itanium family processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "Naffziger06b] S."
      }
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "93–97"
    ],
    "publisher": [
      "VLSI Circuits Symp"
    ],
    "title": [
      "High-performance processors in a power-limited world"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "L."
      }
    ],
    "citation-number": [
      "Nagel75"
    ],
    "date": [
      "1975-05-09"
    ],
    "publisher": [
      "Dept. of Electrical Engineering and Computer Science, University of California at Berkeley"
    ],
    "title": [
      "SPICE2: a computer program to simulate semiconductor circuits, Memo ERL-M520"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "family": "Menezes",
        "given": "N."
      },
      {
        "family": "Ferzli",
        "given": "I."
      }
    ],
    "citation-number": [
      "Najm07"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "574–591"
    ],
    "title": [
      "A yield model for integrated circuits and its application to statistical timing analysis"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "Nakagome03"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "Sep./Nov. 2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "525–552"
    ],
    "title": [
      "Review and future prospects of lowvoltage RAM circuits"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Nalamalpu",
        "given": "A."
      },
      {
        "family": "Srinivasan",
        "given": "S."
      },
      {
        "family": "Burleson",
        "given": "W."
      }
    ],
    "citation-number": [
      "Nalamalpu02"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "2002-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "50–62"
    ],
    "title": [
      "Boosters for driving long on-chip interconnects—design issues, interconnect synthesis, and comparison with repeaters"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Nambu",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Nambu98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1650–1658"
    ],
    "title": [
      "A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Narasimha",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Narasimha06"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Chappell",
        "given": "B."
      },
      {
        "family": "Fleischer",
        "given": "B."
      }
    ],
    "citation-number": [
      "Narayanan96"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "119–126"
    ],
    "publisher": [
      "Computer-Aided Design"
    ],
    "title": [
      "Static timing analysis for self-resetting circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Narendra99"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "229–232"
    ],
    "publisher": [
      "Low Power Electronics and Design"
    ],
    "title": [
      "Impact of using adaptive body bias to compensate die-todie Vt variation on within-die Vt variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Narendra01"
    ],
    "container-title": [
      "Proc. Intl. Symp. Low Power Electronics and Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "195–200"
    ],
    "title": [
      "Scaling of stack effect and its application for leakage reduction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Narendra03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "696–701"
    ],
    "title": [
      "Forward body bias for microprocessors in 130-nm technology generation and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Narendra06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Leakage in Nanometer CMOS Technologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Natarajan08"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2008-12"
    ],
    "pages": [
      "1–3"
    ],
    "title": [
      "A 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 μm2 SRAM cell size in a 291 Mb array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Semiconductor",
        "given": "National"
      }
    ],
    "citation-number": [
      "National08"
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "4th"
    ],
    "title": [
      "LVDS Owner's Manual"
    ],
    "type": null,
    "url": [
      "www.national.com/LVDS."
    ]
  },
  {
    "author": [
      {
        "family": "Nawathe",
        "given": "U."
      },
      {
        "family": "Hassan",
        "given": "M."
      },
      {
        "family": "Yen",
        "given": "K."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Ramachandran",
        "given": "A."
      },
      {
        "family": "Greenhill",
        "given": "D."
      }
    ],
    "citation-number": [
      "Nawathe08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–20"
    ],
    "title": [
      "Implementation of an 8-core, 64-thread, power-efficient SPARC server on a chip"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Needham",
        "given": "W."
      },
      {
        "family": "Prunty",
        "given": "C."
      },
      {
        "family": "Yeoh",
        "given": "E."
      }
    ],
    "citation-number": [
      "Needham98"
    ],
    "container-title": [
      "Proc. Intl. Test Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "25–34"
    ],
    "title": [
      "High volume microprocessor test escapes, an analysis of defects our tests are missing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ng",
        "given": "P."
      },
      {
        "family": "Balsara",
        "given": "P."
      },
      {
        "family": "Steiss",
        "given": "D."
      }
    ],
    "citation-number": [
      "Ng96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "841–846"
    ],
    "title": [
      "Performance of CMOS differential circuits"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Nii04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "684–693"
    ],
    "title": [
      "A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Nikolic'",
        "given": "B."
      },
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Stojanovic'",
        "given": "V."
      },
      {
        "family": "Jia",
        "given": "W."
      },
      {
        "family": "Chiu",
        "given": "J."
      },
      {
        "family": "Leung",
        "given": "M."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-06"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "Nikolic' 00"
    ],
    "pages": [
      "876–884"
    ],
    "title": [
      "Improved sense-amplifierbased flip-flop: design and measurements"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "citation-number": [
      "NIST02"
    ],
    "container-title": [
      "FIPS"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "National Institute of Standards and Technology, “Security requirements for cryptographic modules"
    ],
    "type": "article-journal",
    "volume": [
      "140-2"
    ]
  },
  {
    "author": [
      {
        "family": "Noguchi",
        "given": "K."
      },
      {
        "family": "Nagata",
        "given": "M."
      }
    ],
    "citation-number": [
      "Noguchi07"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2007-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1101–1110"
    ],
    "title": [
      "An on-chip multichannel waveform monitor for diagnosis of systemson-a-chip integration"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Noice",
        "given": "D."
      }
    ],
    "citation-number": [
      "Noice83"
    ],
    "date": [
      "1983-01"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "A clocking discipline for two-phase digital integrated circuits"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Northrop",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Northrop99"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "88–89"
    ],
    "title": [
      "609 MHz G5 S/399 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "Nose00a] K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2000-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1023–1030"
    ],
    "title": [
      "Analysis and future trend of short-circuit power"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "Nose00b] K."
      },
      {
        "family": "Chae",
        "given": "Soo-Ik"
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "228–230"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "Nose00c] K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "469–474"
    ],
    "title": [
      "Optimization of VDD and VTH for low-power and high-speed applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Kajita",
        "given": "M."
      },
      {
        "family": "Mizuno",
        "given": "M."
      }
    ],
    "citation-number": [
      "Nose06"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2112–2121"
    ],
    "title": [
      "A 1ps-resolution jitter-measurement macro using interpolated jitter oversampling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Galambos",
        "given": "T."
      }
    ],
    "citation-number": [
      "Nowka98"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "11–16"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Circuit design techniques for a gigahertz integer microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Oh06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "759–771"
    ],
    "title": [
      "A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Ohbayashi07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "820–829"
    ],
    "title": [
      "A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Ohkubo",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Ohkubo95"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1995-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "251–257"
    ],
    "title": [
      "A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Villeger",
        "given": "D."
      },
      {
        "family": "Liu",
        "given": "S."
      }
    ],
    "citation-number": [
      "Oklobdzija96"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1996-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "294–306"
    ],
    "title": [
      "A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Barnes",
        "given": "E."
      }
    ],
    "citation-number": [
      "Oklobdzija85"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "137–143"
    ],
    "publisher": [
      "Computer Arithmetic Symp"
    ],
    "title": [
      "Some optimal schemes for ALU implementation in VLSI technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Montoye",
        "given": "R."
      }
    ],
    "citation-number": [
      "Oklobdzija86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "304–309"
    ],
    "title": [
      "Design-performancce trade-offs in CMOS-domino logic"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Zeydel",
        "given": "B."
      },
      {
        "family": "Dao",
        "given": "H."
      },
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      }
    ],
    "citation-number": [
      "Oklobdzija05"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "754–758"
    ],
    "title": [
      "Comparison of highperformance VLSI adders in the energy-delay space"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Ortiz-Conde",
        "given": "A."
      },
      {
        "family": "Sánchez",
        "given": "F."
      },
      {
        "family": "Liou",
        "given": "J."
      },
      {
        "family": "Cerdeira",
        "given": "A."
      },
      {
        "family": "Estrada",
        "given": "M."
      },
      {
        "family": "Yue",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Ortiz-Conde02"
    ],
    "container-title": [
      "Microelectronics Reliability"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "583–596"
    ],
    "title": [
      "A review of recent MOSFET threshold voltage extraction methods"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Osada01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1738–1744"
    ],
    "title": [
      "Universal-VDD 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "K."
      },
      {
        "family": "Saitoh",
        "given": "Y."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "Osada04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "827–833"
    ],
    "title": [
      "SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      }
    ],
    "citation-number": [
      "Osada06"
    ],
    "container-title": [
      "Proc. Intl Conf"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–8"
    ],
    "publisher": [
      "Integrated Circuit Design & Tech"
    ],
    "title": [
      "Reviews and prospects of nanoscale SRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pagiamtzis",
        "given": "K."
      },
      {
        "family": "Sheikholeslami",
        "given": "A."
      }
    ],
    "citation-number": [
      "Pagiamtzis06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "712–727"
    ],
    "title": [
      "Content-addressable memory (CAM) circuits and architectures: a tutorial and survey"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Paik",
        "given": "W."
      },
      {
        "family": "Ki",
        "given": "H."
      },
      {
        "family": "Kim",
        "given": "S."
      }
    ],
    "citation-number": [
      "Paik96"
    ],
    "container-title": [
      "Proc. 22nd European Solid-State Circuits Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "116–119"
    ],
    "title": [
      "Push-pull pass-transistor logic family for low voltage and low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paik",
        "given": "P."
      },
      {
        "family": "Pamula",
        "given": "V."
      },
      {
        "family": "Chakrabarty",
        "given": "K."
      }
    ],
    "citation-number": [
      "Paik08"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "432–443"
    ],
    "title": [
      "Adaptive cooling of integrated circuits using digital microfluidics"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Parameswar",
        "given": "A."
      },
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "Parameswar96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "804–809"
    ],
    "title": [
      "A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Paraskevopoulos",
        "given": "D."
      },
      {
        "family": "Fey",
        "given": "C."
      }
    ],
    "citation-number": [
      "Paraskevopoulos87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "223–229"
    ],
    "title": [
      "Studies in LSI technology economics III: design schedules for application-specific integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J."
      },
      {
        "family": "Ngo",
        "given": "H."
      },
      {
        "family": "Silberman",
        "given": "J."
      },
      {
        "family": "Dhong",
        "given": "S."
      }
    ],
    "citation-number": [
      "Park00"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "192–193"
    ],
    "publisher": [
      "VLSI Circuits Symp"
    ],
    "title": [
      "470 ps 64-bit parallel binary adder"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K."
      }
    ],
    "citation-number": [
      "Parker03"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Boundary-Scan Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Partovi",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Partovi96"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "138–139"
    ],
    "title": [
      "Flow-through latch and edge-triggered flip-flop hybrid elements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pasternak",
        "given": "J."
      },
      {
        "family": "Shubat",
        "given": "A."
      },
      {
        "family": "Salama",
        "given": "C."
      }
    ],
    "citation-number": [
      "Pasternak87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "216–222"
    ],
    "title": [
      "CMOS differential pass-transistor logic design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Pasternak",
        "given": "J."
      },
      {
        "family": "Salama",
        "given": "C."
      }
    ],
    "citation-number": [
      "Pasternak91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1249–1258"
    ],
    "title": [
      "Design of submicrometer CMOS differential pass-transistor logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Patil",
        "given": "D."
      },
      {
        "family": "Azizi",
        "given": "O."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Ananthraman",
        "given": "R."
      }
    ],
    "citation-number": [
      "Patil07"
    ],
    "container-title": [
      "Proc. Computer Arithmetic Symp"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "16–28"
    ],
    "title": [
      "Robust energy-efficient adder topologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patil",
        "given": "N."
      },
      {
        "family": "Jie Deng",
        "given": "S.Mitra"
      },
      {
        "family": "Wong",
        "given": "H."
      }
    ],
    "citation-number": [
      "Patil09"
    ],
    "container-title": [
      "IEEE Trans. Nanotechnology"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "37–45"
    ],
    "title": [
      "Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "citation-number": [
      "Patterson04"
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Organization and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Paul02"
    ],
    "container-title": [
      "Proc. Intl. Test Conf"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "384–390"
    ],
    "title": [
      "Testing cross-talk induced delay faults in static CMOS circuit through dynamic timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B."
      },
      {
        "family": "Kunhyuk Kang",
        "given": "H.Kufluoglu"
      },
      {
        "family": "Alam",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Paul07"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "743–751"
    ],
    "title": [
      "Negative bias temperature instability: estimation and design for improved reliability of nanoscale circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Pedroni",
        "given": "V."
      }
    ],
    "citation-number": [
      "Pedroni10"
    ],
    "date": [
      "2010"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Circuit Design and Simulation with VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M."
      },
      {
        "family": "Duinmaijer",
        "given": "A."
      },
      {
        "family": "Welbers",
        "given": "A."
      }
    ],
    "citation-number": [
      "Pelgrom89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1440"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Peng",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Peng02"
    ],
    "container-title": [
      "Tech. Digest Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002-12"
    ],
    "pages": [
      "603–606"
    ],
    "title": [
      "A 90 nm generation copper dual damascene technology with ALD TaN barrier"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Penney",
        "given": "W."
      },
      {
        "family": "Lau",
        "given": "L."
      }
    ],
    "citation-number": [
      "Penney72"
    ],
    "date": [
      "1972"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Van Nostrand Reinhold"
    ],
    "title": [
      "MOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Perry",
        "given": "D."
      },
      {
        "family": "Foster",
        "given": "H."
      }
    ],
    "citation-number": [
      "Perry05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Applied Formal Verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pertijs",
        "given": "M."
      },
      {
        "family": "Huijsing",
        "given": "J."
      }
    ],
    "citation-number": [
      "Pertijs06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Precision Temperature Sensors in CMOS Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Petegem",
        "given": "W.",
        "particle": "van"
      },
      {
        "family": "Geeraerts",
        "given": "B."
      },
      {
        "family": "Sansen",
        "given": "W."
      },
      {
        "family": "Graindourze",
        "given": "B."
      }
    ],
    "citation-number": [
      "Petegem94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "143–146"
    ],
    "title": [
      "Electrothermal simulation and design of integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Pfennings",
        "given": "L."
      },
      {
        "family": "Mol",
        "given": "W."
      },
      {
        "family": "Bastiens",
        "given": "J."
      },
      {
        "family": "Dijk",
        "given": "J.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "Pfennings85"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1985-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1050–1055"
    ],
    "title": [
      "Differential split-level CMOS logic for subnanosecond speeds"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Pham",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Pham06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "179–196"
    ],
    "title": [
      "Overview of the architecture, circuit design, and physical implementation of a firstgeneration cell processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Pihl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Pihl98"
    ],
    "container-title": [
      "Proc. IEEE Intl. Symp. Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "41–44"
    ],
    "title": [
      "Single-ended swing restoring pass transistor cells for logic synthesis and optimization"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Piña",
        "given": "C."
      }
    ],
    "citation-number": [
      "Piña02"
    ],
    "container-title": [
      "Proc. Electronic Design, Test, and Applications Workshop"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "187–191"
    ],
    "title": [
      "Evolution of the MOSIS VLSI educational program"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plass",
        "given": "D."
      },
      {
        "family": "Chan",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Plass07"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "2007-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "747–756"
    ],
    "title": [
      "IBM POWER6 SRAM arrays"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Pollack",
        "given": "F."
      }
    ],
    "citation-number": [
      "Pollack99"
    ],
    "container-title": [
      "Intl. Symp. Microarchitecture, Keynote address"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "New microarchitectural challenges in the coming generations of CMOS process technologies"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pretorius",
        "given": "J."
      },
      {
        "family": "Shubat",
        "given": "A."
      },
      {
        "family": "Salama",
        "given": "A."
      }
    ],
    "citation-number": [
      "Pretorius86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "514–522"
    ],
    "title": [
      "Latched domino CMOS logic"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Price",
        "given": "D."
      }
    ],
    "citation-number": [
      "Price95"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1995-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "86–88"
    ],
    "title": [
      "Pentium FDIV flaw—lessons learned"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Proakis",
        "given": "J."
      },
      {
        "family": "Salehi",
        "given": "M."
      }
    ],
    "citation-number": [
      "Proakis08"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Digital Communications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Proebsting",
        "given": "R."
      }
    ],
    "citation-number": [
      "Proebsting91"
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "US Patent 4,985,643,"
    ],
    "title": [
      "Speed enhancement technique for CMOS circuits"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Quach",
        "given": "N."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "citation-number": [
      "Quach92"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1992-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1612–1615"
    ],
    "title": [
      "High-speed addition in CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Quader",
        "given": "K."
      },
      {
        "family": "Minami",
        "given": "E."
      },
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Ko",
        "given": "P."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Quader94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "253–262"
    ],
    "title": [
      "Hot-carrier-reliability design guidelines for CMOS logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Ramadass",
        "given": "Y."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "Ramadass10"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "189–204"
    ],
    "title": [
      "An efficient piezoelectric energy harvesting interface circuit using a bias-flip rectifier and shared inductor"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Rao03"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "84–89"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Statistical estimation of leakage current considering inter- and intra-die process variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "R.R."
      },
      {
        "family": "Chopra",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Rao07"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "468–479"
    ],
    "title": [
      "Computing the soft error rate of a combinational logic circuit using parameterized descriptors"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Raychowdhury07"
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "2007-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2391–2401"
    ],
    "title": [
      "Carbon nanotube electronics: design of high-performance and lowpower digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "Razavi03"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Reddy02"
    ],
    "container-title": [
      "Proc. 40th IEEE Intl. Reliability Physics Symp"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "248–254"
    ],
    "title": [
      "Impact of negative bias temperature instability on digital circuit reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Restle01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "792–799"
    ],
    "title": [
      "A clock distribution network for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Deutsch",
        "given": "A."
      }
    ],
    "citation-number": [
      "Restle98"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "2–5"
    ],
    "title": [
      "Designing the best clock distribution network"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Riordan",
        "given": "M."
      },
      {
        "family": "Hoddeson",
        "given": "L."
      }
    ],
    "citation-number": [
      "Riordan97"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "W. W. Norton & Co"
    ],
    "title": [
      "Crystal Fire: The Invention of the Transistor and the Birth of the Information Age"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rizzolo",
        "given": "R."
      }
    ],
    "citation-number": [
      "Rizzolo07"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "Jan./Mar. 2007"
    ],
    "issue": [
      "1/2"
    ],
    "pages": [
      "65–75"
    ],
    "title": [
      "IBM System z9 eFUSE applications and methodology"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Rohrer",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Rohrer05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "19–27"
    ],
    "title": [
      "A 64-bit microprocessor in 130-nm and 90-nm technologies with power management features"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Rotella",
        "given": "F."
      },
      {
        "family": "Blaschke",
        "given": "V."
      },
      {
        "family": "Howard",
        "given": "D."
      }
    ],
    "citation-number": [
      "Rotella02"
    ],
    "container-title": [
      "Tech. Digest Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002-12"
    ],
    "pages": [
      "471–474"
    ],
    "title": [
      "A broad-band scalable lumped-element inductor model using analytic expressions to incorporate skin effect, substrate loss, and proximity effect"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi-Meimand",
        "given": "H."
      }
    ],
    "citation-number": [
      "Roy03"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Ruehli",
        "given": "A."
      },
      {
        "family": "Brennan",
        "given": "P."
      }
    ],
    "citation-number": [
      "Ruehli73"
    ],
    "container-title": [
      "IEEE Trans. Microwave Theory and Techniques"
    ],
    "date": [
      "1973-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "76–82"
    ],
    "title": [
      "Efficient capacitance calculations for three-dimensional multiconductor systems"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Singer",
        "given": "G."
      }
    ],
    "citation-number": [
      "Rusu00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1539–1544"
    ],
    "title": [
      "The first IA-64 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Stinson",
        "given": "J."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Leung",
        "given": "J."
      },
      {
        "family": "Muljono",
        "given": "H."
      },
      {
        "family": "Cherkauer",
        "given": "B."
      }
    ],
    "citation-number": [
      "Rusu03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1887–1895"
    ],
    "title": [
      "A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Rusu07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "17–25"
    ],
    "title": [
      "A 65-nm dual-core multithreaded Xeon processor with 16-MB L3 cache"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Rusu10"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–14"
    ],
    "title": [
      "A 45 nm 8-core Enterprise Xeon Processor"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Rzepka",
        "given": "S."
      },
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Meusel",
        "given": "E."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "Rzepka98"
    ],
    "container-title": [
      "IEEE Trans. Components, Packaging, and Manufacturing Technology—Part A"
    ],
    "date": [
      "1998-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "406–411"
    ],
    "title": [
      "Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Sah",
        "given": "C."
      }
    ],
    "citation-number": [
      "Sah64"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1964-07-11"
    ],
    "pages": [
      "324–345"
    ],
    "title": [
      "Characteristics of the Metal-Oxide-Semiconductor Transistors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Saint",
        "given": "C."
      },
      {
        "family": "Saint",
        "given": "J."
      },
      {
        "family": "Design",
        "given": "I.C.Mask"
      }
    ],
    "citation-number": [
      "Saint02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Essential Layout Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sakran",
        "given": "N."
      },
      {
        "family": "Yuffe",
        "given": "M."
      },
      {
        "family": "Mehalel",
        "given": "M."
      },
      {
        "family": "Doweck",
        "given": "J."
      },
      {
        "family": "Knoll",
        "given": "E."
      },
      {
        "family": "Kovacs",
        "given": "A."
      }
    ],
    "citation-number": [
      "Sakran07"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "106–107, 590"
    ],
    "title": [
      "The implementation of the 65nm dual-core 64b Merom processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "Sakurai83"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1983-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "418–426"
    ],
    "title": [
      "Approximation of wiring delay in MOSFET LSI"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Nogami",
        "given": "K."
      },
      {
        "family": "Kakumu",
        "given": "M."
      },
      {
        "family": "Iizuka",
        "given": "T."
      }
    ],
    "citation-number": [
      "Sakurai86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "187–192"
    ],
    "title": [
      "Hot-carrier generation in submicrometer VLSI environment"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "R."
      }
    ],
    "citation-number": [
      "Sakurai90"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "584–594"
    ],
    "title": [
      "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A."
      }
    ],
    "citation-number": [
      "Sakurai91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "122–131"
    ],
    "title": [
      "Delay analysis of series-connected MOSFET circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Salib",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Salib04"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "143–160"
    ],
    "title": [
      "Silicon photonics"
    ],
    "type": "article-journal",
    "volume": [
      "08"
    ]
  },
  {
    "author": [
      {
        "family": "Samson",
        "given": "G."
      },
      {
        "family": "Ananthapadmanabhan",
        "given": "N."
      },
      {
        "family": "Badrudduza",
        "given": "S."
      },
      {
        "family": "Clark",
        "given": "L."
      }
    ],
    "citation-number": [
      "Samson08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2524–2532"
    ],
    "title": [
      "Low-power dynamic memory word line decoding for static random access memories"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Samson",
        "given": "G."
      },
      {
        "family": "Clark",
        "given": "L."
      }
    ],
    "citation-number": [
      "Samson09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "935–946"
    ],
    "title": [
      "Low-power race-free programmable logic arrays"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Santoro",
        "given": "M."
      }
    ],
    "citation-number": [
      "Santoro89"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "pages": [
      "– –89–397,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Design and Clocking of VLSI Multipliers"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sathe",
        "given": "V."
      },
      {
        "family": "Chueh",
        "given": "J."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      }
    ],
    "citation-number": [
      "Sathe07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "38–47"
    ],
    "title": [
      "Energy-efficient GHz-class charge-recovery logic"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F."
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Morrow",
        "given": "J."
      }
    ],
    "citation-number": [
      "Schellenberg98"
    ],
    "container-title": [
      "Proc. Optical Microlithography XI, SPIE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "892–911"
    ],
    "title": [
      "SEMATECH J111 Project: OPC validation"
    ],
    "type": "paper-conference",
    "volume": [
      "3334"
    ]
  },
  {
    "author": [
      {
        "family": "Schellenberg",
        "given": "F."
      }
    ],
    "citation-number": [
      "Schellenberg03"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2003-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "34–39"
    ],
    "title": [
      "A little light magic"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Schmitt",
        "given": "O."
      }
    ],
    "citation-number": [
      "Schmitt38"
    ],
    "container-title": [
      "J. Scientific Instruments"
    ],
    "date": [
      "1938-01"
    ],
    "pages": [
      "24–26"
    ],
    "title": [
      "A thermionic trigger"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Schulmann",
        "given": "W."
      },
      {
        "family": "Thimm",
        "given": "F."
      },
      {
        "family": "Kaiser",
        "given": "H."
      }
    ],
    "citation-number": [
      "Schulmann98"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "US Patent 5766348,"
    ],
    "title": [
      "Rotating head for crystal pulling systems for carrying out the Czochralski process"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Schultz",
        "given": "K."
      },
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "K."
      }
    ],
    "citation-number": [
      "Schultz90"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1990-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "870–873"
    ],
    "title": [
      "Ganged CMOS: trading standby power for speed"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Schutten",
        "given": "R."
      },
      {
        "family": "Fitzpatrick",
        "given": "T."
      }
    ],
    "citation-number": [
      "Schutten03"
    ],
    "container-title": [
      "Synopsys white paper"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Design for verification—blueprint for productivity and product quality"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schutz",
        "given": "J."
      },
      {
        "family": "Wallace",
        "given": "R."
      }
    ],
    "citation-number": [
      "Schutz98"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "236–237"
    ],
    "title": [
      "A 450 MHz IA32 P6 family microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seeds",
        "given": "R."
      }
    ],
    "citation-number": [
      "Seeds67"
    ],
    "container-title": [
      "Intl. Electron Device Meeting"
    ],
    "date": [
      "1967-10"
    ],
    "title": [
      "Yield and cost analysis of bipolar LSI"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "List",
        "given": "F."
      },
      {
        "family": "Lohstroh",
        "given": "J."
      }
    ],
    "citation-number": [
      "Seevinck87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "748–754"
    ],
    "title": [
      "Static-noise margin analysis of MOS SRAM cells"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Segura",
        "given": "J."
      },
      {
        "family": "Hawkins",
        "given": "C."
      }
    ],
    "citation-number": [
      "Segura04"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Hoboken, NJ"
    ],
    "publisher": [
      "John Wiley & Sons (IEEE Press"
    ],
    "title": [
      "CMOS Electronics: How it Works, How it Fails"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shahidi",
        "given": "G."
      }
    ],
    "citation-number": [
      "Shahidi02"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "Mar./May 2002"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "121–131"
    ],
    "title": [
      "SOI technology for the GHz era"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Sharifkhani",
        "given": "M."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "Sharifkhani09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "609–619"
    ],
    "title": [
      "SRAM cell stability: a dynamic perspective"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "She",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "She02"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "91–93"
    ],
    "title": [
      "JVD silicon nitride as tunnel dielectric in p-channel flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Shepard",
        "given": "K."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "R."
      }
    ],
    "citation-number": [
      "Shepard99"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1132–1150"
    ],
    "title": [
      "Harmony: static noise analysis of deep submicron digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sheu",
        "given": "B."
      },
      {
        "family": "Scharfetter",
        "given": "D."
      },
      {
        "family": "Ko",
        "given": "P."
      },
      {
        "family": "Jeng",
        "given": "M."
      }
    ],
    "citation-number": [
      "Sheu87"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1987-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "558–566"
    ],
    "title": [
      "BSIM: Berkeley short-channel IGFET model for MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Shichman",
        "given": "H."
      },
      {
        "family": "Hodges",
        "given": "D."
      }
    ],
    "citation-number": [
      "Shichman68"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1968-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "285–289"
    ],
    "title": [
      "Modeling and simulation of insulated-gate field-effect transistor switching circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Shigematsu",
        "given": "S."
      },
      {
        "family": "Mutoh",
        "given": "S."
      },
      {
        "family": "Matsuya",
        "given": "Y."
      },
      {
        "family": "Tanabe",
        "given": "Y."
      },
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "citation-number": [
      "Shigematsu97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "861–869"
    ],
    "title": [
      "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "J."
      },
      {
        "family": "Petrick",
        "given": "B."
      },
      {
        "family": "Singh",
        "given": "M."
      },
      {
        "family": "Leon",
        "given": "A."
      }
    ],
    "citation-number": [
      "Shin05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1815–1820"
    ],
    "title": [
      "Design and implementation of an embedded 512-KB level-2 cache subsystem"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "Shockley52"
    ],
    "container-title": [
      "Proc. IRE"
    ],
    "date": [
      "1952"
    ],
    "pages": [
      "1365–1376"
    ],
    "title": [
      "A unipolar ‘field-effect’ transistor"
    ],
    "type": "paper-conference",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Shoji",
        "given": "M."
      }
    ],
    "citation-number": [
      "Shoji82"
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf. Circuits and Computers"
    ],
    "date": [
      "1982-09"
    ],
    "pages": [
      "112–115"
    ],
    "title": [
      "Electrical design of BELLMAC-32a microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shoji",
        "given": "M."
      }
    ],
    "citation-number": [
      "Shoji86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "875–880"
    ],
    "title": [
      "Elimination of process-dependent clock skew in CMOS VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "citation-number": [
      "SIA97"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "SIA07"
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Silberman",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Silberman98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1600–1608"
    ],
    "title": [
      "A 1.0-GHz single-issue 64-bit PowerPC integer microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "P."
      },
      {
        "family": "Seo",
        "given": "J."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Singh08"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "673–677"
    ],
    "title": [
      "Self-timed regenerators for high-speed and lowpower on-chip global interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "Sklansky60"
    ],
    "container-title": [
      "IRE Trans. Electronic Computers"
    ],
    "date": [
      "1960-06"
    ],
    "pages": [
      "226–231"
    ],
    "title": [
      "Sklansky “Conditional-sum addition logic"
    ],
    "type": "article-journal",
    "volume": [
      "EC-9"
    ]
  },
  {
    "author": [
      {
        "family": "Sklar",
        "given": "B."
      }
    ],
    "citation-number": [
      "Sklar01"
    ],
    "date": [
      "2001"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Communications: Fundamentals and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sleight",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Sleight01"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "11 3 1–11 3 4"
    ],
    "title": [
      "A high performance 0.13 μm SOI CMOS technology with a 70 nm silicon film and with a second generation low-k Cu BEOL"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "L."
      },
      {
        "family": "Anderson",
        "given": "R."
      },
      {
        "family": "Forehand",
        "given": "D."
      },
      {
        "family": "Pelc",
        "given": "T."
      },
      {
        "family": "Roy",
        "given": "T."
      }
    ],
    "citation-number": [
      "Smith99"
    ],
    "container-title": [
      "IEEE Trans. Advanced Packaging"
    ],
    "date": [
      "1999-08"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "284–291"
    ],
    "title": [
      "Power distribution system design methodology and capacitor selection for modern CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Sodini",
        "given": "C."
      },
      {
        "family": "Ko",
        "given": "Ping-Keung"
      },
      {
        "family": "Moll",
        "given": "J."
      }
    ],
    "citation-number": [
      "Sodini84"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1984-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1386–1393"
    ],
    "title": [
      "The effect of high fields on MOS device and circuit performance"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Solomatnikov",
        "given": "A."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Koh",
        "given": "C."
      }
    ],
    "citation-number": [
      "Solomatnikov00"
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "241–246"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Skewed CMOS: noise-immune highperformance low-power static circuit family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Somasekhar96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "981–991"
    ],
    "title": [
      "Differential current switch logic: a low power DCVS logic family"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "Somasekhar98"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "1998-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "573–577"
    ],
    "title": [
      "LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Choi",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Somasekhar00"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "243–246"
    ],
    "title": [
      "Dynamic noise analysis in precharge-evaluate circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "M."
      },
      {
        "family": "Kang",
        "given": "G."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Kang",
        "given": "B."
      }
    ],
    "citation-number": [
      "Song96"
    ],
    "container-title": [
      "Proc. 22nd European Solid-State Circuits Conf"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "120–123"
    ],
    "title": [
      "Design methodology for high speed and low power digital circuits with energy economized pass-transistor logic (EEPL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Song01"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "3 2 1–3 2 4"
    ],
    "title": [
      "On the gate oxide scaling of high performance CMOS transistors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sparsø",
        "given": "J."
      },
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "citation-number": [
      "Sparsø01"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principles of Asynchronous Circuit Design: A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Srinivas",
        "given": "H."
      },
      {
        "family": "Parhi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Srinivas92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "761–767"
    ],
    "title": [
      "A fast VLSI adder architecture"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Srinivasan02"
    ],
    "container-title": [
      "Proc. Intl. Symp. Microarchitecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "333–344"
    ],
    "title": [
      "Optimizing pipelines for power and performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stackhouse",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Stackhouse09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "18–31"
    ],
    "title": [
      "A 65 nm 2-billion transistor quad-core Itanium processor"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "Tenca",
        "given": "A."
      },
      {
        "family": "Ercegovac",
        "given": "M."
      }
    ],
    "citation-number": [
      "Stan98"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1998-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "722–735"
    ],
    "title": [
      "Long and fast up/down counters"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M."
      }
    ],
    "citation-number": [
      "Stan99"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "1999-01"
    ],
    "pages": [
      "428–433"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "Optimal voltages and sizing for low power [CMOS VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stelling",
        "given": "P."
      },
      {
        "family": "Martel",
        "given": "C."
      },
      {
        "family": "Oklobdzija",
        "given": "V."
      },
      {
        "family": "Ravi",
        "given": "R."
      }
    ],
    "citation-number": [
      "Stelling98"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1998-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "273–285"
    ],
    "title": [
      "Optimal circuits for parallel multipliers"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Stinson",
        "given": "J."
      },
      {
        "family": "Rusu",
        "given": "S."
      }
    ],
    "citation-number": [
      "Stinson03"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "706–709"
    ],
    "title": [
      "A 1.5 GHz third generation Itanium processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stojanovic",
        "given": "V."
      },
      {
        "family": "Oklobdûija",
        "given": "V."
      }
    ],
    "citation-number": [
      "Stojanovic99"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "536–548"
    ],
    "title": [
      "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Stolk",
        "given": "P."
      },
      {
        "family": "Widdershoven",
        "given": "F."
      },
      {
        "family": "Klaassen",
        "given": "D."
      }
    ],
    "citation-number": [
      "Stolk98"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1998-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1960–1971"
    ],
    "title": [
      "Modeling statistical dopant fluctuations in MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Stolt",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Stolt08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "21–28"
    ],
    "title": [
      "Design and Implementation of the POWER6 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Strollo",
        "given": "A."
      },
      {
        "family": "Caro",
        "given": "D.",
        "particle": "De"
      },
      {
        "family": "Napoli",
        "given": "E."
      },
      {
        "family": "Petra",
        "given": "N."
      }
    ],
    "citation-number": [
      "Strollo05"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1266–1274"
    ],
    "title": [
      "A novel high-speed sense-amplifier-based flipflop"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Stroud",
        "given": "C."
      }
    ],
    "citation-number": [
      "Stroud02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "A Designer's Guide to Built-in Self-Test"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devgan",
        "given": "A."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "Su03"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2003-08"
    ],
    "pages": [
      "78–83"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Full chip leakage-estimation considering power supply and temperature variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "Y."
      },
      {
        "family": "Holleman",
        "given": "J."
      },
      {
        "family": "Otis",
        "given": "B."
      }
    ],
    "citation-number": [
      "Su08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–77"
    ],
    "title": [
      "A digital 1.6 pJ/bit chip identification circuit using process variations"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "J."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Dennard",
        "given": "R."
      },
      {
        "family": "Klepner",
        "given": "S."
      }
    ],
    "citation-number": [
      "Sun87"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1987-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "19–26"
    ],
    "title": [
      "Submicrometer-channel CMOS for low-temperature operation"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "Sutherland99"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "Y."
      },
      {
        "family": "Odagawa",
        "given": "K."
      },
      {
        "family": "Abe",
        "given": "T."
      }
    ],
    "citation-number": [
      "Suzuki73"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1973-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "462–469"
    ],
    "title": [
      "Clocked CMOS calculator circuitry"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "M."
      },
      {
        "family": "Ohkubo",
        "given": "N."
      },
      {
        "family": "Shinbo",
        "given": "T."
      },
      {
        "family": "Yamanaka",
        "given": "T."
      },
      {
        "family": "Shimizu",
        "given": "A."
      },
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Suzuki93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1145–1151"
    ],
    "title": [
      "A 1.5-ns 32-b CMOS ALU in double pass-transistor logic"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "Svensson03"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "35–36"
    ],
    "title": [
      "Forty years of feature-size predictions (1962–2002"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swanson",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Swanson72"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1972-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "146–153"
    ],
    "title": [
      "Ion-implanted complementary MOS transistors in low-voltage circuits"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Sweeney",
        "given": "P."
      }
    ],
    "citation-number": [
      "Sweeney02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Error Control Coding: From Theory to Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "Sylvester98"
    ],
    "container-title": [
      "Proc. IEEE/ACM Intl. Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "203–211"
    ],
    "publisher": [
      "Computer-Aided Design"
    ],
    "title": [
      "Getting to the bottom of deep submicron"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Takahashi98"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1772–1780"
    ],
    "title": [
      "A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Fukuma",
        "given": "M."
      }
    ],
    "citation-number": [
      "Takeuchi94"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1994-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1623–1627"
    ],
    "title": [
      "Effects of the velocity saturated region on MOSFET characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Desai",
        "given": "U."
      },
      {
        "family": "Kim",
        "given": "R."
      },
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Young",
        "given": "I."
      }
    ],
    "citation-number": [
      "Tam00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1545–1552"
    ],
    "title": [
      "Clock generation and distribution for the first IA-64 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Limaye",
        "given": "R."
      },
      {
        "family": "Desai",
        "given": "U."
      }
    ],
    "citation-number": [
      "Tam04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Clock generation and distribution for the 130-nm Itanium 2 processor with 6-MB on-die L3 cache"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Meindl",
        "given": "J."
      }
    ],
    "citation-number": [
      "Tang97"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "369–376"
    ],
    "title": [
      "Intrinsic MOSFET parameter fluctuations due to random dopant placement"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Tawfik",
        "given": "S."
      },
      {
        "family": "Kursun",
        "given": "V."
      }
    ],
    "citation-number": [
      "Tawﬁk09"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2009-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "638–645"
    ],
    "title": [
      "Low power and high speed multi threshold voltage interface circuits"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Tharakan",
        "given": "G."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "Tharakan92"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1992-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "217–221"
    ],
    "title": [
      "A new design of a fast barrel switch network"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Thompson02"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "61–64"
    ],
    "title": [
      "A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 μm2 SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Thompson04"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "191–193"
    ],
    "title": [
      "A logic nanotechnology featuring strained-silicon"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Thorp",
        "given": "T."
      },
      {
        "family": "Yee",
        "given": "G."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Thorp99"
    ],
    "container-title": [
      "Proc. IEEE Intl. Conf"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "569–572"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Design and synthesis of monotonic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tierno",
        "given": "J."
      },
      {
        "family": "Rylyakov",
        "given": "A."
      },
      {
        "family": "Friedman",
        "given": "D."
      }
    ],
    "citation-number": [
      "Tierno08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "42–51"
    ],
    "title": [
      "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Tobias",
        "given": "P."
      },
      {
        "family": "Trindade",
        "given": "D."
      }
    ],
    "citation-number": [
      "Tobias95"
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Van Nostrand Reinhold"
    ],
    "title": [
      "Applied Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Toh",
        "given": "K."
      },
      {
        "family": "Ko",
        "given": "P."
      },
      {
        "family": "Meyer",
        "given": "R."
      }
    ],
    "citation-number": [
      "Toh88"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1988-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "950–958"
    ],
    "title": [
      "An engineering model for short-channel MOS devices"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Tokunaga",
        "given": "C."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "Tokunaga08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "78–85"
    ],
    "title": [
      "True random number generator with a metastability-based quality control"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Topaloglu",
        "given": "R."
      }
    ],
    "citation-number": [
      "Topaloglu07"
    ],
    "container-title": [
      "Proc. Custom Integrated Circuits Conf"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "619–622"
    ],
    "title": [
      "Standard cell and custom circuit optimization using dummy diffusions through STI width stress effect utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Topol",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Topol06"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "Jul./Sep. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "491–506"
    ],
    "title": [
      "Three-dimensional integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Trinh",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Trinh09"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2009",
      "247a"
    ],
    "pages": [
      "246–247,"
    ],
    "title": [
      "A 5.6MB/s 64Gb 4b/cell NAND flash memory in 43nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Troutman",
        "given": "R."
      }
    ],
    "citation-number": [
      "Troutman86"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Latchup in CMOS Technology: The Problem and its Cure"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Zhanping Chen",
        "given": "S.Borkar"
      },
      {
        "family": "Sachdev",
        "given": "M."
      },
      {
        "family": "De",
        "given": "Vivek"
      }
    ],
    "citation-number": [
      "Tschanz01"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "147–152"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Tschanz02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1396–1402"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Tschanz03"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1838–1845"
    ],
    "title": [
      "Dynamic sleep transistor and body bias for active leakage power control of microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "Tschanz03b] J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "826–829"
    ],
    "title": [
      "Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Tschanz07"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "292–604"
    ],
    "title": [
      "Adaptive frequency and biasing techniques for tolerance to dynamic temperaturevoltage variations and aging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y."
      }
    ],
    "citation-number": [
      "Tsividis99"
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Operation and Modeling of the MOS Transistor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "A."
      }
    ],
    "citation-number": [
      "Tyagi93"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1993-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1163–1170"
    ],
    "title": [
      "A reduced-area scheme for carry-select adders"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Tyagi00"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "567–570"
    ],
    "title": [
      "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Tyagi05"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2005-12"
    ],
    "pages": [
      "245–247"
    ],
    "title": [
      "An advanced low power, high performance, strained channel 65nm technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Uehara",
        "given": "T."
      },
      {
        "family": "Cleemput",
        "given": "W.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "Uehara81"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1981-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "305–312"
    ],
    "title": [
      "Optimal layout of CMOS functional arrays"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S."
      },
      {
        "family": "Tan",
        "given": "C."
      }
    ],
    "citation-number": [
      "Unger86"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1986-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "880–895"
    ],
    "title": [
      "Clocking schemes for high-speed digital systems"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Usami",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Usami95"
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "3–8"
    ],
    "publisher": [
      "Low Power Electronics and Design"
    ],
    "title": [
      "Clustered voltage scaling for low-power design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vadasz",
        "given": "L."
      },
      {
        "family": "Grove",
        "given": "A."
      }
    ],
    "citation-number": [
      "Vadasz66"
    ],
    "container-title": [
      "IEEE. Trans. Electron Devices"
    ],
    "date": [
      "1966"
    ],
    "issue": [
      "13"
    ],
    "pages": [
      "863–866"
    ],
    "title": [
      "Temperature dependence of MOS transistor characteristics below saturation"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Vadasz",
        "given": "L."
      },
      {
        "family": "Grove",
        "given": "A."
      },
      {
        "family": "Rowe",
        "given": "T."
      },
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "Vadasz69"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1969-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "Silicon-gate technology"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Berkel",
        "particle": "van Berkel99] C. van"
      },
      {
        "family": "Molnar",
        "given": "C."
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "840–848"
    ],
    "title": [
      "Beware the three-way arbiter"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Vangal02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1421–1432"
    ],
    "title": [
      "5-GHz 32-bit integer execution core in 130-nm dual-VT CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Veendrick",
        "given": "H."
      }
    ],
    "citation-number": [
      "Veendrick80"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1980-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "169–176"
    ],
    "title": [
      "The behavior of flip-flops used as synchronizers and prediction of their failure rate"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Veendrick",
        "given": "H."
      }
    ],
    "citation-number": [
      "Veendrick84"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1984-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "468–473"
    ],
    "title": [
      "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Vittal",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Vittal99"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1999-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1817–1824"
    ],
    "title": [
      "Crosstalk in VLSI interconnections"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Vittoz",
        "given": "E."
      },
      {
        "family": "Gerber",
        "given": "B."
      },
      {
        "family": "Leuenberger",
        "given": "F."
      }
    ],
    "citation-number": [
      "Vittoz72"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1972-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "100–104"
    ],
    "title": [
      "Silicon-gate CMOS frequency divider for electronic wrist watch"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Volk",
        "given": "A."
      },
      {
        "family": "Stoll",
        "given": "P."
      },
      {
        "family": "Metrovich",
        "given": "P."
      }
    ],
    "citation-number": [
      "Volk01"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Recollections of early chip development at Intel"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Vollertsen",
        "given": "R."
      }
    ],
    "citation-number": [
      "Vollertsen99"
    ],
    "container-title": [
      "IEEE Integrated Reliability Workshop Final Report"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "167–173"
    ],
    "title": [
      "Burn-in"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Armin",
        "particle": "von Arnim05] K. von"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1549–1556"
    ],
    "title": [
      "Efficiency of body biasing in 90-nm CMOS for low-power digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Neumann",
        "particle": "von Neumann51] J. von"
      }
    ],
    "container-title": [
      "notes by Forsythe, G., National Bureau of Standards Applied Math Series"
    ],
    "date": [
      "1951",
      "1963"
    ],
    "note": [
      "Reprinted in von Neumann's Collected Works,"
    ],
    "pages": [
      "36–38",
      "768–770"
    ],
    "publisher": [
      "Pergamon Press"
    ],
    "title": [
      "Various techniques used in connection with random digits"
    ],
    "type": "chapter",
    "volume": [
      "12",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Neumann",
        "particle": "von Neumann66] J. von"
      }
    ],
    "date": [
      "1966"
    ],
    "location": [
      "Urbana, IL"
    ],
    "publisher": [
      "Univ. Illinois Press"
    ],
    "title": [
      "Theory of Self-Reproducing Automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wadell",
        "given": "B."
      }
    ],
    "citation-number": [
      "Wadell01"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Norwood, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Transmission Line Design Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "J."
      }
    ],
    "citation-number": [
      "Wakerly00"
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Design Principles and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wallace",
        "given": "C."
      }
    ],
    "citation-number": [
      "Wallace64"
    ],
    "container-title": [
      "IEEE Trans. Electronic Computers"
    ],
    "date": [
      "1964-02"
    ],
    "pages": [
      "14–17"
    ],
    "title": [
      "A suggestion for a fast multiplier"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "McCluskey",
        "given": "E."
      }
    ],
    "citation-number": [
      "Wang86"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      "56–59"
    ],
    "title": [
      "Complete feedback shift register design for built-in self test"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      },
      {
        "family": "Tsai",
        "given": "M."
      }
    ],
    "citation-number": [
      "Wang89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "779–786"
    ],
    "title": [
      "CMOS nonthreshold logic (NTL) and cascode nonthreshold logic (CNTL) for high-speed applications"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "family": "Jullien",
        "given": "G."
      },
      {
        "family": "Miller",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "Wang93"
    ],
    "container-title": [
      "Proc. IEEE Intl. Symp. Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1837–1840"
    ],
    "title": [
      "New concepts for the design of carry-lookahead adders"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Fang",
        "given": "S."
      },
      {
        "family": "Feng",
        "given": "W."
      }
    ],
    "citation-number": [
      "Wang94"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1994-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "780–786"
    ],
    "title": [
      "New efficient designs for XOR and XNOR functions on the transistor level"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "family": "Jullien",
        "given": "G."
      },
      {
        "family": "Miller",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Bizzan",
        "given": "S."
      }
    ],
    "citation-number": [
      "Wang97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "206–214"
    ],
    "title": [
      "Fast adders using enhanced multipleoutput domino logic"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Huang",
        "given": "C."
      }
    ],
    "citation-number": [
      "Wang00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1511–1514"
    ],
    "title": [
      "High-speed and low-power CMOS priority encoders"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Chang",
        "given": "C."
      },
      {
        "family": "Yeh",
        "given": "C."
      }
    ],
    "citation-number": [
      "Wang01"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1250–1262"
    ],
    "title": [
      "Analysis and design of high-speed and low-power CMOS PLAs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Kosonocky",
        "given": "S."
      }
    ],
    "citation-number": [
      "Wang02"
    ],
    "container-title": [
      "Proc"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "5–9"
    ],
    "publisher": [
      "Computer Society Symp. VLSI"
    ],
    "title": [
      "Optimal supply and threshold scaling for subthreshold CMOS circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Wang06"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "A 0.127 μm2 high performance 65 nm SOI based embedded DRAM for onprocessor applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Lin",
        "given": "W."
      }
    ],
    "citation-number": [
      "Wang07"
    ],
    "container-title": [
      "IEEE Trans. Circuits & Systems"
    ],
    "date": [
      "2007-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1069–1076"
    ],
    "title": [
      "A 4-kb low-power SRAM design with negative word-line scheme"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Wang08a] A."
      },
      {
        "family": "Naffziger",
        "given": "S."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "System-on-Chip Test Architectures"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Wang",
        "given": "Wang08b] L."
      },
      {
        "family": "Stroud",
        "given": "C."
      },
      {
        "family": "Touba",
        "given": "N."
      }
    ],
    "publisher": [
      "Nanometer Design for Testability, Elsevier"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wanlass",
        "given": "F."
      },
      {
        "family": "Sah",
        "given": "C."
      }
    ],
    "citation-number": [
      "Wanlass63"
    ],
    "container-title": [
      "Proc. IEEE Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "1963"
    ],
    "pages": [
      "32–33"
    ],
    "title": [
      "Nanowatt logic using field effect metal-oxide semiconductor triodes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Warnock06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1692–1706"
    ],
    "title": [
      "Circuit design techniques for a first-generation cell broadband engine processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Webb",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Webb97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1665–1675"
    ],
    "title": [
      "A 400-MHz S/390 microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Webb",
        "given": "C."
      }
    ],
    "citation-number": [
      "Webb08"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2008-06"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "121–130"
    ],
    "title": [
      "45 nm design for manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Wei98"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "489–494"
    ],
    "title": [
      "Design and optimization of low voltage high performance dual threshold CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "G."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "D."
      },
      {
        "family": "Sidiropoulos",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Wei00"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1600–1610"
    ],
    "title": [
      "A variable-frequency parallel I/O interface with adaptive power-supply regulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Weinberger",
        "given": "A."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "citation-number": [
      "Weinberger58"
    ],
    "container-title": [
      "System Design of Digital Computer at the National Bureau of Standards: Methods for High-Speed Addition and Multiplication, National Bureau of Standards, circular 591"
    ],
    "date": [
      "1958-02-01"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "A logic for high-speed addition"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Weinberger",
        "given": "A."
      }
    ],
    "citation-number": [
      "Weinberger81"
    ],
    "container-title": [
      "IBM Technical Disclosure Bulletin"
    ],
    "date": [
      "1981-01"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "3811–3814"
    ],
    "title": [
      "4-2 carry-save adder module"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Weinlader",
        "given": "D."
      },
      {
        "family": "Ho",
        "given": "Ron"
      },
      {
        "family": "Yang",
        "given": "Chih-Kong Keng"
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Weinlader00"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "170–171"
    ],
    "title": [
      "An eight channel 35 GSample/s CMOS timing analyzer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weiss",
        "given": "D."
      },
      {
        "family": "Wuu",
        "given": "J."
      },
      {
        "family": "Chin",
        "given": "V."
      }
    ],
    "citation-number": [
      "Weiss02"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1523–1529"
    ],
    "title": [
      "The on-chip 3-MB subarray-based third-level cache on an Itanium microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Widmer",
        "given": "A."
      },
      {
        "family": "Franaszek",
        "given": "P."
      }
    ],
    "citation-number": [
      "Widmer83"
    ],
    "container-title": [
      "IBM J. Research and Dev"
    ],
    "date": [
      "1983-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "440–451"
    ],
    "title": [
      "A DC-balanced partitioned-block 8B/10B transmission code"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Wijeratne",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Wijeratne07"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "26–37"
    ],
    "title": [
      "A 9-GHz 65-nm Intel Pentium 4 processor integer execution unit"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T."
      },
      {
        "family": "Parker",
        "given": "K."
      }
    ],
    "citation-number": [
      "Williams83"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1983-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "98–112"
    ],
    "title": [
      "Design for Testability—A Survey"
    ],
    "type": "article-journal",
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T."
      }
    ],
    "citation-number": [
      "Williams86"
    ],
    "container-title": [
      "Proc. NATO Advanced Study Inst. Computer Design Aids for VLSI Circuits",
      "NATO ASI Series"
    ],
    "date": [
      "1986"
    ],
    "editor": [
      {
        "family": "Antognetti",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "pages": [
      "359–416"
    ],
    "publisher": [
      "Martinus Nijhoff Publishers"
    ],
    "title": [
      "Design for testability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Williams91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1651–1661"
    ],
    "title": [
      "A zero-overhead self-timed 160-ns 54-b CMOS divider"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Jouppi",
        "given": "N."
      }
    ],
    "citation-number": [
      "Wilton96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "677–688"
    ],
    "title": [
      "CACTI: an enhanced cache access and cycle time model"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Wing",
        "given": "O."
      }
    ],
    "citation-number": [
      "Wing82"
    ],
    "container-title": [
      "Proc. IEEE Intl. Symp. Circuits and Systems"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "681–685"
    ],
    "title": [
      "Automated gate matrix layout"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "S."
      },
      {
        "family": "Tauber",
        "given": "R."
      }
    ],
    "citation-number": [
      "Wolf00"
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Sunset Beach, CA"
    ],
    "publisher": [
      "Lattice Press"
    ],
    "title": [
      "Silicon Processing for the VLSI Era"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "H."
      },
      {
        "family": "Appenzeller",
        "given": "J."
      },
      {
        "family": "Derycke",
        "given": "V."
      },
      {
        "family": "Martel",
        "given": "R."
      },
      {
        "family": "Wind",
        "given": "S."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "Wong03"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "370–500"
    ],
    "title": [
      "Carbon nanotube field effect transistors—fabrication, device physics, and circuit implications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "K."
      },
      {
        "family": "Rahal-Arabi",
        "given": "T."
      },
      {
        "family": "Ma",
        "given": "M."
      },
      {
        "family": "Taylor",
        "given": "G."
      }
    ],
    "citation-number": [
      "Wong06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "749–758"
    ],
    "title": [
      "Enhancing microprocessor immunity to power supply noise with clock-data compensation"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "C."
      },
      {
        "family": "Cheng",
        "given": "K."
      }
    ],
    "citation-number": [
      "Wu91"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1991-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1324–1328"
    ],
    "title": [
      "Latched CMOS differential logic (LCDL) for complex high-speed VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Xu08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "61–68"
    ],
    "title": [
      "A band-limited active damping circuit with 13 dB power supply resonance reduction"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Yabuuchi",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Yabuuchi07"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "326–606"
    ],
    "title": [
      "A 45nm low-standby-power embedded SRAM with improved immunity against process and temperature variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "H."
      },
      {
        "family": "Hotta",
        "given": "T."
      },
      {
        "family": "Nishiyama",
        "given": "T."
      },
      {
        "family": "Murabayashi",
        "given": "F."
      },
      {
        "family": "Yamauchi",
        "given": "T."
      },
      {
        "family": "Sawamoto",
        "given": "H."
      }
    ],
    "citation-number": [
      "Yamada95"
    ],
    "container-title": [
      "Proc. Intl. Conf"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "466–470"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "A 13.3 ns double-precision floating-point ALU and multiplier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Yamaoka04"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2004-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "934–940"
    ],
    "title": [
      "0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "Yamaoka04b] M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "494–542"
    ],
    "title": [
      "A 300MHz 25 μA/Mb leakage on-chip SRAM module featuring processvariation immunity and low-leakage-active mode for mobile-phone application processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Yamaoka06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "705–711"
    ],
    "title": [
      "90-nm process-variation adaptive embedded SRAM modules with power-linefloating write technique"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C.K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "Yang96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2015–2023"
    ],
    "title": [
      "A 0.8-μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Yang98"
    ],
    "container-title": [
      "Tech. Digest Intl. Electron Device Meeting"
    ],
    "date": [
      "1998-12"
    ],
    "pages": [
      "197–200"
    ],
    "title": [
      "A high performance 180 nm generation logic technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yano",
        "given": "K."
      },
      {
        "family": "Yamanaka",
        "given": "T."
      },
      {
        "family": "Nishida",
        "given": "T."
      },
      {
        "family": "Saito",
        "given": "M."
      },
      {
        "family": "Shimohigashi",
        "given": "K."
      },
      {
        "family": "Shimizu",
        "given": "A."
      }
    ],
    "citation-number": [
      "Yano90"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "388–395"
    ],
    "title": [
      "A 3.8-ns 16 × 16-b multiplier using complementary pass-transistor logic"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Yano",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "Y."
      },
      {
        "family": "Rikino",
        "given": "K."
      },
      {
        "family": "Seki",
        "given": "K."
      }
    ],
    "citation-number": [
      "Yano96"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1996-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "792–803"
    ],
    "title": [
      "Top-down pass-transistor logic design"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Ye98"
    ],
    "container-title": [
      "Symp. VLSI Circuits Digest Tech. Papers"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "40–41"
    ],
    "title": [
      "A new technique for standby leakage reduction in high-performance circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "Ye00"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Symp. VLSI Circuits Digest Tech. Papers,"
    ],
    "pages": [
      "188–191"
    ],
    "title": [
      "Comparative delay, noise and energy of high-performance domino adders with stack node preconditioning (SNP"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yee",
        "given": "G."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "Yee00"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "425–430"
    ],
    "title": [
      "Clock-delayed domino for dynamic circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Yoon",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Yoon02"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "591–593"
    ],
    "title": [
      "CMOS-compatible surface-micromachined suspended-spiral inductors for multi-GHz silicon RF ICs"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshimoto",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Yoshimoto83"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1983-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "479–485"
    ],
    "title": [
      "A divided word-line structure in the static RAM and its application to a 64K full CMOS RAM"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Young00"
    ],
    "container-title": [
      "Proc. Intl. Electron Devices Meeting"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "563–566"
    ],
    "title": [
      "A 0.13 μm CMOS technology with 193 nm lithography and Cu/Low-k for high performance applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Young10"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "235–248"
    ],
    "title": [
      "Optical I/O technology for tera-scale computing"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "C."
      },
      {
        "family": "Trick",
        "given": "T."
      }
    ],
    "citation-number": [
      "Yuan82"
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "1982-12"
    ],
    "pages": [
      "391–393"
    ],
    "title": [
      "A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-3"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "Yuan89"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "62–70"
    ],
    "title": [
      "High-speed CMOS circuit technique"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Zerbe",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Zerbe01"
    ],
    "container-title": [
      "Proc. Intl. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "66–67, 432"
    ],
    "title": [
      "A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "Zhai05a] B."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1239–1252"
    ],
    "title": [
      "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "Zhai05b] B."
      },
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. Intl. Symp"
    ],
    "date": [
      "2005-08"
    ],
    "pages": [
      "20–25"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Analysis and mitigation of variability in subthreshold design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "family": "Hanson",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "Zhai08"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2338–2348"
    ],
    "title": [
      "A variation-tolerant sub-200 mV 6-T subthreshold SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Zhang05"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "895–901"
    ],
    "title": [
      "SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Zhang06"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "146–151"
    ],
    "title": [
      "A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated columnbased dynamic power supply"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "P."
      },
      {
        "family": "McNeely",
        "given": "J."
      },
      {
        "family": "Golconda",
        "given": "P."
      },
      {
        "family": "Bayoumi",
        "given": "M."
      },
      {
        "family": "Barcenas",
        "given": "R."
      },
      {
        "family": "Kuang",
        "given": "Weidong"
      }
    ],
    "citation-number": [
      "Zhao07"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2007-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "338–345"
    ],
    "title": [
      "Low-power clock branch sharing double-edge triggered flip-flop"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "Zhao09"
    ],
    "container-title": [
      "IEEE Trans. VLSI"
    ],
    "date": [
      "2009-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1196–1202"
    ],
    "title": [
      "Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "X."
      },
      {
        "family": "Lim",
        "given": "K."
      },
      {
        "family": "Lim",
        "given": "D."
      }
    ],
    "citation-number": [
      "Zhou99"
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "807–809"
    ],
    "title": [
      "A simple and unambiguous definition of threshold voltage and its implications in deep-submicron MOS device modeling"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J."
      }
    ],
    "citation-number": [
      "Ziegler96"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "1996-01"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "816 References"
    ],
    "pages": [
      "19–39"
    ],
    "title": [
      "Terrestrial cosmic rays"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J."
      }
    ],
    "citation-number": [
      "Ziegler02"
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2002"
    ],
    "publisher": [
      "IIT Press"
    ],
    "title": [
      "Ion-Implantation—Science and Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zimmermann",
        "given": "R."
      }
    ],
    "citation-number": [
      "Zimmermann96"
    ],
    "container-title": [
      "Proc. Intl. Workshop on Logic and Architecture Synthesis"
    ],
    "date": [
      "1996-12"
    ],
    "pages": [
      "123–132"
    ],
    "title": [
      "Non-heuristic optimization and synthesis of parallel-prefix adders"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zimmermann",
        "given": "R."
      },
      {
        "family": "Fichtner",
        "given": "W."
      }
    ],
    "citation-number": [
      "Zimmermann97"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1997-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1079–1090"
    ],
    "title": [
      "Low-power logic styles: CMOS versus pass-transistor logic"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Zlatanovici",
        "given": "R."
      },
      {
        "family": "Kao",
        "given": "S."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "Zlatanovici09"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "569–583"
    ],
    "title": [
      "Energy-delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Zuras",
        "given": "D."
      },
      {
        "family": "McAllister",
        "given": "W."
      }
    ],
    "citation-number": [
      "Zuras86"
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1986-10"
    ],
    "issue": [
      "5"
    ],
    "location": [
      "Index"
    ],
    "pages": [
      "814–819"
    ],
    "title": [
      "Balanced delay trees and combinatorial division in VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  }
]
