

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7dd44faa3de33efe661d620a513eb22c  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_Ad0DQq"
Parsing file _cuobjdump_complete_output_Ad0DQq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qH9YuL"
Running: cat _ptx_qH9YuL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_V8Bn95
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_V8Bn95 --output-file  /dev/null 2> _ptx_qH9YuLinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qH9YuL _ptx2_V8Bn95 _ptx_qH9YuLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404370, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_RyrZ4q"
Running: cat _ptx_RyrZ4q | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7hlc2L
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7hlc2L --output-file  /dev/null 2> _ptx_RyrZ4qinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_RyrZ4q _ptx2_7hlc2L _ptx_RyrZ4qinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GVR5c7"
Running: cat _ptx_GVR5c7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fdU1ns
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fdU1ns --output-file  /dev/null 2> _ptx_GVR5c7info"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GVR5c7 _ptx2_fdU1ns _ptx_GVR5c7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b50, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405af0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jSOaPN"
Running: cat _ptx_jSOaPN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gWB2g9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gWB2g9 --output-file  /dev/null 2> _ptx_jSOaPNinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jSOaPN _ptx2_gWB2g9 _ptx_jSOaPNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406490, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_he5e1u"
Running: cat _ptx_he5e1u | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_U6bcMQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_U6bcMQ --output-file  /dev/null 2> _ptx_he5e1uinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_he5e1u _ptx2_U6bcMQ _ptx_he5e1uinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406410, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406380, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3072 (ipc= 6.1) sim_rate=3072 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 11:12:56 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 177920 (ipc=50.8) sim_rate=88960 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 11:12:57 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6608,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 646112 (ipc=86.1) sim_rate=215370 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 11:12:58 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8847
gpu_sim_insn = 692480
gpu_ipc =      78.2729
gpu_tot_sim_cycle = 8847
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      78.2729
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 509
gpu_total_sim_rate=230826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14704
	L1I_total_cache_misses = 296
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 296
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626	W0_Idle:9667	W0_Scoreboard:12211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 264 
max_icnt2mem_latency = 33 
max_icnt2sh_latency = 8846 
mrq_lat_table:900 	557 	128 	304 	172 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	766 	347 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32 	6 	23 	31 	1 	0 	0 	0 	228 	746 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0         0         0 
dram[1]:       232         0         0         0      3638      4672      3081      3276      2960      3016      2669      2641         0         0         0         0 
dram[2]:       516         0         0         0      3816      2987      3063      3463      3087      3035      2676      2650         0         0         0         0 
dram[3]:      1622         0         0         0      4066      3009      3087      3654      3200      3028      2666      2647         0         0         0         0 
dram[4]:      1121         0         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0         0         0 
dram[5]:         0         0         0         0      4360      3260      2979      3003      3441      3088      2634      2654         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         1         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/181 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         130       129       130       128       129       129       184       195    none      none      none      none  
dram[1]:          0    none      none      none         130       128       129       130       128       130       172       197    none      none      none      none  
dram[2]:          0    none      none      none         129       128       128       129       129       130       165       182    none      none      none      none  
dram[3]:          0    none      none      none         128       128       130       130       129       130       174       194    none      none      none      none  
dram[4]:          0    none      none      none         129       129       129       129       130       134       202       182    none      none      none      none  
dram[5]:     none      none      none      none         127       130       128       128       130       131       178       189    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       274       271       311       282       277       278       378       392         0         0         0         0
dram[1]:          0         0         0         0       274       272       291       291       273       274       382       407         0         0         0         0
dram[2]:          0         0         0         0       268       274       286       291       291       290       326       364         0         0         0         0
dram[3]:          0         0         0         0       265       276       292       296       282       289       396       377         0         0         0         0
dram[4]:          0         0         0         0       276       278       276       276       294       332       427       324         0         0         0         0
dram[5]:          0         0         0         0       272       288       283       288       296       299       301       371         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10970 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1196
n_activity=4233 dram_eff=0.3298
bk0: 2a 11660i bk1: 0a 11676i bk2: 0a 11678i bk3: 0a 11680i bk4: 20a 11402i bk5: 20a 11416i bk6: 64a 10865i bk7: 64a 10825i bk8: 64a 10869i bk9: 64a 10911i bk10: 36a 11369i bk11: 32a 11304i bk12: 0a 11673i bk13: 0a 11674i bk14: 0a 11675i bk15: 0a 11675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.176586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10974 n_act=9 n_pre=0 n_req=347 n_rd=362 n_write=332 bw_util=0.1189
n_activity=4363 dram_eff=0.3181
bk0: 2a 11662i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11681i bk4: 20a 11438i bk5: 20a 11408i bk6: 64a 10925i bk7: 64a 10829i bk8: 64a 10879i bk9: 64a 10865i bk10: 32a 11383i bk11: 32a 11325i bk12: 0a 11670i bk13: 0a 11673i bk14: 0a 11674i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4362 dram_eff=0.3228
bk0: 4a 11657i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11421i bk5: 24a 11398i bk6: 64a 10899i bk7: 64a 10862i bk8: 64a 10889i bk9: 64a 10891i bk10: 32a 11395i bk11: 32a 11363i bk12: 0a 11674i bk13: 0a 11674i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4382 dram_eff=0.3213
bk0: 4a 11656i bk1: 0a 11676i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11468i bk5: 24a 11372i bk6: 64a 10868i bk7: 64a 10813i bk8: 64a 10882i bk9: 64a 10864i bk10: 32a 11390i bk11: 32a 11426i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11675i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.193372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10968 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1199
n_activity=4432 dram_eff=0.3159
bk0: 4a 11656i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11679i bk4: 20a 11437i bk5: 24a 11367i bk6: 64a 10916i bk7: 64a 10892i bk8: 64a 10860i bk9: 64a 10786i bk10: 32a 11411i bk11: 32a 11362i bk12: 0a 11675i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.236362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7f9d90b26050 :  mf: uid= 19372, sid02:w15, part=5, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (8844), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10973 n_act=8 n_pre=0 n_req=348 n_rd=364 n_write=332 bw_util=0.1192
n_activity=4319 dram_eff=0.3223
bk0: 0a 11677i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11679i bk4: 20a 11478i bk5: 24a 11338i bk6: 64a 10875i bk7: 64a 10864i bk8: 64a 10871i bk9: 64a 10876i bk10: 32a 11376i bk11: 32a 11430i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.177272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.61
	minimum = 6
	maximum = 127
Network latency average = 9.80925
	minimum = 6
	maximum = 92
Slowest packet = 118
Flit latency average = 8.3799
	minimum = 6
	maximum = 88
Slowest flit = 417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Accepted packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Injected flit rate average = 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.231039 (at node 1)
Accepted flit rate average= 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.0698542 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.61 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Network latency average = 9.80925 (1 samples)
	minimum = 6 (1 samples)
	maximum = 92 (1 samples)
Flit latency average = 8.3799 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Accepted packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Injected flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.231039 (1 samples)
Accepted flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0698542 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 230826 (inst/sec)
gpgpu_simulation_rate = 2949 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (13,16,1) blockDim = (4,4,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8847)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8847)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8847)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8847)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8847)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 10847  inst.: 784088 (ipc=45.8) sim_rate=196022 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 11:12:59 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,8,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 12347  inst.: 873792 (ipc=51.8) sim_rate=174758 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 11:13:00 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 13847  inst.: 955840 (ipc=52.7) sim_rate=159306 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 11:13:01 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(11,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 15847  inst.: 1068784 (ipc=53.8) sim_rate=152683 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 11:13:02 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 17847  inst.: 1174992 (ipc=53.6) sim_rate=146874 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 11:13:03 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 19847  inst.: 1276224 (ipc=53.1) sim_rate=141802 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 11:13:04 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 21347  inst.: 1363680 (ipc=53.7) sim_rate=136368 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 11:13:05 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 23347  inst.: 1471832 (ipc=53.7) sim_rate=133802 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 11:13:06 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 25347  inst.: 1582832 (ipc=54.0) sim_rate=131902 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 11:13:07 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 27347  inst.: 1684024 (ipc=53.6) sim_rate=129540 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 11:13:08 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 28847  inst.: 1765320 (ipc=53.6) sim_rate=126094 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 11:13:09 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 30847  inst.: 1881560 (ipc=54.0) sim_rate=125437 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 11:13:10 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 32347  inst.: 1959888 (ipc=53.9) sim_rate=122493 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 11:13:11 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(10,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 34347  inst.: 2076472 (ipc=54.3) sim_rate=122145 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 11:13:12 2018
GPGPU-Sim uArch: cycles simulated: 34847  inst.: 2103160 (ipc=54.3) sim_rate=116842 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 11:13:13 2018
GPGPU-Sim uArch: cycles simulated: 35847  inst.: 2151264 (ipc=54.0) sim_rate=113224 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 11:13:14 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 36847  inst.: 2208360 (ipc=54.1) sim_rate=110418 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 11:13:15 2018
GPGPU-Sim uArch: cycles simulated: 37347  inst.: 2232992 (ipc=54.1) sim_rate=106332 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 11:13:16 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 38347  inst.: 2292072 (ipc=54.2) sim_rate=104185 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 11:13:17 2018
GPGPU-Sim uArch: cycles simulated: 39347  inst.: 2343056 (ipc=54.1) sim_rate=101872 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 11:13:18 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 40347  inst.: 2395520 (ipc=54.1) sim_rate=99813 (inst/sec) elapsed = 0:0:00:24 / Wed Jul 25 11:13:19 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 41847  inst.: 2472832 (ipc=54.0) sim_rate=98913 (inst/sec) elapsed = 0:0:00:25 / Wed Jul 25 11:13:20 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 43847  inst.: 2590096 (ipc=54.2) sim_rate=99619 (inst/sec) elapsed = 0:0:00:26 / Wed Jul 25 11:13:21 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,8,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 45847  inst.: 2692720 (ipc=54.1) sim_rate=99730 (inst/sec) elapsed = 0:0:00:27 / Wed Jul 25 11:13:22 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 47847  inst.: 2805064 (ipc=54.2) sim_rate=100180 (inst/sec) elapsed = 0:0:00:28 / Wed Jul 25 11:13:23 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 49347  inst.: 2882856 (ipc=54.1) sim_rate=99408 (inst/sec) elapsed = 0:0:00:29 / Wed Jul 25 11:13:24 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 51347  inst.: 2993600 (ipc=54.1) sim_rate=99786 (inst/sec) elapsed = 0:0:00:30 / Wed Jul 25 11:13:25 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 53347  inst.: 3104968 (ipc=54.2) sim_rate=100160 (inst/sec) elapsed = 0:0:00:31 / Wed Jul 25 11:13:26 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 55347  inst.: 3205928 (ipc=54.1) sim_rate=100185 (inst/sec) elapsed = 0:0:00:32 / Wed Jul 25 11:13:27 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 56847  inst.: 3293168 (ipc=54.2) sim_rate=99792 (inst/sec) elapsed = 0:0:00:33 / Wed Jul 25 11:13:28 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 58847  inst.: 3400440 (ipc=54.2) sim_rate=100012 (inst/sec) elapsed = 0:0:00:34 / Wed Jul 25 11:13:29 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(12,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 60347  inst.: 3474800 (ipc=54.0) sim_rate=99280 (inst/sec) elapsed = 0:0:00:35 / Wed Jul 25 11:13:30 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 62347  inst.: 3588808 (ipc=54.1) sim_rate=99689 (inst/sec) elapsed = 0:0:00:36 / Wed Jul 25 11:13:31 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 64347  inst.: 3692104 (ipc=54.0) sim_rate=99786 (inst/sec) elapsed = 0:0:00:37 / Wed Jul 25 11:13:32 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 65847  inst.: 3767968 (ipc=54.0) sim_rate=99157 (inst/sec) elapsed = 0:0:00:38 / Wed Jul 25 11:13:33 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 67847  inst.: 3886424 (ipc=54.1) sim_rate=99651 (inst/sec) elapsed = 0:0:00:39 / Wed Jul 25 11:13:34 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(9,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 69847  inst.: 3992464 (ipc=54.1) sim_rate=99811 (inst/sec) elapsed = 0:0:00:40 / Wed Jul 25 11:13:35 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 71347  inst.: 4083376 (ipc=54.3) sim_rate=99594 (inst/sec) elapsed = 0:0:00:41 / Wed Jul 25 11:13:36 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(10,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 73347  inst.: 4187480 (ipc=54.2) sim_rate=99701 (inst/sec) elapsed = 0:0:00:42 / Wed Jul 25 11:13:37 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 75347  inst.: 4296928 (ipc=54.2) sim_rate=99928 (inst/sec) elapsed = 0:0:00:43 / Wed Jul 25 11:13:38 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 77347  inst.: 4406992 (ipc=54.2) sim_rate=100158 (inst/sec) elapsed = 0:0:00:44 / Wed Jul 25 11:13:39 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 78847  inst.: 4486776 (ipc=54.2) sim_rate=99706 (inst/sec) elapsed = 0:0:00:45 / Wed Jul 25 11:13:40 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 80847  inst.: 4596328 (ipc=54.2) sim_rate=99920 (inst/sec) elapsed = 0:0:00:46 / Wed Jul 25 11:13:41 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 82347  inst.: 4679840 (ipc=54.2) sim_rate=99571 (inst/sec) elapsed = 0:0:00:47 / Wed Jul 25 11:13:42 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 84347  inst.: 4785680 (ipc=54.2) sim_rate=99701 (inst/sec) elapsed = 0:0:00:48 / Wed Jul 25 11:13:43 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 86347  inst.: 4896208 (ipc=54.2) sim_rate=99922 (inst/sec) elapsed = 0:0:00:49 / Wed Jul 25 11:13:44 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 88347  inst.: 5003416 (ipc=54.2) sim_rate=100068 (inst/sec) elapsed = 0:0:00:50 / Wed Jul 25 11:13:45 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 89847  inst.: 5087984 (ipc=54.3) sim_rate=99764 (inst/sec) elapsed = 0:0:00:51 / Wed Jul 25 11:13:46 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 91847  inst.: 5195712 (ipc=54.3) sim_rate=99917 (inst/sec) elapsed = 0:0:00:52 / Wed Jul 25 11:13:47 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(11,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 93347  inst.: 5278224 (ipc=54.3) sim_rate=99589 (inst/sec) elapsed = 0:0:00:53 / Wed Jul 25 11:13:48 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 95347  inst.: 5397696 (ipc=54.4) sim_rate=99957 (inst/sec) elapsed = 0:0:00:54 / Wed Jul 25 11:13:49 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(12,8,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 97347  inst.: 5500512 (ipc=54.3) sim_rate=100009 (inst/sec) elapsed = 0:0:00:55 / Wed Jul 25 11:13:50 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 98847  inst.: 5582584 (ipc=54.3) sim_rate=99689 (inst/sec) elapsed = 0:0:00:56 / Wed Jul 25 11:13:51 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 100847  inst.: 5695480 (ipc=54.4) sim_rate=99920 (inst/sec) elapsed = 0:0:00:57 / Wed Jul 25 11:13:52 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 102847  inst.: 5791568 (ipc=54.2) sim_rate=99854 (inst/sec) elapsed = 0:0:00:58 / Wed Jul 25 11:13:53 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 104347  inst.: 5878176 (ipc=54.3) sim_rate=99630 (inst/sec) elapsed = 0:0:00:59 / Wed Jul 25 11:13:54 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,9,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 106347  inst.: 5989656 (ipc=54.3) sim_rate=99827 (inst/sec) elapsed = 0:0:01:00 / Wed Jul 25 11:13:55 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 108347  inst.: 6106576 (ipc=54.4) sim_rate=100107 (inst/sec) elapsed = 0:0:01:01 / Wed Jul 25 11:13:56 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 109847  inst.: 6190976 (ipc=54.4) sim_rate=99854 (inst/sec) elapsed = 0:0:01:02 / Wed Jul 25 11:13:57 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 111847  inst.: 6299408 (ipc=54.4) sim_rate=99990 (inst/sec) elapsed = 0:0:01:03 / Wed Jul 25 11:13:58 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 113847  inst.: 6406904 (ipc=54.4) sim_rate=100107 (inst/sec) elapsed = 0:0:01:04 / Wed Jul 25 11:13:59 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 115847  inst.: 6511224 (ipc=54.4) sim_rate=100172 (inst/sec) elapsed = 0:0:01:05 / Wed Jul 25 11:14:00 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 117347  inst.: 6598040 (ipc=54.4) sim_rate=99970 (inst/sec) elapsed = 0:0:01:06 / Wed Jul 25 11:14:01 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 119347  inst.: 6712616 (ipc=54.5) sim_rate=100188 (inst/sec) elapsed = 0:0:01:07 / Wed Jul 25 11:14:02 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 121347  inst.: 6821064 (ipc=54.5) sim_rate=100309 (inst/sec) elapsed = 0:0:01:08 / Wed Jul 25 11:14:03 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 122847  inst.: 6907200 (ipc=54.5) sim_rate=100104 (inst/sec) elapsed = 0:0:01:09 / Wed Jul 25 11:14:04 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 124847  inst.: 7019888 (ipc=54.5) sim_rate=100284 (inst/sec) elapsed = 0:0:01:10 / Wed Jul 25 11:14:05 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(11,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 126847  inst.: 7129600 (ipc=54.6) sim_rate=100416 (inst/sec) elapsed = 0:0:01:11 / Wed Jul 25 11:14:06 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 128347  inst.: 7211168 (ipc=54.5) sim_rate=100155 (inst/sec) elapsed = 0:0:01:12 / Wed Jul 25 11:14:07 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 130347  inst.: 7319424 (ipc=54.5) sim_rate=100266 (inst/sec) elapsed = 0:0:01:13 / Wed Jul 25 11:14:08 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 132347  inst.: 7430048 (ipc=54.6) sim_rate=100406 (inst/sec) elapsed = 0:0:01:14 / Wed Jul 25 11:14:09 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 133847  inst.: 7510464 (ipc=54.5) sim_rate=100139 (inst/sec) elapsed = 0:0:01:15 / Wed Jul 25 11:14:10 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(11,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 135847  inst.: 7617840 (ipc=54.5) sim_rate=100234 (inst/sec) elapsed = 0:0:01:16 / Wed Jul 25 11:14:11 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,8,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 137847  inst.: 7731112 (ipc=54.6) sim_rate=100404 (inst/sec) elapsed = 0:0:01:17 / Wed Jul 25 11:14:12 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 139347  inst.: 7817040 (ipc=54.6) sim_rate=100218 (inst/sec) elapsed = 0:0:01:18 / Wed Jul 25 11:14:13 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 141347  inst.: 7931184 (ipc=54.6) sim_rate=100394 (inst/sec) elapsed = 0:0:01:19 / Wed Jul 25 11:14:14 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 143347  inst.: 8041824 (ipc=54.6) sim_rate=100522 (inst/sec) elapsed = 0:0:01:20 / Wed Jul 25 11:14:15 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 144847  inst.: 8122960 (ipc=54.6) sim_rate=100283 (inst/sec) elapsed = 0:0:01:21 / Wed Jul 25 11:14:16 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 146847  inst.: 8235512 (ipc=54.7) sim_rate=100433 (inst/sec) elapsed = 0:0:01:22 / Wed Jul 25 11:14:17 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(11,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 148347  inst.: 8319056 (ipc=54.7) sim_rate=100229 (inst/sec) elapsed = 0:0:01:23 / Wed Jul 25 11:14:18 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(12,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 150347  inst.: 8431640 (ipc=54.7) sim_rate=100376 (inst/sec) elapsed = 0:0:01:24 / Wed Jul 25 11:14:19 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(8,8,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 152347  inst.: 8541864 (ipc=54.7) sim_rate=100492 (inst/sec) elapsed = 0:0:01:25 / Wed Jul 25 11:14:20 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(11,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 153847  inst.: 8625624 (ipc=54.7) sim_rate=100297 (inst/sec) elapsed = 0:0:01:26 / Wed Jul 25 11:14:21 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(10,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 155847  inst.: 8742056 (ipc=54.8) sim_rate=100483 (inst/sec) elapsed = 0:0:01:27 / Wed Jul 25 11:14:22 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 157847  inst.: 8850304 (ipc=54.8) sim_rate=100571 (inst/sec) elapsed = 0:0:01:28 / Wed Jul 25 11:14:23 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 159347  inst.: 8936696 (ipc=54.8) sim_rate=100412 (inst/sec) elapsed = 0:0:01:29 / Wed Jul 25 11:14:24 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(6,8,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 161347  inst.: 9039992 (ipc=54.7) sim_rate=100444 (inst/sec) elapsed = 0:0:01:30 / Wed Jul 25 11:14:25 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (153245,8847), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(153246,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (153287,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(153288,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (153291,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(153292,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153299,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(153300,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (153313,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(153314,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (153329,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(153330,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153358,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (153358,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153359,8847)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(153359,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (153360,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(153361,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (153362,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(153363,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (153368,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(153369,8847)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (153372,8847), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(153373,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (153390,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(153391,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (153396,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(153397,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (153408,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(153409,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (153409,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(153410,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (153416,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(153417,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (153419,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(153420,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (153422,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(153423,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (153423,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(153424,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (153428,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(153429,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (153431,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(153432,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (153435,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(153436,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (153436,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(153437,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (153444,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(153445,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (153451,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(153452,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (153452,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(153453,8847)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (153459,8847), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(153460,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153470,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(153471,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (153471,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(153472,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (153473,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(153474,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (153475,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(153476,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (153479,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(153480,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (153483,8847), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(153484,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (153486,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(153487,8847)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (153491,8847), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(153492,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (153493,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (153493,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(153494,8847)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(153494,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (153495,8847), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(153496,8847)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (153497,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (153497,8847), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(153498,8847)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(153498,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (153505,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(153506,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (153509,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(153510,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (153511,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(153512,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (153513,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (153513,8847), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(153514,8847)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(153514,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (153516,8847), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(153517,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (153519,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(153520,8847)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (153521,8847), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(153522,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (153522,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(153523,8847)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (153531,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (153531,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (153531,8847), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(153532,8847)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(153532,8847)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(153532,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (153537,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (153537,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(153538,8847)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(153538,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (153539,8847), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(153540,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (153541,8847), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(153542,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (153543,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(153544,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (153544,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (153544,8847), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(153545,8847)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(153545,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153546,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153547,8847)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (153551,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (153551,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (153551,8847), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(153552,8847)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(153552,8847)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(153552,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (153553,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(153554,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (153555,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(153556,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (153556,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(153557,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (153558,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(153559,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (153563,8847), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(153564,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (153565,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(153566,8847)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (153568,8847), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(153569,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (153572,8847), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(153573,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (153574,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(153575,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (153575,8847), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(153576,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (153576,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(153577,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (153582,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (153582,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(153583,8847)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(153583,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (153584,8847), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(153585,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (153585,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(153586,8847)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (153591,8847), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(153592,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (153597,8847), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(153598,8847)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (153602,8847), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(153603,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (153603,8847), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(153604,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (153606,8847), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(153607,8847)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153609,8847), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(153610,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (153612,8847), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(153613,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (153626,8847), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(153627,8847)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (153633,8847), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(153634,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (153635,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (153648,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (153654,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (153655,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (153655,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (153656,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (153657,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (153658,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (153660,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (153662,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (153668,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153668,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (153677,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (153679,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153680,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (153683,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (153686,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (153688,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (153696,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (153709,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153721,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (153723,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153724,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (153727,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (153736,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (153745,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (153753,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (153757,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (153768,8847), 2 CTAs running
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(11,14,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (153777,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153780,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (153902,8847), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 162847  inst.: 9154808 (ipc=55.0) sim_rate=100602 (inst/sec) elapsed = 0:0:01:31 / Wed Jul 25 11:14:26 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(10,14,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 164847  inst.: 9263112 (ipc=54.9) sim_rate=100686 (inst/sec) elapsed = 0:0:01:32 / Wed Jul 25 11:14:27 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(10,13,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 166847  inst.: 9378984 (ipc=55.0) sim_rate=100849 (inst/sec) elapsed = 0:0:01:33 / Wed Jul 25 11:14:28 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(10,11,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 168847  inst.: 9491528 (ipc=55.0) sim_rate=100973 (inst/sec) elapsed = 0:0:01:34 / Wed Jul 25 11:14:29 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,13,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 170347  inst.: 9579856 (ipc=55.0) sim_rate=100840 (inst/sec) elapsed = 0:0:01:35 / Wed Jul 25 11:14:30 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(10,15,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 172347  inst.: 9694520 (ipc=55.1) sim_rate=100984 (inst/sec) elapsed = 0:0:01:36 / Wed Jul 25 11:14:31 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(9,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 174347  inst.: 9807656 (ipc=55.1) sim_rate=101109 (inst/sec) elapsed = 0:0:01:37 / Wed Jul 25 11:14:32 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,11,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 175847  inst.: 9893584 (ipc=55.1) sim_rate=100954 (inst/sec) elapsed = 0:0:01:38 / Wed Jul 25 11:14:33 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(9,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 177847  inst.: 10010144 (ipc=55.1) sim_rate=101112 (inst/sec) elapsed = 0:0:01:39 / Wed Jul 25 11:14:34 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(8,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 179847  inst.: 10124208 (ipc=55.2) sim_rate=101242 (inst/sec) elapsed = 0:0:01:40 / Wed Jul 25 11:14:35 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,14,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 181347  inst.: 10211688 (ipc=55.2) sim_rate=101105 (inst/sec) elapsed = 0:0:01:41 / Wed Jul 25 11:14:36 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,12,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 183347  inst.: 10325344 (ipc=55.2) sim_rate=101228 (inst/sec) elapsed = 0:0:01:42 / Wed Jul 25 11:14:37 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(10,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 185347  inst.: 10441152 (ipc=55.2) sim_rate=101370 (inst/sec) elapsed = 0:0:01:43 / Wed Jul 25 11:14:38 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(9,12,0) tid=(3,1,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,11,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 187347  inst.: 10553832 (ipc=55.2) sim_rate=101479 (inst/sec) elapsed = 0:0:01:44 / Wed Jul 25 11:14:39 2018
GPGPU-Sim uArch: cycles simulated: 188847  inst.: 10641760 (ipc=55.3) sim_rate=101350 (inst/sec) elapsed = 0:0:01:45 / Wed Jul 25 11:14:40 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(2,11,0) tid=(3,1,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,11,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 190847  inst.: 10756312 (ipc=55.3) sim_rate=101474 (inst/sec) elapsed = 0:0:01:46 / Wed Jul 25 11:14:41 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(8,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 192847  inst.: 10870632 (ipc=55.3) sim_rate=101594 (inst/sec) elapsed = 0:0:01:47 / Wed Jul 25 11:14:42 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(8,11,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 194347  inst.: 10956160 (ipc=55.3) sim_rate=101445 (inst/sec) elapsed = 0:0:01:48 / Wed Jul 25 11:14:43 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(8,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 196347  inst.: 11071896 (ipc=55.4) sim_rate=101577 (inst/sec) elapsed = 0:0:01:49 / Wed Jul 25 11:14:44 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 198347  inst.: 11184792 (ipc=55.4) sim_rate=101679 (inst/sec) elapsed = 0:0:01:50 / Wed Jul 25 11:14:45 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(10,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 199847  inst.: 11270472 (ipc=55.4) sim_rate=101535 (inst/sec) elapsed = 0:0:01:51 / Wed Jul 25 11:14:46 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,11,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 201847  inst.: 11384328 (ipc=55.4) sim_rate=101645 (inst/sec) elapsed = 0:0:01:52 / Wed Jul 25 11:14:47 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(11,15,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 203847  inst.: 11497400 (ipc=55.4) sim_rate=101746 (inst/sec) elapsed = 0:0:01:53 / Wed Jul 25 11:14:48 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,11,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 205347  inst.: 11581944 (ipc=55.4) sim_rate=101596 (inst/sec) elapsed = 0:0:01:54 / Wed Jul 25 11:14:49 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 207347  inst.: 11694984 (ipc=55.4) sim_rate=101695 (inst/sec) elapsed = 0:0:01:55 / Wed Jul 25 11:14:50 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(7,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 209347  inst.: 11812184 (ipc=55.5) sim_rate=101829 (inst/sec) elapsed = 0:0:01:56 / Wed Jul 25 11:14:51 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 210847  inst.: 11896744 (ipc=55.5) sim_rate=101681 (inst/sec) elapsed = 0:0:01:57 / Wed Jul 25 11:14:52 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(10,9,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 212847  inst.: 12010200 (ipc=55.5) sim_rate=101781 (inst/sec) elapsed = 0:0:01:58 / Wed Jul 25 11:14:53 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 214347  inst.: 12095984 (ipc=55.5) sim_rate=101646 (inst/sec) elapsed = 0:0:01:59 / Wed Jul 25 11:14:54 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(7,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 216347  inst.: 12211048 (ipc=55.5) sim_rate=101758 (inst/sec) elapsed = 0:0:02:00 / Wed Jul 25 11:14:55 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(10,13,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 218347  inst.: 12323976 (ipc=55.5) sim_rate=101851 (inst/sec) elapsed = 0:0:02:01 / Wed Jul 25 11:14:56 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 219847  inst.: 12410448 (ipc=55.5) sim_rate=101724 (inst/sec) elapsed = 0:0:02:02 / Wed Jul 25 11:14:57 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,15,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 221847  inst.: 12522784 (ipc=55.5) sim_rate=101811 (inst/sec) elapsed = 0:0:02:03 / Wed Jul 25 11:14:58 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,12,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 223847  inst.: 12641032 (ipc=55.6) sim_rate=101943 (inst/sec) elapsed = 0:0:02:04 / Wed Jul 25 11:14:59 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 225347  inst.: 12727176 (ipc=55.6) sim_rate=101817 (inst/sec) elapsed = 0:0:02:05 / Wed Jul 25 11:15:00 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,13,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 227347  inst.: 12838192 (ipc=55.6) sim_rate=101890 (inst/sec) elapsed = 0:0:02:06 / Wed Jul 25 11:15:01 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(9,14,0) tid=(3,1,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 229347  inst.: 12955008 (ipc=55.6) sim_rate=102007 (inst/sec) elapsed = 0:0:02:07 / Wed Jul 25 11:15:02 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 231347  inst.: 13070416 (ipc=55.6) sim_rate=102112 (inst/sec) elapsed = 0:0:02:08 / Wed Jul 25 11:15:03 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,12,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 232847  inst.: 13157256 (ipc=55.6) sim_rate=101994 (inst/sec) elapsed = 0:0:02:09 / Wed Jul 25 11:15:04 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(10,12,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 234847  inst.: 13272560 (ipc=55.7) sim_rate=102096 (inst/sec) elapsed = 0:0:02:10 / Wed Jul 25 11:15:05 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(10,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 236847  inst.: 13387504 (ipc=55.7) sim_rate=102194 (inst/sec) elapsed = 0:0:02:11 / Wed Jul 25 11:15:06 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,15,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 238347  inst.: 13473928 (ipc=55.7) sim_rate=102075 (inst/sec) elapsed = 0:0:02:12 / Wed Jul 25 11:15:07 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,11,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 240347  inst.: 13586880 (ipc=55.7) sim_rate=102156 (inst/sec) elapsed = 0:0:02:13 / Wed Jul 25 11:15:08 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 242347  inst.: 13702616 (ipc=55.7) sim_rate=102258 (inst/sec) elapsed = 0:0:02:14 / Wed Jul 25 11:15:09 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,13,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 244347  inst.: 13816096 (ipc=55.7) sim_rate=102341 (inst/sec) elapsed = 0:0:02:15 / Wed Jul 25 11:15:10 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,11,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 245847  inst.: 13902320 (ipc=55.7) sim_rate=102222 (inst/sec) elapsed = 0:0:02:16 / Wed Jul 25 11:15:11 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(8,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 247847  inst.: 14017800 (ipc=55.8) sim_rate=102319 (inst/sec) elapsed = 0:0:02:17 / Wed Jul 25 11:15:12 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(11,14,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 249847  inst.: 14134544 (ipc=55.8) sim_rate=102424 (inst/sec) elapsed = 0:0:02:18 / Wed Jul 25 11:15:13 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,15,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 251347  inst.: 14218456 (ipc=55.8) sim_rate=102291 (inst/sec) elapsed = 0:0:02:19 / Wed Jul 25 11:15:14 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,13,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (244480,8847), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 253347  inst.: 14332192 (ipc=55.8) sim_rate=102372 (inst/sec) elapsed = 0:0:02:20 / Wed Jul 25 11:15:15 2018
GPGPU-Sim uArch: Shader 10 finished CTA #6 (244533,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (244552,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (244665,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (244677,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,9,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 255347  inst.: 14439368 (ipc=55.8) sim_rate=102406 (inst/sec) elapsed = 0:0:02:21 / Wed Jul 25 11:15:16 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(9,14,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (247224,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (247254,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (247275,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (247288,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (247305,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (247409,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 257347  inst.: 14541352 (ipc=55.7) sim_rate=102403 (inst/sec) elapsed = 0:0:02:22 / Wed Jul 25 11:15:17 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,9,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (248703,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #6 (249891,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (250014,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (250038,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (250057,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (250079,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250085,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (250095,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(11,14,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 259847  inst.: 14663912 (ipc=55.7) sim_rate=102544 (inst/sec) elapsed = 0:0:02:23 / Wed Jul 25 11:15:18 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (252044,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (252060,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (252171,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (252208,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (252220,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (252266,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 262347  inst.: 14772224 (ipc=55.5) sim_rate=102584 (inst/sec) elapsed = 0:0:02:24 / Wed Jul 25 11:15:19 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (254281,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (254301,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (254333,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (254357,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (254375,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (254540,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,10,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (256126,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (256154,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (256166,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (256181,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (256194,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (256211,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 265347  inst.: 14884960 (ipc=55.3) sim_rate=102654 (inst/sec) elapsed = 0:0:02:25 / Wed Jul 25 11:15:20 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (257638,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (257647,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (257666,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (257681,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (257712,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (257891,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (257904,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,9,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 268847  inst.: 14990128 (ipc=55.0) sim_rate=102672 (inst/sec) elapsed = 0:0:02:26 / Wed Jul 25 11:15:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (260280,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (260325,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (260340,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (260355,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (260380,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (260429,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(9,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (263208,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (263223,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (263339,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (263352,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (263412,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (263427,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (263442,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (264729,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (264744,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (264758,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (264773,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (264786,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (264804,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (264817,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 273847  inst.: 15102920 (ipc=54.4) sim_rate=102740 (inst/sec) elapsed = 0:0:02:27 / Wed Jul 25 11:15:22 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (267260,8847), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (267273,8847), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (267286,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (267301,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (267314,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (267329,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (267404,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (267416,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(9,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (271963,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (272179,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (272191,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (272206,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 281847  inst.: 15187568 (ipc=53.1) sim_rate=102618 (inst/sec) elapsed = 0:0:02:28 / Wed Jul 25 11:15:23 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (279069,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279082,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (279098,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (279113,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (279128,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (279141,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (279897,8847), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (279912,8847), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (279927,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (279942,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (280071,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (280086,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 280087
gpu_sim_insn = 14543488
gpu_ipc =      51.9249
gpu_tot_sim_cycle = 288934
gpu_tot_sim_insn = 15235968
gpu_tot_ipc =      52.7317
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 80161
gpu_stall_icnt2sh    = 89787
gpu_total_sim_rate=102945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 539924
	L1I_total_cache_misses = 732
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 69002, Miss = 33628, Miss_rate = 0.487, Pending_hits = 6002, Reservation_fails = 34642
	L1D_cache_core[1]: Access = 66270, Miss = 32493, Miss_rate = 0.490, Pending_hits = 5442, Reservation_fails = 39047
	L1D_cache_core[2]: Access = 76779, Miss = 37958, Miss_rate = 0.494, Pending_hits = 6220, Reservation_fails = 53273
	L1D_cache_core[3]: Access = 71188, Miss = 35211, Miss_rate = 0.495, Pending_hits = 5661, Reservation_fails = 47550
	L1D_cache_core[4]: Access = 68500, Miss = 33110, Miss_rate = 0.483, Pending_hits = 5671, Reservation_fails = 40231
	L1D_cache_core[5]: Access = 55363, Miss = 27395, Miss_rate = 0.495, Pending_hits = 4387, Reservation_fails = 29947
	L1D_cache_core[6]: Access = 65468, Miss = 32724, Miss_rate = 0.500, Pending_hits = 5016, Reservation_fails = 49953
	L1D_cache_core[7]: Access = 66000, Miss = 33246, Miss_rate = 0.504, Pending_hits = 5144, Reservation_fails = 45980
	L1D_cache_core[8]: Access = 63932, Miss = 31162, Miss_rate = 0.487, Pending_hits = 5266, Reservation_fails = 30213
	L1D_cache_core[9]: Access = 65999, Miss = 33156, Miss_rate = 0.502, Pending_hits = 5282, Reservation_fails = 41844
	L1D_cache_core[10]: Access = 60901, Miss = 30492, Miss_rate = 0.501, Pending_hits = 4762, Reservation_fails = 34264
	L1D_cache_core[11]: Access = 64495, Miss = 31768, Miss_rate = 0.493, Pending_hits = 5195, Reservation_fails = 39290
	L1D_cache_core[12]: Access = 68500, Miss = 33243, Miss_rate = 0.485, Pending_hits = 5904, Reservation_fails = 38757
	L1D_cache_core[13]: Access = 64999, Miss = 32149, Miss_rate = 0.495, Pending_hits = 5320, Reservation_fails = 48351
	L1D_cache_core[14]: Access = 42760, Miss = 22168, Miss_rate = 0.518, Pending_hits = 2898, Reservation_fails = 39237
	L1D_total_cache_accesses = 970156
	L1D_total_cache_misses = 479903
	L1D_total_cache_miss_rate = 0.4947
	L1D_total_cache_pending_hits = 78170
	L1D_total_cache_reservation_fails = 612579
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1656
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.1449
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 175705
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 440226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436874
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539192
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 732
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9094, 9094, 9094, 9094, 9094, 9094, 9094, 4547, 
gpgpu_n_tot_thrd_icount = 31096832
gpgpu_n_tot_w_icount = 971776
gpgpu_n_stall_shd_mem = 1268527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39677
gpgpu_n_mem_write_global = 441000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1268527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1232451	W0_Idle:143058	W0_Scoreboard:5499933	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72416	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:873360	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 317416 {8:39677,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21576000 {40:368000,72:48000,136:25000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5396072 {136:39677,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3528000 {8:441000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 808 
averagemflatency = 195 
max_icnt2mem_latency = 649 
max_icnt2sh_latency = 288933 
mrq_lat_table:2760 	569 	131 	313 	174 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438435 	42048 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36009 	82276 	183928 	164088 	13945 	525 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17342 	19921 	2388 	40 	1 	0 	0 	0 	228 	746 	9553 	27162 	54288 	110490 	223859 	14674 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	558 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[1]:         1         2         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[2]:         2         1         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[3]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[4]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1293      1056      7691      1641      3450      4507     23539     25957     98539    100287      2651      2638         0         0      1243      1251 
dram[1]:      1153       709      1718      1684      3638      4672     23910     26092     98950    101324      2669      2641         0         0      1253      1271 
dram[2]:       810      1257      1651      2097      3816      2987     24321     26268     99214    101755      2676      2650         0         0      1249      1269 
dram[3]:      1622      1397      1750      1734      4066      3009     24698     26461     99499    102146      2666      2647         0         0      1247      1265 
dram[4]:      1121      1379      1663      1829      4219      2979     25272     26703     99786    102500      2635      2653         0         0      1259      1247 
dram[5]:      1396      1281      1582      1666      4360      3260     25609     27959    100091    102884      2634      2654         0         0      1254      1244 
average row accesses per activate:
dram[0]: 33.000000 16.500000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[1]: 16.500000 17.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[2]: 17.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[3]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[4]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
average row locality = 3984/127 = 31.370079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        33        32        32        42        42        64        64        56        54        18        16         0         0         6         6 
dram[1]:        33        34        32        32        42        42        64        64        56        54        16        16         0         0         6         6 
dram[2]:        34        33        32        32        42        44        64        64        56        54        16        16         0         0         6         6 
dram[3]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0         6         6 
dram[4]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
dram[5]:        32        32        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
total reads: 2984
min_bank_accesses = 0!
chip skew: 499/496 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      52345     51238      3479      3464      2390      2430      2583      2465      2084      1899       184       195    none      none      912805    835746
dram[1]:      50758     48714      3057      4201      2522      2310      2524      2462      2064      1910       172       197    none      none      916045    831538
dram[2]:      49257     53078      3405      3217      2356      2590      2483      2478      2015      1941       165       182    none      none      896974    846731
dram[3]:      50856     53646      4290      2915      2349      2486      2553      2534      1920      1933       174       194    none      none      885354    828350
dram[4]:      49921     52547      3146      3457      2473      2464      2470      2634      1955      1956       202       182    none      none      853825    844226
dram[5]:      52234     54714      3030      4203      2385      2426      2403      2515      1883      1957       178       189    none      none      843894    863129
maximum mf latency per bank:
dram[0]:        588       548       423       431       400       549       544       408       429       417       378       392         0         0       527       524
dram[1]:        531       521       547       408       429       394       524       406       443       438       382       407         0         0       532       506
dram[2]:        536       808       455       770       515       808       446       481       414       404       326       364         0         0       531       777
dram[3]:        558       545       539       476       542       538       469       489       510       392       396       377         0         0       578       497
dram[4]:        512       625       416       595       475       468       388       507       432       444       427       324         0         0       511       630
dram[5]:        461       503       466       483       479       453       366       467       398       435       301       371         0         0       522       502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380033 n_act=22 n_pre=8 n_req=664 n_rd=996 n_write=332 bw_util=0.006964
n_activity=9156 dram_eff=0.2901
bk0: 66a 381222i bk1: 66a 381218i bk2: 64a 381250i bk3: 64a 381253i bk4: 84a 380949i bk5: 84a 380965i bk6: 128a 380423i bk7: 128a 380381i bk8: 112a 380458i bk9: 108a 380509i bk10: 36a 381080i bk11: 32a 381018i bk12: 0a 381387i bk13: 0a 381391i bk14: 12a 381354i bk15: 12a 381346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00552976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380035 n_act=22 n_pre=8 n_req=663 n_rd=994 n_write=332 bw_util=0.006953
n_activity=9279 dram_eff=0.2858
bk0: 66a 381220i bk1: 68a 381214i bk2: 64a 381248i bk3: 64a 381245i bk4: 84a 380998i bk5: 84a 380967i bk6: 128a 380483i bk7: 128a 380388i bk8: 112a 380471i bk9: 108a 380465i bk10: 32a 381096i bk11: 32a 381039i bk12: 0a 381386i bk13: 0a 381389i bk14: 12a 381350i bk15: 12a 381354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00527543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380027 n_act=22 n_pre=8 n_req=667 n_rd=998 n_write=336 bw_util=0.006995
n_activity=9290 dram_eff=0.2872
bk0: 68a 381216i bk1: 66a 381218i bk2: 64a 381240i bk3: 64a 381249i bk4: 84a 380982i bk5: 88a 380956i bk6: 128a 380456i bk7: 128a 380422i bk8: 112a 380480i bk9: 108a 380491i bk10: 32a 381108i bk11: 32a 381077i bk12: 0a 381389i bk13: 0a 381390i bk14: 12a 381350i bk15: 12a 381342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380035 n_act=21 n_pre=7 n_req=664 n_rd=992 n_write=336 bw_util=0.006964
n_activity=9163 dram_eff=0.2899
bk0: 68a 381214i bk1: 64a 381249i bk2: 64a 381251i bk3: 64a 381250i bk4: 84a 381022i bk5: 88a 380932i bk6: 128a 380428i bk7: 128a 380372i bk8: 108a 380483i bk9: 108a 380461i bk10: 32a 381102i bk11: 32a 381140i bk12: 0a 381388i bk13: 0a 381390i bk14: 12a 381347i bk15: 12a 381347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00599385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380035 n_act=21 n_pre=7 n_req=664 n_rd=996 n_write=332 bw_util=0.006964
n_activity=9338 dram_eff=0.2844
bk0: 68a 381219i bk1: 64a 381245i bk2: 64a 381249i bk3: 64a 381247i bk4: 84a 380996i bk5: 88a 380928i bk6: 128a 380476i bk7: 128a 380451i bk8: 108a 380460i bk9: 108a 380385i bk10: 32a 381123i bk11: 32a 381076i bk12: 0a 381389i bk13: 0a 381391i bk14: 12a 381350i bk15: 16a 381344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00732319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381391 n_nop=380041 n_act=20 n_pre=6 n_req=662 n_rd=992 n_write=332 bw_util=0.006943
n_activity=9234 dram_eff=0.2868
bk0: 64a 381251i bk1: 64a 381250i bk2: 64a 381253i bk3: 64a 381245i bk4: 84a 381037i bk5: 88a 380897i bk6: 128a 380433i bk7: 128a 380425i bk8: 108a 380472i bk9: 108a 380475i bk10: 32a 381089i bk11: 32a 381144i bk12: 0a 381388i bk13: 0a 381391i bk14: 12a 381353i bk15: 16a 381335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00544323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39524, Miss = 251, Miss_rate = 0.006, Pending_hits = 325, Reservation_fails = 5059
L2_cache_bank[1]: Access = 37844, Miss = 247, Miss_rate = 0.007, Pending_hits = 318, Reservation_fails = 5200
L2_cache_bank[2]: Access = 39401, Miss = 249, Miss_rate = 0.006, Pending_hits = 326, Reservation_fails = 4647
L2_cache_bank[3]: Access = 37995, Miss = 248, Miss_rate = 0.007, Pending_hits = 321, Reservation_fails = 5045
L2_cache_bank[4]: Access = 39319, Miss = 250, Miss_rate = 0.006, Pending_hits = 326, Reservation_fails = 4476
L2_cache_bank[5]: Access = 38433, Miss = 249, Miss_rate = 0.006, Pending_hits = 310, Reservation_fails = 4924
L2_cache_bank[6]: Access = 39503, Miss = 248, Miss_rate = 0.006, Pending_hits = 309, Reservation_fails = 4987
L2_cache_bank[7]: Access = 37813, Miss = 248, Miss_rate = 0.007, Pending_hits = 326, Reservation_fails = 5342
L2_cache_bank[8]: Access = 38860, Miss = 248, Miss_rate = 0.006, Pending_hits = 320, Reservation_fails = 5214
L2_cache_bank[9]: Access = 46314, Miss = 250, Miss_rate = 0.005, Pending_hits = 336, Reservation_fails = 5281
L2_cache_bank[10]: Access = 38254, Miss = 246, Miss_rate = 0.006, Pending_hits = 321, Reservation_fails = 4930
L2_cache_bank[11]: Access = 47513, Miss = 250, Miss_rate = 0.005, Pending_hits = 315, Reservation_fails = 4493
L2_total_cache_accesses = 480773
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 3853
L2_total_cache_reservation_fails = 59598
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 59289
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 440000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 309
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=639835
icnt_total_pkts_simt_to_mem=1044773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2843
	minimum = 6
	maximum = 372
Network latency average = 14.1451
	minimum = 6
	maximum = 372
Slowest packet = 3159
Flit latency average = 14.3703
	minimum = 6
	maximum = 372
Slowest flit = 8549
Fragmentation average = 0.0169318
	minimum = 0
	maximum = 189
Injected packet rate average = 0.126854
	minimum = 0.0793004 (at node 14)
	maximum = 0.169308 (at node 26)
Accepted packet rate average = 0.126854
	minimum = 0.0793004 (at node 14)
	maximum = 0.169308 (at node 26)
Injected flit rate average = 0.221879
	minimum = 0.166773 (at node 14)
	maximum = 0.285925 (at node 2)
Accepted flit rate average= 0.221879
	minimum = 0.110869 (at node 14)
	maximum = 0.372816 (at node 26)
Injected packet length average = 1.74909
Accepted packet length average = 1.74909
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9471 (2 samples)
	minimum = 6 (2 samples)
	maximum = 249.5 (2 samples)
Network latency average = 11.9771 (2 samples)
	minimum = 6 (2 samples)
	maximum = 232 (2 samples)
Flit latency average = 11.3751 (2 samples)
	minimum = 6 (2 samples)
	maximum = 230 (2 samples)
Fragmentation average = 0.00846591 (2 samples)
	minimum = 0 (2 samples)
	maximum = 94.5 (2 samples)
Injected packet rate average = 0.0680909 (2 samples)
	minimum = 0.0396502 (2 samples)
	maximum = 0.109747 (2 samples)
Accepted packet rate average = 0.0680909 (2 samples)
	minimum = 0.0396502 (2 samples)
	maximum = 0.109747 (2 samples)
Injected flit rate average = 0.124918 (2 samples)
	minimum = 0.0833866 (2 samples)
	maximum = 0.258482 (2 samples)
Accepted flit rate average = 0.124918 (2 samples)
	minimum = 0.0554346 (2 samples)
	maximum = 0.221335 (2 samples)
Injected packet size average = 1.83458 (2 samples)
Accepted packet size average = 1.83458 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 28 sec (148 sec)
gpgpu_simulation_rate = 102945 (inst/sec)
gpgpu_simulation_rate = 1952 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (13,16,1) blockDim = (4,4,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,288934)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,288934)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,288934)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,288934)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,288934)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,288934)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,288934)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,288934)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,288934)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(11,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 289934  inst.: 15285768 (ipc=49.8) sim_rate=102589 (inst/sec) elapsed = 0:0:02:29 / Wed Jul 25 11:15:24 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1651,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1652,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1653,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1654,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1672,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1673,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1678,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1679,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1680,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1681,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1692,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1693,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1700,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1701,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1710,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1711,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1712,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1713,288934)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1715,288934), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1716,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1751,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1752,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1753,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1753,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1754,288934)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1754,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1755,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1756,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1758,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1759,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1759,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1759,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1760,288934)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1760,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1765,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1766,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1767,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1768,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1769,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1770,288934)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1773,288934), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1774,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1777,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1778,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1779,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1780,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1785,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1786,288934)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1790,288934), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1791,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1798,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1799,288934)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1802,288934), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1803,288934)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1803,288934), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1804,288934)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1815,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1815,288934), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1816,288934)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(1816,288934)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1828,288934), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1829,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1829,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(1830,288934)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1831,288934), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1832,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1836,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1837,288934)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1839,288934), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1840,288934)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1843,288934), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,288934)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1844,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1845,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1845,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1846,288934)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1846,288934)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,288934), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,288934)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1847,288934), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1848,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1849,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1850,288934)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1850,288934), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1851,288934)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1851,288934), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1852,288934)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1853,288934), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1854,288934)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1855,288934), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1856,288934)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1857,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1857,288934), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1858,288934)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1858,288934)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1859,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1859,288934), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1860,288934)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1860,288934)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1862,288934), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1863,288934)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1863,288934), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(1864,288934)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1865,288934), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1866,288934)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1866,288934), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1867,288934)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1867,288934), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1868,288934)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1872,288934), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1873,288934)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1873,288934), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1874,288934)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1875,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1875,288934), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(1876,288934)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1876,288934)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1877,288934), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1878,288934)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1879,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1879,288934), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1880,288934)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1880,288934)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1884,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1884,288934), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1885,288934)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1885,288934)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1886,288934), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1887,288934)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1887,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1887,288934), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1888,288934)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1888,288934)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1890,288934), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(1891,288934)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1891,288934), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1892,288934)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1892,288934), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1893,288934)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1893,288934), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1894,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1899,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1899,288934), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1900,288934)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1900,288934)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1901,288934), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1902,288934)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1902,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1902,288934), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1903,288934)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1903,288934)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1904,288934), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1905,288934)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1905,288934), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1906,288934)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1909,288934), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1910,288934)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1911,288934), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1912,288934)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1912,288934), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1913,288934)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1915,288934), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1916,288934)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1916,288934), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1917,288934)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1922,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1922,288934), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1923,288934)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1923,288934)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1924,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1924,288934), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1925,288934)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1925,288934)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1925,288934), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1926,288934)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1929,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1930,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1931,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1932,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1935,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1935,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (1938,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (1939,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1941,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (1945,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1951,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1951,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1954,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1955,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1956,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1957,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1957,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1959,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (1959,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1967,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1970,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1970,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1974,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1976,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1978,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1980,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1983,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1985,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1990,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1995,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2005,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2008,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2399,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2401,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2403,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2405,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2407,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2409,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2411,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2413,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2423,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2425,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2477,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2483,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2487,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2498,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2502,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2506,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2512,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2516,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2520,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2522,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2522,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2525,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2525,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2526,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2527,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2528,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2529,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2531,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2533,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2535,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2536,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2536,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2537,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2538,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2540,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2540,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2541,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2541,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2542,288934), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2543,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2544,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2546,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2548,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2549,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2549,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2550,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2552,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2555,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2559,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2559,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2559,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2561,288934), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2564,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2565,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2567,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2574,288934), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2579,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2582,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2586,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2592,288934), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2595,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2595,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2599,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2607,288934), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2608,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2613,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2615,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2618,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2620,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2627,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2642,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2644,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2646,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2648,288934), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2652,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2653,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2656,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2658,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2662,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2662,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2665,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2668,288934), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2671,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2674,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2677,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2682,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2686,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2690,288934), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2691
gpu_sim_insn = 111488
gpu_ipc =      41.4300
gpu_tot_sim_cycle = 291625
gpu_tot_sim_insn = 15347456
gpu_tot_ipc =      52.6274
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85697
gpu_stall_icnt2sh    = 95334
gpu_total_sim_rate=103003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 544028
	L1I_total_cache_misses = 1092
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 69114, Miss = 33680, Miss_rate = 0.487, Pending_hits = 6010, Reservation_fails = 35007
	L1D_cache_core[1]: Access = 66389, Miss = 32549, Miss_rate = 0.490, Pending_hits = 5449, Reservation_fails = 39425
	L1D_cache_core[2]: Access = 76935, Miss = 38031, Miss_rate = 0.494, Pending_hits = 6237, Reservation_fails = 53635
	L1D_cache_core[3]: Access = 71293, Miss = 35261, Miss_rate = 0.495, Pending_hits = 5666, Reservation_fails = 47862
	L1D_cache_core[4]: Access = 68648, Miss = 33179, Miss_rate = 0.483, Pending_hits = 5690, Reservation_fails = 40479
	L1D_cache_core[5]: Access = 55515, Miss = 27465, Miss_rate = 0.495, Pending_hits = 4412, Reservation_fails = 30196
	L1D_cache_core[6]: Access = 65604, Miss = 32788, Miss_rate = 0.500, Pending_hits = 5023, Reservation_fails = 50207
	L1D_cache_core[7]: Access = 66127, Miss = 33305, Miss_rate = 0.504, Pending_hits = 5155, Reservation_fails = 46249
	L1D_cache_core[8]: Access = 64078, Miss = 31230, Miss_rate = 0.487, Pending_hits = 5282, Reservation_fails = 30524
	L1D_cache_core[9]: Access = 66147, Miss = 33225, Miss_rate = 0.502, Pending_hits = 5293, Reservation_fails = 42156
	L1D_cache_core[10]: Access = 61012, Miss = 30545, Miss_rate = 0.501, Pending_hits = 4770, Reservation_fails = 34676
	L1D_cache_core[11]: Access = 64629, Miss = 31830, Miss_rate = 0.493, Pending_hits = 5203, Reservation_fails = 39630
	L1D_cache_core[12]: Access = 68635, Miss = 33306, Miss_rate = 0.485, Pending_hits = 5912, Reservation_fails = 39053
	L1D_cache_core[13]: Access = 65131, Miss = 32211, Miss_rate = 0.495, Pending_hits = 5335, Reservation_fails = 48725
	L1D_cache_core[14]: Access = 42867, Miss = 22219, Miss_rate = 0.518, Pending_hits = 2903, Reservation_fails = 39634
	L1D_total_cache_accesses = 972124
	L1D_total_cache_misses = 480824
	L1D_total_cache_miss_rate = 0.4946
	L1D_total_cache_pending_hits = 78340
	L1D_total_cache_reservation_fails = 617458
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 2488
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0965
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 180005
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2248
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 440315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 437453
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 542936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1092
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9164, 9164, 9129, 9129, 9164, 9129, 9164, 4582, 
gpgpu_n_tot_thrd_icount = 31329792
gpgpu_n_tot_w_icount = 979056
gpgpu_n_stall_shd_mem = 1274750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40509
gpgpu_n_mem_write_global = 441880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3241600
gpgpu_n_store_insn = 1635200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1274750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1235781	W0_Idle:177408	W0_Scoreboard:5534491	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72640	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:880416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 324072 {8:40509,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21618880 {40:368736,72:48096,136:25048,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5509224 {136:40509,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3535040 {8:441880,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 808 
averagemflatency = 195 
max_icnt2mem_latency = 649 
max_icnt2sh_latency = 291624 
mrq_lat_table:2841 	583 	134 	314 	180 	36 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	439275 	42806 	323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36495 	82728 	184361 	164403 	14011 	530 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17391 	20456 	2624 	52 	1 	0 	0 	0 	228 	746 	9553 	27162 	54288 	110490 	223859 	15554 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	559 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[1]:        32        32         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[2]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[3]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[4]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[5]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1293      1056      7691      1641      3450      4507     23539     25957     98539    100287      2651      2638         0         0      1243      1251 
dram[1]:      1153       709      1718      1684      3638      4672     23910     26092     98950    101324      2669      2641         0         0      1253      1271 
dram[2]:       810      1257      1651      2097      3816      2987     24321     26268     99214    101755      2676      2650         0         0      1249      1269 
dram[3]:      1622      1397      1750      1734      4066      3009     24698     26461     99499    102146      2666      2647         0         0      1247      1265 
dram[4]:      1121      1379      1663      1829      4219      2979     25272     26703     99786    102500      2635      2653         0         0      1259      1247 
dram[5]:      1396      1281      1582      1666      4360      3260     25609     27959    100091    102884      2634      2654         0         0      1254      1244 
average row accesses per activate:
dram[0]: 15.333333 13.666667 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[1]: 14.333333 14.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[2]: 14.333333 13.666667 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[3]: 14.000000 20.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[4]: 14.000000 20.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
dram[5]: 20.000000 14.333333 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
average row locality = 4091/141 = 29.014185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        46        41        32        32        42        42        64        64        56        54        18        16         0         0         6         6 
dram[1]:        43        42        32        32        42        42        64        64        56        54        16        16         0         0         6         6 
dram[2]:        43        41        32        32        42        44        64        64        56        54        16        16         0         0         6         6 
dram[3]:        42        40        32        32        42        44        64        64        54        54        16        16         0         0         6         6 
dram[4]:        42        40        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
dram[5]:        40        43        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
total reads: 3091
min_bank_accesses = 0!
chip skew: 519/512 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      38561     42167      3479      3464      2390      2430      2583      2465      2084      1899       184       195    none      none      912805    835746
dram[1]:      40066     40339      3057      4201      2522      2310      2524      2462      2064      1910       172       197    none      none      916045    831538
dram[2]:      39805     43667      3405      3217      2356      2590      2483      2478      2015      1941       165       182    none      none      896974    846731
dram[3]:      42056     43833      4290      2915      2349      2486      2553      2534      1920      1933       174       194    none      none      885354    828350
dram[4]:      41282     43001      3146      3457      2473      2464      2470      2634      1955      1956       202       182    none      none      853825    844226
dram[5]:      42667     41969      3030      4203      2385      2426      2403      2515      1883      1957       178       189    none      none      843894    863129
maximum mf latency per bank:
dram[0]:        588       611       423       431       400       549       544       408       429       417       378       392         0         0       527       524
dram[1]:        597       591       547       408       429       394       524       406       443       438       382       407         0         0       532       506
dram[2]:        536       808       455       770       515       808       446       481       414       404       326       364         0         0       531       777
dram[3]:        605       563       539       476       542       538       469       489       510       392       396       377         0         0       578       497
dram[4]:        592       625       416       595       475       468       388       507       432       444       427       324         0         0       511       630
dram[5]:        538       640       466       483       479       453       366       467       398       435       301       371         0         0       522       502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383536 n_act=25 n_pre=11 n_req=685 n_rd=1038 n_write=332 bw_util=0.007118
n_activity=9458 dram_eff=0.2897
bk0: 92a 384665i bk1: 82a 384682i bk2: 64a 384798i bk3: 64a 384803i bk4: 84a 384499i bk5: 84a 384515i bk6: 128a 383973i bk7: 128a 383932i bk8: 112a 384009i bk9: 108a 384060i bk10: 36a 384631i bk11: 32a 384570i bk12: 0a 384939i bk13: 0a 384943i bk14: 12a 384906i bk15: 12a 384899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00581906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383546 n_act=24 n_pre=10 n_req=681 n_rd=1030 n_write=332 bw_util=0.007076
n_activity=9510 dram_eff=0.2864
bk0: 86a 384702i bk1: 84a 384694i bk2: 64a 384797i bk3: 64a 384795i bk4: 84a 384548i bk5: 84a 384517i bk6: 128a 384033i bk7: 128a 383938i bk8: 112a 384022i bk9: 108a 384016i bk10: 32a 384648i bk11: 32a 384591i bk12: 0a 384938i bk13: 0a 384941i bk14: 12a 384902i bk15: 12a 384906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00533587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383540 n_act=24 n_pre=10 n_req=684 n_rd=1032 n_write=336 bw_util=0.007108
n_activity=9500 dram_eff=0.288
bk0: 86a 384699i bk1: 82a 384708i bk2: 64a 384789i bk3: 64a 384799i bk4: 84a 384532i bk5: 88a 384506i bk6: 128a 384007i bk7: 128a 383973i bk8: 112a 384031i bk9: 108a 384042i bk10: 32a 384659i bk11: 32a 384628i bk12: 0a 384941i bk13: 0a 384942i bk14: 12a 384902i bk15: 12a 384894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383550 n_act=23 n_pre=9 n_req=680 n_rd=1024 n_write=336 bw_util=0.007066
n_activity=9359 dram_eff=0.2906
bk0: 84a 384703i bk1: 80a 384720i bk2: 64a 384801i bk3: 64a 384801i bk4: 84a 384573i bk5: 88a 384483i bk6: 128a 383979i bk7: 128a 383923i bk8: 108a 384034i bk9: 108a 384012i bk10: 32a 384653i bk11: 32a 384691i bk12: 0a 384939i bk13: 0a 384941i bk14: 12a 384898i bk15: 12a 384898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00608923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383550 n_act=23 n_pre=9 n_req=680 n_rd=1028 n_write=332 bw_util=0.007066
n_activity=9537 dram_eff=0.2852
bk0: 84a 384711i bk1: 80a 384732i bk2: 64a 384797i bk3: 64a 384798i bk4: 84a 384547i bk5: 88a 384479i bk6: 128a 384027i bk7: 128a 384002i bk8: 108a 384011i bk9: 108a 383936i bk10: 32a 384674i bk11: 32a 384627i bk12: 0a 384940i bk13: 0a 384942i bk14: 12a 384901i bk15: 16a 384896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00733617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384942 n_nop=383548 n_act=23 n_pre=9 n_req=681 n_rd=1030 n_write=332 bw_util=0.007076
n_activity=9500 dram_eff=0.2867
bk0: 80a 384743i bk1: 86a 384685i bk2: 64a 384800i bk3: 64a 384795i bk4: 84a 384587i bk5: 88a 384448i bk6: 128a 383984i bk7: 128a 383976i bk8: 108a 384023i bk9: 108a 384026i bk10: 32a 384640i bk11: 32a 384695i bk12: 0a 384939i bk13: 0a 384942i bk14: 12a 384904i bk15: 16a 384888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00546576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39720, Miss = 264, Miss_rate = 0.007, Pending_hits = 349, Reservation_fails = 5542
L2_cache_bank[1]: Access = 37979, Miss = 255, Miss_rate = 0.007, Pending_hits = 331, Reservation_fails = 5427
L2_cache_bank[2]: Access = 39569, Miss = 259, Miss_rate = 0.007, Pending_hits = 351, Reservation_fails = 5127
L2_cache_bank[3]: Access = 38127, Miss = 256, Miss_rate = 0.007, Pending_hits = 337, Reservation_fails = 5305
L2_cache_bank[4]: Access = 39466, Miss = 259, Miss_rate = 0.007, Pending_hits = 345, Reservation_fails = 4861
L2_cache_bank[5]: Access = 38569, Miss = 257, Miss_rate = 0.007, Pending_hits = 330, Reservation_fails = 5306
L2_cache_bank[6]: Access = 39637, Miss = 256, Miss_rate = 0.006, Pending_hits = 325, Reservation_fails = 5277
L2_cache_bank[7]: Access = 37948, Miss = 256, Miss_rate = 0.007, Pending_hits = 347, Reservation_fails = 5742
L2_cache_bank[8]: Access = 38991, Miss = 256, Miss_rate = 0.007, Pending_hits = 339, Reservation_fails = 5437
L2_cache_bank[9]: Access = 46446, Miss = 258, Miss_rate = 0.006, Pending_hits = 353, Reservation_fails = 5690
L2_cache_bank[10]: Access = 38386, Miss = 254, Miss_rate = 0.007, Pending_hits = 339, Reservation_fails = 5122
L2_cache_bank[11]: Access = 47692, Miss = 261, Miss_rate = 0.005, Pending_hits = 340, Reservation_fails = 4982
L2_total_cache_accesses = 482530
L2_total_cache_misses = 3091
L2_total_cache_miss_rate = 0.0064
L2_total_cache_pending_hits = 4086
L2_total_cache_reservation_fails = 63818
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 63183
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 440880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 635
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=645100
icnt_total_pkts_simt_to_mem=1047650
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.6352
	minimum = 6
	maximum = 171
Network latency average = 15.7328
	minimum = 6
	maximum = 171
Slowest packet = 964170
Flit latency average = 14.1233
	minimum = 6
	maximum = 169
Slowest flit = 1690622
Fragmentation average = 0.0136596
	minimum = 0
	maximum = 28
Injected packet rate average = 0.0483642
	minimum = 0.0371609 (at node 3)
	maximum = 0.0728354 (at node 15)
Accepted packet rate average = 0.0483642
	minimum = 0.0371609 (at node 3)
	maximum = 0.0728354 (at node 15)
Injected flit rate average = 0.112061
	minimum = 0.0590858 (at node 3)
	maximum = 0.245262 (at node 15)
Accepted flit rate average= 0.112061
	minimum = 0.0802676 (at node 25)
	maximum = 0.149015 (at node 9)
Injected packet length average = 2.31702
Accepted packet length average = 2.31702
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8431 (3 samples)
	minimum = 6 (3 samples)
	maximum = 223.333 (3 samples)
Network latency average = 13.229 (3 samples)
	minimum = 6 (3 samples)
	maximum = 211.667 (3 samples)
Flit latency average = 12.2912 (3 samples)
	minimum = 6 (3 samples)
	maximum = 209.667 (3 samples)
Fragmentation average = 0.0101972 (3 samples)
	minimum = 0 (3 samples)
	maximum = 72.3333 (3 samples)
Injected packet rate average = 0.0615153 (3 samples)
	minimum = 0.0388204 (3 samples)
	maximum = 0.0974433 (3 samples)
Accepted packet rate average = 0.0615153 (3 samples)
	minimum = 0.0388204 (3 samples)
	maximum = 0.0974433 (3 samples)
Injected flit rate average = 0.120632 (3 samples)
	minimum = 0.0752863 (3 samples)
	maximum = 0.254075 (3 samples)
Accepted flit rate average = 0.120632 (3 samples)
	minimum = 0.0637122 (3 samples)
	maximum = 0.197229 (3 samples)
Injected packet size average = 1.96101 (3 samples)
Accepted packet size average = 1.96101 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 103003 (inst/sec)
gpgpu_simulation_rate = 1957 (cycle/sec)
