DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Uabc1"
duLibraryName "abc_emu"
duName "abc130_top"
elements [
]
mwi 0
uid 65,0
)
(Instance
name "Utst"
duLibraryName "abc_emu"
duName "abc130_top_tester"
elements [
]
mwi 0
uid 577,0
)
(Instance
name "Upktdec"
duLibraryName "abc_emu"
duName "pkt_decode"
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
mwi 0
uid 1347,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 1911,0
)
(Instance
name "Udesermsg1"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "8"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "2"
)
]
mwi 0
uid 2338,0
)
(Instance
name "Udesermsg2"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
mwi 0
uid 2368,0
)
(Instance
name "Udesermsg0"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "58"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "16"
)
]
mwi 0
uid 2406,0
)
(Instance
name "Ustrpgen"
duLibraryName "abc_emu"
duName "strip_data_gen"
elements [
(GiElement
name "START_PATT"
type "std_logic_vector(15 downto 0)"
value "X\"0001\""
)
]
mwi 0
uid 3401,0
)
(Instance
name "Uabc2"
duLibraryName "abc_emu"
duName "abc130_top"
elements [
]
mwi 0
uid 3752,0
)
(Instance
name "Uabc3"
duLibraryName "abc_emu"
duName "abc130_top"
elements [
]
mwi 0
uid 3856,0
)
(Instance
name "Uabc4"
duLibraryName "abc_emu"
duName "abc130_top"
elements [
]
mwi 0
uid 4044,0
)
(Instance
name "Uabc5"
duLibraryName "abc_emu"
duName "abc130_top"
elements [
]
mwi 0
uid 4232,0
)
(Instance
name "Udesermsg3"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
mwi 0
uid 5141,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 5222,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 5251,0
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb"
)
(vvPair
variable "date"
value "03/07/13"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "abc130x5_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc_emu"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc_emu/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "abc130x5_top_tb"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130x5_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:20:11"
)
(vvPair
variable "unit"
value "abc130x5_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 380,0
optionalChildren [
*1 (SaComponent
uid 65,0
optionalChildren [
*2 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,49625,50750,50375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "43000,49500,49000,50500"
st "dataOutFC2_o"
ju 2
blo "49000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 22
suid 5,0
)
)
)
*3 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,48625,50750,49375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
)
xt "43000,48500,49000,49500"
st "dataOutFC1_o"
ju 2
blo "49000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 21
suid 6,0
)
)
)
*4 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,13625,41000,14375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "42000,13500,44400,14500"
st "CLK_i"
blo "42000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
suid 7,0
)
)
)
*5 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,12625,41000,13375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "42000,12500,43900,13500"
st "BC_i"
blo "42000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*6 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,14625,41000,15375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "42000,14500,46000,15500"
st "FastCLK_i"
blo "42000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 7
suid 11,0
)
)
)
*7 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,39625,41000,40375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "42000,39500,45800,40500"
st "padTerm_i"
blo "42000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 15
suid 12,0
)
)
)
*8 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,40625,41000,41375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "42000,40500,47800,41500"
st "padID_i : (4:0)"
blo "42000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 14
suid 13,0
)
)
)
*9 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,46625,41000,47375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "42000,46500,48000,47500"
st "DIN_i : (255:0)"
blo "42000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 14,0
)
)
)
*10 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,9625,41000,10375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
)
xt "42000,9500,48400,10500"
st "powerUpRstb_i"
blo "42000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 16
suid 15,0
)
)
)
*11 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,10625,41000,11375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "42000,10500,44300,11500"
st "RST_i"
blo "42000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*12 (CptPort
uid 1861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,1625,41000,2375"
)
tg (CPTG
uid 1863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1864,0
va (VaSet
)
xt "42000,1500,44300,2500"
st "DATLi"
blo "42000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
suid 30,0
)
)
)
*13 (CptPort
uid 1865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1866,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,4625,41000,5375"
)
tg (CPTG
uid 1867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1868,0
va (VaSet
)
xt "42000,4500,44600,5500"
st "DATLo"
blo "42000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 17
suid 31,0
)
)
)
*14 (CptPort
uid 1869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1870,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,4625,50750,5375"
)
tg (CPTG
uid 1871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1872,0
va (VaSet
)
xt "46600,4500,49000,5500"
st "DATRi"
ju 2
blo "49000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
suid 32,0
)
)
)
*15 (CptPort
uid 1873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,1625,50750,2375"
)
tg (CPTG
uid 1875,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
)
xt "46300,1500,49000,2500"
st "DATRo"
ju 2
blo "49000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 18
suid 33,0
)
)
)
*16 (CptPort
uid 1877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,5625,41000,6375"
)
tg (CPTG
uid 1879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1880,0
va (VaSet
)
xt "42000,5500,44900,6500"
st "XOFFLi"
blo "42000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 12
suid 34,0
)
)
)
*17 (CptPort
uid 1881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1882,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,2625,41000,3375"
)
tg (CPTG
uid 1883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1884,0
va (VaSet
)
xt "42000,2500,45200,3500"
st "XOFFLo"
blo "42000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 19
suid 35,0
)
)
)
*18 (CptPort
uid 1885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,2625,50750,3375"
)
tg (CPTG
uid 1887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1888,0
va (VaSet
)
xt "46000,2500,49000,3500"
st "XOFFRi"
ju 2
blo "49000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 13
suid 36,0
)
)
)
*19 (CptPort
uid 1889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,5625,50750,6375"
)
tg (CPTG
uid 1891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1892,0
va (VaSet
)
xt "45700,5500,49000,6500"
st "XOFFRo"
ju 2
blo "49000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 20
suid 37,0
)
)
)
*20 (CptPort
uid 2988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,26625,41000,27375"
)
tg (CPTG
uid 2990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2991,0
va (VaSet
)
xt "42000,26500,44600,27500"
st "COM_i"
blo "42000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
suid 42,0
)
)
)
*21 (CptPort
uid 2992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,34625,41000,35375"
)
tg (CPTG
uid 2994,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2995,0
va (VaSet
)
xt "42000,34500,45000,35500"
st "LONE_i"
blo "42000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 8
suid 44,0
)
)
)
*22 (CptPort
uid 2996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,27625,41000,28375"
)
tg (CPTG
uid 2998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2999,0
va (VaSet
)
xt "42000,27500,45600,28500"
st "LZERO_i"
blo "42000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
suid 43,0
)
)
)
*23 (CptPort
uid 3000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,35625,41000,36375"
)
tg (CPTG
uid 3002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3003,0
va (VaSet
)
xt "42000,35500,46100,36500"
st "RTHREE_i"
blo "42000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 11
suid 45,0
)
)
)
]
shape (Rectangle
uid 66,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,1000,50000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 67,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 68,0
va (VaSet
font "helvetica,8,1"
)
xt "41850,19000,45450,20000"
st "abc_emu"
blo "41850,19800"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 69,0
va (VaSet
font "helvetica,8,1"
)
xt "41850,20000,47050,21000"
st "abc130_top"
blo "41850,20800"
tm "CptNameMgr"
)
*26 (Text
uid 70,0
va (VaSet
font "helvetica,8,1"
)
xt "41850,21000,44350,22000"
st "Uabc1"
blo "41850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 71,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72,0
text (MLText
uid 73,0
va (VaSet
)
xt "23000,25000,23000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 74,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,49250,42750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*27 (Grouping
uid 309,0
optionalChildren [
*28 (CommentText
uid 311,0
shape (Rectangle
uid 312,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "1000,100000,18000,101000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 313,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "1200,100000,11500,101000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 314,0
shape (Rectangle
uid 315,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,96000,22000,97000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 316,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "18200,96000,21100,97000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 317,0
shape (Rectangle
uid 318,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "1000,98000,18000,99000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 319,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "1200,98000,11100,99000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 320,0
shape (Rectangle
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,98000,1000,99000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 322,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-2800,98000,-1100,99000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 323,0
shape (Rectangle
uid 324,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "18000,97000,38000,101000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 325,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "18200,97200,27300,98200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 326,0
shape (Rectangle
uid 327,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,96000,38000,97000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 328,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,96000,23800,97000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 329,0
shape (Rectangle
uid 330,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,96000,18000,98000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 331,0
va (VaSet
fg "32768,0,0"
)
xt "4050,96500,10950,97500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 332,0
shape (Rectangle
uid 333,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,99000,1000,100000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 334,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-2800,99000,-800,100000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 335,0
shape (Rectangle
uid 336,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-3000,100000,1000,101000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 337,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-2800,100000,-100,101000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 338,0
shape (Rectangle
uid 339,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "1000,99000,18000,100000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 340,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "1200,99000,14300,100000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 310,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-3000,96000,38000,101000"
)
oxt "14000,66000,55000,71000"
)
*38 (SaComponent
uid 577,0
optionalChildren [
*39 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,12625,19750,13375"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
)
xt "15000,12500,18000,13500"
st "abc_BC"
ju 2
blo "18000,13300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_BC"
t "std_logic"
o 7
suid 31,0
)
)
)
*40 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,13625,19750,14375"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "14500,13500,18000,14500"
st "abc_CLK"
ju 2
blo "18000,14300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_CLK"
t "std_logic"
o 8
suid 32,0
)
)
)
*41 (CptPort
uid 819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,1625,19750,2375"
)
tg (CPTG
uid 821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 822,0
va (VaSet
)
xt "14100,1500,18000,2500"
st "abc_DATL"
ju 2
blo "18000,2300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_DATL"
t "std_logic"
o 11
suid 36,0
)
)
)
*42 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,46625,19750,47375"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "14800,46500,18000,47500"
st "abc_DIN"
ju 2
blo "18000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_DIN"
t "std_logic_vector"
b "(255 downto 0)"
o 9
suid 38,0
)
)
)
*43 (CptPort
uid 831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,14625,19750,15375"
)
tg (CPTG
uid 833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "12400,14500,18000,15500"
st "abc_FastCLK"
ju 2
blo "18000,15300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_FastCLK"
t "std_logic"
o 10
suid 39,0
)
)
)
*44 (CptPort
uid 843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,39625,19750,40375"
)
tg (CPTG
uid 845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 846,0
va (VaSet
)
xt "12600,39500,18000,40500"
st "abc_padTerm"
ju 2
blo "18000,40300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_padTerm"
t "std_logic"
o 17
suid 42,0
)
)
)
*45 (CptPort
uid 847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,9625,19750,10375"
)
tg (CPTG
uid 849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 850,0
va (VaSet
)
xt "10500,9500,18000,10500"
st "abc_powerUpRstb"
ju 2
blo "18000,10300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_powerUpRstb"
t "std_logic"
o 5
suid 43,0
)
)
)
*46 (CptPort
uid 851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,10625,19750,11375"
)
tg (CPTG
uid 853,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
)
xt "14600,10500,18000,11500"
st "abc_RST"
ju 2
blo "18000,11300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_RST"
t "std_logic"
o 6
suid 44,0
)
)
)
*47 (CptPort
uid 1441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,26625,19750,27375"
)
tg (CPTG
uid 1443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1444,0
va (VaSet
)
xt "15500,26500,18000,27500"
st "com_o"
ju 2
blo "18000,27300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "com_o"
t "std_logic"
o 1
suid 51,0
)
)
)
*48 (CptPort
uid 1445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,27625,19750,28375"
)
tg (CPTG
uid 1447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1448,0
va (VaSet
)
xt "16300,27500,18000,28500"
st "l0_o"
ju 2
blo "18000,28300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "l0_o"
t "std_logic"
o 2
suid 52,0
)
)
)
*49 (CptPort
uid 1449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,34625,19750,35375"
)
tg (CPTG
uid 1451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1452,0
va (VaSet
)
xt "16300,34500,18000,35500"
st "l1_o"
ju 2
blo "18000,35300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "l1_o"
t "std_logic"
o 3
suid 53,0
)
)
)
*50 (CptPort
uid 1453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,35625,19750,36375"
)
tg (CPTG
uid 1455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
)
xt "15800,35500,18000,36500"
st "r3s_o"
ju 2
blo "18000,36300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "r3s_o"
t "std_logic"
o 4
suid 54,0
)
)
)
*51 (CptPort
uid 3581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,40625,19750,41375"
)
tg (CPTG
uid 3583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3584,0
va (VaSet
)
xt "13000,40500,18000,41500"
st "abc_padID1"
ju 2
blo "18000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 12
suid 59,0
)
)
)
*52 (CptPort
uid 3585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,41625,19750,42375"
)
tg (CPTG
uid 3587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3588,0
va (VaSet
)
xt "13000,41500,18000,42500"
st "abc_padID2"
ju 2
blo "18000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID2"
t "std_logic_vector"
b "(4 downto 0)"
o 13
suid 60,0
)
)
)
*53 (CptPort
uid 4770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,42625,19750,43375"
)
tg (CPTG
uid 4772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4773,0
va (VaSet
)
xt "13000,42500,18000,43500"
st "abc_padID3"
ju 2
blo "18000,43300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_padID3"
t "std_logic_vector"
b "(4 downto 0)"
o 14
suid 61,0
)
)
)
*54 (CptPort
uid 4774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,43625,19750,44375"
)
tg (CPTG
uid 4776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4777,0
va (VaSet
)
xt "13000,43500,18000,44500"
st "abc_padID4"
ju 2
blo "18000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_padID4"
t "std_logic_vector"
b "(4 downto 0)"
o 15
suid 62,0
)
)
)
*55 (CptPort
uid 4778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,44625,19750,45375"
)
tg (CPTG
uid 4780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4781,0
va (VaSet
)
xt "13000,44500,18000,45500"
st "abc_padID5"
ju 2
blo "18000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "abc_padID5"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 63,0
)
)
)
]
shape (Rectangle
uid 578,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,1000,19000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 580,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,19000,14050,20000"
st "abc_emu"
blo "10450,19800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 581,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,20000,18550,21000"
st "abc130_top_tester"
blo "10450,20800"
tm "CptNameMgr"
)
*58 (Text
uid 582,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,21000,12150,22000"
st "Utst"
blo "10450,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 583,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 584,0
text (MLText
uid 585,0
va (VaSet
)
xt "-3000,25000,-3000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 586,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,49250,10750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*59 (Net
uid 863,0
lang 11
decl (Decl
n "abc_BC"
t "std_logic"
o 7
suid 27,0
)
declText (MLText
uid 864,0
va (VaSet
isHidden 1
)
)
)
*60 (Net
uid 871,0
lang 11
decl (Decl
n "abc_CLK"
t "std_logic"
o 8
suid 28,0
)
declText (MLText
uid 872,0
va (VaSet
isHidden 1
)
)
)
*61 (Net
uid 903,0
lang 11
decl (Decl
n "abc_FastCLK"
t "std_logic"
o 13
suid 32,0
)
declText (MLText
uid 904,0
va (VaSet
isHidden 1
)
)
)
*62 (Net
uid 927,0
lang 11
decl (Decl
n "abc_padTerm"
t "std_logic"
o 17
suid 35,0
)
declText (MLText
uid 928,0
va (VaSet
isHidden 1
)
)
)
*63 (Net
uid 935,0
lang 11
decl (Decl
n "abc_powerUpRstb"
t "std_logic"
o 18
suid 36,0
)
declText (MLText
uid 936,0
va (VaSet
isHidden 1
)
)
)
*64 (Net
uid 943,0
lang 11
decl (Decl
n "abc_RST"
t "std_logic"
o 14
suid 37,0
)
declText (MLText
uid 944,0
va (VaSet
isHidden 1
)
)
)
*65 (Net
uid 1191,0
decl (Decl
n "com"
t "std_logic"
o 19
suid 47,0
)
declText (MLText
uid 1192,0
va (VaSet
isHidden 1
)
)
)
*66 (Net
uid 1193,0
decl (Decl
n "l0"
t "std_logic"
o 27
suid 48,0
)
declText (MLText
uid 1194,0
va (VaSet
isHidden 1
)
)
)
*67 (Net
uid 1235,0
decl (Decl
n "l1"
t "std_logic"
o 28
suid 53,0
)
declText (MLText
uid 1236,0
va (VaSet
isHidden 1
)
)
)
*68 (Net
uid 1237,0
decl (Decl
n "r3s"
t "std_logic"
o 29
suid 54,0
)
declText (MLText
uid 1238,0
va (VaSet
isHidden 1
)
)
)
*69 (SaComponent
uid 1347,0
optionalChildren [
*70 (CptPort
uid 1323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126250,69625,127000,70375"
)
tg (CPTG
uid 1325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1326,0
va (VaSet
)
xt "128000,69500,129800,70500"
st "ser_i"
blo "128000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "sl"
o 1
)
)
)
*71 (CptPort
uid 1327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,68625,140750,69375"
)
tg (CPTG
uid 1329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1330,0
va (VaSet
)
xt "135600,68500,139000,69500"
st "packet_o"
ju 2
blo "139000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "packet_o"
t "slv64"
o 2
)
)
)
*72 (CptPort
uid 1331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,69625,140750,70375"
)
tg (CPTG
uid 1333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1334,0
va (VaSet
)
xt "134000,69500,139000,70500"
st "pkt_valid_o"
ju 2
blo "139000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_valid_o"
t "std_logic"
o 3
)
)
)
*73 (CptPort
uid 1335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,71625,140750,72375"
)
tg (CPTG
uid 1337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1338,0
va (VaSet
)
xt "134900,71500,139000,72500"
st "pkt_a13_o"
ju 2
blo "139000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_a13_o"
t "t_pkt_a13"
o 4
)
)
)
*74 (CptPort
uid 1339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126250,65625,127000,66375"
)
tg (CPTG
uid 1341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1342,0
va (VaSet
)
xt "128000,65500,129000,66500"
st "clk"
blo "128000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*75 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126250,66625,127000,67375"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
)
xt "128000,66500,129000,67500"
st "rst"
blo "128000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
)
)
)
*76 (CptPort
uid 1409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,75625,140750,76375"
)
tg (CPTG
uid 1411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1412,0
va (VaSet
)
xt "132200,75500,139000,76500"
st "datawd_l11bc_o"
ju 2
blo "139000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l11bc_o"
t "t_datawd_l11bc"
o 5
)
)
)
*77 (CptPort
uid 1413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,79625,140750,80375"
)
tg (CPTG
uid 1415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "132100,79500,139000,80500"
st "datawd_reg32_o"
ju 2
blo "139000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_reg32_o"
t "slv32"
o 8
)
)
)
*78 (CptPort
uid 1457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,76625,140750,77375"
)
tg (CPTG
uid 1459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1460,0
va (VaSet
)
xt "132200,76500,139000,77500"
st "datawd_l13bc_o"
ju 2
blo "139000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l13bc_o"
t "t_datawd_l13bc"
o 6
)
)
)
*79 (CptPort
uid 1537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,77625,140750,78375"
)
tg (CPTG
uid 1539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1540,0
va (VaSet
)
xt "133500,77500,139000,78500"
st "datawd_r3_o"
ju 2
blo "139000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_r3_o"
t "t_datawd_r3"
o 7
)
)
)
]
shape (Rectangle
uid 1348,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,65000,140000,82000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1349,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 1350,0
va (VaSet
font "helvetica,8,1"
)
xt "131400,65000,135000,66000"
st "abc_emu"
blo "131400,65800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 1351,0
va (VaSet
font "helvetica,8,1"
)
xt "131400,66000,136600,67000"
st "pkt_decode"
blo "131400,66800"
tm "CptNameMgr"
)
*82 (Text
uid 1352,0
va (VaSet
font "helvetica,8,1"
)
xt "131400,67000,134700,68000"
st "Upktdec"
blo "131400,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1353,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1354,0
text (MLText
uid 1355,0
va (VaSet
)
xt "127000,64000,141300,65000"
st "PKT_TYPE = 0    ( integer ) -- unused "
)
header ""
)
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
)
viewicon (ZoomableIcon
uid 1356,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "127250,80250,128750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*83 (Net
uid 1397,0
decl (Decl
n "rx_packet"
t "slv64"
o 30
suid 60,0
)
declText (MLText
uid 1398,0
va (VaSet
isHidden 1
)
)
)
*84 (Net
uid 1399,0
decl (Decl
n "rx_pkt_valid"
t "std_logic"
o 32
suid 61,0
)
declText (MLText
uid 1400,0
va (VaSet
isHidden 1
)
)
)
*85 (Net
uid 1401,0
decl (Decl
n "rx_pkt_a13"
t "t_pkt_a13"
o 31
suid 62,0
)
declText (MLText
uid 1402,0
va (VaSet
isHidden 1
)
)
)
*86 (Net
uid 1433,0
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 20
suid 65,0
)
declText (MLText
uid 1434,0
va (VaSet
isHidden 1
)
)
)
*87 (Net
uid 1435,0
decl (Decl
n "datawd_reg32"
t "slv32"
o 23
suid 66,0
)
declText (MLText
uid 1436,0
va (VaSet
isHidden 1
)
)
)
*88 (Net
uid 1469,0
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 21
suid 68,0
)
declText (MLText
uid 1470,0
va (VaSet
isHidden 1
)
)
)
*89 (Net
uid 1549,0
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 22
suid 70,0
)
declText (MLText
uid 1550,0
va (VaSet
isHidden 1
)
)
)
*90 (Net
uid 1905,0
decl (Decl
n "LO"
t "std_logic"
o 4
suid 88,0
)
declText (MLText
uid 1906,0
va (VaSet
isHidden 1
)
)
)
*91 (SaComponent
uid 1911,0
optionalChildren [
*92 (CptPort
uid 1920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,90625,69750,91375"
)
tg (CPTG
uid 1922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1923,0
va (VaSet
)
xt "67300,90500,68000,91500"
st "hi"
ju 2
blo "68000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*93 (CptPort
uid 1924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,91625,69750,92375"
)
tg (CPTG
uid 1926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1927,0
va (VaSet
)
xt "67300,91500,68000,92500"
st "lo"
ju 2
blo "68000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 1912,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,90000,69000,93000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 1913,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1914,0
va (VaSet
font "helvetica,8,1"
)
xt "64600,93000,66300,94000"
st "utils"
blo "64600,93800"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 1915,0
va (VaSet
font "helvetica,8,1"
)
xt "64600,94000,68200,95000"
st "m_power"
blo "64600,94800"
tm "CptNameMgr"
)
*96 (Text
uid 1916,0
va (VaSet
font "helvetica,8,1"
)
xt "64600,95000,68300,96000"
st "Umpower"
blo "64600,95800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1917,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1918,0
text (MLText
uid 1919,0
va (VaSet
font "clean,8,0"
)
xt "65500,82000,65500,82000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*97 (Net
uid 1940,0
decl (Decl
n "HI"
t "std_logic"
o 3
suid 89,0
)
declText (MLText
uid 1941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-125000,79600,-110400,80800"
st "signal hi                  : std_logic"
)
)
*98 (Net
uid 2145,0
decl (Decl
n "hex_com_long"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 95,0
)
declText (MLText
uid 2146,0
va (VaSet
isHidden 1
)
)
)
*99 (Net
uid 2147,0
decl (Decl
n "hex_com_short"
t "std_logic_vector"
b "(7 downto 0)"
o 25
suid 96,0
)
declText (MLText
uid 2148,0
va (VaSet
isHidden 1
)
)
)
*100 (Net
uid 2203,0
decl (Decl
n "hex_l1"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 97,0
)
declText (MLText
uid 2204,0
va (VaSet
isHidden 1
)
)
)
*101 (SaComponent
uid 2338,0
optionalChildren [
*102 (CptPort
uid 2318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,97625,124000,98375"
)
tg (CPTG
uid 2320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2321,0
va (VaSet
)
xt "125000,97500,126000,98500"
st "clk"
blo "125000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 1,0
)
)
)
*103 (CptPort
uid 2322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,101625,140750,102375"
)
tg (CPTG
uid 2324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2325,0
va (VaSet
)
xt "128200,101500,139000,102500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "139000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
suid 2,0
)
)
)
*104 (CptPort
uid 2326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,98625,124000,99375"
)
tg (CPTG
uid 2328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2329,0
va (VaSet
)
xt "125000,98500,126000,99500"
st "rst"
blo "125000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 3,0
)
)
)
*105 (CptPort
uid 2330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,101625,124000,102375"
)
tg (CPTG
uid 2332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
)
xt "125000,101500,126800,102500"
st "ser_i"
blo "125000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
suid 4,0
)
)
)
]
shape (Rectangle
uid 2339,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,97000,140000,105000"
)
oxt "15000,18000,31000,26000"
ttg (MlTextGroup
uid 2340,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 2341,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,97000,132450,98000"
st "utils"
blo "130750,97800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 2342,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,98000,135250,99000"
st "deser_msg"
blo "130750,98800"
tm "CptNameMgr"
)
*108 (Text
uid 2343,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,99000,136350,100000"
st "Udesermsg1"
blo "130750,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2344,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2345,0
text (MLText
uid 2346,0
va (VaSet
)
xt "125000,95000,136000,97000"
st "LEN       = 8    ( integer )  
HEXDIGITS = 2    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "8"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "2"
)
]
)
viewicon (ZoomableIcon
uid 2347,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,103250,125750,104750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*109 (SaComponent
uid 2368,0
optionalChildren [
*110 (CptPort
uid 2348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,108625,124000,109375"
)
tg (CPTG
uid 2350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2351,0
va (VaSet
)
xt "125000,108500,126000,109500"
st "clk"
blo "125000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 1,0
)
)
)
*111 (CptPort
uid 2352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,112625,140750,113375"
)
tg (CPTG
uid 2354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2355,0
va (VaSet
)
xt "128200,112500,139000,113500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "139000,113300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
suid 2,0
)
)
)
*112 (CptPort
uid 2356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,109625,124000,110375"
)
tg (CPTG
uid 2358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2359,0
va (VaSet
)
xt "125000,109500,126000,110500"
st "rst"
blo "125000,110300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 3,0
)
)
)
*113 (CptPort
uid 2360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,112625,124000,113375"
)
tg (CPTG
uid 2362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2363,0
va (VaSet
)
xt "125000,112500,126800,113500"
st "ser_i"
blo "125000,113300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
suid 4,0
)
)
)
]
shape (Rectangle
uid 2369,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,108000,140000,116000"
)
oxt "15000,18000,31000,26000"
ttg (MlTextGroup
uid 2370,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 2371,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,108000,132450,109000"
st "utils"
blo "130750,108800"
tm "BdLibraryNameMgr"
)
*115 (Text
uid 2372,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,109000,135250,110000"
st "deser_msg"
blo "130750,109800"
tm "CptNameMgr"
)
*116 (Text
uid 2373,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,110000,136350,111000"
st "Udesermsg2"
blo "130750,110800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2374,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2375,0
text (MLText
uid 2376,0
va (VaSet
)
xt "125000,106000,136200,108000"
st "LEN       = 12    ( integer )  
HEXDIGITS = 4     ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 2377,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,114250,125750,115750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*117 (SaComponent
uid 2406,0
optionalChildren [
*118 (CptPort
uid 2386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,86625,124000,87375"
)
tg (CPTG
uid 2388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2389,0
va (VaSet
)
xt "125000,86500,126000,87500"
st "clk"
blo "125000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 1,0
)
)
)
*119 (CptPort
uid 2390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,90625,140750,91375"
)
tg (CPTG
uid 2392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2393,0
va (VaSet
)
xt "128200,90500,139000,91500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "139000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
suid 2,0
)
)
)
*120 (CptPort
uid 2394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,87625,124000,88375"
)
tg (CPTG
uid 2396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2397,0
va (VaSet
)
xt "125000,87500,126000,88500"
st "rst"
blo "125000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 3,0
)
)
)
*121 (CptPort
uid 2398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,90625,124000,91375"
)
tg (CPTG
uid 2400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2401,0
va (VaSet
)
xt "125000,90500,126800,91500"
st "ser_i"
blo "125000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
suid 4,0
)
)
)
]
shape (Rectangle
uid 2407,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,86000,140000,94000"
)
oxt "15000,18000,31000,26000"
ttg (MlTextGroup
uid 2408,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 2409,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,86000,132450,87000"
st "utils"
blo "130750,86800"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 2410,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,87000,135250,88000"
st "deser_msg"
blo "130750,87800"
tm "CptNameMgr"
)
*124 (Text
uid 2411,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,88000,136350,89000"
st "Udesermsg0"
blo "130750,88800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2412,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2413,0
text (MLText
uid 2414,0
va (VaSet
)
xt "125000,84000,136500,86000"
st "LEN       = 58    ( integer )  
HEXDIGITS = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "58"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 2415,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,92250,125750,93750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*125 (Net
uid 3317,0
decl (Decl
n "DAT12"
t "std_logic"
o 1
suid 116,0
)
declText (MLText
uid 3318,0
va (VaSet
isHidden 1
)
)
)
*126 (Net
uid 3343,0
decl (Decl
n "XOFF21"
t "std_logic"
o 6
suid 120,0
)
declText (MLText
uid 3344,0
va (VaSet
isHidden 1
)
)
)
*127 (Net
uid 3345,0
decl (Decl
n "DAT21"
t "std_logic"
o 2
suid 121,0
)
declText (MLText
uid 3346,0
va (VaSet
isHidden 1
)
)
)
*128 (Net
uid 3347,0
decl (Decl
n "XOFF12"
t "std_logic"
o 5
suid 122,0
)
declText (MLText
uid 3348,0
va (VaSet
isHidden 1
)
)
)
*129 (SaComponent
uid 3401,0
optionalChildren [
*130 (CptPort
uid 3385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,62625,13000,63375"
)
tg (CPTG
uid 3387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3388,0
va (VaSet
)
xt "14250,62500,16250,63500"
st "clk40"
blo "14250,63300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 8
)
)
)
*131 (CptPort
uid 3389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,64625,13000,65375"
)
tg (CPTG
uid 3391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3392,0
va (VaSet
)
xt "14250,64500,16250,65500"
st "clk80"
blo "14250,65300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 9
)
)
)
*132 (CptPort
uid 3393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,66625,13000,67375"
)
tg (CPTG
uid 3395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3396,0
va (VaSet
)
xt "14350,66500,16150,67500"
st "inc_i"
blo "14350,67300"
)
)
thePort (LogicalPort
decl (Decl
n "inc_i"
t "std_logic"
preAdd 0
o 1
)
)
)
*133 (CptPort
uid 3397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,63625,13000,64375"
)
tg (CPTG
uid 3399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3400,0
va (VaSet
)
xt "14200,63500,15200,64500"
st "rst"
blo "14200,64300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*134 (CptPort
uid 5073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,66625,32750,67375"
)
tg (CPTG
uid 5075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5076,0
va (VaSet
font "courier,8,0"
)
xt "21000,66550,31000,67450"
st "strips1_o : (255:0)"
ju 2
blo "31000,67250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips1_o"
t "std_logic_vector"
b "(255 downto 0)"
o 2
suid 11,0
)
)
)
*135 (CptPort
uid 5077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,67625,32750,68375"
)
tg (CPTG
uid 5079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5080,0
va (VaSet
font "courier,8,0"
)
xt "21000,67550,31000,68450"
st "strips2_o : (255:0)"
ju 2
blo "31000,68250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips2_o"
t "std_logic_vector"
b "(255 downto 0)"
o 3
suid 12,0
)
)
)
*136 (CptPort
uid 5081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,68625,32750,69375"
)
tg (CPTG
uid 5083,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5084,0
va (VaSet
font "courier,8,0"
)
xt "21000,68550,31000,69450"
st "strips3_o : (255:0)"
ju 2
blo "31000,69250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips3_o"
t "std_logic_vector"
b "(255 downto 0)"
o 4
suid 13,0
)
)
)
*137 (CptPort
uid 5085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,69625,32750,70375"
)
tg (CPTG
uid 5087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5088,0
va (VaSet
font "courier,8,0"
)
xt "21000,69550,31000,70450"
st "strips4_o : (255:0)"
ju 2
blo "31000,70250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips4_o"
t "std_logic_vector"
b "(255 downto 0)"
o 5
suid 14,0
)
)
)
*138 (CptPort
uid 5089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,70625,32750,71375"
)
tg (CPTG
uid 5091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5092,0
va (VaSet
font "courier,8,0"
)
xt "21000,70550,31000,71450"
st "strips5_o : (255:0)"
ju 2
blo "31000,71250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips5_o"
t "std_logic_vector"
b "(255 downto 0)"
o 6
suid 15,0
)
)
)
*139 (CptPort
uid 5978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,68625,13000,69375"
)
tg (CPTG
uid 5980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5981,0
va (VaSet
font "courier,8,0"
)
xt "14000,68550,19500,69450"
st "strobe40_i"
blo "14000,69250"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 7
suid 16,0
)
)
)
]
shape (Rectangle
uid 3402,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,62000,32000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3403,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 3404,0
va (VaSet
font "helvetica,8,1"
)
xt "21250,62100,24850,63100"
st "abc_emu"
blo "21250,62900"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 3405,0
va (VaSet
font "helvetica,8,1"
)
xt "21250,63100,27850,64100"
st "strip_data_gen"
blo "21250,63900"
tm "CptNameMgr"
)
*142 (Text
uid 3406,0
va (VaSet
font "helvetica,8,1"
)
xt "21250,64100,24950,65100"
st "Ustrpgen"
blo "21250,64900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3407,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3408,0
text (MLText
uid 3409,0
va (VaSet
)
xt "13000,61000,36600,62000"
st "START_PATT = X\"0001\"    ( std_logic_vector(15 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "START_PATT"
type "std_logic_vector(15 downto 0)"
value "X\"0001\""
)
]
)
viewicon (ZoomableIcon
uid 3410,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,70250,14750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*143 (Net
uid 3411,0
lang 11
decl (Decl
n "abc_DIN1"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 127,0
)
declText (MLText
uid 3412,0
va (VaSet
isHidden 1
)
)
)
*144 (Net
uid 3577,0
lang 11
decl (Decl
n "abc_padID2"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 129,0
)
declText (MLText
uid 3578,0
va (VaSet
isHidden 1
)
)
)
*145 (Net
uid 3579,0
lang 11
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 15
suid 130,0
)
declText (MLText
uid 3580,0
va (VaSet
isHidden 1
)
)
)
*146 (SaComponent
uid 3752,0
optionalChildren [
*147 (CptPort
uid 3846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,35625,63000,36375"
)
tg (CPTG
uid 3848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3849,0
va (VaSet
)
xt "64000,35500,68100,36500"
st "RTHREE_i"
blo "64000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 11
)
)
)
*148 (CptPort
uid 3842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,27625,63000,28375"
)
tg (CPTG
uid 3844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3845,0
va (VaSet
)
xt "64000,27500,67600,28500"
st "LZERO_i"
blo "64000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
)
)
)
*149 (CptPort
uid 3838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,34625,63000,35375"
)
tg (CPTG
uid 3840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3841,0
va (VaSet
)
xt "64000,34500,67000,35500"
st "LONE_i"
blo "64000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 8
)
)
)
*150 (CptPort
uid 3834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,26625,63000,27375"
)
tg (CPTG
uid 3836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3837,0
va (VaSet
)
xt "64000,26500,66600,27500"
st "COM_i"
blo "64000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
)
)
)
*151 (CptPort
uid 3830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,5625,72750,6375"
)
tg (CPTG
uid 3832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3833,0
va (VaSet
)
xt "67700,5500,71000,6500"
st "XOFFRo"
ju 2
blo "71000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 20
)
)
)
*152 (CptPort
uid 3826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3827,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,2625,72750,3375"
)
tg (CPTG
uid 3828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3829,0
va (VaSet
)
xt "68000,2500,71000,3500"
st "XOFFRi"
ju 2
blo "71000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 13
)
)
)
*153 (CptPort
uid 3822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3823,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,2625,63000,3375"
)
tg (CPTG
uid 3824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3825,0
va (VaSet
)
xt "64000,2500,67200,3500"
st "XOFFLo"
blo "64000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 19
)
)
)
*154 (CptPort
uid 3818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,5625,63000,6375"
)
tg (CPTG
uid 3820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3821,0
va (VaSet
)
xt "64000,5500,66900,6500"
st "XOFFLi"
blo "64000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 12
)
)
)
*155 (CptPort
uid 3814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,1625,72750,2375"
)
tg (CPTG
uid 3816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3817,0
va (VaSet
)
xt "68300,1500,71000,2500"
st "DATRo"
ju 2
blo "71000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 18
)
)
)
*156 (CptPort
uid 3810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3811,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,4625,72750,5375"
)
tg (CPTG
uid 3812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3813,0
va (VaSet
)
xt "68600,4500,71000,5500"
st "DATRi"
ju 2
blo "71000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
)
)
)
*157 (CptPort
uid 3806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3807,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,4625,63000,5375"
)
tg (CPTG
uid 3808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3809,0
va (VaSet
)
xt "64000,4500,66600,5500"
st "DATLo"
blo "64000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 17
)
)
)
*158 (CptPort
uid 3802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,1625,63000,2375"
)
tg (CPTG
uid 3804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3805,0
va (VaSet
)
xt "64000,1500,66300,2500"
st "DATLi"
blo "64000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
)
)
)
*159 (CptPort
uid 3798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,10625,63000,11375"
)
tg (CPTG
uid 3800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3801,0
va (VaSet
)
xt "64000,10500,66300,11500"
st "RST_i"
blo "64000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_i"
t "std_logic"
o 10
)
)
)
*160 (CptPort
uid 3794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,9625,63000,10375"
)
tg (CPTG
uid 3796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3797,0
va (VaSet
)
xt "64000,9500,70400,10500"
st "powerUpRstb_i"
blo "64000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 16
)
)
)
*161 (CptPort
uid 3790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,46625,63000,47375"
)
tg (CPTG
uid 3792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3793,0
va (VaSet
)
xt "64000,46500,70000,47500"
st "DIN_i : (255:0)"
blo "64000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
)
)
)
*162 (CptPort
uid 3786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,40625,63000,41375"
)
tg (CPTG
uid 3788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3789,0
va (VaSet
)
xt "64000,40500,69800,41500"
st "padID_i : (4:0)"
blo "64000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 14
)
)
)
*163 (CptPort
uid 3782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,39625,63000,40375"
)
tg (CPTG
uid 3784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3785,0
va (VaSet
)
xt "64000,39500,67800,40500"
st "padTerm_i"
blo "64000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 15
)
)
)
*164 (CptPort
uid 3778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,14625,63000,15375"
)
tg (CPTG
uid 3780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3781,0
va (VaSet
)
xt "64000,14500,68000,15500"
st "FastCLK_i"
blo "64000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 7
)
)
)
*165 (CptPort
uid 3774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,12625,63000,13375"
)
tg (CPTG
uid 3776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3777,0
va (VaSet
)
xt "64000,12500,65900,13500"
st "BC_i"
blo "64000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
)
)
)
*166 (CptPort
uid 3770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,13625,63000,14375"
)
tg (CPTG
uid 3772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3773,0
va (VaSet
)
xt "64000,13500,66400,14500"
st "CLK_i"
blo "64000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
)
)
)
*167 (CptPort
uid 3766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,48625,72750,49375"
)
tg (CPTG
uid 3768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3769,0
va (VaSet
)
xt "65000,48500,71000,49500"
st "dataOutFC1_o"
ju 2
blo "71000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 21
)
)
)
*168 (CptPort
uid 3762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,49625,72750,50375"
)
tg (CPTG
uid 3764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3765,0
va (VaSet
)
xt "65000,49500,71000,50500"
st "dataOutFC2_o"
ju 2
blo "71000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 22
)
)
)
]
shape (Rectangle
uid 3753,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,1000,72000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 3754,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 3755,0
va (VaSet
font "helvetica,8,1"
)
xt "63850,19000,67450,20000"
st "abc_emu"
blo "63850,19800"
tm "BdLibraryNameMgr"
)
*170 (Text
uid 3756,0
va (VaSet
font "helvetica,8,1"
)
xt "63850,20000,69050,21000"
st "abc130_top"
blo "63850,20800"
tm "CptNameMgr"
)
*171 (Text
uid 3757,0
va (VaSet
font "helvetica,8,1"
)
xt "63850,21000,66350,22000"
st "Uabc2"
blo "63850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3758,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3759,0
text (MLText
uid 3760,0
va (VaSet
)
xt "45000,25000,45000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3761,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,49250,64750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*172 (SaComponent
uid 3856,0
optionalChildren [
*173 (CptPort
uid 3866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,35625,85000,36375"
)
tg (CPTG
uid 3868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3869,0
va (VaSet
)
xt "86000,35500,90100,36500"
st "RTHREE_i"
blo "86000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 11
)
)
)
*174 (CptPort
uid 3870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,27625,85000,28375"
)
tg (CPTG
uid 3872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3873,0
va (VaSet
)
xt "86000,27500,89600,28500"
st "LZERO_i"
blo "86000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
)
)
)
*175 (CptPort
uid 3874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,34625,85000,35375"
)
tg (CPTG
uid 3876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3877,0
va (VaSet
)
xt "86000,34500,89000,35500"
st "LONE_i"
blo "86000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 8
)
)
)
*176 (CptPort
uid 3878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,26625,85000,27375"
)
tg (CPTG
uid 3880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3881,0
va (VaSet
)
xt "86000,26500,88600,27500"
st "COM_i"
blo "86000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
)
)
)
*177 (CptPort
uid 3882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,5625,94750,6375"
)
tg (CPTG
uid 3884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3885,0
va (VaSet
)
xt "89700,5500,93000,6500"
st "XOFFRo"
ju 2
blo "93000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 20
)
)
)
*178 (CptPort
uid 3886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3887,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,2625,94750,3375"
)
tg (CPTG
uid 3888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3889,0
va (VaSet
)
xt "90000,2500,93000,3500"
st "XOFFRi"
ju 2
blo "93000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 13
)
)
)
*179 (CptPort
uid 3890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3891,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,2625,85000,3375"
)
tg (CPTG
uid 3892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3893,0
va (VaSet
)
xt "86000,2500,89200,3500"
st "XOFFLo"
blo "86000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 19
)
)
)
*180 (CptPort
uid 3894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,5625,85000,6375"
)
tg (CPTG
uid 3896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3897,0
va (VaSet
)
xt "86000,5500,88900,6500"
st "XOFFLi"
blo "86000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 12
)
)
)
*181 (CptPort
uid 3898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,1625,94750,2375"
)
tg (CPTG
uid 3900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3901,0
va (VaSet
)
xt "90300,1500,93000,2500"
st "DATRo"
ju 2
blo "93000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 18
)
)
)
*182 (CptPort
uid 3902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,4625,94750,5375"
)
tg (CPTG
uid 3904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3905,0
va (VaSet
)
xt "90600,4500,93000,5500"
st "DATRi"
ju 2
blo "93000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
)
)
)
*183 (CptPort
uid 3906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3907,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,4625,85000,5375"
)
tg (CPTG
uid 3908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3909,0
va (VaSet
)
xt "86000,4500,88600,5500"
st "DATLo"
blo "86000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 17
)
)
)
*184 (CptPort
uid 3910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,1625,85000,2375"
)
tg (CPTG
uid 3912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3913,0
va (VaSet
)
xt "86000,1500,88300,2500"
st "DATLi"
blo "86000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
)
)
)
*185 (CptPort
uid 3914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,10625,85000,11375"
)
tg (CPTG
uid 3916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3917,0
va (VaSet
)
xt "86000,10500,88300,11500"
st "RST_i"
blo "86000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_i"
t "std_logic"
o 10
)
)
)
*186 (CptPort
uid 3918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,9625,85000,10375"
)
tg (CPTG
uid 3920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3921,0
va (VaSet
)
xt "86000,9500,92400,10500"
st "powerUpRstb_i"
blo "86000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 16
)
)
)
*187 (CptPort
uid 3922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,46625,85000,47375"
)
tg (CPTG
uid 3924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3925,0
va (VaSet
)
xt "86000,46500,92000,47500"
st "DIN_i : (255:0)"
blo "86000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
)
)
)
*188 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,40625,85000,41375"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
)
xt "86000,40500,91800,41500"
st "padID_i : (4:0)"
blo "86000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 14
)
)
)
*189 (CptPort
uid 3930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,39625,85000,40375"
)
tg (CPTG
uid 3932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3933,0
va (VaSet
)
xt "86000,39500,89800,40500"
st "padTerm_i"
blo "86000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 15
)
)
)
*190 (CptPort
uid 3934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,14625,85000,15375"
)
tg (CPTG
uid 3936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3937,0
va (VaSet
)
xt "86000,14500,90000,15500"
st "FastCLK_i"
blo "86000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 7
)
)
)
*191 (CptPort
uid 3938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,12625,85000,13375"
)
tg (CPTG
uid 3940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3941,0
va (VaSet
)
xt "86000,12500,87900,13500"
st "BC_i"
blo "86000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
)
)
)
*192 (CptPort
uid 3942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,13625,85000,14375"
)
tg (CPTG
uid 3944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3945,0
va (VaSet
)
xt "86000,13500,88400,14500"
st "CLK_i"
blo "86000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
)
)
)
*193 (CptPort
uid 3946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,48625,94750,49375"
)
tg (CPTG
uid 3948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3949,0
va (VaSet
)
xt "87000,48500,93000,49500"
st "dataOutFC1_o"
ju 2
blo "93000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 21
)
)
)
*194 (CptPort
uid 3950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94000,49625,94750,50375"
)
tg (CPTG
uid 3952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3953,0
va (VaSet
)
xt "87000,49500,93000,50500"
st "dataOutFC2_o"
ju 2
blo "93000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 22
)
)
)
]
shape (Rectangle
uid 3857,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,1000,94000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 3858,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 3859,0
va (VaSet
font "helvetica,8,1"
)
xt "85850,19000,89450,20000"
st "abc_emu"
blo "85850,19800"
tm "BdLibraryNameMgr"
)
*196 (Text
uid 3860,0
va (VaSet
font "helvetica,8,1"
)
xt "85850,20000,91050,21000"
st "abc130_top"
blo "85850,20800"
tm "CptNameMgr"
)
*197 (Text
uid 3861,0
va (VaSet
font "helvetica,8,1"
)
xt "85850,21000,88350,22000"
st "Uabc3"
blo "85850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3862,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3863,0
text (MLText
uid 3864,0
va (VaSet
)
xt "67000,25000,67000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3865,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,49250,86750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*198 (SaComponent
uid 4044,0
optionalChildren [
*199 (CptPort
uid 4054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,35625,107000,36375"
)
tg (CPTG
uid 4056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4057,0
va (VaSet
)
xt "108000,35500,112100,36500"
st "RTHREE_i"
blo "108000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 11
)
)
)
*200 (CptPort
uid 4058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,27625,107000,28375"
)
tg (CPTG
uid 4060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4061,0
va (VaSet
)
xt "108000,27500,111600,28500"
st "LZERO_i"
blo "108000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
)
)
)
*201 (CptPort
uid 4062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,34625,107000,35375"
)
tg (CPTG
uid 4064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4065,0
va (VaSet
)
xt "108000,34500,111000,35500"
st "LONE_i"
blo "108000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 8
)
)
)
*202 (CptPort
uid 4066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,26625,107000,27375"
)
tg (CPTG
uid 4068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4069,0
va (VaSet
)
xt "108000,26500,110600,27500"
st "COM_i"
blo "108000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
)
)
)
*203 (CptPort
uid 4070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,5625,116750,6375"
)
tg (CPTG
uid 4072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4073,0
va (VaSet
)
xt "111700,5500,115000,6500"
st "XOFFRo"
ju 2
blo "115000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 20
)
)
)
*204 (CptPort
uid 4074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4075,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,2625,116750,3375"
)
tg (CPTG
uid 4076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4077,0
va (VaSet
)
xt "112000,2500,115000,3500"
st "XOFFRi"
ju 2
blo "115000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 13
)
)
)
*205 (CptPort
uid 4078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4079,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,2625,107000,3375"
)
tg (CPTG
uid 4080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4081,0
va (VaSet
)
xt "108000,2500,111200,3500"
st "XOFFLo"
blo "108000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 19
)
)
)
*206 (CptPort
uid 4082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,5625,107000,6375"
)
tg (CPTG
uid 4084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4085,0
va (VaSet
)
xt "108000,5500,110900,6500"
st "XOFFLi"
blo "108000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 12
)
)
)
*207 (CptPort
uid 4086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,1625,116750,2375"
)
tg (CPTG
uid 4088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4089,0
va (VaSet
)
xt "112300,1500,115000,2500"
st "DATRo"
ju 2
blo "115000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 18
)
)
)
*208 (CptPort
uid 4090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,4625,116750,5375"
)
tg (CPTG
uid 4092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4093,0
va (VaSet
)
xt "112600,4500,115000,5500"
st "DATRi"
ju 2
blo "115000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
)
)
)
*209 (CptPort
uid 4094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,4625,107000,5375"
)
tg (CPTG
uid 4096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4097,0
va (VaSet
)
xt "108000,4500,110600,5500"
st "DATLo"
blo "108000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 17
)
)
)
*210 (CptPort
uid 4098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,1625,107000,2375"
)
tg (CPTG
uid 4100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4101,0
va (VaSet
)
xt "108000,1500,110300,2500"
st "DATLi"
blo "108000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
)
)
)
*211 (CptPort
uid 4102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,10625,107000,11375"
)
tg (CPTG
uid 4104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4105,0
va (VaSet
)
xt "108000,10500,110300,11500"
st "RST_i"
blo "108000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_i"
t "std_logic"
o 10
)
)
)
*212 (CptPort
uid 4106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,9625,107000,10375"
)
tg (CPTG
uid 4108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4109,0
va (VaSet
)
xt "108000,9500,114400,10500"
st "powerUpRstb_i"
blo "108000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 16
)
)
)
*213 (CptPort
uid 4110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,46625,107000,47375"
)
tg (CPTG
uid 4112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4113,0
va (VaSet
)
xt "108000,46500,114000,47500"
st "DIN_i : (255:0)"
blo "108000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
)
)
)
*214 (CptPort
uid 4114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,40625,107000,41375"
)
tg (CPTG
uid 4116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4117,0
va (VaSet
)
xt "108000,40500,113800,41500"
st "padID_i : (4:0)"
blo "108000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 14
)
)
)
*215 (CptPort
uid 4118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,39625,107000,40375"
)
tg (CPTG
uid 4120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4121,0
va (VaSet
)
xt "108000,39500,111800,40500"
st "padTerm_i"
blo "108000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 15
)
)
)
*216 (CptPort
uid 4122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,14625,107000,15375"
)
tg (CPTG
uid 4124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4125,0
va (VaSet
)
xt "108000,14500,112000,15500"
st "FastCLK_i"
blo "108000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 7
)
)
)
*217 (CptPort
uid 4126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,12625,107000,13375"
)
tg (CPTG
uid 4128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4129,0
va (VaSet
)
xt "108000,12500,109900,13500"
st "BC_i"
blo "108000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
)
)
)
*218 (CptPort
uid 4130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,13625,107000,14375"
)
tg (CPTG
uid 4132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4133,0
va (VaSet
)
xt "108000,13500,110400,14500"
st "CLK_i"
blo "108000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
)
)
)
*219 (CptPort
uid 4134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,48625,116750,49375"
)
tg (CPTG
uid 4136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4137,0
va (VaSet
)
xt "109000,48500,115000,49500"
st "dataOutFC1_o"
ju 2
blo "115000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 21
)
)
)
*220 (CptPort
uid 4138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,49625,116750,50375"
)
tg (CPTG
uid 4140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4141,0
va (VaSet
)
xt "109000,49500,115000,50500"
st "dataOutFC2_o"
ju 2
blo "115000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 22
)
)
)
]
shape (Rectangle
uid 4045,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,1000,116000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 4046,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 4047,0
va (VaSet
font "helvetica,8,1"
)
xt "107850,19000,111450,20000"
st "abc_emu"
blo "107850,19800"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 4048,0
va (VaSet
font "helvetica,8,1"
)
xt "107850,20000,113050,21000"
st "abc130_top"
blo "107850,20800"
tm "CptNameMgr"
)
*223 (Text
uid 4049,0
va (VaSet
font "helvetica,8,1"
)
xt "107850,21000,110350,22000"
st "Uabc4"
blo "107850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4050,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4051,0
text (MLText
uid 4052,0
va (VaSet
)
xt "89000,25000,89000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4053,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,49250,108750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*224 (SaComponent
uid 4232,0
optionalChildren [
*225 (CptPort
uid 4242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,35625,129000,36375"
)
tg (CPTG
uid 4244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4245,0
va (VaSet
)
xt "130000,35500,134100,36500"
st "RTHREE_i"
blo "130000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 11
)
)
)
*226 (CptPort
uid 4246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,27625,129000,28375"
)
tg (CPTG
uid 4248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4249,0
va (VaSet
)
xt "130000,27500,133600,28500"
st "LZERO_i"
blo "130000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
)
)
)
*227 (CptPort
uid 4250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,34625,129000,35375"
)
tg (CPTG
uid 4252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4253,0
va (VaSet
)
xt "130000,34500,133000,35500"
st "LONE_i"
blo "130000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 8
)
)
)
*228 (CptPort
uid 4254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,26625,129000,27375"
)
tg (CPTG
uid 4256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4257,0
va (VaSet
)
xt "130000,26500,132600,27500"
st "COM_i"
blo "130000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
)
)
)
*229 (CptPort
uid 4258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,5625,138750,6375"
)
tg (CPTG
uid 4260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4261,0
va (VaSet
)
xt "133700,5500,137000,6500"
st "XOFFRo"
ju 2
blo "137000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 20
)
)
)
*230 (CptPort
uid 4262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4263,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,2625,138750,3375"
)
tg (CPTG
uid 4264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4265,0
va (VaSet
)
xt "134000,2500,137000,3500"
st "XOFFRi"
ju 2
blo "137000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 13
)
)
)
*231 (CptPort
uid 4266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,2625,129000,3375"
)
tg (CPTG
uid 4268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4269,0
va (VaSet
)
xt "130000,2500,133200,3500"
st "XOFFLo"
blo "130000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 19
)
)
)
*232 (CptPort
uid 4270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,5625,129000,6375"
)
tg (CPTG
uid 4272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4273,0
va (VaSet
)
xt "130000,5500,132900,6500"
st "XOFFLi"
blo "130000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 12
)
)
)
*233 (CptPort
uid 4274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,1625,138750,2375"
)
tg (CPTG
uid 4276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4277,0
va (VaSet
)
xt "134300,1500,137000,2500"
st "DATRo"
ju 2
blo "137000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 18
)
)
)
*234 (CptPort
uid 4278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4279,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,4625,138750,5375"
)
tg (CPTG
uid 4280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4281,0
va (VaSet
)
xt "134600,4500,137000,5500"
st "DATRi"
ju 2
blo "137000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
)
)
)
*235 (CptPort
uid 4282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4283,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,4625,129000,5375"
)
tg (CPTG
uid 4284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4285,0
va (VaSet
)
xt "130000,4500,132600,5500"
st "DATLo"
blo "130000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 17
)
)
)
*236 (CptPort
uid 4286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,1625,129000,2375"
)
tg (CPTG
uid 4288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4289,0
va (VaSet
)
xt "130000,1500,132300,2500"
st "DATLi"
blo "130000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
)
)
)
*237 (CptPort
uid 4290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,10625,129000,11375"
)
tg (CPTG
uid 4292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4293,0
va (VaSet
)
xt "130000,10500,132300,11500"
st "RST_i"
blo "130000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_i"
t "std_logic"
o 10
)
)
)
*238 (CptPort
uid 4294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,9625,129000,10375"
)
tg (CPTG
uid 4296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4297,0
va (VaSet
)
xt "130000,9500,136400,10500"
st "powerUpRstb_i"
blo "130000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 16
)
)
)
*239 (CptPort
uid 4298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,46625,129000,47375"
)
tg (CPTG
uid 4300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4301,0
va (VaSet
)
xt "130000,46500,136000,47500"
st "DIN_i : (255:0)"
blo "130000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
)
)
)
*240 (CptPort
uid 4302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,40625,129000,41375"
)
tg (CPTG
uid 4304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4305,0
va (VaSet
)
xt "130000,40500,135800,41500"
st "padID_i : (4:0)"
blo "130000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 14
)
)
)
*241 (CptPort
uid 4306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,39625,129000,40375"
)
tg (CPTG
uid 4308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4309,0
va (VaSet
)
xt "130000,39500,133800,40500"
st "padTerm_i"
blo "130000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 15
)
)
)
*242 (CptPort
uid 4310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,14625,129000,15375"
)
tg (CPTG
uid 4312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4313,0
va (VaSet
)
xt "130000,14500,134000,15500"
st "FastCLK_i"
blo "130000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 7
)
)
)
*243 (CptPort
uid 4314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,12625,129000,13375"
)
tg (CPTG
uid 4316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4317,0
va (VaSet
)
xt "130000,12500,131900,13500"
st "BC_i"
blo "130000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
)
)
)
*244 (CptPort
uid 4318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,13625,129000,14375"
)
tg (CPTG
uid 4320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4321,0
va (VaSet
)
xt "130000,13500,132400,14500"
st "CLK_i"
blo "130000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
)
)
)
*245 (CptPort
uid 4322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,48625,138750,49375"
)
tg (CPTG
uid 4324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4325,0
va (VaSet
)
xt "131000,48500,137000,49500"
st "dataOutFC1_o"
ju 2
blo "137000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 21
)
)
)
*246 (CptPort
uid 4326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,49625,138750,50375"
)
tg (CPTG
uid 4328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4329,0
va (VaSet
)
xt "131000,49500,137000,50500"
st "dataOutFC2_o"
ju 2
blo "137000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 22
)
)
)
]
shape (Rectangle
uid 4233,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,1000,138000,51000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 4234,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 4235,0
va (VaSet
font "helvetica,8,1"
)
xt "129850,19000,133450,20000"
st "abc_emu"
blo "129850,19800"
tm "BdLibraryNameMgr"
)
*248 (Text
uid 4236,0
va (VaSet
font "helvetica,8,1"
)
xt "129850,20000,135050,21000"
st "abc130_top"
blo "129850,20800"
tm "CptNameMgr"
)
*249 (Text
uid 4237,0
va (VaSet
font "helvetica,8,1"
)
xt "129850,21000,132350,22000"
st "Uabc5"
blo "129850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4238,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4239,0
text (MLText
uid 4240,0
va (VaSet
)
xt "111000,25000,111000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4241,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "129250,49250,130750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*250 (Net
uid 4420,0
decl (Decl
n "DAT23"
t "std_logic"
o 1
suid 132,0
)
declText (MLText
uid 4421,0
va (VaSet
isHidden 1
)
)
)
*251 (Net
uid 4422,0
decl (Decl
n "DAT34"
t "std_logic"
o 1
suid 133,0
)
declText (MLText
uid 4423,0
va (VaSet
isHidden 1
)
)
)
*252 (Net
uid 4430,0
decl (Decl
n "DAT45"
t "std_logic"
o 1
suid 134,0
)
declText (MLText
uid 4431,0
va (VaSet
isHidden 1
)
)
)
*253 (Net
uid 4432,0
decl (Decl
n "DAT32"
t "std_logic"
o 2
suid 135,0
)
declText (MLText
uid 4433,0
va (VaSet
isHidden 1
)
)
)
*254 (Net
uid 4434,0
decl (Decl
n "DAT43"
t "std_logic"
o 2
suid 136,0
)
declText (MLText
uid 4435,0
va (VaSet
isHidden 1
)
)
)
*255 (Net
uid 4436,0
decl (Decl
n "DAT54"
t "std_logic"
o 2
suid 137,0
)
declText (MLText
uid 4437,0
va (VaSet
isHidden 1
)
)
)
*256 (Net
uid 4438,0
decl (Decl
n "XOFF32"
t "std_logic"
o 6
suid 138,0
)
declText (MLText
uid 4439,0
va (VaSet
isHidden 1
)
)
)
*257 (Net
uid 4440,0
decl (Decl
n "XOFF43"
t "std_logic"
o 6
suid 139,0
)
declText (MLText
uid 4441,0
va (VaSet
isHidden 1
)
)
)
*258 (Net
uid 4454,0
decl (Decl
n "XOFF54"
t "std_logic"
o 6
suid 140,0
)
declText (MLText
uid 4455,0
va (VaSet
isHidden 1
)
)
)
*259 (Net
uid 4456,0
decl (Decl
n "XOFF45"
t "std_logic"
o 5
suid 141,0
)
declText (MLText
uid 4457,0
va (VaSet
isHidden 1
)
)
)
*260 (Net
uid 4458,0
decl (Decl
n "XOFF34"
t "std_logic"
o 5
suid 142,0
)
declText (MLText
uid 4459,0
va (VaSet
isHidden 1
)
)
)
*261 (Net
uid 4460,0
decl (Decl
n "XOFF23"
t "std_logic"
o 5
suid 143,0
)
declText (MLText
uid 4461,0
va (VaSet
isHidden 1
)
)
)
*262 (Net
uid 4502,0
lang 11
decl (Decl
n "abc_padID4"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 148,0
)
declText (MLText
uid 4503,0
va (VaSet
isHidden 1
)
)
)
*263 (Net
uid 4504,0
lang 11
decl (Decl
n "abc_padID5"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 149,0
)
declText (MLText
uid 4505,0
va (VaSet
isHidden 1
)
)
)
*264 (Net
uid 4506,0
lang 11
decl (Decl
n "abc_padID3"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 150,0
)
declText (MLText
uid 4507,0
va (VaSet
isHidden 1
)
)
)
*265 (Net
uid 5065,0
decl (Decl
n "abc_DATR"
t "std_logic"
o 10
suid 153,0
)
declText (MLText
uid 5066,0
va (VaSet
isHidden 1
)
)
)
*266 (Net
uid 5067,0
decl (Decl
n "abc_DATL"
t "std_logic"
o 9
suid 154,0
)
declText (MLText
uid 5068,0
va (VaSet
isHidden 1
)
)
)
*267 (Net
uid 5125,0
lang 11
decl (Decl
n "abc_DIN2"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 155,0
)
declText (MLText
uid 5126,0
va (VaSet
isHidden 1
)
)
)
*268 (Net
uid 5127,0
lang 11
decl (Decl
n "abc_DIN3"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 156,0
)
declText (MLText
uid 5128,0
va (VaSet
isHidden 1
)
)
)
*269 (Net
uid 5129,0
lang 11
decl (Decl
n "abc_DIN4"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 157,0
)
declText (MLText
uid 5130,0
va (VaSet
isHidden 1
)
)
)
*270 (Net
uid 5131,0
lang 11
decl (Decl
n "abc_DIN5"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 158,0
)
declText (MLText
uid 5132,0
va (VaSet
isHidden 1
)
)
)
*271 (SaComponent
uid 5141,0
optionalChildren [
*272 (CptPort
uid 5151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,119625,124000,120375"
)
tg (CPTG
uid 5153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5154,0
va (VaSet
)
xt "125000,119500,126000,120500"
st "clk"
blo "125000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*273 (CptPort
uid 5155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,123625,140750,124375"
)
tg (CPTG
uid 5157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5158,0
va (VaSet
)
xt "128200,123500,139000,124500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "139000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
)
)
)
*274 (CptPort
uid 5159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,120625,124000,121375"
)
tg (CPTG
uid 5161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5162,0
va (VaSet
)
xt "125000,120500,126000,121500"
st "rst"
blo "125000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*275 (CptPort
uid 5163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,123625,124000,124375"
)
tg (CPTG
uid 5165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5166,0
va (VaSet
)
xt "125000,123500,126800,124500"
st "ser_i"
blo "125000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 5142,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,119000,140000,127000"
)
oxt "15000,18000,31000,26000"
ttg (MlTextGroup
uid 5143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 5144,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,119000,132450,120000"
st "utils"
blo "130750,119800"
tm "BdLibraryNameMgr"
)
*277 (Text
uid 5145,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,120000,135250,121000"
st "deser_msg"
blo "130750,120800"
tm "CptNameMgr"
)
*278 (Text
uid 5146,0
va (VaSet
font "helvetica,8,1"
)
xt "130750,121000,136350,122000"
st "Udesermsg3"
blo "130750,121800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5148,0
text (MLText
uid 5149,0
va (VaSet
)
xt "125000,117000,136200,119000"
st "LEN       = 12    ( integer )  
HEXDIGITS = 4     ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 5150,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,125250,125750,126750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*279 (Net
uid 5201,0
decl (Decl
n "hex_r3s"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 159,0
)
declText (MLText
uid 5202,0
va (VaSet
isHidden 1
)
)
)
*280 (MWC
uid 5222,0
optionalChildren [
*281 (CptPort
uid 5205,0
optionalChildren [
*282 (Line
uid 5209,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155000,126000,156000,126000"
pts [
"155000,126000"
"156000,126000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "154250,125625,155000,126375"
)
tg (CPTG
uid 5207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5208,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "152000,125500,153500,126400"
st "din"
blo "152000,126200"
)
s (Text
uid 5231,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "152000,126400,152000,126400"
blo "152000,126400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 downto 0)"
o 26
suid 1,0
)
)
)
*283 (CptPort
uid 5210,0
optionalChildren [
*284 (Line
uid 5214,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159000,126000,160000,126000"
pts [
"160000,126000"
"159000,126000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5211,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "160000,125625,160750,126375"
)
tg (CPTG
uid 5212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5213,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "161000,125500,163000,126400"
st "dout"
ju 2
blo "163000,126200"
)
s (Text
uid 5232,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "163000,126400,163000,126400"
ju 2
blo "163000,126400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 2,0
)
)
)
*285 (Grouping
uid 5215,0
optionalChildren [
*286 (CommentGraphic
uid 5217,0
shape (CustomPolygon
pts [
"156000,124000"
"159000,126000"
"156000,128000"
"156000,124000"
]
uid 5218,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "156000,124000,159000,128000"
)
oxt "7000,6000,10000,10000"
)
*287 (CommentText
uid 5219,0
shape (Rectangle
uid 5220,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "156000,125000,158250,127000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 5221,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "156125,125550,158125,126450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 5216,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "156000,124000,159000,128000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 5223,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "155000,124000,160000,128000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 5224,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*288 (Text
uid 5225,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,126200,162850,127100"
st "moduleware"
blo "157350,126900"
)
*289 (Text
uid 5226,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,127100,159350,128000"
st "buff"
blo "157350,127800"
)
*290 (Text
uid 5227,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,127100,158850,128000"
st "U_0"
blo "157350,127800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5228,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5229,0
text (MLText
uid 5230,0
va (VaSet
font "courier,8,0"
)
xt "152000,105300,152000,105300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*291 (Net
uid 5249,0
decl (Decl
n "r3s_l0id"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 161,0
)
declText (MLText
uid 5250,0
va (VaSet
isHidden 1
)
)
)
*292 (MWC
uid 5251,0
optionalChildren [
*293 (CptPort
uid 5260,0
optionalChildren [
*294 (Line
uid 5265,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155000,115000,156000,115000"
pts [
"155000,115000"
"156000,115000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5261,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "154250,114625,155000,115375"
)
tg (CPTG
uid 5262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5263,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "152000,114500,153500,115400"
st "din"
blo "152000,115200"
)
s (Text
uid 5264,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "152000,115400,152000,115400"
blo "152000,115400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 downto 0)"
o 26
)
)
)
*295 (CptPort
uid 5266,0
optionalChildren [
*296 (Line
uid 5271,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "159000,115000,160000,115000"
pts [
"160000,115000"
"159000,115000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5267,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "160000,114625,160750,115375"
)
tg (CPTG
uid 5268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5269,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "161000,114500,163000,115400"
st "dout"
ju 2
blo "163000,115200"
)
s (Text
uid 5270,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "163000,115400,163000,115400"
ju 2
blo "163000,115400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
o 52
)
)
)
*297 (Grouping
uid 5272,0
optionalChildren [
*298 (CommentGraphic
uid 5274,0
shape (CustomPolygon
pts [
"156000,113000"
"159000,115000"
"156000,117000"
"156000,113000"
]
uid 5275,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "156000,113000,159000,117000"
)
oxt "7000,6000,10000,10000"
)
*299 (CommentText
uid 5276,0
shape (Rectangle
uid 5277,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "156000,114000,158250,116000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 5278,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "156125,114550,158125,115450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 5273,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "156000,113000,159000,117000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 5252,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "155000,113000,160000,117000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 5253,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 5254,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,115200,162850,116100"
st "moduleware"
blo "157350,115900"
)
*301 (Text
uid 5255,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,116100,159350,117000"
st "buff"
blo "157350,116800"
)
*302 (Text
uid 5256,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "157350,116100,158850,117000"
st "U_1"
blo "157350,116800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5257,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5258,0
text (MLText
uid 5259,0
va (VaSet
font "courier,8,0"
)
xt "152000,94300,152000,94300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*303 (Net
uid 5291,0
decl (Decl
n "l1_l0id"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 162,0
)
declText (MLText
uid 5292,0
va (VaSet
isHidden 1
)
)
)
*304 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "115000,70000,126250,70000"
pts [
"115000,70000"
"126250,70000"
]
)
end &70
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
)
xt "116000,69000,120000,70000"
st "abc_DATR"
blo "116000,69800"
tm "WireNameMgr"
)
)
on &265
)
*305 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "19750,13000,40250,13000"
pts [
"19750,13000"
"40250,13000"
]
)
start &39
end &5
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "21000,12000,24000,13000"
st "abc_BC"
blo "21000,12800"
tm "WireNameMgr"
)
)
on &59
)
*306 (Wire
uid 873,0
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "19750,14000,40250,14000"
pts [
"19750,14000"
"40250,14000"
]
)
start &40
end &4
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
)
xt "21000,13000,24500,14000"
st "abc_CLK"
blo "21000,13800"
tm "WireNameMgr"
)
)
on &60
)
*307 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,67000,42000,67000"
pts [
"32750,67000"
"42000,67000"
]
)
start &134
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "35000,66000,38700,67000"
st "abc_DIN1"
blo "35000,66800"
tm "WireNameMgr"
)
)
on &143
)
*308 (Wire
uid 905,0
shape (OrthoPolyLine
uid 906,0
va (VaSet
vasetType 3
)
xt "19750,15000,29000,15000"
pts [
"19750,15000"
"29000,15000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
)
xt "21000,14000,26600,15000"
st "abc_FastCLK"
blo "21000,14800"
tm "WireNameMgr"
)
)
on &61
)
*309 (Wire
uid 921,0
shape (OrthoPolyLine
uid 922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,41000,40250,41000"
pts [
"19750,41000"
"40250,41000"
]
)
start &51
end &8
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 926,0
va (VaSet
)
xt "21000,40000,26000,41000"
st "abc_padID1"
blo "21000,40800"
tm "WireNameMgr"
)
)
on &145
)
*310 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "19750,40000,40250,40000"
pts [
"19750,40000"
"40250,40000"
]
)
start &44
end &7
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "21000,39000,26400,40000"
st "abc_padTerm"
blo "21000,39800"
tm "WireNameMgr"
)
)
on &62
)
*311 (Wire
uid 937,0
shape (OrthoPolyLine
uid 938,0
va (VaSet
vasetType 3
)
xt "19750,10000,40250,10000"
pts [
"19750,10000"
"40250,10000"
]
)
start &45
end &10
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "21000,9000,28500,10000"
st "abc_powerUpRstb"
blo "21000,9800"
tm "WireNameMgr"
)
)
on &63
)
*312 (Wire
uid 945,0
shape (OrthoPolyLine
uid 946,0
va (VaSet
vasetType 3
)
xt "19750,11000,40250,11000"
pts [
"19750,11000"
"40250,11000"
]
)
start &46
end &11
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
)
xt "21000,10000,24400,11000"
st "abc_RST"
blo "21000,10800"
tm "WireNameMgr"
)
)
on &64
)
*313 (Wire
uid 1161,0
shape (OrthoPolyLine
uid 1162,0
va (VaSet
vasetType 3
)
xt "19750,28000,40250,28000"
pts [
"19750,28000"
"40250,28000"
]
)
start &48
end &22
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "21000,27000,21700,28000"
st "l0"
blo "21000,27800"
tm "WireNameMgr"
)
)
on &66
)
*314 (Wire
uid 1169,0
shape (OrthoPolyLine
uid 1170,0
va (VaSet
vasetType 3
)
xt "19750,27000,40250,27000"
pts [
"19750,27000"
"40250,27000"
]
)
start &47
end &20
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1174,0
va (VaSet
)
xt "21000,26000,22500,27000"
st "com"
blo "21000,26800"
tm "WireNameMgr"
)
)
on &65
)
*315 (Wire
uid 1211,0
shape (OrthoPolyLine
uid 1212,0
va (VaSet
vasetType 3
)
xt "19750,36000,40250,36000"
pts [
"19750,36000"
"40250,36000"
]
)
start &50
end &23
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1218,0
va (VaSet
)
xt "21000,35000,22200,36000"
st "r3s"
blo "21000,35800"
tm "WireNameMgr"
)
)
on &68
)
*316 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
)
xt "19750,35000,40250,35000"
pts [
"19750,35000"
"40250,35000"
]
)
start &49
end &21
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1226,0
va (VaSet
)
xt "21000,34000,21700,35000"
st "l1"
blo "21000,34800"
tm "WireNameMgr"
)
)
on &67
)
*317 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
)
xt "121000,66000,126250,66000"
pts [
"121000,66000"
"126250,66000"
]
)
end &74
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
)
xt "122000,65000,125500,66000"
st "abc_CLK"
blo "122000,65800"
tm "WireNameMgr"
)
)
on &60
)
*318 (Wire
uid 1367,0
shape (OrthoPolyLine
uid 1368,0
va (VaSet
vasetType 3
)
xt "121000,67000,126250,67000"
pts [
"121000,67000"
"126250,67000"
]
)
end &75
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1372,0
va (VaSet
)
xt "122000,66000,125400,67000"
st "abc_RST"
blo "122000,66800"
tm "WireNameMgr"
)
)
on &64
)
*319 (Wire
uid 1375,0
shape (OrthoPolyLine
uid 1376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,69000,150000,69000"
pts [
"140750,69000"
"150000,69000"
]
)
start &71
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1380,0
va (VaSet
)
xt "142000,68000,145700,69000"
st "rx_packet"
blo "142000,68800"
tm "WireNameMgr"
)
)
on &83
)
*320 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
)
xt "140750,70000,150000,70000"
pts [
"140750,70000"
"150000,70000"
]
)
start &72
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
)
xt "142000,69000,147300,70000"
st "rx_pkt_valid"
blo "142000,69800"
tm "WireNameMgr"
)
)
on &84
)
*321 (Wire
uid 1391,0
shape (OrthoPolyLine
uid 1392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,72000,150000,72000"
pts [
"140750,72000"
"150000,72000"
]
)
start &73
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
)
xt "142000,71000,146900,72000"
st "rx_pkt_a13"
blo "142000,71800"
tm "WireNameMgr"
)
)
on &85
)
*322 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,76000,150000,76000"
pts [
"140750,76000"
"150000,76000"
]
)
start &76
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1424,0
va (VaSet
)
xt "142000,75000,147800,76000"
st "datawd_l11bc"
blo "142000,75800"
tm "WireNameMgr"
)
)
on &86
)
*323 (Wire
uid 1427,0
shape (OrthoPolyLine
uid 1428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,80000,150000,80000"
pts [
"140750,80000"
"150000,80000"
]
)
start &77
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1432,0
va (VaSet
)
xt "142000,79000,147900,80000"
st "datawd_reg32"
blo "142000,79800"
tm "WireNameMgr"
)
)
on &87
)
*324 (Wire
uid 1463,0
shape (OrthoPolyLine
uid 1464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,77000,150000,77000"
pts [
"140750,77000"
"150000,77000"
]
)
start &78
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1468,0
va (VaSet
)
xt "142000,76000,147800,77000"
st "datawd_l13bc"
blo "142000,76800"
tm "WireNameMgr"
)
)
on &88
)
*325 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,78000,149000,78000"
pts [
"140750,78000"
"149000,78000"
]
)
start &79
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1548,0
va (VaSet
)
xt "142000,77000,146000,78000"
st "datawd_r3"
blo "142000,77800"
tm "WireNameMgr"
)
)
on &89
)
*326 (Wire
uid 1928,0
shape (OrthoPolyLine
uid 1929,0
va (VaSet
vasetType 3
)
xt "69750,92000,73000,92000"
pts [
"69750,92000"
"73000,92000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1933,0
va (VaSet
)
xt "71000,91000,72100,92000"
st "LO"
blo "71000,91800"
tm "WireNameMgr"
)
)
on &90
)
*327 (Wire
uid 1934,0
shape (OrthoPolyLine
uid 1935,0
va (VaSet
vasetType 3
)
xt "69750,91000,73000,91000"
pts [
"69750,91000"
"73000,91000"
]
)
start &92
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1939,0
va (VaSet
)
xt "71000,90000,71800,91000"
st "HI"
blo "71000,90800"
tm "WireNameMgr"
)
)
on &97
)
*328 (Wire
uid 1962,0
shape (OrthoPolyLine
uid 1963,0
va (VaSet
vasetType 3
)
xt "35000,6000,40250,6000"
pts [
"35000,6000"
"40250,6000"
]
)
end &16
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1967,0
va (VaSet
)
xt "36000,5000,37100,6000"
st "LO"
blo "36000,5800"
tm "WireNameMgr"
)
)
on &90
)
*329 (Wire
uid 2059,0
shape (OrthoPolyLine
uid 2060,0
va (VaSet
vasetType 3
)
xt "115000,88000,123250,88000"
pts [
"115000,88000"
"123250,88000"
]
)
end &120
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2066,0
va (VaSet
)
xt "116000,87000,119400,88000"
st "abc_RST"
blo "116000,87800"
tm "WireNameMgr"
)
)
on &64
)
*330 (Wire
uid 2067,0
shape (OrthoPolyLine
uid 2068,0
va (VaSet
vasetType 3
)
xt "115000,91000,123250,91000"
pts [
"115000,91000"
"123250,91000"
]
)
end &121
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
)
xt "116000,90000,117500,91000"
st "com"
blo "116000,90800"
tm "WireNameMgr"
)
)
on &65
)
*331 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
)
xt "115000,87000,123250,87000"
pts [
"115000,87000"
"123250,87000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2082,0
va (VaSet
)
xt "116000,86000,119000,87000"
st "abc_BC"
blo "116000,86800"
tm "WireNameMgr"
)
)
on &59
)
*332 (Wire
uid 2085,0
shape (OrthoPolyLine
uid 2086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,91000,152000,91000"
pts [
"140750,91000"
"152000,91000"
]
)
start &119
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2090,0
va (VaSet
)
xt "142000,90000,151000,91000"
st "hex_com_long : (63:0)"
blo "142000,90800"
tm "WireNameMgr"
)
)
on &98
)
*333 (Wire
uid 2121,0
shape (OrthoPolyLine
uid 2122,0
va (VaSet
vasetType 3
)
xt "115000,98000,123250,98000"
pts [
"115000,98000"
"123250,98000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2126,0
va (VaSet
)
xt "116000,97000,119000,98000"
st "abc_BC"
blo "116000,97800"
tm "WireNameMgr"
)
)
on &59
)
*334 (Wire
uid 2127,0
shape (OrthoPolyLine
uid 2128,0
va (VaSet
vasetType 3
)
xt "115000,99000,123250,99000"
pts [
"115000,99000"
"123250,99000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2132,0
va (VaSet
)
xt "116000,98000,119400,99000"
st "abc_RST"
blo "116000,98800"
tm "WireNameMgr"
)
)
on &64
)
*335 (Wire
uid 2133,0
shape (OrthoPolyLine
uid 2134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,102000,152000,102000"
pts [
"140750,102000"
"152000,102000"
]
)
start &103
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2138,0
va (VaSet
)
xt "142000,101000,150800,102000"
st "hex_com_short : (7:0)"
blo "142000,101800"
tm "WireNameMgr"
)
)
on &99
)
*336 (Wire
uid 2139,0
shape (OrthoPolyLine
uid 2140,0
va (VaSet
vasetType 3
)
xt "115000,102000,123250,102000"
pts [
"115000,102000"
"123250,102000"
]
)
end &105
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2144,0
va (VaSet
)
xt "116000,101000,117500,102000"
st "com"
blo "116000,101800"
tm "WireNameMgr"
)
)
on &65
)
*337 (Wire
uid 2179,0
shape (OrthoPolyLine
uid 2180,0
va (VaSet
vasetType 3
)
xt "115000,113000,123250,113000"
pts [
"115000,113000"
"123250,113000"
]
)
end &113
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2184,0
va (VaSet
)
xt "116000,112000,116700,113000"
st "l1"
blo "116000,112800"
tm "WireNameMgr"
)
)
on &67
)
*338 (Wire
uid 2185,0
shape (OrthoPolyLine
uid 2186,0
va (VaSet
vasetType 3
)
xt "115000,110000,123250,110000"
pts [
"115000,110000"
"123250,110000"
]
)
end &112
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2190,0
va (VaSet
)
xt "116000,109000,119400,110000"
st "abc_RST"
blo "116000,109800"
tm "WireNameMgr"
)
)
on &64
)
*339 (Wire
uid 2191,0
shape (OrthoPolyLine
uid 2192,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,113000,152000,113000"
pts [
"140750,113000"
"152000,113000"
]
)
start &111
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2196,0
va (VaSet
)
xt "142000,112000,148000,113000"
st "hex_l1 : (15:0)"
blo "142000,112800"
tm "WireNameMgr"
)
)
on &100
)
*340 (Wire
uid 2197,0
shape (OrthoPolyLine
uid 2198,0
va (VaSet
vasetType 3
)
xt "115000,109000,123250,109000"
pts [
"115000,109000"
"123250,109000"
]
)
end &110
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2202,0
va (VaSet
)
xt "116000,108000,119000,109000"
st "abc_BC"
blo "116000,108800"
tm "WireNameMgr"
)
)
on &59
)
*341 (Wire
uid 2288,0
shape (OrthoPolyLine
uid 2289,0
va (VaSet
vasetType 3
)
xt "34000,15000,40250,15000"
pts [
"34000,15000"
"40250,15000"
]
)
end &6
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2293,0
va (VaSet
)
xt "35000,14000,36100,15000"
st "LO"
blo "35000,14800"
tm "WireNameMgr"
)
)
on &90
)
*342 (Wire
uid 2571,0
shape (OrthoPolyLine
uid 2572,0
va (VaSet
vasetType 3
)
xt "4000,67000,12250,67000"
pts [
"4000,67000"
"12250,67000"
]
)
end &132
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
)
xt "5000,66000,5700,67000"
st "l0"
blo "5000,66800"
tm "WireNameMgr"
)
)
on &66
)
*343 (Wire
uid 2579,0
optionalChildren [
*344 (BdJunction
uid 5994,0
ps "OnConnectorStrategy"
shape (Circle
uid 5995,0
va (VaSet
vasetType 1
)
xt "9600,62600,10400,63400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2580,0
va (VaSet
vasetType 3
)
xt "4000,63000,12250,63000"
pts [
"4000,63000"
"12250,63000"
]
)
end &130
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2586,0
va (VaSet
)
xt "5000,62000,8000,63000"
st "abc_BC"
blo "5000,62800"
tm "WireNameMgr"
)
)
on &59
)
*345 (Wire
uid 2587,0
shape (OrthoPolyLine
uid 2588,0
va (VaSet
vasetType 3
)
xt "4000,64000,12250,64000"
pts [
"4000,64000"
"12250,64000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2594,0
va (VaSet
)
xt "5000,63000,8400,64000"
st "abc_RST"
blo "5000,63800"
tm "WireNameMgr"
)
)
on &64
)
*346 (Wire
uid 2980,0
shape (OrthoPolyLine
uid 2981,0
va (VaSet
vasetType 3
)
xt "4000,65000,12250,65000"
pts [
"4000,65000"
"12250,65000"
]
)
end &131
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2987,0
va (VaSet
)
xt "5000,64000,8500,65000"
st "abc_CLK"
blo "5000,64800"
tm "WireNameMgr"
)
)
on &60
)
*347 (Wire
uid 3195,0
shape (OrthoPolyLine
uid 3196,0
va (VaSet
vasetType 3
)
xt "56000,15000,62250,15000"
pts [
"56000,15000"
"62250,15000"
]
)
end &164
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3200,0
va (VaSet
)
xt "57000,14000,58100,15000"
st "LO"
blo "57000,14800"
tm "WireNameMgr"
)
)
on &90
)
*348 (Wire
uid 3201,0
shape (OrthoPolyLine
uid 3202,0
va (VaSet
vasetType 3
)
xt "51750,13000,62250,13000"
pts [
"51750,13000"
"62250,13000"
]
)
end &165
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3206,0
va (VaSet
)
xt "53000,12000,56000,13000"
st "abc_BC"
blo "53000,12800"
tm "WireNameMgr"
)
)
on &59
)
*349 (Wire
uid 3207,0
shape (OrthoPolyLine
uid 3208,0
va (VaSet
vasetType 3
)
xt "51750,36000,62250,36000"
pts [
"51750,36000"
"62250,36000"
]
)
end &147
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3212,0
va (VaSet
)
xt "53000,35000,54200,36000"
st "r3s"
blo "53000,35800"
tm "WireNameMgr"
)
)
on &68
)
*350 (Wire
uid 3219,0
shape (OrthoPolyLine
uid 3220,0
va (VaSet
vasetType 3
)
xt "51750,35000,62250,35000"
pts [
"51750,35000"
"62250,35000"
]
)
end &149
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3224,0
va (VaSet
)
xt "53000,34000,53700,35000"
st "l1"
blo "53000,34800"
tm "WireNameMgr"
)
)
on &67
)
*351 (Wire
uid 3231,0
shape (OrthoPolyLine
uid 3232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51750,41000,62250,41000"
pts [
"51750,41000"
"62250,41000"
]
)
end &162
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3236,0
va (VaSet
)
xt "53000,40000,58000,41000"
st "abc_padID2"
blo "53000,40800"
tm "WireNameMgr"
)
)
on &144
)
*352 (Wire
uid 3237,0
shape (OrthoPolyLine
uid 3238,0
va (VaSet
vasetType 3
)
xt "51750,27000,62250,27000"
pts [
"51750,27000"
"62250,27000"
]
)
end &150
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3242,0
va (VaSet
)
xt "53000,26000,54500,27000"
st "com"
blo "53000,26800"
tm "WireNameMgr"
)
)
on &65
)
*353 (Wire
uid 3243,0
shape (OrthoPolyLine
uid 3244,0
va (VaSet
vasetType 3
)
xt "51750,11000,62250,11000"
pts [
"51750,11000"
"62250,11000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3248,0
va (VaSet
)
xt "53000,10000,56400,11000"
st "abc_RST"
blo "53000,10800"
tm "WireNameMgr"
)
)
on &64
)
*354 (Wire
uid 3255,0
shape (OrthoPolyLine
uid 3256,0
va (VaSet
vasetType 3
)
xt "51750,40000,62250,40000"
pts [
"51750,40000"
"62250,40000"
]
)
end &163
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3260,0
va (VaSet
)
xt "53000,39000,58400,40000"
st "abc_padTerm"
blo "53000,39800"
tm "WireNameMgr"
)
)
on &62
)
*355 (Wire
uid 3267,0
shape (OrthoPolyLine
uid 3268,0
va (VaSet
vasetType 3
)
xt "51750,28000,62250,28000"
pts [
"51750,28000"
"62250,28000"
]
)
end &148
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3272,0
va (VaSet
)
xt "53000,27000,53700,28000"
st "l0"
blo "53000,27800"
tm "WireNameMgr"
)
)
on &66
)
*356 (Wire
uid 3273,0
shape (OrthoPolyLine
uid 3274,0
va (VaSet
vasetType 3
)
xt "51750,10000,62250,10000"
pts [
"51750,10000"
"62250,10000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "53000,9000,60500,10000"
st "abc_powerUpRstb"
blo "53000,9800"
tm "WireNameMgr"
)
)
on &63
)
*357 (Wire
uid 3285,0
shape (OrthoPolyLine
uid 3286,0
va (VaSet
vasetType 3
)
xt "51750,14000,62250,14000"
pts [
"51750,14000"
"62250,14000"
]
)
end &166
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3290,0
va (VaSet
)
xt "53000,13000,56500,14000"
st "abc_CLK"
blo "53000,13800"
tm "WireNameMgr"
)
)
on &60
)
*358 (Wire
uid 3301,0
shape (OrthoPolyLine
uid 3302,0
va (VaSet
vasetType 3
)
xt "29000,5000,40250,5000"
pts [
"40250,5000"
"29000,5000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3306,0
va (VaSet
)
xt "30000,4000,33900,5000"
st "abc_DATL"
blo "30000,4800"
tm "WireNameMgr"
)
)
on &266
)
*359 (Wire
uid 3311,0
shape (OrthoPolyLine
uid 3312,0
va (VaSet
vasetType 3
)
xt "50750,2000,62250,2000"
pts [
"50750,2000"
"62250,2000"
]
)
start &15
end &158
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3316,0
va (VaSet
)
xt "52000,1000,54600,2000"
st "DAT12"
blo "52000,1800"
tm "WireNameMgr"
)
)
on &125
)
*360 (Wire
uid 3321,0
shape (OrthoPolyLine
uid 3322,0
va (VaSet
vasetType 3
)
xt "50750,5000,62250,5000"
pts [
"62250,5000"
"50750,5000"
]
)
start &157
end &14
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3326,0
va (VaSet
)
xt "52000,4000,54600,5000"
st "DAT21"
blo "52000,4800"
tm "WireNameMgr"
)
)
on &127
)
*361 (Wire
uid 3329,0
shape (OrthoPolyLine
uid 3330,0
va (VaSet
vasetType 3
)
xt "50750,3000,62250,3000"
pts [
"62250,3000"
"50750,3000"
]
)
start &153
end &18
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3334,0
va (VaSet
)
xt "58000,2000,61200,3000"
st "XOFF21"
blo "58000,2800"
tm "WireNameMgr"
)
)
on &126
)
*362 (Wire
uid 3337,0
shape (OrthoPolyLine
uid 3338,0
va (VaSet
vasetType 3
)
xt "50750,6000,62250,6000"
pts [
"50750,6000"
"62250,6000"
]
)
start &19
end &154
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3342,0
va (VaSet
)
xt "58000,5000,61200,6000"
st "XOFF12"
blo "58000,5800"
tm "WireNameMgr"
)
)
on &128
)
*363 (Wire
uid 3351,0
shape (OrthoPolyLine
uid 3352,0
va (VaSet
vasetType 3
)
xt "138750,2000,145000,2000"
pts [
"138750,2000"
"145000,2000"
]
)
start &233
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3356,0
va (VaSet
)
xt "140000,1000,144000,2000"
st "abc_DATR"
blo "140000,1800"
tm "WireNameMgr"
)
)
on &265
)
*364 (Wire
uid 3363,0
shape (OrthoPolyLine
uid 3364,0
va (VaSet
vasetType 3
)
xt "30000,2000,40250,2000"
pts [
"30000,2000"
"40250,2000"
]
)
end &12
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3368,0
va (VaSet
)
xt "35000,1000,36100,2000"
st "LO"
blo "35000,1800"
tm "WireNameMgr"
)
)
on &90
)
*365 (Wire
uid 3589,0
shape (OrthoPolyLine
uid 3590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,42000,27000,42000"
pts [
"19750,42000"
"27000,42000"
]
)
start &52
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3594,0
va (VaSet
)
xt "21000,41000,26000,42000"
st "abc_padID2"
blo "21000,41800"
tm "WireNameMgr"
)
)
on &144
)
*366 (Wire
uid 3746,0
shape (OrthoPolyLine
uid 3747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,47000,40250,47000"
pts [
"29000,47000"
"40250,47000"
]
)
end &9
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3751,0
va (VaSet
)
xt "30000,46000,33700,47000"
st "abc_DIN5"
blo "30000,46800"
tm "WireNameMgr"
)
)
on &270
)
*367 (Wire
uid 3954,0
shape (OrthoPolyLine
uid 3955,0
va (VaSet
vasetType 3
)
xt "78000,15000,84250,15000"
pts [
"78000,15000"
"84250,15000"
]
)
end &190
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3959,0
va (VaSet
)
xt "79000,14000,80100,15000"
st "LO"
blo "79000,14800"
tm "WireNameMgr"
)
)
on &90
)
*368 (Wire
uid 3960,0
shape (OrthoPolyLine
uid 3961,0
va (VaSet
vasetType 3
)
xt "73750,13000,84250,13000"
pts [
"73750,13000"
"84250,13000"
]
)
end &191
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3965,0
va (VaSet
)
xt "75000,12000,78000,13000"
st "abc_BC"
blo "75000,12800"
tm "WireNameMgr"
)
)
on &59
)
*369 (Wire
uid 3966,0
shape (OrthoPolyLine
uid 3967,0
va (VaSet
vasetType 3
)
xt "73750,36000,84250,36000"
pts [
"73750,36000"
"84250,36000"
]
)
end &173
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3971,0
va (VaSet
)
xt "75000,35000,76200,36000"
st "r3s"
blo "75000,35800"
tm "WireNameMgr"
)
)
on &68
)
*370 (Wire
uid 3972,0
shape (OrthoPolyLine
uid 3973,0
va (VaSet
vasetType 3
)
xt "73750,35000,84250,35000"
pts [
"73750,35000"
"84250,35000"
]
)
end &175
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3977,0
va (VaSet
)
xt "75000,34000,75700,35000"
st "l1"
blo "75000,34800"
tm "WireNameMgr"
)
)
on &67
)
*371 (Wire
uid 3978,0
shape (OrthoPolyLine
uid 3979,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,41000,84250,41000"
pts [
"73750,41000"
"84250,41000"
]
)
end &188
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3983,0
va (VaSet
)
xt "75000,40000,80000,41000"
st "abc_padID3"
blo "75000,40800"
tm "WireNameMgr"
)
)
on &264
)
*372 (Wire
uid 3984,0
shape (OrthoPolyLine
uid 3985,0
va (VaSet
vasetType 3
)
xt "73750,27000,84250,27000"
pts [
"73750,27000"
"84250,27000"
]
)
end &176
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3989,0
va (VaSet
)
xt "75000,26000,76500,27000"
st "com"
blo "75000,26800"
tm "WireNameMgr"
)
)
on &65
)
*373 (Wire
uid 3990,0
shape (OrthoPolyLine
uid 3991,0
va (VaSet
vasetType 3
)
xt "73750,11000,84250,11000"
pts [
"73750,11000"
"84250,11000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3995,0
va (VaSet
)
xt "75000,10000,78400,11000"
st "abc_RST"
blo "75000,10800"
tm "WireNameMgr"
)
)
on &64
)
*374 (Wire
uid 3996,0
shape (OrthoPolyLine
uid 3997,0
va (VaSet
vasetType 3
)
xt "73750,40000,84250,40000"
pts [
"73750,40000"
"84250,40000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4001,0
va (VaSet
)
xt "75000,39000,80400,40000"
st "abc_padTerm"
blo "75000,39800"
tm "WireNameMgr"
)
)
on &62
)
*375 (Wire
uid 4002,0
shape (OrthoPolyLine
uid 4003,0
va (VaSet
vasetType 3
)
xt "73750,28000,84250,28000"
pts [
"73750,28000"
"84250,28000"
]
)
end &174
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4007,0
va (VaSet
)
xt "75000,27000,75700,28000"
st "l0"
blo "75000,27800"
tm "WireNameMgr"
)
)
on &66
)
*376 (Wire
uid 4008,0
shape (OrthoPolyLine
uid 4009,0
va (VaSet
vasetType 3
)
xt "73750,10000,84250,10000"
pts [
"73750,10000"
"84250,10000"
]
)
end &186
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4013,0
va (VaSet
)
xt "75000,9000,82500,10000"
st "abc_powerUpRstb"
blo "75000,9800"
tm "WireNameMgr"
)
)
on &63
)
*377 (Wire
uid 4014,0
shape (OrthoPolyLine
uid 4015,0
va (VaSet
vasetType 3
)
xt "73750,14000,84250,14000"
pts [
"73750,14000"
"84250,14000"
]
)
end &192
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4019,0
va (VaSet
)
xt "75000,13000,78500,14000"
st "abc_CLK"
blo "75000,13800"
tm "WireNameMgr"
)
)
on &60
)
*378 (Wire
uid 4020,0
shape (OrthoPolyLine
uid 4021,0
va (VaSet
vasetType 3
)
xt "72750,2000,84250,2000"
pts [
"72750,2000"
"84250,2000"
]
)
start &155
end &184
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4025,0
va (VaSet
)
xt "74000,1000,76600,2000"
st "DAT23"
blo "74000,1800"
tm "WireNameMgr"
)
)
on &250
)
*379 (Wire
uid 4026,0
shape (OrthoPolyLine
uid 4027,0
va (VaSet
vasetType 3
)
xt "72750,5000,84250,5000"
pts [
"84250,5000"
"72750,5000"
]
)
start &183
end &156
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4031,0
va (VaSet
)
xt "74000,4000,76600,5000"
st "DAT32"
blo "74000,4800"
tm "WireNameMgr"
)
)
on &253
)
*380 (Wire
uid 4032,0
shape (OrthoPolyLine
uid 4033,0
va (VaSet
vasetType 3
)
xt "72750,3000,84250,3000"
pts [
"84250,3000"
"72750,3000"
]
)
start &179
end &152
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4037,0
va (VaSet
)
xt "80000,2000,83200,3000"
st "XOFF32"
blo "80000,2800"
tm "WireNameMgr"
)
)
on &256
)
*381 (Wire
uid 4038,0
shape (OrthoPolyLine
uid 4039,0
va (VaSet
vasetType 3
)
xt "72750,6000,84250,6000"
pts [
"72750,6000"
"84250,6000"
]
)
start &151
end &180
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4043,0
va (VaSet
)
xt "80000,5000,83200,6000"
st "XOFF23"
blo "80000,5800"
tm "WireNameMgr"
)
)
on &261
)
*382 (Wire
uid 4142,0
shape (OrthoPolyLine
uid 4143,0
va (VaSet
vasetType 3
)
xt "100000,15000,106250,15000"
pts [
"100000,15000"
"106250,15000"
]
)
end &216
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4147,0
va (VaSet
)
xt "101000,14000,102100,15000"
st "LO"
blo "101000,14800"
tm "WireNameMgr"
)
)
on &90
)
*383 (Wire
uid 4148,0
shape (OrthoPolyLine
uid 4149,0
va (VaSet
vasetType 3
)
xt "95750,13000,106250,13000"
pts [
"95750,13000"
"106250,13000"
]
)
end &217
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4153,0
va (VaSet
)
xt "97000,12000,100000,13000"
st "abc_BC"
blo "97000,12800"
tm "WireNameMgr"
)
)
on &59
)
*384 (Wire
uid 4154,0
shape (OrthoPolyLine
uid 4155,0
va (VaSet
vasetType 3
)
xt "95750,36000,106250,36000"
pts [
"95750,36000"
"106250,36000"
]
)
end &199
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4159,0
va (VaSet
)
xt "97000,35000,98200,36000"
st "r3s"
blo "97000,35800"
tm "WireNameMgr"
)
)
on &68
)
*385 (Wire
uid 4160,0
shape (OrthoPolyLine
uid 4161,0
va (VaSet
vasetType 3
)
xt "95750,35000,106250,35000"
pts [
"95750,35000"
"106250,35000"
]
)
end &201
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4165,0
va (VaSet
)
xt "97000,34000,97700,35000"
st "l1"
blo "97000,34800"
tm "WireNameMgr"
)
)
on &67
)
*386 (Wire
uid 4166,0
shape (OrthoPolyLine
uid 4167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,41000,106250,41000"
pts [
"95750,41000"
"106250,41000"
]
)
end &214
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4171,0
va (VaSet
)
xt "97000,40000,102000,41000"
st "abc_padID4"
blo "97000,40800"
tm "WireNameMgr"
)
)
on &262
)
*387 (Wire
uid 4172,0
shape (OrthoPolyLine
uid 4173,0
va (VaSet
vasetType 3
)
xt "95750,27000,106250,27000"
pts [
"95750,27000"
"106250,27000"
]
)
end &202
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4177,0
va (VaSet
)
xt "97000,26000,98500,27000"
st "com"
blo "97000,26800"
tm "WireNameMgr"
)
)
on &65
)
*388 (Wire
uid 4178,0
shape (OrthoPolyLine
uid 4179,0
va (VaSet
vasetType 3
)
xt "95750,11000,106250,11000"
pts [
"95750,11000"
"106250,11000"
]
)
end &211
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4183,0
va (VaSet
)
xt "97000,10000,100400,11000"
st "abc_RST"
blo "97000,10800"
tm "WireNameMgr"
)
)
on &64
)
*389 (Wire
uid 4184,0
shape (OrthoPolyLine
uid 4185,0
va (VaSet
vasetType 3
)
xt "95750,40000,106250,40000"
pts [
"95750,40000"
"106250,40000"
]
)
end &215
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4189,0
va (VaSet
)
xt "97000,39000,102400,40000"
st "abc_padTerm"
blo "97000,39800"
tm "WireNameMgr"
)
)
on &62
)
*390 (Wire
uid 4190,0
shape (OrthoPolyLine
uid 4191,0
va (VaSet
vasetType 3
)
xt "95750,28000,106250,28000"
pts [
"95750,28000"
"106250,28000"
]
)
end &200
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4195,0
va (VaSet
)
xt "97000,27000,97700,28000"
st "l0"
blo "97000,27800"
tm "WireNameMgr"
)
)
on &66
)
*391 (Wire
uid 4196,0
shape (OrthoPolyLine
uid 4197,0
va (VaSet
vasetType 3
)
xt "95750,10000,106250,10000"
pts [
"95750,10000"
"106250,10000"
]
)
end &212
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4201,0
va (VaSet
)
xt "97000,9000,104500,10000"
st "abc_powerUpRstb"
blo "97000,9800"
tm "WireNameMgr"
)
)
on &63
)
*392 (Wire
uid 4202,0
shape (OrthoPolyLine
uid 4203,0
va (VaSet
vasetType 3
)
xt "95750,14000,106250,14000"
pts [
"95750,14000"
"106250,14000"
]
)
end &218
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4207,0
va (VaSet
)
xt "97000,13000,100500,14000"
st "abc_CLK"
blo "97000,13800"
tm "WireNameMgr"
)
)
on &60
)
*393 (Wire
uid 4208,0
shape (OrthoPolyLine
uid 4209,0
va (VaSet
vasetType 3
)
xt "94750,2000,106250,2000"
pts [
"94750,2000"
"106250,2000"
]
)
start &181
end &210
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4213,0
va (VaSet
)
xt "96000,1000,98600,2000"
st "DAT34"
blo "96000,1800"
tm "WireNameMgr"
)
)
on &251
)
*394 (Wire
uid 4214,0
shape (OrthoPolyLine
uid 4215,0
va (VaSet
vasetType 3
)
xt "94750,5000,106250,5000"
pts [
"106250,5000"
"94750,5000"
]
)
start &209
end &182
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4219,0
va (VaSet
)
xt "96000,4000,98600,5000"
st "DAT43"
blo "96000,4800"
tm "WireNameMgr"
)
)
on &254
)
*395 (Wire
uid 4220,0
shape (OrthoPolyLine
uid 4221,0
va (VaSet
vasetType 3
)
xt "94750,3000,106250,3000"
pts [
"106250,3000"
"94750,3000"
]
)
start &205
end &178
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4225,0
va (VaSet
)
xt "102000,2000,105200,3000"
st "XOFF43"
blo "102000,2800"
tm "WireNameMgr"
)
)
on &257
)
*396 (Wire
uid 4226,0
shape (OrthoPolyLine
uid 4227,0
va (VaSet
vasetType 3
)
xt "94750,6000,106250,6000"
pts [
"94750,6000"
"106250,6000"
]
)
start &177
end &206
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4231,0
va (VaSet
)
xt "102000,5000,105200,6000"
st "XOFF34"
blo "102000,5800"
tm "WireNameMgr"
)
)
on &260
)
*397 (Wire
uid 4330,0
shape (OrthoPolyLine
uid 4331,0
va (VaSet
vasetType 3
)
xt "117750,13000,128250,13000"
pts [
"117750,13000"
"128250,13000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4335,0
va (VaSet
)
xt "119000,12000,122000,13000"
st "abc_BC"
blo "119000,12800"
tm "WireNameMgr"
)
)
on &59
)
*398 (Wire
uid 4336,0
shape (OrthoPolyLine
uid 4337,0
va (VaSet
vasetType 3
)
xt "117750,36000,128250,36000"
pts [
"117750,36000"
"128250,36000"
]
)
end &225
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4341,0
va (VaSet
)
xt "119000,35000,120200,36000"
st "r3s"
blo "119000,35800"
tm "WireNameMgr"
)
)
on &68
)
*399 (Wire
uid 4342,0
shape (OrthoPolyLine
uid 4343,0
va (VaSet
vasetType 3
)
xt "117750,35000,128250,35000"
pts [
"117750,35000"
"128250,35000"
]
)
end &227
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4347,0
va (VaSet
)
xt "119000,34000,119700,35000"
st "l1"
blo "119000,34800"
tm "WireNameMgr"
)
)
on &67
)
*400 (Wire
uid 4348,0
shape (OrthoPolyLine
uid 4349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,41000,128250,41000"
pts [
"117750,41000"
"128250,41000"
]
)
end &240
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4353,0
va (VaSet
)
xt "119000,40000,124000,41000"
st "abc_padID5"
blo "119000,40800"
tm "WireNameMgr"
)
)
on &263
)
*401 (Wire
uid 4354,0
shape (OrthoPolyLine
uid 4355,0
va (VaSet
vasetType 3
)
xt "117750,27000,128250,27000"
pts [
"117750,27000"
"128250,27000"
]
)
end &228
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4359,0
va (VaSet
)
xt "119000,26000,120500,27000"
st "com"
blo "119000,26800"
tm "WireNameMgr"
)
)
on &65
)
*402 (Wire
uid 4360,0
shape (OrthoPolyLine
uid 4361,0
va (VaSet
vasetType 3
)
xt "117750,11000,128250,11000"
pts [
"117750,11000"
"128250,11000"
]
)
end &237
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4365,0
va (VaSet
)
xt "119000,10000,122400,11000"
st "abc_RST"
blo "119000,10800"
tm "WireNameMgr"
)
)
on &64
)
*403 (Wire
uid 4366,0
shape (OrthoPolyLine
uid 4367,0
va (VaSet
vasetType 3
)
xt "117750,40000,128250,40000"
pts [
"117750,40000"
"128250,40000"
]
)
end &241
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4371,0
va (VaSet
)
xt "119000,39000,124400,40000"
st "abc_padTerm"
blo "119000,39800"
tm "WireNameMgr"
)
)
on &62
)
*404 (Wire
uid 4372,0
shape (OrthoPolyLine
uid 4373,0
va (VaSet
vasetType 3
)
xt "117750,28000,128250,28000"
pts [
"117750,28000"
"128250,28000"
]
)
end &226
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4377,0
va (VaSet
)
xt "119000,27000,119700,28000"
st "l0"
blo "119000,27800"
tm "WireNameMgr"
)
)
on &66
)
*405 (Wire
uid 4378,0
shape (OrthoPolyLine
uid 4379,0
va (VaSet
vasetType 3
)
xt "117750,10000,128250,10000"
pts [
"117750,10000"
"128250,10000"
]
)
end &238
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4383,0
va (VaSet
)
xt "119000,9000,126500,10000"
st "abc_powerUpRstb"
blo "119000,9800"
tm "WireNameMgr"
)
)
on &63
)
*406 (Wire
uid 4384,0
shape (OrthoPolyLine
uid 4385,0
va (VaSet
vasetType 3
)
xt "117750,14000,128250,14000"
pts [
"117750,14000"
"128250,14000"
]
)
end &244
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4389,0
va (VaSet
)
xt "119000,13000,122500,14000"
st "abc_CLK"
blo "119000,13800"
tm "WireNameMgr"
)
)
on &60
)
*407 (Wire
uid 4390,0
shape (OrthoPolyLine
uid 4391,0
va (VaSet
vasetType 3
)
xt "122000,15000,128250,15000"
pts [
"122000,15000"
"128250,15000"
]
)
end &242
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4395,0
va (VaSet
)
xt "123000,14000,124100,15000"
st "LO"
blo "123000,14800"
tm "WireNameMgr"
)
)
on &90
)
*408 (Wire
uid 4396,0
shape (OrthoPolyLine
uid 4397,0
va (VaSet
vasetType 3
)
xt "116750,2000,128250,2000"
pts [
"116750,2000"
"128250,2000"
]
)
start &207
end &236
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4401,0
va (VaSet
)
xt "118000,1000,120600,2000"
st "DAT45"
blo "118000,1800"
tm "WireNameMgr"
)
)
on &252
)
*409 (Wire
uid 4402,0
shape (OrthoPolyLine
uid 4403,0
va (VaSet
vasetType 3
)
xt "116750,5000,128250,5000"
pts [
"128250,5000"
"116750,5000"
]
)
start &235
end &208
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4407,0
va (VaSet
)
xt "118000,4000,120600,5000"
st "DAT54"
blo "118000,4800"
tm "WireNameMgr"
)
)
on &255
)
*410 (Wire
uid 4408,0
shape (OrthoPolyLine
uid 4409,0
va (VaSet
vasetType 3
)
xt "116750,3000,128250,3000"
pts [
"128250,3000"
"116750,3000"
]
)
start &231
end &204
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4413,0
va (VaSet
)
xt "124000,2000,127200,3000"
st "XOFF54"
blo "124000,2800"
tm "WireNameMgr"
)
)
on &258
)
*411 (Wire
uid 4414,0
shape (OrthoPolyLine
uid 4415,0
va (VaSet
vasetType 3
)
xt "116750,6000,128250,6000"
pts [
"116750,6000"
"128250,6000"
]
)
start &203
end &232
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4419,0
va (VaSet
)
xt "124000,5000,127200,6000"
st "XOFF45"
blo "124000,5800"
tm "WireNameMgr"
)
)
on &259
)
*412 (Wire
uid 4462,0
shape (OrthoPolyLine
uid 4463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,47000,62250,47000"
pts [
"52000,47000"
"62250,47000"
]
)
end &161
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4469,0
va (VaSet
)
xt "53000,46000,56700,47000"
st "abc_DIN4"
blo "53000,46800"
tm "WireNameMgr"
)
)
on &269
)
*413 (Wire
uid 4472,0
shape (OrthoPolyLine
uid 4473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,47000,84250,47000"
pts [
"74000,47000"
"84250,47000"
]
)
end &187
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4479,0
va (VaSet
)
xt "75000,46000,78700,47000"
st "abc_DIN3"
blo "75000,46800"
tm "WireNameMgr"
)
)
on &268
)
*414 (Wire
uid 4482,0
shape (OrthoPolyLine
uid 4483,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,47000,106250,47000"
pts [
"96000,47000"
"106250,47000"
]
)
end &213
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4489,0
va (VaSet
)
xt "97000,46000,100700,47000"
st "abc_DIN2"
blo "97000,46800"
tm "WireNameMgr"
)
)
on &267
)
*415 (Wire
uid 4492,0
shape (OrthoPolyLine
uid 4493,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,47000,128250,47000"
pts [
"118000,47000"
"128250,47000"
]
)
end &239
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4499,0
va (VaSet
)
xt "119000,46000,122700,47000"
st "abc_DIN1"
blo "119000,46800"
tm "WireNameMgr"
)
)
on &143
)
*416 (Wire
uid 4782,0
shape (OrthoPolyLine
uid 4783,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,43000,27000,43000"
pts [
"19750,43000"
"27000,43000"
]
)
start &53
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4787,0
va (VaSet
)
xt "21000,42000,26000,43000"
st "abc_padID3"
blo "21000,42800"
tm "WireNameMgr"
)
)
on &264
)
*417 (Wire
uid 4788,0
shape (OrthoPolyLine
uid 4789,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,44000,27000,44000"
pts [
"19750,44000"
"27000,44000"
]
)
start &54
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4793,0
va (VaSet
)
xt "21000,43000,26000,44000"
st "abc_padID4"
blo "21000,43800"
tm "WireNameMgr"
)
)
on &262
)
*418 (Wire
uid 4794,0
shape (OrthoPolyLine
uid 4795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,45000,27000,45000"
pts [
"19750,45000"
"27000,45000"
]
)
start &55
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4799,0
va (VaSet
)
xt "21000,44000,26000,45000"
st "abc_padID5"
blo "21000,44800"
tm "WireNameMgr"
)
)
on &263
)
*419 (Wire
uid 4802,0
shape (OrthoPolyLine
uid 4803,0
va (VaSet
vasetType 3
)
xt "138750,5000,143000,5000"
pts [
"143000,5000"
"138750,5000"
]
)
end &234
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4807,0
va (VaSet
)
xt "140000,4000,141100,5000"
st "LO"
blo "140000,4800"
tm "WireNameMgr"
)
)
on &90
)
*420 (Wire
uid 4810,0
shape (OrthoPolyLine
uid 4811,0
va (VaSet
vasetType 3
)
xt "138750,3000,143000,3000"
pts [
"143000,3000"
"138750,3000"
]
)
end &230
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4815,0
va (VaSet
)
xt "140000,2000,141100,3000"
st "LO"
blo "140000,2800"
tm "WireNameMgr"
)
)
on &90
)
*421 (Wire
uid 5093,0
shape (OrthoPolyLine
uid 5094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,68000,42000,68000"
pts [
"32750,68000"
"42000,68000"
]
)
start &135
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5100,0
va (VaSet
)
xt "35000,67000,38700,68000"
st "abc_DIN2"
blo "35000,67800"
tm "WireNameMgr"
)
)
on &267
)
*422 (Wire
uid 5101,0
shape (OrthoPolyLine
uid 5102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,69000,42000,69000"
pts [
"32750,69000"
"42000,69000"
]
)
start &136
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5108,0
va (VaSet
)
xt "35000,68000,38700,69000"
st "abc_DIN3"
blo "35000,68800"
tm "WireNameMgr"
)
)
on &268
)
*423 (Wire
uid 5109,0
shape (OrthoPolyLine
uid 5110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,70000,42000,70000"
pts [
"32750,70000"
"42000,70000"
]
)
start &137
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5116,0
va (VaSet
)
xt "35000,69000,38700,70000"
st "abc_DIN4"
blo "35000,69800"
tm "WireNameMgr"
)
)
on &269
)
*424 (Wire
uid 5117,0
shape (OrthoPolyLine
uid 5118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,71000,42000,71000"
pts [
"32750,71000"
"42000,71000"
]
)
start &138
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5124,0
va (VaSet
)
xt "35000,70000,38700,71000"
st "abc_DIN5"
blo "35000,70800"
tm "WireNameMgr"
)
)
on &270
)
*425 (Wire
uid 5171,0
shape (OrthoPolyLine
uid 5172,0
va (VaSet
vasetType 3
)
xt "115000,124000,123250,124000"
pts [
"115000,124000"
"123250,124000"
]
)
end &275
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5176,0
va (VaSet
)
xt "116000,123000,117200,124000"
st "r3s"
blo "116000,123800"
tm "WireNameMgr"
)
)
on &68
)
*426 (Wire
uid 5177,0
shape (OrthoPolyLine
uid 5178,0
va (VaSet
vasetType 3
)
xt "115000,121000,123250,121000"
pts [
"115000,121000"
"123250,121000"
]
)
end &274
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5182,0
va (VaSet
)
xt "116000,120000,119400,121000"
st "abc_RST"
blo "116000,120800"
tm "WireNameMgr"
)
)
on &64
)
*427 (Wire
uid 5183,0
shape (OrthoPolyLine
uid 5184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,124000,152000,124000"
pts [
"140750,124000"
"152000,124000"
]
)
start &273
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5188,0
va (VaSet
)
xt "142000,123000,148500,124000"
st "hex_r3s : (15:0)"
blo "142000,123800"
tm "WireNameMgr"
)
)
on &279
)
*428 (Wire
uid 5189,0
shape (OrthoPolyLine
uid 5190,0
va (VaSet
vasetType 3
)
xt "115000,120000,123250,120000"
pts [
"115000,120000"
"123250,120000"
]
)
end &272
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5194,0
va (VaSet
)
xt "116000,119000,119000,120000"
st "abc_BC"
blo "116000,119800"
tm "WireNameMgr"
)
)
on &59
)
*429 (Wire
uid 5233,0
shape (OrthoPolyLine
uid 5234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,126000,155000,126000"
pts [
"142750,126000"
"155000,126000"
]
)
end &281
sat 16
eat 32
sty 1
sl "(8 downto 1)"
st 0
sf 1
si 0
tg (WTG
uid 5239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5240,0
va (VaSet
)
xt "144000,125000,152300,126000"
st "hex_r3s(8:1) : (15:0)"
blo "144000,125800"
tm "WireNameMgr"
)
)
on &279
)
*430 (Wire
uid 5243,0
shape (OrthoPolyLine
uid 5244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "160000,126000,166000,126000"
pts [
"160000,126000"
"166000,126000"
]
)
start &283
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5247,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5248,0
va (VaSet
)
xt "161000,125000,164100,126000"
st "r3s_l0id"
blo "161000,125800"
tm "WireNameMgr"
)
)
on &291
)
*431 (Wire
uid 5279,0
shape (OrthoPolyLine
uid 5280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,115000,155000,115000"
pts [
"142750,115000"
"155000,115000"
]
)
end &293
sat 16
eat 32
sty 1
sl "(8 downto 1)"
st 0
sf 1
si 0
tg (WTG
uid 5283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5284,0
va (VaSet
)
xt "144000,114000,151800,115000"
st "hex_l1(8:1) : (15:0)"
blo "144000,114800"
tm "WireNameMgr"
)
)
on &100
)
*432 (Wire
uid 5285,0
shape (OrthoPolyLine
uid 5286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "160000,115000,166000,115000"
pts [
"160000,115000"
"166000,115000"
]
)
start &295
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5289,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5290,0
va (VaSet
)
xt "161000,114000,163600,115000"
st "l1_l0id"
blo "161000,114800"
tm "WireNameMgr"
)
)
on &303
)
*433 (Wire
uid 5990,0
shape (OrthoPolyLine
uid 5991,0
va (VaSet
vasetType 3
)
xt "10000,63000,12250,69000"
pts [
"10000,63000"
"10000,69000"
"12250,69000"
]
)
start &344
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5993,0
va (VaSet
)
xt "8250,68000,11250,69000"
st "abc_BC"
blo "8250,68800"
tm "WireNameMgr"
)
)
on &59
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *434 (PackageList
uid 369,0
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 370,0
va (VaSet
font "courier,8,1"
)
xt "86000,87100,92500,88000"
st "Package List"
blo "86000,87800"
)
*436 (MLText
uid 371,0
va (VaSet
)
xt "86000,88000,98100,96000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 372,0
stg "VerticalLayoutStrategy"
textVec [
*437 (Text
uid 373,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*438 (Text
uid 374,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*439 (MLText
uid 375,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*440 (Text
uid 376,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*441 (MLText
uid 377,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*442 (Text
uid 378,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*443 (MLText
uid 379,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-6600,45300,47415,85470"
cachedDiagramExtent "-125000,0,166400,128000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 5995,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,3500,5650,4500"
st "<library>"
blo "2350,4300"
tm "BdLibraryNameMgr"
)
*445 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,4500,5250,5500"
st "<block>"
blo "2350,5300"
tm "BlkNameMgr"
)
*446 (Text
va (VaSet
font "helvetica,8,1"
)
xt "2350,5500,3950,6500"
st "U_0"
blo "2350,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*447 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*448 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*449 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*450 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*451 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*452 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*453 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*454 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*455 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*456 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*457 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*458 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*459 (Text
va (VaSet
font "helvetica,8,1"
)
xt "3250,4000,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*460 (Text
va (VaSet
font "helvetica,8,1"
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1800,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "helvetica,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "300,250,800,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*461 (Text
va (VaSet
font "helvetica,8,1"
)
xt "13800,20000,22000,21000"
st "Frame Declarations"
blo "13800,20800"
)
*462 (MLText
va (VaSet
)
xt "13800,21000,13800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "300,250,800,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
va (VaSet
font "helvetica,8,1"
)
xt "13800,20000,22000,21000"
st "Frame Declarations"
blo "13800,20800"
)
*464 (MLText
va (VaSet
)
xt "13800,21000,13800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 163,0
usingSuid 1
emptyRow *465 (LEmptyRow
)
uid 382,0
optionalChildren [
*466 (RefLabelRowHdr
)
*467 (TitleRowHdr
)
*468 (FilterRowHdr
)
*469 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*470 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*471 (GroupColHdr
tm "GroupColHdrMgr"
)
*472 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*473 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*474 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*475 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*476 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*477 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*478 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_BC"
t "std_logic"
o 7
suid 27,0
)
)
uid 991,0
)
*479 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_CLK"
t "std_logic"
o 8
suid 28,0
)
)
uid 993,0
)
*480 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_FastCLK"
t "std_logic"
o 13
suid 32,0
)
)
uid 1001,0
)
*481 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padTerm"
t "std_logic"
o 17
suid 35,0
)
)
uid 1007,0
)
*482 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_powerUpRstb"
t "std_logic"
o 18
suid 36,0
)
)
uid 1009,0
)
*483 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_RST"
t "std_logic"
o 14
suid 37,0
)
)
uid 1011,0
)
*484 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
o 19
suid 47,0
)
)
uid 1239,0
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0"
t "std_logic"
o 27
suid 48,0
)
)
uid 1241,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1"
t "std_logic"
o 28
suid 53,0
)
)
uid 1243,0
)
*487 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3s"
t "std_logic"
o 29
suid 54,0
)
)
uid 1245,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_packet"
t "slv64"
o 30
suid 60,0
)
)
uid 1403,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pkt_valid"
t "std_logic"
o 32
suid 61,0
)
)
uid 1405,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pkt_a13"
t "t_pkt_a13"
o 31
suid 62,0
)
)
uid 1407,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 20
suid 65,0
)
)
uid 1437,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_reg32"
t "slv32"
o 23
suid 66,0
)
)
uid 1439,0
)
*493 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 21
suid 68,0
)
)
uid 1471,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 22
suid 70,0
)
)
uid 1551,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 4
suid 88,0
)
)
uid 1909,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 3
suid 89,0
)
)
uid 1976,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_com_long"
t "std_logic_vector"
b "(63 downto 0)"
o 24
suid 95,0
)
)
uid 2149,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_com_short"
t "std_logic_vector"
b "(7 downto 0)"
o 25
suid 96,0
)
)
uid 2151,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_l1"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 97,0
)
)
uid 2205,0
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT12"
t "std_logic"
o 1
suid 116,0
)
)
uid 3371,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF21"
t "std_logic"
o 6
suid 120,0
)
)
uid 3373,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT21"
t "std_logic"
o 2
suid 121,0
)
)
uid 3375,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF12"
t "std_logic"
o 5
suid 122,0
)
)
uid 3377,0
)
*504 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN1"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 127,0
)
)
uid 3475,0
)
*505 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padID2"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 129,0
)
)
uid 3595,0
)
*506 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 15
suid 130,0
)
)
uid 3597,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT23"
t "std_logic"
o 1
suid 132,0
)
)
uid 4426,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT34"
t "std_logic"
o 1
suid 133,0
)
)
uid 4428,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT45"
t "std_logic"
o 1
suid 134,0
)
)
uid 4442,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT32"
t "std_logic"
o 2
suid 135,0
)
)
uid 4444,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT43"
t "std_logic"
o 2
suid 136,0
)
)
uid 4446,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAT54"
t "std_logic"
o 2
suid 137,0
)
)
uid 4448,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF32"
t "std_logic"
o 6
suid 138,0
)
)
uid 4450,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF43"
t "std_logic"
o 6
suid 139,0
)
)
uid 4452,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF54"
t "std_logic"
o 6
suid 140,0
)
)
uid 4748,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF45"
t "std_logic"
o 5
suid 141,0
)
)
uid 4750,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF34"
t "std_logic"
o 5
suid 142,0
)
)
uid 4752,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "XOFF23"
t "std_logic"
o 5
suid 143,0
)
)
uid 4754,0
)
*519 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padID4"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 148,0
)
)
uid 4764,0
)
*520 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padID5"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 149,0
)
)
uid 4766,0
)
*521 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_padID3"
t "std_logic_vector"
b "(4 downto 0)"
o 16
suid 150,0
)
)
uid 4768,0
)
*522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "abc_DATR"
t "std_logic"
o 10
suid 153,0
)
)
uid 5069,0
)
*523 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "abc_DATL"
t "std_logic"
o 9
suid 154,0
)
)
uid 5071,0
)
*524 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN2"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 155,0
)
)
uid 5133,0
)
*525 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN3"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 156,0
)
)
uid 5135,0
)
*526 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN4"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 157,0
)
)
uid 5137,0
)
*527 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN5"
t "std_logic_vector"
b "(255 downto 0)"
o 11
suid 158,0
)
)
uid 5139,0
)
*528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_r3s"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 159,0
)
)
uid 5203,0
)
*529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3s_l0id"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 161,0
)
)
uid 5293,0
)
*530 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1_l0id"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 162,0
)
)
uid 5295,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 395,0
optionalChildren [
*531 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *532 (MRCItem
litem &465
pos 53
dimension 20
)
uid 397,0
optionalChildren [
*533 (MRCItem
litem &466
pos 0
dimension 20
uid 398,0
)
*534 (MRCItem
litem &467
pos 1
dimension 23
uid 399,0
)
*535 (MRCItem
litem &468
pos 2
hidden 1
dimension 20
uid 400,0
)
*536 (MRCItem
litem &478
pos 0
dimension 20
uid 992,0
)
*537 (MRCItem
litem &479
pos 1
dimension 20
uid 994,0
)
*538 (MRCItem
litem &480
pos 2
dimension 20
uid 1002,0
)
*539 (MRCItem
litem &481
pos 3
dimension 20
uid 1008,0
)
*540 (MRCItem
litem &482
pos 4
dimension 20
uid 1010,0
)
*541 (MRCItem
litem &483
pos 5
dimension 20
uid 1012,0
)
*542 (MRCItem
litem &484
pos 6
dimension 20
uid 1240,0
)
*543 (MRCItem
litem &485
pos 7
dimension 20
uid 1242,0
)
*544 (MRCItem
litem &486
pos 8
dimension 20
uid 1244,0
)
*545 (MRCItem
litem &487
pos 9
dimension 20
uid 1246,0
)
*546 (MRCItem
litem &488
pos 10
dimension 20
uid 1404,0
)
*547 (MRCItem
litem &489
pos 11
dimension 20
uid 1406,0
)
*548 (MRCItem
litem &490
pos 12
dimension 20
uid 1408,0
)
*549 (MRCItem
litem &491
pos 13
dimension 20
uid 1438,0
)
*550 (MRCItem
litem &492
pos 14
dimension 20
uid 1440,0
)
*551 (MRCItem
litem &493
pos 15
dimension 20
uid 1472,0
)
*552 (MRCItem
litem &494
pos 16
dimension 20
uid 1552,0
)
*553 (MRCItem
litem &495
pos 17
dimension 20
uid 1910,0
)
*554 (MRCItem
litem &496
pos 18
dimension 20
uid 1977,0
)
*555 (MRCItem
litem &497
pos 19
dimension 20
uid 2150,0
)
*556 (MRCItem
litem &498
pos 20
dimension 20
uid 2152,0
)
*557 (MRCItem
litem &499
pos 21
dimension 20
uid 2206,0
)
*558 (MRCItem
litem &500
pos 22
dimension 20
uid 3372,0
)
*559 (MRCItem
litem &501
pos 23
dimension 20
uid 3374,0
)
*560 (MRCItem
litem &502
pos 24
dimension 20
uid 3376,0
)
*561 (MRCItem
litem &503
pos 25
dimension 20
uid 3378,0
)
*562 (MRCItem
litem &504
pos 26
dimension 20
uid 3476,0
)
*563 (MRCItem
litem &505
pos 27
dimension 20
uid 3596,0
)
*564 (MRCItem
litem &506
pos 28
dimension 20
uid 3598,0
)
*565 (MRCItem
litem &507
pos 29
dimension 20
uid 4427,0
)
*566 (MRCItem
litem &508
pos 30
dimension 20
uid 4429,0
)
*567 (MRCItem
litem &509
pos 31
dimension 20
uid 4443,0
)
*568 (MRCItem
litem &510
pos 32
dimension 20
uid 4445,0
)
*569 (MRCItem
litem &511
pos 33
dimension 20
uid 4447,0
)
*570 (MRCItem
litem &512
pos 34
dimension 20
uid 4449,0
)
*571 (MRCItem
litem &513
pos 35
dimension 20
uid 4451,0
)
*572 (MRCItem
litem &514
pos 36
dimension 20
uid 4453,0
)
*573 (MRCItem
litem &515
pos 37
dimension 20
uid 4749,0
)
*574 (MRCItem
litem &516
pos 38
dimension 20
uid 4751,0
)
*575 (MRCItem
litem &517
pos 39
dimension 20
uid 4753,0
)
*576 (MRCItem
litem &518
pos 40
dimension 20
uid 4755,0
)
*577 (MRCItem
litem &519
pos 41
dimension 20
uid 4765,0
)
*578 (MRCItem
litem &520
pos 42
dimension 20
uid 4767,0
)
*579 (MRCItem
litem &521
pos 43
dimension 20
uid 4769,0
)
*580 (MRCItem
litem &522
pos 44
dimension 20
uid 5070,0
)
*581 (MRCItem
litem &523
pos 45
dimension 20
uid 5072,0
)
*582 (MRCItem
litem &524
pos 46
dimension 20
uid 5134,0
)
*583 (MRCItem
litem &525
pos 47
dimension 20
uid 5136,0
)
*584 (MRCItem
litem &526
pos 48
dimension 20
uid 5138,0
)
*585 (MRCItem
litem &527
pos 49
dimension 20
uid 5140,0
)
*586 (MRCItem
litem &528
pos 50
dimension 20
uid 5204,0
)
*587 (MRCItem
litem &529
pos 51
dimension 20
uid 5294,0
)
*588 (MRCItem
litem &530
pos 52
dimension 20
uid 5296,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 401,0
optionalChildren [
*589 (MRCItem
litem &469
pos 0
dimension 20
uid 402,0
)
*590 (MRCItem
litem &471
pos 1
dimension 50
uid 403,0
)
*591 (MRCItem
litem &472
pos 2
dimension 100
uid 404,0
)
*592 (MRCItem
litem &473
pos 3
dimension 50
uid 405,0
)
*593 (MRCItem
litem &474
pos 4
dimension 100
uid 406,0
)
*594 (MRCItem
litem &475
pos 5
dimension 100
uid 407,0
)
*595 (MRCItem
litem &476
pos 6
dimension 50
uid 408,0
)
*596 (MRCItem
litem &477
pos 7
dimension 80
uid 409,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 396,0
vaOverrides [
]
)
]
)
uid 381,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *597 (LEmptyRow
)
uid 411,0
optionalChildren [
*598 (RefLabelRowHdr
)
*599 (TitleRowHdr
)
*600 (FilterRowHdr
)
*601 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*602 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*603 (GroupColHdr
tm "GroupColHdrMgr"
)
*604 (NameColHdr
tm "GenericNameColHdrMgr"
)
*605 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*606 (InitColHdr
tm "GenericValueColHdrMgr"
)
*607 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*608 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 423,0
optionalChildren [
*609 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *610 (MRCItem
litem &597
pos 0
dimension 20
)
uid 425,0
optionalChildren [
*611 (MRCItem
litem &598
pos 0
dimension 20
uid 426,0
)
*612 (MRCItem
litem &599
pos 1
dimension 23
uid 427,0
)
*613 (MRCItem
litem &600
pos 2
hidden 1
dimension 20
uid 428,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 429,0
optionalChildren [
*614 (MRCItem
litem &601
pos 0
dimension 20
uid 430,0
)
*615 (MRCItem
litem &603
pos 1
dimension 50
uid 431,0
)
*616 (MRCItem
litem &604
pos 2
dimension 100
uid 432,0
)
*617 (MRCItem
litem &605
pos 3
dimension 100
uid 433,0
)
*618 (MRCItem
litem &606
pos 4
dimension 50
uid 434,0
)
*619 (MRCItem
litem &607
pos 5
dimension 50
uid 435,0
)
*620 (MRCItem
litem &608
pos 6
dimension 80
uid 436,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 424,0
vaOverrides [
]
)
]
)
uid 410,0
type 1
)
activeModelName "BlockDiag"
)
