/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_GICP
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NOC_GICP.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NOC_GICP
 *
 * CMSIS Peripheral Access Layer for NOC_GICP
 */

#if !defined(NOC_GICP_H_)
#define NOC_GICP_H_                              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_GICP Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICP_Peripheral_Access_Layer NOC_GICP Peripheral Access Layer
 * @{
 */

/** NOC_GICP - Register Layout Typedef */
typedef struct {
  __IO uint32_t GICP_EVCNTR0;                      /**< GICP_EVCNTR0, offset: 0x0 */
  __IO uint32_t GICP_EVCNTR1;                      /**< GICP_EVCNTR1, offset: 0x4 */
  __IO uint32_t GICP_EVCNTR2;                      /**< GICP_EVCNTR2, offset: 0x8 */
  __IO uint32_t GICP_EVCNTR3;                      /**< GICP_EVCNTR3, offset: 0xC */
  __IO uint32_t GICP_EVCNTR4;                      /**< GICP_EVCNTR4, offset: 0x10 */
       uint8_t RESERVED_0[1004];
  __IO uint32_t GICP_EVTYPER0;                     /**< GICP_EVTYPER0, offset: 0x400 */
  __IO uint32_t GICP_EVTYPER1;                     /**< GICP_EVTYPER1, offset: 0x404 */
  __IO uint32_t GICP_EVTYPER2;                     /**< GICP_EVTYPER2, offset: 0x408 */
  __IO uint32_t GICP_EVTYPER3;                     /**< GICP_EVTYPER3, offset: 0x40C */
  __IO uint32_t GICP_EVTYPER4;                     /**< GICP_EVTYPER4, offset: 0x410 */
       uint8_t RESERVED_1[492];
  __I  uint32_t GICP_SVR0;                         /**< GICP_SVR0, offset: 0x600 */
  __I  uint32_t GICP_SVR1;                         /**< GICP_SVR1, offset: 0x604 */
  __I  uint32_t GICP_SVR2;                         /**< GICP_SVR2, offset: 0x608 */
  __I  uint32_t GICP_SVR3;                         /**< GICP_SVR3, offset: 0x60C */
  __I  uint32_t GICP_SVR4;                         /**< GICP_SVR4, offset: 0x610 */
       uint8_t RESERVED_2[1004];
  __IO uint32_t GICP_FR0;                          /**< GICP_FR0, offset: 0xA00 */
  __IO uint32_t GICP_FR1;                          /**< GICP_FR1, offset: 0xA04 */
  __IO uint32_t GICP_FR2;                          /**< GICP_FR2, offset: 0xA08 */
  __IO uint32_t GICP_FR3;                          /**< GICP_FR3, offset: 0xA0C */
  __IO uint32_t GICP_FR4;                          /**< GICP_FR4, offset: 0xA10 */
       uint8_t RESERVED_3[492];
  __IO uint64_t GICP_CNTENSET0;                    /**< GICP_CNTENSET0, offset: 0xC00 */
       uint8_t RESERVED_4[24];
  __IO uint64_t GICP_CNTENCLR0;                    /**< GICP_CNTENCLR0, offset: 0xC20 */
       uint8_t RESERVED_5[24];
  __IO uint64_t GICP_INTENSET0;                    /**< GICP_INTENSET0, offset: 0xC40 */
       uint8_t RESERVED_6[24];
  __IO uint64_t GICP_INTENCLR0;                    /**< GICP_INTENCLR0, offset: 0xC60 */
       uint8_t RESERVED_7[24];
  __IO uint64_t GICP_OVSCLR0;                      /**< GICP_OVSCLR0, offset: 0xC80 */
       uint8_t RESERVED_8[56];
  __IO uint64_t GICP_OVSSET0;                      /**< GICP_OVSSET0, offset: 0xCC0 */
       uint8_t RESERVED_9[192];
  __O  uint32_t GICP_CAPR;                         /**< GICP_CAPR, offset: 0xD88 */
       uint8_t RESERVED_10[116];
  __I  uint32_t GICP_CFGR;                         /**< GICP_CFGR, offset: 0xE00 */
  __IO uint32_t GICP_CR;                           /**< GICP_CR, offset: 0xE04 */
       uint8_t RESERVED_11[72];
  __IO uint32_t GICP_IRQCR;                        /**< GICP_IRQCR, offset: 0xE50 */
       uint8_t RESERVED_12[356];
  __I  uint32_t GICP_PMAUTHSTATUS;                 /**< GICP_PMAUTHSTATUS, offset: 0xFB8 */
  __I  uint32_t GICP_PMDEVARCH;                    /**< GICP_PMDEVARCH, offset: 0xFBC */
       uint8_t RESERVED_13[12];
  __I  uint32_t GICP_PMDEVTYPE;                    /**< GICP_PMDEVTYPE, offset: 0xFCC */
  __I  uint32_t GICP_PIDR4;                        /**< GICP_PIDR4, offset: 0xFD0 */
  __I  uint32_t GICP_PIDR5;                        /**< GICP_PIDR5, offset: 0xFD4 */
  __I  uint32_t GICP_PIDR6;                        /**< GICP_PIDR6, offset: 0xFD8 */
  __I  uint32_t GICP_PIDR7;                        /**< GICP_PIDR7, offset: 0xFDC */
  __I  uint32_t GICP_PIDR0;                        /**< GICP_PIDR0, offset: 0xFE0 */
  __I  uint32_t GICP_PIDR1;                        /**< GICP_PIDR1, offset: 0xFE4 */
  __I  uint32_t GICP_PIDR2;                        /**< GICP_PIDR2, offset: 0xFE8 */
  __I  uint32_t GICP_PIDR3;                        /**< GICP_PIDR3, offset: 0xFEC */
  __I  uint32_t GICP_CIDR0;                        /**< GICP_CIDR0, offset: 0xFF0 */
  __I  uint32_t GICP_CIDR1;                        /**< GICP_CIDR1, offset: 0xFF4 */
  __I  uint32_t GICP_CIDR2;                        /**< GICP_CIDR2, offset: 0xFF8 */
  __I  uint32_t GICP_CIDR3;                        /**< GICP_CIDR3, offset: 0xFFC */
} NOC_GICP_Type;

/* ----------------------------------------------------------------------------
   -- NOC_GICP Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICP_Register_Masks NOC_GICP Register Masks
 * @{
 */

/*! @name GICP_EVCNTR0 - GICP_EVCNTR0 */
/*! @{ */

#define NOC_GICP_GICP_EVCNTR0_COUNT_MASK         (0xFFFFFFFFU)
#define NOC_GICP_GICP_EVCNTR0_COUNT_SHIFT        (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_EVCNTR0_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVCNTR0_COUNT_SHIFT)) & NOC_GICP_GICP_EVCNTR0_COUNT_MASK)
/*! @} */

/*! @name GICP_EVCNTR1 - GICP_EVCNTR1 */
/*! @{ */

#define NOC_GICP_GICP_EVCNTR1_COUNT_MASK         (0xFFFFFFFFU)
#define NOC_GICP_GICP_EVCNTR1_COUNT_SHIFT        (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_EVCNTR1_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVCNTR1_COUNT_SHIFT)) & NOC_GICP_GICP_EVCNTR1_COUNT_MASK)
/*! @} */

/*! @name GICP_EVCNTR2 - GICP_EVCNTR2 */
/*! @{ */

#define NOC_GICP_GICP_EVCNTR2_COUNT_MASK         (0xFFFFFFFFU)
#define NOC_GICP_GICP_EVCNTR2_COUNT_SHIFT        (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_EVCNTR2_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVCNTR2_COUNT_SHIFT)) & NOC_GICP_GICP_EVCNTR2_COUNT_MASK)
/*! @} */

/*! @name GICP_EVCNTR3 - GICP_EVCNTR3 */
/*! @{ */

#define NOC_GICP_GICP_EVCNTR3_COUNT_MASK         (0xFFFFFFFFU)
#define NOC_GICP_GICP_EVCNTR3_COUNT_SHIFT        (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_EVCNTR3_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVCNTR3_COUNT_SHIFT)) & NOC_GICP_GICP_EVCNTR3_COUNT_MASK)
/*! @} */

/*! @name GICP_EVCNTR4 - GICP_EVCNTR4 */
/*! @{ */

#define NOC_GICP_GICP_EVCNTR4_COUNT_MASK         (0xFFFFFFFFU)
#define NOC_GICP_GICP_EVCNTR4_COUNT_SHIFT        (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_EVCNTR4_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVCNTR4_COUNT_SHIFT)) & NOC_GICP_GICP_EVCNTR4_COUNT_MASK)
/*! @} */

/*! @name GICP_EVTYPER0 - GICP_EVTYPER0 */
/*! @{ */

#define NOC_GICP_GICP_EVTYPER0_EVENT_MASK        (0xFFU)
#define NOC_GICP_GICP_EVTYPER0_EVENT_SHIFT       (0U)
/*! EVENT - EVENT */
#define NOC_GICP_GICP_EVTYPER0_EVENT(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER0_EVENT_SHIFT)) & NOC_GICP_GICP_EVTYPER0_EVENT_MASK)

#define NOC_GICP_GICP_EVTYPER0_RESERVED0_MASK    (0xFF00U)
#define NOC_GICP_GICP_EVTYPER0_RESERVED0_SHIFT   (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_EVTYPER0_RESERVED0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER0_RESERVED0_SHIFT)) & NOC_GICP_GICP_EVTYPER0_RESERVED0_MASK)

#define NOC_GICP_GICP_EVTYPER0_EVENT_TYPE_MASK   (0x30000U)
#define NOC_GICP_GICP_EVTYPER0_EVENT_TYPE_SHIFT  (16U)
/*! EVENT_TYPE - EVENT_TYPE */
#define NOC_GICP_GICP_EVTYPER0_EVENT_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER0_EVENT_TYPE_SHIFT)) & NOC_GICP_GICP_EVTYPER0_EVENT_TYPE_MASK)

#define NOC_GICP_GICP_EVTYPER0_RESERVED1_MASK    (0x7FFC0000U)
#define NOC_GICP_GICP_EVTYPER0_RESERVED1_SHIFT   (18U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_EVTYPER0_RESERVED1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER0_RESERVED1_SHIFT)) & NOC_GICP_GICP_EVTYPER0_RESERVED1_MASK)

#define NOC_GICP_GICP_EVTYPER0_OVCAP_MASK        (0x80000000U)
#define NOC_GICP_GICP_EVTYPER0_OVCAP_SHIFT       (31U)
/*! OVCAP - OVCAP */
#define NOC_GICP_GICP_EVTYPER0_OVCAP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER0_OVCAP_SHIFT)) & NOC_GICP_GICP_EVTYPER0_OVCAP_MASK)
/*! @} */

/*! @name GICP_EVTYPER1 - GICP_EVTYPER1 */
/*! @{ */

#define NOC_GICP_GICP_EVTYPER1_EVENT_MASK        (0xFFU)
#define NOC_GICP_GICP_EVTYPER1_EVENT_SHIFT       (0U)
/*! EVENT - EVENT */
#define NOC_GICP_GICP_EVTYPER1_EVENT(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER1_EVENT_SHIFT)) & NOC_GICP_GICP_EVTYPER1_EVENT_MASK)

#define NOC_GICP_GICP_EVTYPER1_RESERVED0_MASK    (0xFF00U)
#define NOC_GICP_GICP_EVTYPER1_RESERVED0_SHIFT   (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_EVTYPER1_RESERVED0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER1_RESERVED0_SHIFT)) & NOC_GICP_GICP_EVTYPER1_RESERVED0_MASK)

#define NOC_GICP_GICP_EVTYPER1_EVENT_TYPE_MASK   (0x30000U)
#define NOC_GICP_GICP_EVTYPER1_EVENT_TYPE_SHIFT  (16U)
/*! EVENT_TYPE - EVENT_TYPE */
#define NOC_GICP_GICP_EVTYPER1_EVENT_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER1_EVENT_TYPE_SHIFT)) & NOC_GICP_GICP_EVTYPER1_EVENT_TYPE_MASK)

#define NOC_GICP_GICP_EVTYPER1_RESERVED1_MASK    (0x7FFC0000U)
#define NOC_GICP_GICP_EVTYPER1_RESERVED1_SHIFT   (18U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_EVTYPER1_RESERVED1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER1_RESERVED1_SHIFT)) & NOC_GICP_GICP_EVTYPER1_RESERVED1_MASK)

#define NOC_GICP_GICP_EVTYPER1_OVCAP_MASK        (0x80000000U)
#define NOC_GICP_GICP_EVTYPER1_OVCAP_SHIFT       (31U)
/*! OVCAP - OVCAP */
#define NOC_GICP_GICP_EVTYPER1_OVCAP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER1_OVCAP_SHIFT)) & NOC_GICP_GICP_EVTYPER1_OVCAP_MASK)
/*! @} */

/*! @name GICP_EVTYPER2 - GICP_EVTYPER2 */
/*! @{ */

#define NOC_GICP_GICP_EVTYPER2_EVENT_MASK        (0xFFU)
#define NOC_GICP_GICP_EVTYPER2_EVENT_SHIFT       (0U)
/*! EVENT - EVENT */
#define NOC_GICP_GICP_EVTYPER2_EVENT(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER2_EVENT_SHIFT)) & NOC_GICP_GICP_EVTYPER2_EVENT_MASK)

#define NOC_GICP_GICP_EVTYPER2_RESERVED0_MASK    (0xFF00U)
#define NOC_GICP_GICP_EVTYPER2_RESERVED0_SHIFT   (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_EVTYPER2_RESERVED0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER2_RESERVED0_SHIFT)) & NOC_GICP_GICP_EVTYPER2_RESERVED0_MASK)

#define NOC_GICP_GICP_EVTYPER2_EVENT_TYPE_MASK   (0x30000U)
#define NOC_GICP_GICP_EVTYPER2_EVENT_TYPE_SHIFT  (16U)
/*! EVENT_TYPE - EVENT_TYPE */
#define NOC_GICP_GICP_EVTYPER2_EVENT_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER2_EVENT_TYPE_SHIFT)) & NOC_GICP_GICP_EVTYPER2_EVENT_TYPE_MASK)

#define NOC_GICP_GICP_EVTYPER2_RESERVED1_MASK    (0x7FFC0000U)
#define NOC_GICP_GICP_EVTYPER2_RESERVED1_SHIFT   (18U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_EVTYPER2_RESERVED1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER2_RESERVED1_SHIFT)) & NOC_GICP_GICP_EVTYPER2_RESERVED1_MASK)

#define NOC_GICP_GICP_EVTYPER2_OVCAP_MASK        (0x80000000U)
#define NOC_GICP_GICP_EVTYPER2_OVCAP_SHIFT       (31U)
/*! OVCAP - OVCAP */
#define NOC_GICP_GICP_EVTYPER2_OVCAP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER2_OVCAP_SHIFT)) & NOC_GICP_GICP_EVTYPER2_OVCAP_MASK)
/*! @} */

/*! @name GICP_EVTYPER3 - GICP_EVTYPER3 */
/*! @{ */

#define NOC_GICP_GICP_EVTYPER3_EVENT_MASK        (0xFFU)
#define NOC_GICP_GICP_EVTYPER3_EVENT_SHIFT       (0U)
/*! EVENT - EVENT */
#define NOC_GICP_GICP_EVTYPER3_EVENT(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER3_EVENT_SHIFT)) & NOC_GICP_GICP_EVTYPER3_EVENT_MASK)

#define NOC_GICP_GICP_EVTYPER3_RESERVED0_MASK    (0xFF00U)
#define NOC_GICP_GICP_EVTYPER3_RESERVED0_SHIFT   (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_EVTYPER3_RESERVED0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER3_RESERVED0_SHIFT)) & NOC_GICP_GICP_EVTYPER3_RESERVED0_MASK)

#define NOC_GICP_GICP_EVTYPER3_EVENT_TYPE_MASK   (0x30000U)
#define NOC_GICP_GICP_EVTYPER3_EVENT_TYPE_SHIFT  (16U)
/*! EVENT_TYPE - EVENT_TYPE */
#define NOC_GICP_GICP_EVTYPER3_EVENT_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER3_EVENT_TYPE_SHIFT)) & NOC_GICP_GICP_EVTYPER3_EVENT_TYPE_MASK)

#define NOC_GICP_GICP_EVTYPER3_RESERVED1_MASK    (0x7FFC0000U)
#define NOC_GICP_GICP_EVTYPER3_RESERVED1_SHIFT   (18U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_EVTYPER3_RESERVED1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER3_RESERVED1_SHIFT)) & NOC_GICP_GICP_EVTYPER3_RESERVED1_MASK)

#define NOC_GICP_GICP_EVTYPER3_OVCAP_MASK        (0x80000000U)
#define NOC_GICP_GICP_EVTYPER3_OVCAP_SHIFT       (31U)
/*! OVCAP - OVCAP */
#define NOC_GICP_GICP_EVTYPER3_OVCAP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER3_OVCAP_SHIFT)) & NOC_GICP_GICP_EVTYPER3_OVCAP_MASK)
/*! @} */

/*! @name GICP_EVTYPER4 - GICP_EVTYPER4 */
/*! @{ */

#define NOC_GICP_GICP_EVTYPER4_EVENT_MASK        (0xFFU)
#define NOC_GICP_GICP_EVTYPER4_EVENT_SHIFT       (0U)
/*! EVENT - EVENT */
#define NOC_GICP_GICP_EVTYPER4_EVENT(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER4_EVENT_SHIFT)) & NOC_GICP_GICP_EVTYPER4_EVENT_MASK)

#define NOC_GICP_GICP_EVTYPER4_RESERVED0_MASK    (0xFF00U)
#define NOC_GICP_GICP_EVTYPER4_RESERVED0_SHIFT   (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_EVTYPER4_RESERVED0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER4_RESERVED0_SHIFT)) & NOC_GICP_GICP_EVTYPER4_RESERVED0_MASK)

#define NOC_GICP_GICP_EVTYPER4_EVENT_TYPE_MASK   (0x30000U)
#define NOC_GICP_GICP_EVTYPER4_EVENT_TYPE_SHIFT  (16U)
/*! EVENT_TYPE - EVENT_TYPE */
#define NOC_GICP_GICP_EVTYPER4_EVENT_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER4_EVENT_TYPE_SHIFT)) & NOC_GICP_GICP_EVTYPER4_EVENT_TYPE_MASK)

#define NOC_GICP_GICP_EVTYPER4_RESERVED1_MASK    (0x7FFC0000U)
#define NOC_GICP_GICP_EVTYPER4_RESERVED1_SHIFT   (18U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_EVTYPER4_RESERVED1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER4_RESERVED1_SHIFT)) & NOC_GICP_GICP_EVTYPER4_RESERVED1_MASK)

#define NOC_GICP_GICP_EVTYPER4_OVCAP_MASK        (0x80000000U)
#define NOC_GICP_GICP_EVTYPER4_OVCAP_SHIFT       (31U)
/*! OVCAP - OVCAP */
#define NOC_GICP_GICP_EVTYPER4_OVCAP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_EVTYPER4_OVCAP_SHIFT)) & NOC_GICP_GICP_EVTYPER4_OVCAP_MASK)
/*! @} */

/*! @name GICP_SVR0 - GICP_SVR0 */
/*! @{ */

#define NOC_GICP_GICP_SVR0_COUNT_MASK            (0xFFFFFFFFU)
#define NOC_GICP_GICP_SVR0_COUNT_SHIFT           (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_SVR0_COUNT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_SVR0_COUNT_SHIFT)) & NOC_GICP_GICP_SVR0_COUNT_MASK)
/*! @} */

/*! @name GICP_SVR1 - GICP_SVR1 */
/*! @{ */

#define NOC_GICP_GICP_SVR1_COUNT_MASK            (0xFFFFFFFFU)
#define NOC_GICP_GICP_SVR1_COUNT_SHIFT           (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_SVR1_COUNT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_SVR1_COUNT_SHIFT)) & NOC_GICP_GICP_SVR1_COUNT_MASK)
/*! @} */

/*! @name GICP_SVR2 - GICP_SVR2 */
/*! @{ */

#define NOC_GICP_GICP_SVR2_COUNT_MASK            (0xFFFFFFFFU)
#define NOC_GICP_GICP_SVR2_COUNT_SHIFT           (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_SVR2_COUNT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_SVR2_COUNT_SHIFT)) & NOC_GICP_GICP_SVR2_COUNT_MASK)
/*! @} */

/*! @name GICP_SVR3 - GICP_SVR3 */
/*! @{ */

#define NOC_GICP_GICP_SVR3_COUNT_MASK            (0xFFFFFFFFU)
#define NOC_GICP_GICP_SVR3_COUNT_SHIFT           (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_SVR3_COUNT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_SVR3_COUNT_SHIFT)) & NOC_GICP_GICP_SVR3_COUNT_MASK)
/*! @} */

/*! @name GICP_SVR4 - GICP_SVR4 */
/*! @{ */

#define NOC_GICP_GICP_SVR4_COUNT_MASK            (0xFFFFFFFFU)
#define NOC_GICP_GICP_SVR4_COUNT_SHIFT           (0U)
/*! COUNT - COUNT */
#define NOC_GICP_GICP_SVR4_COUNT(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_SVR4_COUNT_SHIFT)) & NOC_GICP_GICP_SVR4_COUNT_MASK)
/*! @} */

/*! @name GICP_FR0 - GICP_FR0 */
/*! @{ */

#define NOC_GICP_GICP_FR0_Filter_MASK            (0xFFFFU)
#define NOC_GICP_GICP_FR0_Filter_SHIFT           (0U)
/*! Filter - Filter */
#define NOC_GICP_GICP_FR0_Filter(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR0_Filter_SHIFT)) & NOC_GICP_GICP_FR0_Filter_MASK)

#define NOC_GICP_GICP_FR0_RESERVED0_MASK         (0x1FFF0000U)
#define NOC_GICP_GICP_FR0_RESERVED0_SHIFT        (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_FR0_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_FR0_RESERVED0_MASK)

#define NOC_GICP_GICP_FR0_FilterEncoding_MASK    (0x20000000U)
#define NOC_GICP_GICP_FR0_FilterEncoding_SHIFT   (29U)
/*! FilterEncoding - FilterEncoding */
#define NOC_GICP_GICP_FR0_FilterEncoding(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR0_FilterEncoding_SHIFT)) & NOC_GICP_GICP_FR0_FilterEncoding_MASK)

#define NOC_GICP_GICP_FR0_FilterType_MASK        (0xC0000000U)
#define NOC_GICP_GICP_FR0_FilterType_SHIFT       (30U)
/*! FilterType - FilterType */
#define NOC_GICP_GICP_FR0_FilterType(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR0_FilterType_SHIFT)) & NOC_GICP_GICP_FR0_FilterType_MASK)
/*! @} */

/*! @name GICP_FR1 - GICP_FR1 */
/*! @{ */

#define NOC_GICP_GICP_FR1_Filter_MASK            (0xFFFFU)
#define NOC_GICP_GICP_FR1_Filter_SHIFT           (0U)
/*! Filter - Filter */
#define NOC_GICP_GICP_FR1_Filter(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR1_Filter_SHIFT)) & NOC_GICP_GICP_FR1_Filter_MASK)

#define NOC_GICP_GICP_FR1_RESERVED0_MASK         (0x1FFF0000U)
#define NOC_GICP_GICP_FR1_RESERVED0_SHIFT        (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_FR1_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR1_RESERVED0_SHIFT)) & NOC_GICP_GICP_FR1_RESERVED0_MASK)

#define NOC_GICP_GICP_FR1_FilterEncoding_MASK    (0x20000000U)
#define NOC_GICP_GICP_FR1_FilterEncoding_SHIFT   (29U)
/*! FilterEncoding - FilterEncoding */
#define NOC_GICP_GICP_FR1_FilterEncoding(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR1_FilterEncoding_SHIFT)) & NOC_GICP_GICP_FR1_FilterEncoding_MASK)

#define NOC_GICP_GICP_FR1_FilterType_MASK        (0xC0000000U)
#define NOC_GICP_GICP_FR1_FilterType_SHIFT       (30U)
/*! FilterType - FilterType */
#define NOC_GICP_GICP_FR1_FilterType(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR1_FilterType_SHIFT)) & NOC_GICP_GICP_FR1_FilterType_MASK)
/*! @} */

/*! @name GICP_FR2 - GICP_FR2 */
/*! @{ */

#define NOC_GICP_GICP_FR2_Filter_MASK            (0xFFFFU)
#define NOC_GICP_GICP_FR2_Filter_SHIFT           (0U)
/*! Filter - Filter */
#define NOC_GICP_GICP_FR2_Filter(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR2_Filter_SHIFT)) & NOC_GICP_GICP_FR2_Filter_MASK)

#define NOC_GICP_GICP_FR2_RESERVED0_MASK         (0x1FFF0000U)
#define NOC_GICP_GICP_FR2_RESERVED0_SHIFT        (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_FR2_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR2_RESERVED0_SHIFT)) & NOC_GICP_GICP_FR2_RESERVED0_MASK)

#define NOC_GICP_GICP_FR2_FilterEncoding_MASK    (0x20000000U)
#define NOC_GICP_GICP_FR2_FilterEncoding_SHIFT   (29U)
/*! FilterEncoding - FilterEncoding */
#define NOC_GICP_GICP_FR2_FilterEncoding(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR2_FilterEncoding_SHIFT)) & NOC_GICP_GICP_FR2_FilterEncoding_MASK)

#define NOC_GICP_GICP_FR2_FilterType_MASK        (0xC0000000U)
#define NOC_GICP_GICP_FR2_FilterType_SHIFT       (30U)
/*! FilterType - FilterType */
#define NOC_GICP_GICP_FR2_FilterType(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR2_FilterType_SHIFT)) & NOC_GICP_GICP_FR2_FilterType_MASK)
/*! @} */

/*! @name GICP_FR3 - GICP_FR3 */
/*! @{ */

#define NOC_GICP_GICP_FR3_Filter_MASK            (0xFFFFU)
#define NOC_GICP_GICP_FR3_Filter_SHIFT           (0U)
/*! Filter - Filter */
#define NOC_GICP_GICP_FR3_Filter(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR3_Filter_SHIFT)) & NOC_GICP_GICP_FR3_Filter_MASK)

#define NOC_GICP_GICP_FR3_RESERVED0_MASK         (0x1FFF0000U)
#define NOC_GICP_GICP_FR3_RESERVED0_SHIFT        (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_FR3_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR3_RESERVED0_SHIFT)) & NOC_GICP_GICP_FR3_RESERVED0_MASK)

#define NOC_GICP_GICP_FR3_FilterEncoding_MASK    (0x20000000U)
#define NOC_GICP_GICP_FR3_FilterEncoding_SHIFT   (29U)
/*! FilterEncoding - FilterEncoding */
#define NOC_GICP_GICP_FR3_FilterEncoding(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR3_FilterEncoding_SHIFT)) & NOC_GICP_GICP_FR3_FilterEncoding_MASK)

#define NOC_GICP_GICP_FR3_FilterType_MASK        (0xC0000000U)
#define NOC_GICP_GICP_FR3_FilterType_SHIFT       (30U)
/*! FilterType - FilterType */
#define NOC_GICP_GICP_FR3_FilterType(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR3_FilterType_SHIFT)) & NOC_GICP_GICP_FR3_FilterType_MASK)
/*! @} */

/*! @name GICP_FR4 - GICP_FR4 */
/*! @{ */

#define NOC_GICP_GICP_FR4_Filter_MASK            (0xFFFFU)
#define NOC_GICP_GICP_FR4_Filter_SHIFT           (0U)
/*! Filter - Filter */
#define NOC_GICP_GICP_FR4_Filter(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR4_Filter_SHIFT)) & NOC_GICP_GICP_FR4_Filter_MASK)

#define NOC_GICP_GICP_FR4_RESERVED0_MASK         (0x1FFF0000U)
#define NOC_GICP_GICP_FR4_RESERVED0_SHIFT        (16U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_FR4_RESERVED0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR4_RESERVED0_SHIFT)) & NOC_GICP_GICP_FR4_RESERVED0_MASK)

#define NOC_GICP_GICP_FR4_FilterEncoding_MASK    (0x20000000U)
#define NOC_GICP_GICP_FR4_FilterEncoding_SHIFT   (29U)
/*! FilterEncoding - FilterEncoding */
#define NOC_GICP_GICP_FR4_FilterEncoding(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR4_FilterEncoding_SHIFT)) & NOC_GICP_GICP_FR4_FilterEncoding_MASK)

#define NOC_GICP_GICP_FR4_FilterType_MASK        (0xC0000000U)
#define NOC_GICP_GICP_FR4_FilterType_SHIFT       (30U)
/*! FilterType - FilterType */
#define NOC_GICP_GICP_FR4_FilterType(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_FR4_FilterType_SHIFT)) & NOC_GICP_GICP_FR4_FilterType_MASK)
/*! @} */

/*! @name GICP_CNTENSET0 - GICP_CNTENSET0 */
/*! @{ */

#define NOC_GICP_GICP_CNTENSET0_CNTEN0_MASK      (0x1U)
#define NOC_GICP_GICP_CNTENSET0_CNTEN0_SHIFT     (0U)
/*! CNTEN0 - CNTEN0 */
#define NOC_GICP_GICP_CNTENSET0_CNTEN0(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_CNTEN0_SHIFT)) & NOC_GICP_GICP_CNTENSET0_CNTEN0_MASK)

#define NOC_GICP_GICP_CNTENSET0_CNTEN1_MASK      (0x2U)
#define NOC_GICP_GICP_CNTENSET0_CNTEN1_SHIFT     (1U)
/*! CNTEN1 - CNTEN1 */
#define NOC_GICP_GICP_CNTENSET0_CNTEN1(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_CNTEN1_SHIFT)) & NOC_GICP_GICP_CNTENSET0_CNTEN1_MASK)

#define NOC_GICP_GICP_CNTENSET0_CNTEN2_MASK      (0x4U)
#define NOC_GICP_GICP_CNTENSET0_CNTEN2_SHIFT     (2U)
/*! CNTEN2 - CNTEN2 */
#define NOC_GICP_GICP_CNTENSET0_CNTEN2(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_CNTEN2_SHIFT)) & NOC_GICP_GICP_CNTENSET0_CNTEN2_MASK)

#define NOC_GICP_GICP_CNTENSET0_CNTEN3_MASK      (0x8U)
#define NOC_GICP_GICP_CNTENSET0_CNTEN3_SHIFT     (3U)
/*! CNTEN3 - CNTEN3 */
#define NOC_GICP_GICP_CNTENSET0_CNTEN3(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_CNTEN3_SHIFT)) & NOC_GICP_GICP_CNTENSET0_CNTEN3_MASK)

#define NOC_GICP_GICP_CNTENSET0_CNTEN4_MASK      (0x10U)
#define NOC_GICP_GICP_CNTENSET0_CNTEN4_SHIFT     (4U)
/*! CNTEN4 - CNTEN4 */
#define NOC_GICP_GICP_CNTENSET0_CNTEN4(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_CNTEN4_SHIFT)) & NOC_GICP_GICP_CNTENSET0_CNTEN4_MASK)

#define NOC_GICP_GICP_CNTENSET0_RESERVED0_MASK   (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_CNTENSET0_RESERVED0_SHIFT  (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CNTENSET0_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENSET0_RESERVED0_SHIFT)) & NOC_GICP_GICP_CNTENSET0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CNTENCLR0 - GICP_CNTENCLR0 */
/*! @{ */

#define NOC_GICP_GICP_CNTENCLR0_CNTEN0_MASK      (0x1U)
#define NOC_GICP_GICP_CNTENCLR0_CNTEN0_SHIFT     (0U)
/*! CNTEN0 - CNTEN0 */
#define NOC_GICP_GICP_CNTENCLR0_CNTEN0(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_CNTEN0_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_CNTEN0_MASK)

#define NOC_GICP_GICP_CNTENCLR0_CNTEN1_MASK      (0x2U)
#define NOC_GICP_GICP_CNTENCLR0_CNTEN1_SHIFT     (1U)
/*! CNTEN1 - CNTEN1 */
#define NOC_GICP_GICP_CNTENCLR0_CNTEN1(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_CNTEN1_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_CNTEN1_MASK)

#define NOC_GICP_GICP_CNTENCLR0_CNTEN2_MASK      (0x4U)
#define NOC_GICP_GICP_CNTENCLR0_CNTEN2_SHIFT     (2U)
/*! CNTEN2 - CNTEN2 */
#define NOC_GICP_GICP_CNTENCLR0_CNTEN2(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_CNTEN2_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_CNTEN2_MASK)

#define NOC_GICP_GICP_CNTENCLR0_CNTEN3_MASK      (0x8U)
#define NOC_GICP_GICP_CNTENCLR0_CNTEN3_SHIFT     (3U)
/*! CNTEN3 - CNTEN3 */
#define NOC_GICP_GICP_CNTENCLR0_CNTEN3(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_CNTEN3_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_CNTEN3_MASK)

#define NOC_GICP_GICP_CNTENCLR0_CNTEN4_MASK      (0x10U)
#define NOC_GICP_GICP_CNTENCLR0_CNTEN4_SHIFT     (4U)
/*! CNTEN4 - CNTEN4 */
#define NOC_GICP_GICP_CNTENCLR0_CNTEN4(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_CNTEN4_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_CNTEN4_MASK)

#define NOC_GICP_GICP_CNTENCLR0_RESERVED0_MASK   (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_CNTENCLR0_RESERVED0_SHIFT  (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CNTENCLR0_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_CNTENCLR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_CNTENCLR0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_INTENSET0 - GICP_INTENSET0 */
/*! @{ */

#define NOC_GICP_GICP_INTENSET0_INTEN_MASK       (0x1FU)
#define NOC_GICP_GICP_INTENSET0_INTEN_SHIFT      (0U)
/*! INTEN - INTEN */
#define NOC_GICP_GICP_INTENSET0_INTEN(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_INTENSET0_INTEN_SHIFT)) & NOC_GICP_GICP_INTENSET0_INTEN_MASK)

#define NOC_GICP_GICP_INTENSET0_RESERVED0_MASK   (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_INTENSET0_RESERVED0_SHIFT  (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_INTENSET0_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_INTENSET0_RESERVED0_SHIFT)) & NOC_GICP_GICP_INTENSET0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_INTENCLR0 - GICP_INTENCLR0 */
/*! @{ */

#define NOC_GICP_GICP_INTENCLR0_INTEN_MASK       (0x1FU)
#define NOC_GICP_GICP_INTENCLR0_INTEN_SHIFT      (0U)
/*! INTEN - INTEN */
#define NOC_GICP_GICP_INTENCLR0_INTEN(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_INTENCLR0_INTEN_SHIFT)) & NOC_GICP_GICP_INTENCLR0_INTEN_MASK)

#define NOC_GICP_GICP_INTENCLR0_RESERVED0_MASK   (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_INTENCLR0_RESERVED0_SHIFT  (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_INTENCLR0_RESERVED0(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_INTENCLR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_INTENCLR0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_OVSCLR0 - GICP_OVSCLR0 */
/*! @{ */

#define NOC_GICP_GICP_OVSCLR0_OVS_MASK           (0x1FU)
#define NOC_GICP_GICP_OVSCLR0_OVS_SHIFT          (0U)
/*! OVS - OVS */
#define NOC_GICP_GICP_OVSCLR0_OVS(x)             (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_OVSCLR0_OVS_SHIFT)) & NOC_GICP_GICP_OVSCLR0_OVS_MASK)

#define NOC_GICP_GICP_OVSCLR0_RESERVED0_MASK     (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_OVSCLR0_RESERVED0_SHIFT    (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_OVSCLR0_RESERVED0(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_OVSCLR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_OVSCLR0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_OVSSET0 - GICP_OVSSET0 */
/*! @{ */

#define NOC_GICP_GICP_OVSSET0_OVS_MASK           (0x1FU)
#define NOC_GICP_GICP_OVSSET0_OVS_SHIFT          (0U)
/*! OVS - OVS */
#define NOC_GICP_GICP_OVSSET0_OVS(x)             (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_OVSSET0_OVS_SHIFT)) & NOC_GICP_GICP_OVSSET0_OVS_MASK)

#define NOC_GICP_GICP_OVSSET0_RESERVED0_MASK     (0xFFFFFFFFFFFFFFE0U)
#define NOC_GICP_GICP_OVSSET0_RESERVED0_SHIFT    (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_OVSSET0_RESERVED0(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICP_GICP_OVSSET0_RESERVED0_SHIFT)) & NOC_GICP_GICP_OVSSET0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CAPR - GICP_CAPR */
/*! @{ */

#define NOC_GICP_GICP_CAPR_CAPTURE_MASK          (0x1U)
#define NOC_GICP_GICP_CAPR_CAPTURE_SHIFT         (0U)
/*! CAPTURE - CAPTURE */
#define NOC_GICP_GICP_CAPR_CAPTURE(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CAPR_CAPTURE_SHIFT)) & NOC_GICP_GICP_CAPR_CAPTURE_MASK)

#define NOC_GICP_GICP_CAPR_RESERVED0_MASK        (0xFFFFFFFEU)
#define NOC_GICP_GICP_CAPR_RESERVED0_SHIFT       (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CAPR_RESERVED0(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CAPR_RESERVED0_SHIFT)) & NOC_GICP_GICP_CAPR_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CFGR - GICP_CFGR */
/*! @{ */

#define NOC_GICP_GICP_CFGR_NCTR_MASK             (0x3FU)
#define NOC_GICP_GICP_CFGR_NCTR_SHIFT            (0U)
/*! NCTR - NCTR */
#define NOC_GICP_GICP_CFGR_NCTR(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_NCTR_SHIFT)) & NOC_GICP_GICP_CFGR_NCTR_MASK)

#define NOC_GICP_GICP_CFGR_RESERVED0_MASK        (0xC0U)
#define NOC_GICP_GICP_CFGR_RESERVED0_SHIFT       (6U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CFGR_RESERVED0(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_RESERVED0_SHIFT)) & NOC_GICP_GICP_CFGR_RESERVED0_MASK)

#define NOC_GICP_GICP_CFGR_SIZE_MASK             (0x3F00U)
#define NOC_GICP_GICP_CFGR_SIZE_SHIFT            (8U)
/*! SIZE - SIZE */
#define NOC_GICP_GICP_CFGR_SIZE(x)               (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_SIZE_SHIFT)) & NOC_GICP_GICP_CFGR_SIZE_MASK)

#define NOC_GICP_GICP_CFGR_RESERVED1_MASK        (0x3FC000U)
#define NOC_GICP_GICP_CFGR_RESERVED1_SHIFT       (14U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_CFGR_RESERVED1(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_RESERVED1_SHIFT)) & NOC_GICP_GICP_CFGR_RESERVED1_MASK)

#define NOC_GICP_GICP_CFGR_CAPTURE_MASK          (0x400000U)
#define NOC_GICP_GICP_CFGR_CAPTURE_SHIFT         (22U)
/*! CAPTURE - CAPTURE */
#define NOC_GICP_GICP_CFGR_CAPTURE(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_CAPTURE_SHIFT)) & NOC_GICP_GICP_CFGR_CAPTURE_MASK)

#define NOC_GICP_GICP_CFGR_RESERVED2_MASK        (0xFF800000U)
#define NOC_GICP_GICP_CFGR_RESERVED2_SHIFT       (23U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICP_GICP_CFGR_RESERVED2(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CFGR_RESERVED2_SHIFT)) & NOC_GICP_GICP_CFGR_RESERVED2_MASK)
/*! @} */

/*! @name GICP_CR - GICP_CR */
/*! @{ */

#define NOC_GICP_GICP_CR_E_MASK                  (0x1U)
#define NOC_GICP_GICP_CR_E_SHIFT                 (0U)
/*! E - E */
#define NOC_GICP_GICP_CR_E(x)                    (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CR_E_SHIFT)) & NOC_GICP_GICP_CR_E_MASK)

#define NOC_GICP_GICP_CR_RESERVED0_MASK          (0xFFFFFFFEU)
#define NOC_GICP_GICP_CR_RESERVED0_SHIFT         (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CR_RESERVED0(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CR_RESERVED0_SHIFT)) & NOC_GICP_GICP_CR_RESERVED0_MASK)
/*! @} */

/*! @name GICP_IRQCR - GICP_IRQCR */
/*! @{ */

#define NOC_GICP_GICP_IRQCR_SPIID_MASK           (0x1FFFU)
#define NOC_GICP_GICP_IRQCR_SPIID_SHIFT          (0U)
/*! SPIID - SPIID */
#define NOC_GICP_GICP_IRQCR_SPIID(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_IRQCR_SPIID_SHIFT)) & NOC_GICP_GICP_IRQCR_SPIID_MASK)

#define NOC_GICP_GICP_IRQCR_RESERVED0_MASK       (0xFFFFE000U)
#define NOC_GICP_GICP_IRQCR_RESERVED0_SHIFT      (13U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_IRQCR_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_IRQCR_RESERVED0_SHIFT)) & NOC_GICP_GICP_IRQCR_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PMAUTHSTATUS - GICP_PMAUTHSTATUS */
/*! @{ */

#define NOC_GICP_GICP_PMAUTHSTATUS_NSE_MASK      (0x1U)
#define NOC_GICP_GICP_PMAUTHSTATUS_NSE_SHIFT     (0U)
/*! NSE - NSE */
#define NOC_GICP_GICP_PMAUTHSTATUS_NSE(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_NSE_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_NSE_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_NSI_MASK      (0x2U)
#define NOC_GICP_GICP_PMAUTHSTATUS_NSI_SHIFT     (1U)
/*! NSI - NSI */
#define NOC_GICP_GICP_PMAUTHSTATUS_NSI(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_NSI_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_NSI_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_NSNE_MASK     (0x4U)
#define NOC_GICP_GICP_PMAUTHSTATUS_NSNE_SHIFT    (2U)
/*! NSNE - NSNE */
#define NOC_GICP_GICP_PMAUTHSTATUS_NSNE(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_NSNE_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_NSNE_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_NSNI_MASK     (0x8U)
#define NOC_GICP_GICP_PMAUTHSTATUS_NSNI_SHIFT    (3U)
/*! NSNI - NSNI */
#define NOC_GICP_GICP_PMAUTHSTATUS_NSNI(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_NSNI_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_NSNI_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_SE_MASK       (0x10U)
#define NOC_GICP_GICP_PMAUTHSTATUS_SE_SHIFT      (4U)
/*! SE - SE */
#define NOC_GICP_GICP_PMAUTHSTATUS_SE(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_SE_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_SE_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_SI_MASK       (0x20U)
#define NOC_GICP_GICP_PMAUTHSTATUS_SI_SHIFT      (5U)
/*! SI - SI */
#define NOC_GICP_GICP_PMAUTHSTATUS_SI(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_SI_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_SI_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_SNE_MASK      (0x40U)
#define NOC_GICP_GICP_PMAUTHSTATUS_SNE_SHIFT     (6U)
/*! SNE - SNE */
#define NOC_GICP_GICP_PMAUTHSTATUS_SNE(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_SNE_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_SNE_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_SNI_MASK      (0x80U)
#define NOC_GICP_GICP_PMAUTHSTATUS_SNI_SHIFT     (7U)
/*! SNI - SNI */
#define NOC_GICP_GICP_PMAUTHSTATUS_SNI(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_SNI_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_SNI_MASK)

#define NOC_GICP_GICP_PMAUTHSTATUS_RESERVED0_MASK (0xFFFFFF00U)
#define NOC_GICP_GICP_PMAUTHSTATUS_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PMAUTHSTATUS_RESERVED0(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMAUTHSTATUS_RESERVED0_SHIFT)) & NOC_GICP_GICP_PMAUTHSTATUS_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PMDEVARCH - GICP_PMDEVARCH */
/*! @{ */

#define NOC_GICP_GICP_PMDEVARCH_ARCHID_MASK      (0xFFFFU)
#define NOC_GICP_GICP_PMDEVARCH_ARCHID_SHIFT     (0U)
/*! ARCHID - ARCHID */
#define NOC_GICP_GICP_PMDEVARCH_ARCHID(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVARCH_ARCHID_SHIFT)) & NOC_GICP_GICP_PMDEVARCH_ARCHID_MASK)

#define NOC_GICP_GICP_PMDEVARCH_REVISION_MASK    (0xF0000U)
#define NOC_GICP_GICP_PMDEVARCH_REVISION_SHIFT   (16U)
/*! REVISION - REVISION */
#define NOC_GICP_GICP_PMDEVARCH_REVISION(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVARCH_REVISION_SHIFT)) & NOC_GICP_GICP_PMDEVARCH_REVISION_MASK)

#define NOC_GICP_GICP_PMDEVARCH_PRESENT_MASK     (0x100000U)
#define NOC_GICP_GICP_PMDEVARCH_PRESENT_SHIFT    (20U)
/*! PRESENT - PRESENT */
#define NOC_GICP_GICP_PMDEVARCH_PRESENT(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVARCH_PRESENT_SHIFT)) & NOC_GICP_GICP_PMDEVARCH_PRESENT_MASK)

#define NOC_GICP_GICP_PMDEVARCH_ARCHITECT_MASK   (0xFFE00000U)
#define NOC_GICP_GICP_PMDEVARCH_ARCHITECT_SHIFT  (21U)
/*! ARCHITECT - ARCHITECT */
#define NOC_GICP_GICP_PMDEVARCH_ARCHITECT(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVARCH_ARCHITECT_SHIFT)) & NOC_GICP_GICP_PMDEVARCH_ARCHITECT_MASK)
/*! @} */

/*! @name GICP_PMDEVTYPE - GICP_PMDEVTYPE */
/*! @{ */

#define NOC_GICP_GICP_PMDEVTYPE_Class_MASK       (0xFU)
#define NOC_GICP_GICP_PMDEVTYPE_Class_SHIFT      (0U)
/*! Class - Class */
#define NOC_GICP_GICP_PMDEVTYPE_Class(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVTYPE_Class_SHIFT)) & NOC_GICP_GICP_PMDEVTYPE_Class_MASK)

#define NOC_GICP_GICP_PMDEVTYPE_SubType_MASK     (0xF0U)
#define NOC_GICP_GICP_PMDEVTYPE_SubType_SHIFT    (4U)
/*! SubType - SubType */
#define NOC_GICP_GICP_PMDEVTYPE_SubType(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVTYPE_SubType_SHIFT)) & NOC_GICP_GICP_PMDEVTYPE_SubType_MASK)

#define NOC_GICP_GICP_PMDEVTYPE_RESERVED0_MASK   (0xFFFFFF00U)
#define NOC_GICP_GICP_PMDEVTYPE_RESERVED0_SHIFT  (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PMDEVTYPE_RESERVED0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PMDEVTYPE_RESERVED0_SHIFT)) & NOC_GICP_GICP_PMDEVTYPE_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR4 - GICP_PIDR4 */
/*! @{ */

#define NOC_GICP_GICP_PIDR4_DES_2_MASK           (0xFU)
#define NOC_GICP_GICP_PIDR4_DES_2_SHIFT          (0U)
/*! DES_2 - DES_2 */
#define NOC_GICP_GICP_PIDR4_DES_2(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR4_DES_2_SHIFT)) & NOC_GICP_GICP_PIDR4_DES_2_MASK)

#define NOC_GICP_GICP_PIDR4_SIZE_MASK            (0xF0U)
#define NOC_GICP_GICP_PIDR4_SIZE_SHIFT           (4U)
/*! SIZE - SIZE */
#define NOC_GICP_GICP_PIDR4_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR4_SIZE_SHIFT)) & NOC_GICP_GICP_PIDR4_SIZE_MASK)

#define NOC_GICP_GICP_PIDR4_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR4_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR4_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR4_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR4_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR5 - GICP_PIDR5 */
/*! @{ */

#define NOC_GICP_GICP_PIDR5_RESERVED_MASK        (0xFFU)
#define NOC_GICP_GICP_PIDR5_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICP_GICP_PIDR5_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR5_RESERVED_SHIFT)) & NOC_GICP_GICP_PIDR5_RESERVED_MASK)

#define NOC_GICP_GICP_PIDR5_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR5_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR5_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR5_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR5_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR6 - GICP_PIDR6 */
/*! @{ */

#define NOC_GICP_GICP_PIDR6_RESERVED_MASK        (0xFFU)
#define NOC_GICP_GICP_PIDR6_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICP_GICP_PIDR6_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR6_RESERVED_SHIFT)) & NOC_GICP_GICP_PIDR6_RESERVED_MASK)

#define NOC_GICP_GICP_PIDR6_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR6_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR6_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR6_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR6_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR7 - GICP_PIDR7 */
/*! @{ */

#define NOC_GICP_GICP_PIDR7_RESERVED_MASK        (0xFFU)
#define NOC_GICP_GICP_PIDR7_RESERVED_SHIFT       (0U)
/*! RESERVED - RESERVED */
#define NOC_GICP_GICP_PIDR7_RESERVED(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR7_RESERVED_SHIFT)) & NOC_GICP_GICP_PIDR7_RESERVED_MASK)

#define NOC_GICP_GICP_PIDR7_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR7_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR7_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR7_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR7_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR0 - GICP_PIDR0 */
/*! @{ */

#define NOC_GICP_GICP_PIDR0_PART_0_MASK          (0xFFU)
#define NOC_GICP_GICP_PIDR0_PART_0_SHIFT         (0U)
/*! PART_0 - PART_0 */
#define NOC_GICP_GICP_PIDR0_PART_0(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR0_PART_0_SHIFT)) & NOC_GICP_GICP_PIDR0_PART_0_MASK)

#define NOC_GICP_GICP_PIDR0_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR0_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR0_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR1 - GICP_PIDR1 */
/*! @{ */

#define NOC_GICP_GICP_PIDR1_PART_1_MASK          (0xFU)
#define NOC_GICP_GICP_PIDR1_PART_1_SHIFT         (0U)
/*! PART_1 - PART_1 */
#define NOC_GICP_GICP_PIDR1_PART_1(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR1_PART_1_SHIFT)) & NOC_GICP_GICP_PIDR1_PART_1_MASK)

#define NOC_GICP_GICP_PIDR1_DES_0_MASK           (0xF0U)
#define NOC_GICP_GICP_PIDR1_DES_0_SHIFT          (4U)
/*! DES_0 - DES_0 */
#define NOC_GICP_GICP_PIDR1_DES_0(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR1_DES_0_SHIFT)) & NOC_GICP_GICP_PIDR1_DES_0_MASK)

#define NOC_GICP_GICP_PIDR1_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR1_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR1_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR1_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR2 - GICP_PIDR2 */
/*! @{ */

#define NOC_GICP_GICP_PIDR2_DES_1_MASK           (0x7U)
#define NOC_GICP_GICP_PIDR2_DES_1_SHIFT          (0U)
/*! DES_1 - DES_1 */
#define NOC_GICP_GICP_PIDR2_DES_1(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR2_DES_1_SHIFT)) & NOC_GICP_GICP_PIDR2_DES_1_MASK)

#define NOC_GICP_GICP_PIDR2_JEDEC_MASK           (0x8U)
#define NOC_GICP_GICP_PIDR2_JEDEC_SHIFT          (3U)
/*! JEDEC - JEDEC */
#define NOC_GICP_GICP_PIDR2_JEDEC(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR2_JEDEC_SHIFT)) & NOC_GICP_GICP_PIDR2_JEDEC_MASK)

#define NOC_GICP_GICP_PIDR2_REVISION_MASK        (0xF0U)
#define NOC_GICP_GICP_PIDR2_REVISION_SHIFT       (4U)
/*! REVISION - REVISION */
#define NOC_GICP_GICP_PIDR2_REVISION(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR2_REVISION_SHIFT)) & NOC_GICP_GICP_PIDR2_REVISION_MASK)

#define NOC_GICP_GICP_PIDR2_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR2_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR2_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR2_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICP_PIDR3 - GICP_PIDR3 */
/*! @{ */

#define NOC_GICP_GICP_PIDR3_CMOD_MASK            (0x7U)
#define NOC_GICP_GICP_PIDR3_CMOD_SHIFT           (0U)
/*! CMOD - CMOD */
#define NOC_GICP_GICP_PIDR3_CMOD(x)              (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR3_CMOD_SHIFT)) & NOC_GICP_GICP_PIDR3_CMOD_MASK)

#define NOC_GICP_GICP_PIDR3_RESERVED0_MASK       (0x8U)
#define NOC_GICP_GICP_PIDR3_RESERVED0_SHIFT      (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_PIDR3_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR3_RESERVED0_SHIFT)) & NOC_GICP_GICP_PIDR3_RESERVED0_MASK)

#define NOC_GICP_GICP_PIDR3_REVAND_MASK          (0xF0U)
#define NOC_GICP_GICP_PIDR3_REVAND_SHIFT         (4U)
/*! REVAND - REVAND */
#define NOC_GICP_GICP_PIDR3_REVAND(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR3_REVAND_SHIFT)) & NOC_GICP_GICP_PIDR3_REVAND_MASK)

#define NOC_GICP_GICP_PIDR3_RESERVED1_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_PIDR3_RESERVED1_SHIFT      (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICP_GICP_PIDR3_RESERVED1(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_PIDR3_RESERVED1_SHIFT)) & NOC_GICP_GICP_PIDR3_RESERVED1_MASK)
/*! @} */

/*! @name GICP_CIDR0 - GICP_CIDR0 */
/*! @{ */

#define NOC_GICP_GICP_CIDR0_PRMBL_0_MASK         (0xFFU)
#define NOC_GICP_GICP_CIDR0_PRMBL_0_SHIFT        (0U)
/*! PRMBL_0 - PRMBL_0 */
#define NOC_GICP_GICP_CIDR0_PRMBL_0(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR0_PRMBL_0_SHIFT)) & NOC_GICP_GICP_CIDR0_PRMBL_0_MASK)

#define NOC_GICP_GICP_CIDR0_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_CIDR0_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CIDR0_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR0_RESERVED0_SHIFT)) & NOC_GICP_GICP_CIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CIDR1 - GICP_CIDR1 */
/*! @{ */

#define NOC_GICP_GICP_CIDR1_PRMBL_1_MASK         (0xFU)
#define NOC_GICP_GICP_CIDR1_PRMBL_1_SHIFT        (0U)
/*! PRMBL_1 - PRMBL_1 */
#define NOC_GICP_GICP_CIDR1_PRMBL_1(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR1_PRMBL_1_SHIFT)) & NOC_GICP_GICP_CIDR1_PRMBL_1_MASK)

#define NOC_GICP_GICP_CIDR1_CLASS_MASK           (0xF0U)
#define NOC_GICP_GICP_CIDR1_CLASS_SHIFT          (4U)
/*! CLASS - CLASS */
#define NOC_GICP_GICP_CIDR1_CLASS(x)             (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR1_CLASS_SHIFT)) & NOC_GICP_GICP_CIDR1_CLASS_MASK)

#define NOC_GICP_GICP_CIDR1_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_CIDR1_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CIDR1_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR1_RESERVED0_SHIFT)) & NOC_GICP_GICP_CIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CIDR2 - GICP_CIDR2 */
/*! @{ */

#define NOC_GICP_GICP_CIDR2_PRMBL_2_MASK         (0xFFU)
#define NOC_GICP_GICP_CIDR2_PRMBL_2_SHIFT        (0U)
/*! PRMBL_2 - PRMBL_2 */
#define NOC_GICP_GICP_CIDR2_PRMBL_2(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR2_PRMBL_2_SHIFT)) & NOC_GICP_GICP_CIDR2_PRMBL_2_MASK)

#define NOC_GICP_GICP_CIDR2_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_CIDR2_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CIDR2_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR2_RESERVED0_SHIFT)) & NOC_GICP_GICP_CIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICP_CIDR3 - GICP_CIDR3 */
/*! @{ */

#define NOC_GICP_GICP_CIDR3_PRMBL_3_MASK         (0xFFU)
#define NOC_GICP_GICP_CIDR3_PRMBL_3_SHIFT        (0U)
/*! PRMBL_3 - PRMBL_3 */
#define NOC_GICP_GICP_CIDR3_PRMBL_3(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR3_PRMBL_3_SHIFT)) & NOC_GICP_GICP_CIDR3_PRMBL_3_MASK)

#define NOC_GICP_GICP_CIDR3_RESERVED0_MASK       (0xFFFFFF00U)
#define NOC_GICP_GICP_CIDR3_RESERVED0_SHIFT      (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICP_GICP_CIDR3_RESERVED0(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICP_GICP_CIDR3_RESERVED0_SHIFT)) & NOC_GICP_GICP_CIDR3_RESERVED0_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_GICP_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_GICP_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NOC_GICP_H_ */

