// Seed: 3563861633
module module_0 #(
    parameter id_2 = 32'd89,
    parameter id_6 = 32'd13
) (
    output supply1 id_0,
    input wand id_1,
    output supply1 _id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri id_5,
    input supply0 _id_6,
    input tri0 id_7,
    output tri1 id_8
);
  assign id_8 = id_7;
  logic [7:0] id_10;
  assign id_8 = 1;
  wire id_11;
  wire id_12 = id_7;
  wire [1 : 1] id_13;
  localparam id_14 = -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd71,
    parameter id_10 = 32'd80,
    parameter id_11 = 32'd87,
    parameter id_12 = 32'd56,
    parameter id_14 = 32'd90,
    parameter id_21 = 32'd41,
    parameter id_22 = 32'd70,
    parameter id_3  = 32'd52
) (
    input supply1 id_0,
    input tri0 _id_1,
    output tri0 id_2,
    input wor _id_3,
    output wor id_4,
    output wire id_5,
    output logic id_6,
    input tri1 id_7,
    output wand id_8,
    output supply0 id_9,
    input uwire _id_10
    , id_17,
    input supply1 _id_11,
    input supply0 _id_12,
    input supply1 id_13,
    input supply0 _id_14,
    input wand id_15
);
  wire [id_3  ?  1 : id_11 : id_14] id_18;
  assign id_8 = ~-1;
  wire [id_11 : ~  -1] id_19;
  assign (strong1, weak0) id_17 = -1;
  localparam id_20 = -1, id_21 = -1, id_22 = 1'b0 == (-1), id_23 = id_17, id_24 = 1;
  parameter id_25 = id_22;
  wire [id_10 : id_21] id_26;
  module_0 modCall_1 (
      id_5,
      id_13,
      id_23,
      id_4,
      id_4,
      id_15,
      id_23,
      id_7,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_9 = id_20;
  logic [7:0][id_12 : id_22]
      id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38;
  initial
    if (1) begin : LABEL_0
      id_6 <= -1 ? id_31 : id_3 ? -1'b0 : id_34[1] ? id_17 : -1;
      return 1;
      $clog2(id_21);
      ;
    end
endmodule
