
---------- Begin Simulation Statistics ----------
simSeconds                                   0.057537                       # Number of seconds simulated (Second)
simTicks                                  57537340500                       # Number of ticks simulated (Tick)
finalTick                                 57537340500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5054.29                       # Real time elapsed on the host (Second)
hostTickRate                                 11383859                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10752512                       # Number of bytes of host memory used (Byte)
simInsts                                    324756967                       # Number of instructions simulated (Count)
simOps                                      564212261                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    64254                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     111630                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       230149363                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       41769639                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1814                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      41760911                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1964                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              606829                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           798537                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                266                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          229626088                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.181865                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.853119                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                215531871     93.86%     93.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4278582      1.86%     95.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  2855945      1.24%     96.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1839449      0.80%     97.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2322041      1.01%     98.78% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   950868      0.41%     99.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   922168      0.40%     99.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   724732      0.32%     99.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   200432      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            229626088                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  14081      2.07%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   116      0.02%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   100      0.01%      2.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   64      0.01%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           638554     93.81%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                1      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     95.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2475      0.36%     96.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1797      0.26%     96.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             8984      1.32%     97.88% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           14461      2.12%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6929      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     20986876     50.25%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          325      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2958      0.01%     50.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3288021      7.87%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2644      0.01%     58.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27542      0.07%     58.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6343      0.02%     58.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4705      0.01%     58.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1828      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6292148     15.07%     73.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           25      0.00%     73.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016395      7.22%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       255492      0.61%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       212191      0.51%     81.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       113876      0.27%     81.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6938067     16.61%     98.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       603917      1.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      41760911                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.181451                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             680654                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.016299                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               271268265                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               21471094                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       20754771                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 42562263                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                20907439                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        20831498                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   20822453                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    21612183                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         41728440                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7144391                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32471                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           7861137                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4470203                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      716746                       # Number of stores executed (Count)
system.cpu0.numRate                          0.181310                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1984                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         523275                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   22448636                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     41164618                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                             10.252265                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                        10.252265                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.097539                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.097539                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  29968432                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 14735443                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   27396091                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  17218872                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   28292232                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  11643757                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 17074896                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7041297                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       722720                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        40326                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        38239                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4527969                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4469395                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9268                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1376125                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1372408                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997299                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  20479                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          11652                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              7016                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4636                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          896                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         488929                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1548                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9752                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    229554575                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.179324                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.107825                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      222015417     96.72%     96.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1168884      0.51%     97.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         664434      0.29%     97.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1009396      0.44%     97.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         234047      0.10%     98.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         277415      0.12%     98.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          72686      0.03%     98.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          19069      0.01%     98.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4093227      1.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    229554575                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            22448636                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              41164618                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    7651449                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      6953475                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        876                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4430857                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  20773223                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   27764877                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9867                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2205      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     20648671     50.16%     50.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          278      0.00%     50.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2662      0.01%     50.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3284708      7.98%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.01%     58.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14641      0.04%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         4097      0.01%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6286724     15.27%     73.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     73.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008224      7.31%     80.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     80.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       252768      0.61%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       149230      0.36%     81.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        94908      0.23%     82.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      6804245     16.53%     98.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       603066      1.47%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     41164618                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4093227                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      4914794                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          4914794                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      4914794                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         4914794                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      2792747                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2792747                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      2792747                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2792747                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 387594283476                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 387594283476                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 387594283476                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 387594283476                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      7707541                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      7707541                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      7707541                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      7707541                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.362340                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.362340                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.362340                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.362340                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 138786.035210                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 138786.035210                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 138786.035210                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 138786.035210                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     37857763                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         7826                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        54570                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           44                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    693.746802                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   177.863636                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        83106                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            83106                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2236319                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2236319                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2236319                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2236319                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       556428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       556428                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       556428                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       556428                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data 141823119976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 141823119976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data 141823119976                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 141823119976                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.072193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.072193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.072193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.072193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 254881.350284                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 254881.350284                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 254881.350284                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 254881.350284                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                554866                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          397                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          397                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      5587250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      5587250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.093607                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.093607                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 136274.390244                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 136274.390244                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data     12236253                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     12236253                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.093607                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.093607                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 298445.195122                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 298445.195122                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4296490                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4296490                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      2713490                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2713490                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 348770349750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 348770349750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7009980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7009980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.387090                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.387090                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 128532.019558                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 128532.019558                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2236306                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2236306                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       477184                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       477184                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data 103039590750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 103039590750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.068072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.068072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 215932.618759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 215932.618759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data       618304                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        618304                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data        79257                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        79257                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  38823933726                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  38823933726                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data       697561                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       697561                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.113620                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.113620                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 489848.640827                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 489848.640827                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data        79244                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        79244                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  38783529226                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  38783529226                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.113602                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.113602                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 489419.126066                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 489419.126066                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.479831                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             5472099                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            556332                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              9.836031                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             154000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1022.479831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.998515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          896                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          15973166                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         15973166                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2778439                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            221132146                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  3916593                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              1785735                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 13175                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1368291                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1368                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              41868261                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6577                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3668916                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      22859253                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4527969                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1399903                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    225926941                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  29044                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                2684                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        12956                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3527761                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3379                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         229626088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.182815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.134437                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               222819215     97.04%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  486628      0.21%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  280767      0.12%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1168975      0.51%     97.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                   81554      0.04%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  186289      0.08%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  176619      0.08%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  301754      0.13%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4124287      1.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           229626088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.019674                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.099324                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3524276                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3524276                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3524276                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3524276                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3484                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3484                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3484                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3484                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    278967248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    278967248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    278967248                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    278967248                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3527760                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3527760                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3527760                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3527760                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000988                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000988                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000988                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000988                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 80070.966705                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 80070.966705                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 80070.966705                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 80070.966705                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         4780                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    318.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2223                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2223                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          747                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          747                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          747                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          747                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    227599249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    227599249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    227599249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    227599249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 83156.466569                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 83156.466569                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 83156.466569                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 83156.466569                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2223                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3524276                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3524276                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3484                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3484                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    278967248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    278967248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3527760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3527760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000988                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000988                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 80070.966705                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 80070.966705                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          747                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          747                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    227599249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    227599249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 83156.466569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 83156.466569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.674006                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3527012                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2736                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1289.112573                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.674006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.999363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          101                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           82                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          328                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7058256                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7058256                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    13175                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  29287363                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                41868631                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              41771453                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1088                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7041297                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 722720                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  765                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   253297                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                41582455                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           267                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2852                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8411                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               11263                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                41595592                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               41586269                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 30165617                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 50249002                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.180693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.600323                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      13927                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  87822                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                267                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24746                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  34                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 78304                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           6953475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           212.932215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          552.606444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4112981     59.15%     59.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              124902      1.80%     60.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                8899      0.13%     61.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              248794      3.58%     64.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              127242      1.83%     66.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               14317      0.21%     66.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                9122      0.13%     66.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                5368      0.08%     66.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                5218      0.08%     66.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                5197      0.07%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              5425      0.08%     67.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              4982      0.07%     67.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              4885      0.07%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              5075      0.07%     67.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              4762      0.07%     67.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              4292      0.06%     67.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              4089      0.06%     67.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              3670      0.05%     67.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              3805      0.05%     67.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              4057      0.06%     67.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4042      0.06%     67.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              8193      0.12%     67.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              4274      0.06%     67.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              8555      0.12%     68.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            125944      1.81%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            121534      1.75%     71.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            245163      3.53%     75.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            189538      2.73%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            189911      2.73%     80.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            305573      4.39%     84.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1043666     15.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value           10743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             6953475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7025109                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 716783                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     8461                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2318                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3529712                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2209                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 13175                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3427470                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               82214534                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8363                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4714942                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            139247604                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              41830351                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2204674                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               8135710                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1575423                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             133871897                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           53944154                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  122052046                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                30067034                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 27415187                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             52884313                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1059832                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                244                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 11591872                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       267073256                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       83378864                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                22448636                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  41164618                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2951                       # Number of system calls (Count)
system.cpu1.numCycles                       184075090                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       17642987                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      17757646                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   112                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               17489                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            18812                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 43                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          184033761                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.096491                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.706527                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                179585151     97.58%     97.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   955143      0.52%     98.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   685725      0.37%     98.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   312631      0.17%     98.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   199104      0.11%     98.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1124881      0.61%     99.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   129007      0.07%     99.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1038655      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     3464      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            184033761                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2231      5.66%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     3      0.01%      5.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      5.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      5.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      5.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     7      0.02%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      5.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            14584     36.99%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     42.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   199      0.50%     43.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   48      0.12%     43.31% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             8548     21.68%     64.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           13801     35.01%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          198      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     14350502     80.81%     80.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       281319      1.58%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           45      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          111      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           42      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     82.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       281250      1.58%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       250000      1.41%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1069026      6.02%     91.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        32159      0.18%     91.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       898680      5.06%     96.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       593871      3.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      17757646                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.096470                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              39422                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002220                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               213940579                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               14970995                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       14950803                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  5648008                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 2689682                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         2688297                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   14954404                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     2842466                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         17757321                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1967661                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      325                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           2593652                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2396890                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      625991                       # Number of stores executed (Count)
system.cpu1.numRate                          0.096468                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            141                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          41329                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1389667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   10190791                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     17625627                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             18.062885                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        18.062885                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.055362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.055362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  16840343                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9059019                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3188469                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2094359                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   11984117                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7452718                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  7638439                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1850411                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       626253                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        31844                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2398695                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2397703                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              250                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1330259                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1330138                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999909                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    209                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            315                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             278                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          15814                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              195                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    184031561                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.095775                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.747673                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      180411155     98.03%     98.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         611604      0.33%     98.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         117478      0.06%     98.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         229527      0.12%     98.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         227507      0.12%     98.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1043374      0.57%     99.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          65128      0.04%     99.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        1033484      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         292304      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    184031561                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            10190791                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              17625627                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    2474239                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1848587                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2395324                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   2687928                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   15246869                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           64      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     14338376     81.35%     81.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     81.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     81.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       281279      1.60%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     82.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       281250      1.60%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       250000      1.42%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1067197      6.05%     92.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        31822      0.18%     92.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       781390      4.43%     96.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       593830      3.37%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     17625627                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       292304                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      1723577                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          1723577                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      1723577                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         1723577                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data       752031                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         752031                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data       752031                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        752031                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data 239518510187                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 239518510187                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data 239518510187                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 239518510187                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      2475608                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      2475608                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      2475608                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      2475608                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.303776                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.303776                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.303776                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.303776                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 318495.527694                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 318495.527694                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 318495.527694                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 318495.527694                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     29499915                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         4621                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        50765                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    581.107357                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   177.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        78067                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            78067                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data       579683                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       579683                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data       579683                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       579683                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       172348                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       172348                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       172348                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       172348                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data 110693961437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 110693961437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data 110693961437                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 110693961437                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.069618                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.069618                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.069618                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.069618                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 642270.066592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 642270.066592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 642270.066592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 642270.066592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                171198                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      5886250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      5886250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 140148.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 140148.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data     12069003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total     12069003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 287357.214286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 287357.214286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data      1172259                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1172259                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data       677742                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       677742                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data 201566898750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 201566898750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      1850001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1850001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.366347                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.366347                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 297409.484361                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 297409.484361                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data       579683                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       579683                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data        98059                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        98059                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  72779494500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  72779494500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.053005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.053005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 742201.067725                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 742201.067725                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data       551318                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        551318                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data        74289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        74289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  37951611437                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  37951611437                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data       625607                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       625607                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118747                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118747                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 510864.481108                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 510864.481108                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data        74289                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        74289                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  37914466937                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  37914466937                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118747                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118747                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 510364.481108                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 510364.481108                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.332368                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             1896016                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            172364                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             11.000070                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          347503000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1014.332368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.990559                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990559                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           5123760                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          5123760                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  237547                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            181019020                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2417669                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               359304                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   221                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1329914                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              17644963                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  297                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            417434                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      10203686                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2398695                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1330384                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    183615983                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   402878                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         184033761                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.095906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            0.796710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               180948460     98.32%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  223648      0.12%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   74701      0.04%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   81317      0.04%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1081948      0.59%     99.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   34587      0.02%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   42295      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   96047      0.05%     99.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1450758      0.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           184033761                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.013031                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.055432                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       402723                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           402723                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       402723                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          402723                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          155                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            155                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          155                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           155                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     20860250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     20860250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     20860250                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     20860250                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       402878                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       402878                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       402878                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       402878                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000385                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000385                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000385                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000385                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 134582.258065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 134582.258065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 134582.258065                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 134582.258065                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          125                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          125                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          125                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          125                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst     17833000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     17833000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst     17833000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     17833000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000310                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000310                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000310                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000310                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst       142664                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total       142664                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst       142664                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total       142664                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       402723                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         402723                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          155                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          155                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     20860250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     20860250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       402878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       402878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000385                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000385                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 134582.258065                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 134582.258065                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          125                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          125                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst     17833000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     17833000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000310                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000310                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst       142664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total       142664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          117.825010                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              402848                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               125                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           3222.784000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          347483000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   117.825010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.230127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.230127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            805881                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           805881                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      221                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    335064                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                47742119                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              17643183                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1850411                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 626253                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   78                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      850                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                47709083                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 302                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                17639217                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               17639100                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 12965092                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 17910216                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.095826                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.723894                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        127                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1816                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   601                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 78672                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1848587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           472.870966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          929.072657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1153532     62.40%     62.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                3942      0.21%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                4975      0.27%     62.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                6268      0.34%     63.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                6753      0.37%     63.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                6423      0.35%     63.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                7100      0.38%     64.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                7275      0.39%     64.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                7041      0.38%     65.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                7121      0.39%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109              7064      0.38%     65.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              6193      0.34%     66.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              5699      0.31%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              5592      0.30%     66.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              5105      0.28%     67.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              4470      0.24%     67.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4093      0.22%     67.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              4007      0.22%     67.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              3820      0.21%     67.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              3943      0.21%     68.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              3833      0.21%     68.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              3789      0.20%     68.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              3833      0.21%     68.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              3996      0.22%     69.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              4005      0.22%     69.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              3936      0.21%     69.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              4150      0.22%     69.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              4118      0.22%     69.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              4083      0.22%     70.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              4038      0.22%     70.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          548390     29.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value           10772                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1848587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1850184                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 625991                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1698                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 402884                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  11171151250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  11171151250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  11171151250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  46366189250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  11171151250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   221                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  376236                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               54336934                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           907                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2620451                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            126699012                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              17644125                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                78456                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               4387406                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  3370                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             126499925                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           32190905                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   59333804                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                16612435                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3189481                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             32158941                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   31835                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2068148                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       201380425                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       35285275                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10190791                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  17625627                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                      183993454                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      17237450                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     17349119                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              14853                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           14611                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples         183956226                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.094311                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            0.697341                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0               179577876     97.62%     97.62% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  943513      0.51%     98.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  702877      0.38%     98.51% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  314078      0.17%     98.69% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  186082      0.10%     98.79% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 1094039      0.59%     99.38% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  124751      0.07%     99.45% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                 1009491      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    3519      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total           183956226                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2173      5.62%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           14584     37.75%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  181      0.47%     43.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  34      0.09%     43.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            7012     18.15%     62.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          14651     37.92%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     13980817     80.59%     80.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       281290      1.62%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     82.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       250000      1.44%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      1035086      5.97%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        31762      0.18%     91.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead       894782      5.16%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       593760      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     17349119                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.094292                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             38635                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.002227                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              213054721                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              14564473                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      14546751                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                 5638453                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                2688006                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        2687581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  14550254                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    2837350                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        17348845                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     1929821                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     274                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          2555320                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2329958                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     625499                       # Number of stores executed (Count)
system.cpu10.numRate                         0.094291                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         37228                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1471339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                   9956191                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    17222705                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                            18.480306                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                       18.480306                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.054112                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.054112                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 16460411                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 8822279                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   3187540                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  2093822                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  11648708                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  7251589                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 7466179                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      1816233                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       625757                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2331541                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2330589                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1296839                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1296773                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         13179                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples    183954472                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.093625                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     0.740018                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0     180423167     98.08%     98.08% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        592621      0.32%     98.40% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        122469      0.07%     98.47% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        216853      0.12%     98.59% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        220280      0.12%     98.71% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5       1014861      0.55%     99.26% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         64762      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7       1005082      0.55%     99.84% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        294377      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total    183954472                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            9956191                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             17222705                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   2440058                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     1814700                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2328458                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  14877404                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     13969880     81.11%     81.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     81.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     81.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       281260      1.63%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       281250      1.63%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       250000      1.45%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      1033432      6.00%     91.83% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        31600      0.18%     92.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead       781268      4.54%     96.55% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       593758      3.45%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     17222705                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       294377                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      1676686                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         1676686                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      1676686                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        1676686                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data       764573                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total        764573                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data       764573                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total       764573                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data 246204361968                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total 246204361968                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data 246204361968                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total 246204361968                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      2441259                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      2441259                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      2441259                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      2441259                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.313188                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.313188                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.313188                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.313188                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 322015.506653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 322015.506653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 322015.506653                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 322015.506653                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs     33112550                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets        10622                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs        50492                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   655.797948                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   393.407407                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data       592370                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total       592370                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data       592370                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total       592370                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       172203                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       172203                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       172203                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       172203                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data 111607923218                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total 111607923218                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data 111607923218                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total 111607923218                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.070539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.070539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.070539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.070539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 648118.344152                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 648118.344152                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 648118.344152                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 648118.344152                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               171081                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      5957750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      5957750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 141851.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 141851.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data     12148003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total     12148003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 289238.166667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 289238.166667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data      1125617                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total       1125617                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data       690327                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total       690327                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data 207941328500                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total 207941328500                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      1815944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      1815944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.380148                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.380148                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 301221.491409                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 301221.491409                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data       592370                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total       592370                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data        97957                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total        97957                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  73382012750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  73382012750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.053943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.053943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 749124.746062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 749124.746062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data       551069                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data        74246                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  38263033468                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  38263033468                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 515354.813296                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 515354.813296                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  38225910468                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  38225910468                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 514854.813296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 514854.813296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1013.861323                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            1848976                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs            10.734632                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         367921000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1013.861323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.990099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.990099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          5054934                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         5054934                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 216460                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles           181034828                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2341807                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              362969                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1296545                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             17238932                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles           398443                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                      9966884                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2331541                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1297007                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                   183557507                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                  393069                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples        183956226                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.093733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           0.788298                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0              180940701     98.36%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 228753      0.12%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  69482      0.04%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                  78626      0.04%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                1051693      0.57%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  33669      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  34863      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  92607      0.05%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1425832      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total          183956226                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.012672                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.054170                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst       392994                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total          392994                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst       392994                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total         392994                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           75                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           75                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst     16718750                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total     16718750                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst     16718750                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total     16718750                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst       393069                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total       393069                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst       393069                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total       393069                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000191                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000191                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000191                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000191                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 222916.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 222916.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 222916.666667                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 222916.666667                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           15                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           60                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst     13330000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total     13330000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst     13330000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total     13330000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 222166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 222166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 222166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 222166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst       392994                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total        392994                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           75                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst     16718750                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total     16718750                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst       393069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total       393069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000191                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000191                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 222916.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 222916.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst     13330000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total     13330000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 222166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 222166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          55.202184                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs             393054                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs          6550.900000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         367902000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    55.202184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.107817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.107817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses           786198                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses          786198                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   270571                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               45215375                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             17237625                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                 17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                1816233                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                625757                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     318                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               45184065                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               17234419                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              17234332                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12647365                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                17484296                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.093668                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.723356                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1525                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  399                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                77292                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          1814700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean          495.996905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         943.659333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1109620     61.15%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19               3920      0.22%     61.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29               3836      0.21%     61.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39               4779      0.26%     61.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49               5066      0.28%     62.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59               4959      0.27%     62.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69               5346      0.29%     62.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79               5702      0.31%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89               5266      0.29%     63.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99               5379      0.30%     63.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109             5666      0.31%     63.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119             5022      0.28%     64.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129             4952      0.27%     64.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139             5049      0.28%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149             4776      0.26%     64.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159             4236      0.23%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             4350      0.24%     65.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             4288      0.24%     65.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             4137      0.23%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             4589      0.25%     66.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             4983      0.27%     66.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             4798      0.26%     66.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             4795      0.26%     66.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239             5119      0.28%     67.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             5077      0.28%     67.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             4872      0.27%     67.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269             4961      0.27%     68.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279             4620      0.25%     68.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289             4455      0.25%     68.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299             4476      0.25%     68.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         565606     31.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value          10645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            1814700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               1816042                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                625499                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                393081                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  11171142250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  11171142250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  11171142250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  46366198250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  11171142250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 353798                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              51733012                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2544488                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles           129324475                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             17238376                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               66631                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents              5333089                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                  951                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents            129122520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          31381410                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  57914084                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               16238450                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 3187864                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            31354378                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  26903                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 2111945                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      200895706                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      34473710                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                9956191                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 17222705                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                      183984946                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      17037385                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     17151483                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              14936                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           14766                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         183946781                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.093242                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            0.693205                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0               179612709     97.64%     97.64% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  947369      0.52%     98.16% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  683613      0.37%     98.53% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  297167      0.16%     98.69% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  200364      0.11%     98.80% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                 1094759      0.60%     99.40% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  106734      0.06%     99.45% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                 1002796      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    1270      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           183946781                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2166      5.50%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           14572     37.01%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  181      0.46%     42.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  34      0.09%     43.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            8035     20.41%     63.46% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          14388     36.54%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     13797372     80.44%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          204      0.00%     80.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       281298      1.64%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       281250      1.64%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       250000      1.46%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      1018410      5.94%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        31762      0.19%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead       897258      5.23%     96.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       593761      3.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     17151483                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.093222                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             39376                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.002296                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads              212645019                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              14364373                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      14346617                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                 5644179                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                2688124                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        2687595                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  14350122                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    2840587                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        17151219                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     1915636                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     264                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          2541135                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2296601                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     625499                       # Number of stores executed (Count)
system.cpu11.numRate                         0.093221                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         38165                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1479931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                   9839438                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    17022557                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                            18.698725                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                       18.698725                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.053480                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.053480                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 16281932                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 8705537                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   3187554                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  2093835                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  11481923                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  7151523                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 7385283                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      1799572                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       625770                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2298183                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2297231                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1280161                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1280095                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         13262                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples    183945020                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.092542                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     0.737310                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0     180483490     98.12%     98.12% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        572143      0.31%     98.43% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        114933      0.06%     98.49% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        193463      0.11%     98.60% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        211648      0.12%     98.71% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5       1010671      0.55%     99.26% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         64454      0.04%     99.30% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7       1000256      0.54%     99.84% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        293962      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    183945020                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            9839438                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             17022557                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   2423379                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     1798021                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2295100                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  14693935                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     13786411     80.99%     80.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     80.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     80.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       281260      1.65%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       281250      1.65%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       250000      1.47%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      1016753      5.97%     91.74% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        31600      0.19%     91.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead       781268      4.59%     96.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       593758      3.49%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     17022557                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       293962                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      1674006                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         1674006                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      1674006                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        1674006                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data       750605                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total        750605                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data       750605                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total       750605                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data 249733604963                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total 249733604963                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data 249733604963                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total 249733604963                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      2424611                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      2424611                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      2424611                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      2424611                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.309577                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.309577                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.309577                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.309577                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 332709.754082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 332709.754082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 332709.754082                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 332709.754082                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs     35716340                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets        11654                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs        49403                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   722.958930                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   431.629630                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data       578401                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total       578401                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data       578401                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total       578401                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       172204                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       172204                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       172204                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       172204                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data 111183294713                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total 111183294713                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data 111183294713                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total 111183294713                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.071023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.071023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.071023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.071023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 645648.734716                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 645648.734716                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 645648.734716                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 645648.734716                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               171082                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      6339500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      6339500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 150940.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 150940.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data     12995509                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total     12995509                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 309416.880952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 309416.880952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data      1122938                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total       1122938                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data       676358                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total       676358                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data 212147863250                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total 212147863250                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      1799296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      1799296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.375901                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.375901                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 313662.089086                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 313662.089086                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data       578401                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total       578401                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data        97957                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total        97957                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  73634676500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  73634676500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.054442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.054442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 751704.079341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 751704.079341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data       551068                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data        74247                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  37585741713                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  37585741713                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 506225.729161                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 506225.729161                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  37548618213                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  37548618213                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 505725.729161                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 505725.729161                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1014.081483                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            1846297                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs            10.719079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         370069000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1014.081483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.990314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.990314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          5021638                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         5021638                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 199570                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles           181087739                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2286317                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              372993                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1279870                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             17038931                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           373466                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      9850133                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2298183                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1280329                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                   183573039                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  368818                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        183946781                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.092650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           0.782796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0              180977131     98.39%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 195802      0.11%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  80331      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                  69076      0.04%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                1053581      0.57%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  33863      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  47696      0.03%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 105264      0.06%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1384037      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          183946781                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.012491                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.053538                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       368743                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          368743                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       368743                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         368743                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           75                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           75                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst     16477750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total     16477750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst     16477750                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total     16477750                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       368818                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       368818                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       368818                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       368818                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 219703.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 219703.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 219703.333333                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 219703.333333                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           15                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           60                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst     13504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total     13504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst     13504000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total     13504000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 225066.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 225066.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 225066.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 225066.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       368743                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        368743                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           75                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst     16477750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total     16477750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       368818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       368818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 219703.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 219703.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst     13504000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total     13504000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 225066.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 225066.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          55.201245                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             368803                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs          6146.716667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         370050000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    55.201245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.107815                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.107815                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses           737696                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses          737696                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   264157                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles               42400138                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             17037560                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1799572                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                625770                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     609                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents               42366238                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               17034298                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              17034212                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12489185                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                17294658                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.092585                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.722141                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1543                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  412                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                77387                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1798021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean          512.707785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         962.601118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1104415     61.42%     61.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               3926      0.22%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29               4284      0.24%     61.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39               5121      0.28%     62.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49               5741      0.32%     62.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59               5308      0.30%     62.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69               5712      0.32%     63.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79               5905      0.33%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89               5296      0.29%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99               5123      0.28%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109             5505      0.31%     64.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119             4836      0.27%     64.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129             4695      0.26%     64.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139             4648      0.26%     65.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149             4363      0.24%     65.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159             3640      0.20%     65.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169             3952      0.22%     65.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             3925      0.22%     65.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189             3804      0.21%     66.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199             4023      0.22%     66.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209             4562      0.25%     66.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             4450      0.25%     66.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             4514      0.25%     67.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239             4685      0.26%     67.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             4795      0.27%     67.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             4629      0.26%     67.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269             4635      0.26%     68.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279             4443      0.25%     68.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289             4382      0.24%     68.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299             4148      0.23%     68.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         558556     31.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value          10528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1798021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1799394                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                625499                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                368830                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  11171121250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  11171121250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  11171121250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  46366219250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  11171121250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 343567                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              48926376                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2492409                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles           132183976                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             17038338                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents               78381                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              5322814                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 1315                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents            131978319                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          30981228                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  57213858                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               16055097                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 3187940                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            30954082                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  27017                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 2175903                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      200686604                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      34073587                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                9839438                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 17022557                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                      183977410                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      17221447                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     17337108                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15561                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           16450                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         183938030                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.094255                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            0.696968                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0               179566739     97.62%     97.62% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  934218      0.51%     98.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  708571      0.39%     98.52% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  295281      0.16%     98.68% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  214491      0.12%     98.79% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                 1080831      0.59%     99.38% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  130831      0.07%     99.45% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                 1003744      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    3324      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           183938030                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2159      5.35%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           14998     37.15%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     42.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  171      0.42%     42.92% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  33      0.08%     43.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            9180     22.74%     65.75% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          13828     34.25%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          156      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     13965780     80.55%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       281297      1.62%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       250001      1.44%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      1033728      5.96%     91.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        31773      0.18%     91.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead       899135      5.19%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       593766      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     17337108                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.094235                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             40369                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.002328                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              213003738                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              14549081                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      14530327                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                 5648956                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                2688114                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        2687604                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  14533842                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    2843479                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        17336826                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     1932820                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     282                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          2558332                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      2327177                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     625512                       # Number of stores executed (Count)
system.cpu12.numRate                         0.094233                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         39380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1488135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                   9946452                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    17206003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                            18.496788                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                       18.496788                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.054063                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.054063                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 16453975                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 8812829                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   3187559                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  2093842                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  11634696                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  7243183                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 7463700                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      1814960                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       625829                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        31859                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        31520                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2328862                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         2327873                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             187                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1295520                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1295425                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999927                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   206                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13887                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             151                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    183936166                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.093543                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     0.738789                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     180386363     98.07%     98.07% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        607654      0.33%     98.40% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        124263      0.07%     98.47% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        229483      0.12%     98.59% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        223934      0.12%     98.71% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5       1008072      0.55%     99.26% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         63872      0.03%     99.30% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        998154      0.54%     99.84% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        294371      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    183936166                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            9946452                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             17206003                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   2438672                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     1813310                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  2325672                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  14862094                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     13954565     81.10%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       281260      1.63%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     82.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       281250      1.63%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       250000      1.45%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      1032042      6.00%     91.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        31604      0.18%     92.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead       781268      4.54%     96.55% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       593758      3.45%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     17206003                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       294371                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      1677414                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         1677414                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      1677414                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        1677414                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data       762502                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total        762502                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data       762502                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total       762502                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data 255821635723                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total 255821635723                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data 255821635723                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total 255821635723                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      2439916                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      2439916                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      2439916                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      2439916                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.312512                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.312512                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.312512                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.312512                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 335502.904547                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 335502.904547                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 335502.904547                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 335502.904547                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs     34203434                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         9866                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs        52366                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   653.161097                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   365.407407                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data       590283                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total       590283                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data       590283                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total       590283                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       172219                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       172219                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       172219                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       172219                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data 112058781473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total 112058781473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data 112058781473                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total 112058781473                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.070584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.070584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.070584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.070584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 650676.066363                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 650676.066363                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 650676.066363                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 650676.066363                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               171086                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      6440000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      6440000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 153333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 153333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data     13038753                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total     13038753                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 310446.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 310446.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data      1126344                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total       1126344                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data       688253                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total       688253                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data 218062494250                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total 218062494250                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      1814597                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      1814597                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.379287                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.379287                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 316834.789314                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 316834.789314                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data       590283                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total       590283                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data        97970                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total        97970                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  74336764500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  74336764500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.053990                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.053990                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 758770.690007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 758770.690007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data       551070                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data        74249                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  37759141473                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  37759141473                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 508547.475023                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 508547.475023                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  37722016973                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  37722016973                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 508047.475023                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 508047.475023                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1013.888539                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            1849720                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           172257                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs            10.738141                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         372120000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1013.888539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.990126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.990126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          5052261                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         5052261                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 234765                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles           180995529                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2330729                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              376830                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  177                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1295185                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             17223093                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           408608                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      9957675                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2328862                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1295667                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   183529098                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles          106                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  403953                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        183938030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.093657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           0.787740                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0              180922273     98.36%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 228160      0.12%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  73565      0.04%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                  82202      0.04%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                1044164      0.57%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  31919      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  36905      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 103193      0.06%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1415649      0.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          183938030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.012658                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.054124                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       403873                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          403873                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       403873                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         403873                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           80                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            80                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           80                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst     16760750                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total     16760750                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst     16760750                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total     16760750                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       403953                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       403953                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       403953                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       403953                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 209509.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 209509.375000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 209509.375000                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 209509.375000                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           17                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst     13834500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total     13834500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst     13834500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total     13834500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000156                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000156                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000156                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000156                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 219595.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 219595.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 219595.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 219595.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       403873                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        403873                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           80                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst     16760750                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total     16760750                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       403953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       403953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 209509.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 209509.375000                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst     13834500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total     13834500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 219595.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 219595.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          57.732928                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             403936                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs          6411.682540                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         372101000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    57.732928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.112760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.112760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses           807969                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses          807969                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     177                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   256861                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               47954232                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             17221631                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1814960                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                625829                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     342                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               47920590                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                272                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               17218029                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              17217931                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12633571                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                17461585                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.093587                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.723507                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1642                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  467                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                81275                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1813310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean          520.115740                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         967.122651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1109631     61.19%     61.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               3918      0.22%     61.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29               4223      0.23%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39               5073      0.28%     61.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49               5229      0.29%     62.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59               5044      0.28%     62.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69               5605      0.31%     62.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79               5680      0.31%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89               5303      0.29%     63.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99               5259      0.29%     63.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109             5443      0.30%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119             5331      0.29%     64.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129             4981      0.27%     64.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139             4911      0.27%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149             4407      0.24%     65.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159             3850      0.21%     65.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169             3977      0.22%     65.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             4208      0.23%     65.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189             3996      0.22%     65.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             4115      0.23%     66.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             4150      0.23%     66.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             3768      0.21%     66.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             3820      0.21%     66.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             3861      0.21%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             3797      0.21%     67.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             3540      0.20%     67.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             3805      0.21%     67.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             3517      0.19%     67.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289             3457      0.19%     68.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             3244      0.18%     68.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         576167     31.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value          10472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1813310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1814699                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                625512                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                403968                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      27                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  11170954250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  11170954250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  11170954250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  46366386250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  11170954250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  177                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 363022                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              54454341                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2553550                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles           126566649                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             17222383                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents               71517                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              5410712                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 7646                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents            126366219                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          31348968                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  57857553                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               16223975                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 3187847                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            31320965                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  27874                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 2033684                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      200861386                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      34441832                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                9946452                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 17206003                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                      183966746                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      16991388                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     17105826                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   80                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              14563                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           14164                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         183929416                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.093002                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            0.692987                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0               179615327     97.65%     97.65% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  947317      0.52%     98.17% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  671040      0.36%     98.53% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  294873      0.16%     98.69% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  196498      0.11%     98.80% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                 1085374      0.59%     99.39% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  117413      0.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  998122      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    3452      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           183929416                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2178      5.32%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           15222     37.17%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  178      0.43%     42.92% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  34      0.08%     43.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            8880     21.68%     64.68% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          14464     35.32%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     13755403     80.41%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     80.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       281284      1.64%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       281250      1.64%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       250000      1.46%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1014583      5.93%     91.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        31752      0.19%     91.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       897428      5.25%     96.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       593764      3.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     17105826                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.092983                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             40956                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.002394                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads              212536065                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              14318321                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      14300858                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 5646039                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                2687808                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        2687576                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  14304342                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    2842300                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        17105588                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     1911981                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     238                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          2537475                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2288987                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     625494                       # Number of stores executed (Count)
system.cpu13.numRate                         0.092982                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         37330                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1497107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                   9812824                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    16976933                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                            18.747584                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                       18.747584                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.053340                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.053340                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 16240351                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 8678825                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   3187530                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  2093812                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  11443898                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  7128693                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 7366359                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1795697                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       625718                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2290546                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2289630                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1276346                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1276279                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         12909                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples    183927694                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.092302                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     0.736307                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0     180473028     98.12%     98.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        571823      0.31%     98.43% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        113829      0.06%     98.49% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        197136      0.11%     98.60% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        213757      0.12%     98.72% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5       1003411      0.55%     99.26% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         65289      0.04%     99.30% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        993141      0.54%     99.84% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        296280      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    183927694                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            9812824                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             16976933                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   2419577                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1794219                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2287496                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  14652113                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     13744589     80.96%     80.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     80.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     80.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       281260      1.66%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       281250      1.66%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       250000      1.47%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1012951      5.97%     91.71% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        31600      0.19%     91.90% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       781268      4.60%     96.50% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       593758      3.50%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     16976933                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       296280                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      1649717                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         1649717                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      1649717                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        1649717                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data       771018                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total        771018                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data       771018                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total       771018                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data 261487616962                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total 261487616962                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data 261487616962                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total 261487616962                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      2420735                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      2420735                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      2420735                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      2420735                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.318506                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.318506                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.318506                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.318506                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 339145.930396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 339145.930396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 339145.930396                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 339145.930396                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs     35239002                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets        11659                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs        51299                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   686.933507                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   448.423077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data       598793                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total       598793                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data       598793                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total       598793                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       172225                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       172225                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       172225                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       172225                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data 112200433462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total 112200433462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data 112200433462                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total 112200433462                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.071146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.071146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.071146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.071146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 651475.880168                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 651475.880168                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 651475.880168                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 651475.880168                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               171102                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      5803750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      5803750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 138184.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 138184.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data     11852002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total     11852002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 282190.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 282190.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data      1098649                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total       1098649                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data       696771                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total       696771                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data 223456021250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total 223456021250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      1795420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      1795420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.388082                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.388082                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 320702.241124                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 320702.241124                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data       598793                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total       598793                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data        97978                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total        97978                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  74205961250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  74205961250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.054571                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.054571                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 757373.708894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 757373.708894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data       551068                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data        74247                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  38031595712                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  38031595712                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 512230.739451                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 512230.739451                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  37994472212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  37994472212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 511730.739451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 511730.739451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1014.044446                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            1822029                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           172264                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs            10.576957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         374363000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1014.044446                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.990278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.990278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          5013906                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         5013906                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 201908                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles           181072526                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2295739                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              359080                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1276049                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             16992899                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           380192                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      9823461                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2290546                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1276513                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                   183548944                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  375153                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        183929416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.092410                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           0.782793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0              180967161     98.39%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 211581      0.12%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  74465      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                  65651      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                1040985      0.57%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  33346      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  42322      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  96468      0.05%     99.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1397437      0.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          183929416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.012451                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.053398                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       375077                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          375077                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       375077                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         375077                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           76                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           76                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst     16534000                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total     16534000                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst     16534000                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total     16534000                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       375153                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       375153                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       375153                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       375153                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 217552.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 217552.631579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 217552.631579                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 217552.631579                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           16                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           60                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst     13283250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total     13283250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst     13283250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total     13283250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 221387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 221387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 221387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 221387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       375077                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        375077                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           76                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst     16534000                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total     16534000                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       375153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       375153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 217552.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 217552.631579                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst     13283250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total     13283250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 221387.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 221387.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          55.199288                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             375137                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs          6252.283333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         374344000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    55.199288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.107811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.107811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses           750366                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses          750366                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   273845                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles               48857302                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             16991563                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1795697                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                625718                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     400                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents               48824638                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               16988522                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              16988434                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12482709                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                17279447                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.092345                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.722402                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1470                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  360                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                78430                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1794219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean          540.386497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         984.922636                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1083806     60.41%     60.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19               3930      0.22%     60.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29               3597      0.20%     60.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39               4478      0.25%     61.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49               4808      0.27%     61.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59               4795      0.27%     61.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               5501      0.31%     61.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79               5603      0.31%     62.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89               5148      0.29%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99               5287      0.29%     62.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109             5416      0.30%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119             4702      0.26%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129             4462      0.25%     63.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             4702      0.26%     63.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             4387      0.24%     64.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             3611      0.20%     64.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             3635      0.20%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             3710      0.21%     64.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             3262      0.18%     64.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             3514      0.20%     65.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             3549      0.20%     65.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             3619      0.20%     65.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             3524      0.20%     65.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             4003      0.22%     65.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             3795      0.21%     66.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             3770      0.21%     66.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269             3914      0.22%     66.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279             3860      0.22%     66.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289             3828      0.21%     67.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299             3746      0.21%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         588257     32.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value          10676                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1794219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1795523                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                625494                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                375165                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  11171377250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  11171377250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  11171377250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  46365963250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  11171377250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 337293                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              55382015                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2501669                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles           125707985                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             16992223                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               78414                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              5602633                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 2460                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents            125514621                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          30889508                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  57052980                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               16012819                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3187690                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            30862834                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  26545                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 2027204                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      200620983                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      33981594                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9812824                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 16976933                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                      183957866                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      17008906                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     17120197                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              14693                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           14470                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples         183919931                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.093085                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            0.692791                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0               179603243     97.65%     97.65% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  924885      0.50%     98.16% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  690552      0.38%     98.53% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  312405      0.17%     98.70% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  188170      0.10%     98.80% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                 1081449      0.59%     99.39% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  121332      0.07%     99.46% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  994084      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    3811      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total           183919931                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2173      5.77%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           14536     38.62%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     44.40% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  175      0.46%     44.86% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  34      0.09%     44.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            7139     18.97%     63.92% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          13579     36.08%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     13771375     80.44%     80.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     80.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          204      0.00%     80.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       281292      1.64%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       281250      1.64%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       250000      1.46%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      1015991      5.93%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        31752      0.19%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead       894411      5.22%     96.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       593764      3.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     17120197                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.093066                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             37636                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.002198                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads              212561310                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              14335767                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      14318260                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                 5636726                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                2688010                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        2687584                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  14321703                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    2835990                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        17119925                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     1910359                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     272                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          2535852                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2291887                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     625493                       # Number of stores executed (Count)
system.cpu14.numRate                         0.093064                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         37935                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1505043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                   9822967                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    16994321                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                            18.727322                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                       18.727322                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.053398                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.053398                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 16250210                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 8688978                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   3187539                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  2093821                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  11458398                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  7137395                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 7370536                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      1797173                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       625741                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2293441                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2292525                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1277795                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1277728                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999948                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         13019                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples    183918197                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.092402                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     0.734594                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0     180415830     98.10%     98.10% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        596936      0.32%     98.42% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        130862      0.07%     98.49% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        216080      0.12%     98.61% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        215805      0.12%     98.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        999761      0.54%     99.27% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         64214      0.03%     99.30% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        989560      0.54%     99.84% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        289149      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total    183918197                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            9822967                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             16994321                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   2421026                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     1795668                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2290394                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  14668052                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     13760528     80.97%     80.97% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     80.97% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     80.97% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       281260      1.66%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       281250      1.65%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       250000      1.47%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      1014400      5.97%     91.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        31600      0.19%     91.91% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead       781268      4.60%     96.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       593758      3.49%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     16994321                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       289149                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      1689659                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         1689659                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      1689659                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        1689659                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data       732542                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total        732542                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data       732542                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total       732542                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data 231465141461                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total 231465141461                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data 231465141461                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total 231465141461                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      2422201                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      2422201                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      2422201                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      2422201                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.302428                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.302428                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.302428                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.302428                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 315975.249830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 315975.249830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 315975.249830                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 315975.249830                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs     28304808                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets        10887                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs        45936                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   616.179206                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets   418.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data       560337                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total       560337                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data       560337                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total       560337                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       172205                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       172205                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data 108703622461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total 108703622461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data 108703622461                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total 108703622461                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.071094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.071094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.071094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.071094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 631245.448512                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 631245.448512                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 631245.448512                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 631245.448512                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               171082                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      6063500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      6063500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 144369.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 144369.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data     12508504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total     12508504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 297821.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 297821.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data      1138590                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total       1138590                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data       658296                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total       658296                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data 193582154750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total 193582154750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      1796886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      1796886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.366354                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.366354                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 294065.518779                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 294065.518779                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data       560337                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total       560337                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  70857758750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  70857758750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.054516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.054516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 723340.976837                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 723340.976837                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data       551069                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data        74246                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  37882986711                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  37882986711                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 510236.062697                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 510236.062697                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  37845863711                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  37845863711                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 509736.062697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 509736.062697                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1014.006861                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            1861950                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs            10.809893                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         376347000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1014.006861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.990241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.990241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          5016819                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         5016819                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 210016                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles           181046148                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2298724                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              364880                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1277503                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             17010386                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles           391736                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      9833591                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2293441                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1277962                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                   183527914                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  386867                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples        183919931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.092509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           0.783317                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0              180945751     98.38%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 225140      0.12%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  69993      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  75708      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                1035348      0.56%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  33585      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  35086      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  92436      0.05%     99.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1406884      0.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total          183919931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.012467                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.053456                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       386791                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          386791                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       386791                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         386791                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           76                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           76                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst     16846250                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total     16846250                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst     16846250                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total     16846250                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       386867                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       386867                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       386867                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       386867                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000196                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000196                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000196                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000196                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 221661.184211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 221661.184211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 221661.184211                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 221661.184211                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           16                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst     13545250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total     13545250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst     13545250                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total     13545250                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 225754.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 225754.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 225754.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 225754.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       386791                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        386791                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           76                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst     16846250                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total     16846250                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       386867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       386867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000196                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000196                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 221661.184211                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 221661.184211                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst     13545250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total     13545250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 225754.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 225754.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          55.198249                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             386851                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs          6447.516667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         376328000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    55.198249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.107809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.107809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses           773794                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses          773794                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   263963                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               44896854                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             17009081                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                 17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1797173                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                625741                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     373                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               44865208                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               17005932                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              17005844                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12471383                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                17247839                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.092444                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.723069                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1497                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  383                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                74300                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1795668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean          471.269365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         930.539660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1116848     62.20%     62.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19               3944      0.22%     62.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29               5926      0.33%     62.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39               7432      0.41%     63.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49               7682      0.43%     63.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59               6894      0.38%     63.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69               7204      0.40%     64.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79               7840      0.44%     64.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89               7184      0.40%     65.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99               7248      0.40%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109             7644      0.43%     66.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119             6631      0.37%     66.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129             5945      0.33%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139             6340      0.35%     67.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149             5612      0.31%     67.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159             4773      0.27%     67.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169             5052      0.28%     67.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             4952      0.28%     68.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189             4333      0.24%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199             4676      0.26%     68.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209             4821      0.27%     69.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219             4550      0.25%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229             4422      0.25%     69.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239             4730      0.26%     69.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             4671      0.26%     70.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             4342      0.24%     70.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269             4601      0.26%     70.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279             4503      0.25%     70.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289             4328      0.24%     71.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299             4183      0.23%     71.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         516357     28.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value          10431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1795668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1796984                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                625493                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                386879                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  11171613250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  11171613250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  11171613250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  46365727250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  11171613250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 348342                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              51412429                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          355                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2502337                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles           129656305                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             17009824                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents               66641                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              3888387                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 4689                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents            129449748                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          30924535                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  57114460                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               16028972                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 3187876                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            30897610                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  26796                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 2128822                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      200636115                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      34016602                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                9822967                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 16994321                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                      183949286                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      16868674                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     16982511                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              14765                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           14651                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples         183912817                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.092340                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            0.689502                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0               179604001     97.66%     97.66% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  956665      0.52%     98.18% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  684829      0.37%     98.55% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  289599      0.16%     98.71% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  193064      0.10%     98.81% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                 1084087      0.59%     99.40% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  110377      0.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  989122      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    1073      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total           183912817                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2170      5.32%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      5.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           15402     37.79%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     43.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  180      0.44%     43.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  34      0.08%     43.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            9107     22.34%     65.98% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          13864     34.02%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     13642770     80.33%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          204      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       281300      1.66%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       250001      1.47%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      1004325      5.91%     91.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        31752      0.19%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead       896988      5.28%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       593763      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     16982511                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.092322                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             40757                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.002400                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads              212273646                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              14195469                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      14177951                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                 5645025                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                2688148                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        2687598                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  14181429                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    2841699                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        16982236                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     1901270                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     275                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          2526762                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      2268504                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     625492                       # Number of stores executed (Count)
system.cpu15.numRate                         0.092320                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         36469                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1513515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                   9741123                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    16854017                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                            18.883786                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                       18.883786                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.052955                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.052955                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 16126769                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 8607126                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   3187559                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  11341483                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  7067251                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 7314678                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      1785506                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       625756                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               2270062                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         2269146                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1266109                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1266042                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999947                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         13091                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples    183911077                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.091642                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     0.733763                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0     180479528     98.13%     98.13% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        570520      0.31%     98.44% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        114677      0.06%     98.51% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        194105      0.11%     98.61% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        211045      0.11%     98.73% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        995672      0.54%     99.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         64758      0.04%     99.30% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        985436      0.54%     99.84% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        295336      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total    183911077                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            9741123                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             16854017                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   2409334                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     1783976                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  2267010                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  14539440                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     13631916     80.88%     80.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     80.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     80.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       281260      1.67%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     82.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       281250      1.67%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       250000      1.48%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      1002708      5.95%     91.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        31600      0.19%     91.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead       781268      4.64%     96.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       593758      3.52%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     16854017                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       295336                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      1647995                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1647995                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1647995                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1647995                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data       762536                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total        762536                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data       762536                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total       762536                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data 263596318971                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total 263596318971                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data 263596318971                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total 263596318971                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      2410531                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      2410531                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      2410531                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      2410531                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.316335                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.316335                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.316335                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.316335                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 345683.769646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 345683.769646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 345683.769646                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 345683.769646                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs     38614019                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets        11023                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs        52049                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   741.878211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   423.961538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data       590330                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total       590330                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data       590330                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total       590330                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       172206                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       172206                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data 112925982971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total 112925982971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data 112925982971                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total 112925982971                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.071439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.071439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.071439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.071439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 655761.024418                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 655761.024418                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 655761.024418                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 655761.024418                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               171082                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      5669250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      5669250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 134982.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 134982.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data     11720005                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total     11720005                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 279047.738095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 279047.738095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data      1096927                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total       1096927                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data       688289                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total       688289                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data 225863466000                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total 225863466000                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      1785216                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      1785216                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.385549                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.385549                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 328152.078560                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 328152.078560                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data       590330                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total       590330                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  75230253500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  75230253500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.054872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.054872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 767976.944436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 767976.944436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data       551068                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data        74247                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  37732852971                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  37732852971                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 508207.105620                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 508207.105620                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  37695729471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  37695729471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 507707.105620                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 507707.105620                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1013.826140                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            1820288                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs            10.568016                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         378465000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1013.826140                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.990065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.990065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          4993479                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         4993479                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 202130                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles           181078554                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2259491                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              372478                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1265815                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             16870189                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           375181                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      9751783                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   2270062                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1266276                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                   183537354                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  370365                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples        183912817                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.091750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           0.779221                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0              180972133     98.40%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 197899      0.11%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  79125      0.04%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                  68020      0.04%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                1037403      0.56%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  32295      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  48797      0.03%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 107263      0.06%     99.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1369882      0.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total          183912817                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.012341                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.053013                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       370288                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          370288                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       370288                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         370288                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           77                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           77                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst     15499000                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total     15499000                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst     15499000                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total     15499000                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       370365                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       370365                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       370365                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       370365                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 201285.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 201285.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 201285.714286                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 201285.714286                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           17                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           60                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst     12826750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total     12826750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst     12826750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total     12826750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000162                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000162                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000162                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000162                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 213779.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 213779.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 213779.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 213779.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       370288                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        370288                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           77                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst     15499000                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total     15499000                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       370365                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       370365                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 201285.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 201285.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst     12826750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total     12826750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000162                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000162                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 213779.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 213779.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          55.197355                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             370348                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs          6172.466667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         378446000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    55.197355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.107807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.107807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses           740790                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses          740790                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   250815                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles               42996592                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             16868849                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1785506                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                625756                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     287                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents               42962690                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               16865639                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              16865549                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12372163                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                17137486                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.091686                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.721936                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1522                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  398                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                78581                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1783976                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean          547.631850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         991.071091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1080483     60.57%     60.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               3931      0.22%     60.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29               4179      0.23%     61.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39               4949      0.28%     61.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49               5295      0.30%     61.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59               4584      0.26%     61.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69               5013      0.28%     62.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79               5220      0.29%     62.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89               5059      0.28%     62.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99               4837      0.27%     62.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109             5040      0.28%     63.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119             4330      0.24%     63.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129             3911      0.22%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139             4212      0.24%     63.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149             4034      0.23%     64.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159             3458      0.19%     64.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169             3445      0.19%     64.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             3440      0.19%     64.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189             3231      0.18%     64.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199             3405      0.19%     65.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209             3995      0.22%     65.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219             3909      0.22%     65.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229             3971      0.22%     65.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239             4367      0.24%     66.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             4370      0.24%     66.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259             4358      0.24%     66.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269             4610      0.26%     66.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279             4457      0.25%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289             4371      0.25%     67.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299             4527      0.25%     67.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         578985     32.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value          10483                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1783976                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1785314                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                625492                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                370377                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  11171640250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  11171640250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  11171640250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  46365700250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  11171640250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 341840                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              49507959                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          519                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2469735                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles           131592600                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             16869565                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents               78372                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              5232106                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 3833                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents            131391328                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          30643958                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  56623517                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               15900396                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 3187931                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            30617002                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  26827                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 2121413                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      200482576                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      33736144                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                9741123                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 16854017                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                      183943114                       # Number of cpu cycles simulated (Cycle)
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.instsAdded                      16877749                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu16.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu16.instsIssued                     16992743                       # Number of instructions issued (Count)
system.cpu16.squashedInstsIssued                   81                       # Number of squashed instructions issued (Count)
system.cpu16.squashedInstsExamined              14846                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu16.squashedOperandsExamined           14824                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu16.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu16.numIssuedDist::samples         183905987                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::mean             0.092399                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::stdev            0.689492                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::0               179599312     97.66%     97.66% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::1                  934047      0.51%     98.17% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::2                  705199      0.38%     98.55% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::3                  286080      0.16%     98.71% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::4                  214171      0.12%     98.82% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::5                 1061752      0.58%     99.40% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::6                  116727      0.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::7                  985340      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::8                    3359      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::total           183905987                       # Number of insts issued each cycle (Count)
system.cpu16.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntAlu                  2173      5.33%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntMult                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntDiv                     0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatAdd                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCmp                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCvt                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMult                  0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMultAcc               0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatDiv                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMisc                  0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatSqrt                  0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAdd                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAddAcc                 0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAlu                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCmp                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCvt                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMisc                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMult                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMultAcc                0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShift                  0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShiftAcc               0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdDiv                    0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSqrt                   0      0.00%      5.33% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAdd           14945     36.64%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAlu               0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCmp               0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCvt               0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatDiv               0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMisc              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMult              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatSqrt              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAdd              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAlu              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceCmp              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAes                    0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAesMix                 0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash               0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash2              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash             0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash2            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma2              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma3              0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdPredAlu                0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemRead                  181      0.44%     42.41% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemWrite                  34      0.08%     42.49% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemRead            8827     21.64%     64.13% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemWrite          14634     35.87%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntAlu     13651070     80.33%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntMult           18      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntDiv          204      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatAdd       281297      1.66%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCmp            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCvt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMult            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatDiv            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMisc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatSqrt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAdd            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAlu            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCmp            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCvt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMisc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMult            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShift            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdDiv            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSqrt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMult       250000      1.47%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAes            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAesMix            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemRead      1005097      5.91%     91.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemWrite        31752      0.19%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemRead       898154      5.29%     96.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemWrite       593760      3.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::total     16992743                       # Number of instructions issued per FU type, per thread (Count)
system.cpu16.issueRate                       0.092380                       # Inst issue rate ((Count/Cycle))
system.cpu16.fuBusy                             40794                       # FU busy when requested (Count)
system.cpu16.fuBusyRate                      0.002401                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu16.intInstQueueReads              212284968                       # Number of integer instruction queue reads (Count)
system.cpu16.intInstQueueWrites              14204675                       # Number of integer instruction queue writes (Count)
system.cpu16.intInstQueueWakeupAccesses      14187007                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu16.fpInstQueueReads                 5647380                       # Number of floating instruction queue reads (Count)
system.cpu16.fpInstQueueWrites                2688102                       # Number of floating instruction queue writes (Count)
system.cpu16.fpInstQueueWakeupAccesses        2687590                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu16.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu16.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu16.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu16.intAluAccesses                  14190506                       # Number of integer alu accesses (Count)
system.cpu16.fpAluAccesses                    2842890                       # Number of floating point alu accesses (Count)
system.cpu16.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu16.numInsts                        16992484                       # Number of executed instructions (Count)
system.cpu16.numLoadInsts                     1903217                       # Number of load instructions executed (Count)
system.cpu16.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu16.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu16.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu16.numRefs                          2528707                       # Number of memory reference insts executed (Count)
system.cpu16.numBranches                      2270006                       # Number of branches executed (Count)
system.cpu16.numStoreInsts                     625490                       # Number of stores executed (Count)
system.cpu16.numRate                         0.092379                       # Inst execution rate ((Count/Cycle))
system.cpu16.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu16.idleCycles                         37127                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu16.quiesceCycles                    1520675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu16.committedInsts                   9746373                       # Number of Instructions Simulated (Count)
system.cpu16.committedOps                    16863017                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.cpi                            18.872981                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu16.totalCpi                       18.872981                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu16.ipc                             0.052986                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu16.totalIpc                        0.052986                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu16.intRegfileReads                 16137414                       # Number of integer regfile reads (Count)
system.cpu16.intRegfileWrites                 8612429                       # Number of integer regfile writes (Count)
system.cpu16.fpRegfileReads                   3187548                       # Number of floating regfile reads (Count)
system.cpu16.fpRegfileWrites                  2093830                       # Number of floating regfile writes (Count)
system.cpu16.ccRegfileReads                  11348978                       # number of cc regfile reads (Count)
system.cpu16.ccRegfileWrites                  7071751                       # number of cc regfile writes (Count)
system.cpu16.miscRegfileReads                 7319641                       # number of misc regfile reads (Count)
system.cpu16.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu16.MemDepUnit__0.insertedLoads      1786262                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.insertedStores       625755                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.conflictingLoads        31844                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.branchPred.lookups               2271579                       # Number of BP lookups (Count)
system.cpu16.branchPred.condPredicted         2270655                       # Number of conditional branches predicted (Count)
system.cpu16.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu16.branchPred.BTBLookups            1266863                       # Number of BTB lookups (Count)
system.cpu16.branchPred.BTBHits               1266796                       # Number of BTB hits (Count)
system.cpu16.branchPred.BTBHitRatio          0.999947                       # BTB Hit Ratio (Ratio)
system.cpu16.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu16.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu16.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu16.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu16.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu16.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu16.commit.commitSquashedInsts         13172                       # The number of squashed insts skipped by commit (Count)
system.cpu16.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu16.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu16.commit.numCommittedDist::samples    183904236                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::mean     0.091695                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::stdev     0.733370                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::0     180456922     98.13%     98.13% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::1        577940      0.31%     98.44% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::2        119417      0.06%     98.50% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::3        203258      0.11%     98.62% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::4        213944      0.12%     98.73% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::5        990310      0.54%     99.27% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::6         64809      0.04%     99.31% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::7        980799      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::8        296837      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::total    183904236                       # Number of insts commited each cycle (Count)
system.cpu16.commit.instsCommitted            9746373                       # Number of instructions committed (Count)
system.cpu16.commit.opsCommitted             16863017                       # Number of ops (including micro ops) committed (Count)
system.cpu16.commit.memRefs                   2410084                       # Number of memory references committed (Count)
system.cpu16.commit.loads                     1784726                       # Number of loads committed (Count)
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu16.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu16.commit.branches                  2268510                       # Number of branches committed (Count)
system.cpu16.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu16.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu16.commit.integer                  14547690                       # Number of committed integer instructions. (Count)
system.cpu16.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu16.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntAlu     13640166     80.89%     80.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntMult           18      0.00%     80.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntDiv          198      0.00%     80.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatAdd       281260      1.67%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCmp            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCvt            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMult            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatDiv            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMisc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatSqrt            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAdd            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAlu            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCmp            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCvt            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMisc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMult            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShift            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdDiv            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSqrt            0      0.00%     82.56% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAdd       281250      1.67%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.23% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMult       250000      1.48%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAes            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAesMix            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemRead      1003458      5.95%     91.66% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemWrite        31600      0.19%     91.85% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemRead       781268      4.63%     96.48% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemWrite       593758      3.52%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::total     16863017                       # Class of committed instruction (Count)
system.cpu16.commit.commitEligibleSamples       296837                       # number cycles where commit BW limit reached (Cycle)
system.cpu16.dcache.demandHits::cpu16.data      1638229                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.demandHits::total         1638229                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.overallHits::cpu16.data      1638229                       # number of overall hits (Count)
system.cpu16.dcache.overallHits::total        1638229                       # number of overall hits (Count)
system.cpu16.dcache.demandMisses::cpu16.data       773048                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.demandMisses::total        773048                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.overallMisses::cpu16.data       773048                       # number of overall misses (Count)
system.cpu16.dcache.overallMisses::total       773048                       # number of overall misses (Count)
system.cpu16.dcache.demandMissLatency::cpu16.data 272828707484                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.demandMissLatency::total 272828707484                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::cpu16.data 272828707484                       # number of overall miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::total 272828707484                       # number of overall miss ticks (Tick)
system.cpu16.dcache.demandAccesses::cpu16.data      2411277                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.demandAccesses::total      2411277                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::cpu16.data      2411277                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::total      2411277                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.demandMissRate::cpu16.data     0.320597                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.demandMissRate::total     0.320597                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.overallMissRate::cpu16.data     0.320597                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.overallMissRate::total     0.320597                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMissLatency::cpu16.data 352925.959946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.demandAvgMissLatency::total 352925.959946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::cpu16.data 352925.959946                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::total 352925.959946                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.blockedCycles::no_mshrs     39517827                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCycles::no_targets        13075                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCauses::no_mshrs        52242                       # number of times access was blocked (Count)
system.cpu16.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu16.dcache.avgBlocked::no_mshrs   756.437866                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.avgBlocked::no_targets   502.884615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu16.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu16.dcache.demandMshrHits::cpu16.data       600831                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.demandMshrHits::total       600831                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::cpu16.data       600831                       # number of overall MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::total       600831                       # number of overall MSHR hits (Count)
system.cpu16.dcache.demandMshrMisses::cpu16.data       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.demandMshrMisses::total       172217                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::cpu16.data       172217                       # number of overall MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::total       172217                       # number of overall MSHR misses (Count)
system.cpu16.dcache.demandMshrMissLatency::cpu16.data 113525069234                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissLatency::total 113525069234                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::cpu16.data 113525069234                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::total 113525069234                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissRate::cpu16.data     0.071421                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.demandMshrMissRate::total     0.071421                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::cpu16.data     0.071421                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::total     0.071421                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMshrMissLatency::cpu16.data 659197.809937                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.demandAvgMshrMissLatency::total 659197.809937                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::cpu16.data 659197.809937                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::total 659197.809937                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.replacements               171083                       # number of replacements (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::cpu16.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::cpu16.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.missLatency::cpu16.data      6431500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.missLatency::total      6431500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.accesses::cpu16.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.missRate::cpu16.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::cpu16.data 153130.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::total 153130.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::cpu16.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::cpu16.data     13163504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::total     13163504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::cpu16.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu16.data 313416.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::total 313416.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWWriteReq.hits::cpu16.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::cpu16.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.hits::cpu16.data      1087161                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.hits::total       1087161                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.misses::cpu16.data       698801                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.misses::total       698801                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.missLatency::cpu16.data 235027837000                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.missLatency::total 235027837000                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.accesses::cpu16.data      1785962                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.accesses::total      1785962                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.missRate::cpu16.data     0.391274                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.missRate::total     0.391274                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMissLatency::cpu16.data 336330.138337                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMissLatency::total 336330.138337                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.mshrHits::cpu16.data       600831                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrHits::total       600831                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrMisses::cpu16.data        97970                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMisses::total        97970                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMissLatency::cpu16.data  75761322250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissLatency::total  75761322250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissRate::cpu16.data     0.054856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.mshrMissRate::total     0.054856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMshrMissLatency::cpu16.data 773311.444830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMshrMissLatency::total 773311.444830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.hits::cpu16.data       551068                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.misses::cpu16.data        74247                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.missLatency::cpu16.data  37800870484                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.missLatency::total  37800870484                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.accesses::cpu16.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.missRate::cpu16.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMissLatency::cpu16.data 509123.203416                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMissLatency::total 509123.203416                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.mshrMisses::cpu16.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMissLatency::cpu16.data  37763746984                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissLatency::total  37763746984                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissRate::cpu16.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMshrMissLatency::cpu16.data 508623.203416                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMshrMissLatency::total 508623.203416                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dcache.tags.tagsInUse        1014.035373                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dcache.tags.totalRefs            1810533                       # Total number of references to valid blocks. (Count)
system.cpu16.dcache.tags.sampledRefs           172257                       # Sample count of references to valid blocks. (Count)
system.cpu16.dcache.tags.avgRefs            10.510650                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dcache.tags.warmupTick         380255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dcache.tags.occupancies::cpu16.data  1014.035373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.dcache.tags.avgOccs::cpu16.data     0.990269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.avgOccs::total      0.990269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu16.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu16.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.dcache.tags.tagAccesses          4994983                       # Number of tag accesses (Count)
system.cpu16.dcache.tags.dataAccesses         4994983                       # Number of data accesses (Count)
system.cpu16.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.decode.idleCycles                 210354                       # Number of cycles decode is idle (Cycle)
system.cpu16.decode.blockedCycles           181056529                       # Number of cycles decode is blocked (Cycle)
system.cpu16.decode.runCycles                 2262065                       # Number of cycles decode is running (Cycle)
system.cpu16.decode.unblockCycles              376876                       # Number of cycles decode is unblocking (Cycle)
system.cpu16.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu16.decode.branchResolved            1266569                       # Number of times decode resolved a branch (Count)
system.cpu16.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu16.decode.decodedInsts             16879235                       # Number of instructions handled by decode (Count)
system.cpu16.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu16.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.fetch.icacheStallCycles           385068                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu16.fetch.insts                      9757075                       # Number of instructions fetch has processed (Count)
system.cpu16.fetch.branches                   2271579                       # Number of branches that fetch encountered (Count)
system.cpu16.fetch.predictedBranches          1267032                       # Number of branches that fetch has predicted taken (Count)
system.cpu16.fetch.cycles                   183520638                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu16.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu16.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu16.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu16.fetch.cacheLines                  381273                       # Number of cache lines fetched (Count)
system.cpu16.fetch.icacheSquashes                  51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu16.fetch.nisnDist::samples        183905987                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::mean            0.091803                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::stdev           0.780267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::0              180958789     98.40%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::1                 216199      0.12%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::2                  73645      0.04%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::3                  71348      0.04%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::4                1027243      0.56%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::5                  32522      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::6                  36626      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::7                 102717      0.06%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::8                1386898      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::total          183905987                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.branchRate                0.012349                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetch.rate                      0.053044                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.icache.demandHits::cpu16.inst       381198                       # number of demand (read+write) hits (Count)
system.cpu16.icache.demandHits::total          381198                       # number of demand (read+write) hits (Count)
system.cpu16.icache.overallHits::cpu16.inst       381198                       # number of overall hits (Count)
system.cpu16.icache.overallHits::total         381198                       # number of overall hits (Count)
system.cpu16.icache.demandMisses::cpu16.inst           75                       # number of demand (read+write) misses (Count)
system.cpu16.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu16.icache.overallMisses::cpu16.inst           75                       # number of overall misses (Count)
system.cpu16.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu16.icache.demandMissLatency::cpu16.inst     15850750                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.demandMissLatency::total     15850750                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.overallMissLatency::cpu16.inst     15850750                       # number of overall miss ticks (Tick)
system.cpu16.icache.overallMissLatency::total     15850750                       # number of overall miss ticks (Tick)
system.cpu16.icache.demandAccesses::cpu16.inst       381273                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.demandAccesses::total       381273                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::cpu16.inst       381273                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::total       381273                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.demandMissRate::cpu16.inst     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.demandMissRate::total     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.overallMissRate::cpu16.inst     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.overallMissRate::total     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.demandAvgMissLatency::cpu16.inst 211343.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.demandAvgMissLatency::total 211343.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::cpu16.inst 211343.333333                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::total 211343.333333                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.demandMshrHits::cpu16.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.overallMshrHits::cpu16.inst           15                       # number of overall MSHR hits (Count)
system.cpu16.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu16.icache.demandMshrMisses::cpu16.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::cpu16.inst           60                       # number of overall MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu16.icache.demandMshrMissLatency::cpu16.inst     13352000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissLatency::total     13352000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::cpu16.inst     13352000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::total     13352000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissRate::cpu16.inst     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.demandMshrMissRate::total     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::cpu16.inst     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::total     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.demandAvgMshrMissLatency::cpu16.inst 222533.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.demandAvgMshrMissLatency::total 222533.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::cpu16.inst 222533.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::total 222533.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.replacements                    0                       # number of replacements (Count)
system.cpu16.icache.ReadReq.hits::cpu16.inst       381198                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.hits::total        381198                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.misses::cpu16.inst           75                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.missLatency::cpu16.inst     15850750                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.missLatency::total     15850750                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.accesses::cpu16.inst       381273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.accesses::total       381273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.missRate::cpu16.inst     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.missRate::total     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMissLatency::cpu16.inst 211343.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMissLatency::total 211343.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.mshrHits::cpu16.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrMisses::cpu16.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMissLatency::cpu16.inst     13352000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissLatency::total     13352000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissRate::cpu16.inst     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.mshrMissRate::total     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMshrMissLatency::cpu16.inst 222533.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMshrMissLatency::total 222533.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.icache.tags.tagsInUse          55.196426                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.icache.tags.totalRefs             381258                       # Total number of references to valid blocks. (Count)
system.cpu16.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu16.icache.tags.avgRefs          6354.300000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.icache.tags.warmupTick         380236000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.icache.tags.occupancies::cpu16.inst    55.196426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.icache.tags.avgOccs::cpu16.inst     0.107806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.avgOccs::total      0.107806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu16.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu16.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.icache.tags.tagAccesses           762606                       # Number of tag accesses (Count)
system.cpu16.icache.tags.dataAccesses          762606                       # Number of data accesses (Count)
system.cpu16.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu16.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu16.iew.blockCycles                   247330                       # Number of cycles IEW is blocking (Cycle)
system.cpu16.iew.unblockCycles               50660346                       # Number of cycles IEW is unblocking (Cycle)
system.cpu16.iew.dispatchedInsts             16877930                       # Number of instructions dispatched to IQ (Count)
system.cpu16.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu16.iew.dispLoadInsts                1786262                       # Number of dispatched load instructions (Count)
system.cpu16.iew.dispStoreInsts                625755                       # Number of dispatched store instructions (Count)
system.cpu16.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu16.iew.iqFullEvents                     274                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu16.iew.lsqFullEvents               50625929                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu16.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu16.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu16.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu16.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu16.iew.instsToCommit               16874686                       # Cumulative count of insts sent to commit (Count)
system.cpu16.iew.writebackCount              16874597                       # Cumulative count of insts written-back (Count)
system.cpu16.iew.producerInst                12372991                       # Number of instructions producing a value (Count)
system.cpu16.iew.consumerInst                17124253                       # Number of instructions consuming a value (Count)
system.cpu16.iew.wbRate                      0.091738                       # Insts written-back per cycle ((Count/Cycle))
system.cpu16.iew.wbFanout                    0.722542                       # Average fanout of values written-back ((Count/Count))
system.cpu16.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu16.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu16.lsq0.squashedLoads                  1528                       # Number of loads squashed (Count)
system.cpu16.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu16.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu16.lsq0.squashedStores                  397                       # Number of stores squashed (Count)
system.cpu16.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu16.lsq0.blockedByCache                80162                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu16.lsq0.loadToUse::samples          1784726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::mean          569.256225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::stdev        1010.308925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::0-9              1072596     60.10%     60.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::10-19               3916      0.22%     60.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::20-29               3271      0.18%     60.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::30-39               3852      0.22%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::40-49               4137      0.23%     60.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::50-59               4154      0.23%     61.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::60-69               4515      0.25%     61.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::70-79               4495      0.25%     61.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::80-89               4443      0.25%     61.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::90-99               4423      0.25%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::100-109             4506      0.25%     62.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::110-119             4202      0.24%     62.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::120-129             3917      0.22%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::130-139             3955      0.22%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::140-149             3504      0.20%     63.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::150-159             2943      0.16%     63.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::160-169             3134      0.18%     63.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::170-179             3213      0.18%     63.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::180-189             2898      0.16%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::190-199             3228      0.18%     64.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::200-209             3712      0.21%     64.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::210-219             3511      0.20%     64.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::220-229             3632      0.20%     64.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::230-239             3987      0.22%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::240-249             3995      0.22%     65.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::250-259             4016      0.23%     65.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::260-269             4176      0.23%     65.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::270-279             4325      0.24%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::280-289             4376      0.25%     66.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::290-299             4390      0.25%     66.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::overflows         599304     33.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::max_value          10191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::total            1784726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.mmu.dtb.rdAccesses               1786066                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                625490                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                381285                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::mean  11171393250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::min_value  11171393250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::max_value  11171393250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::ON  46365947250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::CLK_GATED  11171393250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu16.rename.idleCycles                 340745                       # Number of cycles rename is idle (Cycle)
system.cpu16.rename.blockCycles              57166414                       # Number of cycles rename is blocking (Cycle)
system.cpu16.rename.serializeStallCycles          355                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu16.rename.runCycles                 2482436                       # Number of cycles rename is running (Cycle)
system.cpu16.rename.unblockCycles           123915874                       # Number of cycles rename is unblocking (Cycle)
system.cpu16.rename.renamedInsts             16878571                       # Number of instructions processed by rename (Count)
system.cpu16.rename.ROBFullEvents               70584                       # Number of times rename has blocked due to ROB full (Count)
system.cpu16.rename.IQFullEvents              7251634                       # Number of times rename has blocked due to IQ full (Count)
system.cpu16.rename.LQFullEvents                 8758                       # Number of times rename has blocked due to LQ full (Count)
system.cpu16.rename.SQFullEvents            123711793                       # Number of times rename has blocked due to SQ full (Count)
system.cpu16.rename.renamedOperands          30662009                       # Number of destination operands rename has renamed (Count)
system.cpu16.rename.lookups                  56655025                       # Number of register rename lookups that rename has made (Count)
system.cpu16.rename.intLookups               15908665                       # Number of integer rename lookups (Count)
system.cpu16.rename.fpLookups                 3187843                       # Number of floating rename lookups (Count)
system.cpu16.rename.committedMaps            30635002                       # Number of HB maps that are committed (Count)
system.cpu16.rename.undoneMaps                  26878                       # Number of HB maps that are undone due to squashing (Count)
system.cpu16.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu16.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu16.rename.skidInsts                 2062174                       # count of insts added to the skid buffer (Count)
system.cpu16.rob.reads                      200483302                       # The number of ROB reads (Count)
system.cpu16.rob.writes                      33754317                       # The number of ROB writes (Count)
system.cpu16.thread_0.numInsts                9746373                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                 16863017                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                      183933742                       # Number of cpu cycles simulated (Cycle)
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.instsAdded                      16847248                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu17.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu17.instsIssued                     16962276                       # Number of instructions issued (Count)
system.cpu17.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu17.squashedInstsExamined              14657                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu17.squashedOperandsExamined           14429                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu17.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu17.numIssuedDist::samples         183895645                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::mean             0.092239                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::stdev            0.689502                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::0               179602558     97.67%     97.67% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::1                  949142      0.52%     98.18% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::2                  669988      0.36%     98.55% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::3                  297739      0.16%     98.71% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::4                  199612      0.11%     98.82% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::5                 1069675      0.58%     99.40% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::6                  118980      0.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::7                  984370      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::8                    3581      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::total           183895645                       # Number of insts issued each cycle (Count)
system.cpu17.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntAlu                  2171      5.43%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntMult                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntDiv                     0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatAdd                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCmp                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCvt                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMult                  0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMultAcc               0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatDiv                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMisc                  0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatSqrt                  0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAdd                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAddAcc                 0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAlu                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCmp                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCvt                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMisc                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMult                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMultAcc                0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShift                  0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShiftAcc               0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdDiv                    0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSqrt                   0      0.00%      5.43% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAdd           14665     36.68%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAlu               0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCmp               0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCvt               0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatDiv               0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMisc              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMult              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMultAcc            0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatSqrt              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAdd              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAlu              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceCmp              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAes                    0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAesMix                 0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash               0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash2              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash             0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash2            0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma2              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma3              0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdPredAlu                0      0.00%     42.11% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemRead                  189      0.47%     42.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemWrite                  34      0.09%     42.67% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemRead            8640     21.61%     64.28% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemWrite          14280     35.72%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntAlu     13623233     80.31%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntMult           18      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntDiv          204      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatAdd       281284      1.66%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCmp            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCvt            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMult            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatDiv            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMisc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatSqrt            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAdd            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAlu            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCmp            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCvt            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMisc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMult            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShift            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdDiv            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSqrt            0      0.00%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMult       250000      1.47%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAes            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAesMix            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemRead      1002617      5.91%     91.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemWrite        31752      0.19%     91.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemRead       898017      5.29%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemWrite       593760      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::total     16962276                       # Number of instructions issued per FU type, per thread (Count)
system.cpu17.issueRate                       0.092219                       # Inst issue rate ((Count/Cycle))
system.cpu17.fuBusy                             39979                       # FU busy when requested (Count)
system.cpu17.fuBusyRate                      0.002357                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu17.intInstQueueReads              212214031                       # Number of integer instruction queue reads (Count)
system.cpu17.intInstQueueWrites              14174291                       # Number of integer instruction queue writes (Count)
system.cpu17.intInstQueueWakeupAccesses      14156669                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu17.fpInstQueueReads                 5646228                       # Number of floating instruction queue reads (Count)
system.cpu17.fpInstQueueWrites                2687796                       # Number of floating instruction queue writes (Count)
system.cpu17.fpInstQueueWakeupAccesses        2687571                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu17.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu17.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu17.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu17.intAluAccesses                  14160210                       # Number of integer alu accesses (Count)
system.cpu17.fpAluAccesses                    2841904                       # Number of floating point alu accesses (Count)
system.cpu17.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu17.numInsts                        16962038                       # Number of executed instructions (Count)
system.cpu17.numLoadInsts                     1900604                       # Number of load instructions executed (Count)
system.cpu17.numSquashedInsts                     238                       # Number of squashed instructions skipped in execute (Count)
system.cpu17.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu17.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu17.numRefs                          2526094                       # Number of memory reference insts executed (Count)
system.cpu17.numBranches                      2264951                       # Number of branches executed (Count)
system.cpu17.numStoreInsts                     625490                       # Number of stores executed (Count)
system.cpu17.numRate                         0.092218                       # Inst execution rate ((Count/Cycle))
system.cpu17.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu17.idleCycles                         38097                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu17.quiesceCycles                    1528995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu17.committedInsts                   9728691                       # Number of Instructions Simulated (Count)
system.cpu17.committedOps                    16832705                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.cpi                            18.906320                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu17.totalCpi                       18.906320                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu17.ipc                             0.052892                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu17.totalIpc                        0.052892                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu17.intRegfileReads                 16109384                       # Number of integer regfile reads (Count)
system.cpu17.intRegfileWrites                 8594729                       # Number of integer regfile writes (Count)
system.cpu17.fpRegfileReads                   3187526                       # Number of floating regfile reads (Count)
system.cpu17.fpRegfileWrites                  2093811                       # Number of floating regfile writes (Count)
system.cpu17.ccRegfileReads                  11323703                       # number of cc regfile reads (Count)
system.cpu17.ccRegfileWrites                  7056577                       # number of cc regfile writes (Count)
system.cpu17.miscRegfileReads                 7306914                       # number of misc regfile reads (Count)
system.cpu17.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu17.MemDepUnit__0.insertedLoads      1783691                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.insertedStores       625723                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.branchPred.lookups               2266509                       # Number of BP lookups (Count)
system.cpu17.branchPred.condPredicted         2265587                       # Number of conditional branches predicted (Count)
system.cpu17.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu17.branchPred.BTBLookups            1264328                       # Number of BTB lookups (Count)
system.cpu17.branchPred.BTBHits               1264263                       # Number of BTB hits (Count)
system.cpu17.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu17.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu17.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu17.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu17.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu17.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu17.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu17.commit.commitSquashedInsts         13003                       # The number of squashed insts skipped by commit (Count)
system.cpu17.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu17.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu17.commit.numCommittedDist::samples    183893911                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::mean     0.091535                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::stdev     0.732464                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::0     180447623     98.13%     98.13% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::1        583182      0.32%     98.44% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::2        115868      0.06%     98.51% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::3        203867      0.11%     98.62% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::4        215588      0.12%     98.73% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::5        989666      0.54%     99.27% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::6         64988      0.04%     99.31% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::7        979456      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::8        293673      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::total    183893911                       # Number of insts commited each cycle (Count)
system.cpu17.commit.instsCommitted            9728691                       # Number of instructions committed (Count)
system.cpu17.commit.opsCommitted             16832705                       # Number of ops (including micro ops) committed (Count)
system.cpu17.commit.memRefs                   2407558                       # Number of memory references committed (Count)
system.cpu17.commit.loads                     1782200                       # Number of loads committed (Count)
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu17.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu17.commit.branches                  2263458                       # Number of branches committed (Count)
system.cpu17.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu17.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu17.commit.integer                  14519904                       # Number of committed integer instructions. (Count)
system.cpu17.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu17.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntAlu     13612380     80.87%     80.87% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntMult           18      0.00%     80.87% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntDiv          198      0.00%     80.87% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatAdd       281260      1.67%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCmp            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCvt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMult            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatDiv            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMisc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatSqrt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAdd            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAlu            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCmp            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCvt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMisc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMult            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShift            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdDiv            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSqrt            0      0.00%     82.54% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAdd       281250      1.67%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMult       250000      1.49%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAes            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAesMix            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.70% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemRead      1000932      5.95%     91.64% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemWrite        31600      0.19%     91.83% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemRead       781268      4.64%     96.47% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemWrite       593758      3.53%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::total     16832705                       # Class of committed instruction (Count)
system.cpu17.commit.commitEligibleSamples       293673                       # number cycles where commit BW limit reached (Cycle)
system.cpu17.dcache.demandHits::cpu17.data      1659883                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.demandHits::total         1659883                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.overallHits::cpu17.data      1659883                       # number of overall hits (Count)
system.cpu17.dcache.overallHits::total        1659883                       # number of overall hits (Count)
system.cpu17.dcache.demandMisses::cpu17.data       748830                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.demandMisses::total        748830                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.overallMisses::cpu17.data       748830                       # number of overall misses (Count)
system.cpu17.dcache.overallMisses::total       748830                       # number of overall misses (Count)
system.cpu17.dcache.demandMissLatency::cpu17.data 251098119939                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.demandMissLatency::total 251098119939                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::cpu17.data 251098119939                       # number of overall miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::total 251098119939                       # number of overall miss ticks (Tick)
system.cpu17.dcache.demandAccesses::cpu17.data      2408713                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.demandAccesses::total      2408713                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::cpu17.data      2408713                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::total      2408713                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.demandMissRate::cpu17.data     0.310884                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.demandMissRate::total     0.310884                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.overallMissRate::cpu17.data     0.310884                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.overallMissRate::total     0.310884                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMissLatency::cpu17.data 335320.593378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.demandAvgMissLatency::total 335320.593378                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::cpu17.data 335320.593378                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::total 335320.593378                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.blockedCycles::no_mshrs     33579601                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCycles::no_targets         8967                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCauses::no_mshrs        49059                       # number of times access was blocked (Count)
system.cpu17.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu17.dcache.avgBlocked::no_mshrs   684.473817                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.avgBlocked::no_targets   344.884615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu17.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu17.dcache.demandMshrHits::cpu17.data       576606                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.demandMshrHits::total       576606                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::cpu17.data       576606                       # number of overall MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::total       576606                       # number of overall MSHR hits (Count)
system.cpu17.dcache.demandMshrMisses::cpu17.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::cpu17.data       172224                       # number of overall MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu17.dcache.demandMshrMissLatency::cpu17.data 110732460689                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissLatency::total 110732460689                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::cpu17.data 110732460689                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::total 110732460689                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissRate::cpu17.data     0.071500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.demandMshrMissRate::total     0.071500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::cpu17.data     0.071500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::total     0.071500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMshrMissLatency::cpu17.data 642956.038003                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.demandAvgMshrMissLatency::total 642956.038003                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::cpu17.data 642956.038003                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::total 642956.038003                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.replacements               171101                       # number of replacements (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::cpu17.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::cpu17.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.missLatency::cpu17.data      5184500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.missLatency::total      5184500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.accesses::cpu17.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.missRate::cpu17.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::cpu17.data 123440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::total 123440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::cpu17.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::cpu17.data     10570503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::total     10570503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::cpu17.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu17.data 251678.642857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::total 251678.642857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWWriteReq.hits::cpu17.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::cpu17.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.hits::cpu17.data      1108815                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.hits::total       1108815                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.misses::cpu17.data       674583                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.misses::total       674583                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.missLatency::cpu17.data 213564851000                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.missLatency::total 213564851000                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.accesses::cpu17.data      1783398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.accesses::total      1783398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.missRate::cpu17.data     0.378257                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.missRate::total     0.378257                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMissLatency::cpu17.data 316587.952854                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMissLatency::total 316587.952854                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.mshrHits::cpu17.data       576606                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrHits::total       576606                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrMisses::cpu17.data        97977                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMisses::total        97977                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMissLatency::cpu17.data  73236315250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissLatency::total  73236315250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissRate::cpu17.data     0.054938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.mshrMissRate::total     0.054938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMshrMissLatency::cpu17.data 747484.769385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMshrMissLatency::total 747484.769385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.hits::cpu17.data       551068                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.misses::cpu17.data        74247                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.missLatency::cpu17.data  37533268939                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.missLatency::total  37533268939                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.accesses::cpu17.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.missRate::cpu17.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMissLatency::cpu17.data 505518.996579                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMissLatency::total 505518.996579                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.mshrMisses::cpu17.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMissLatency::cpu17.data  37496145439                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissLatency::total  37496145439                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissRate::cpu17.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMshrMissLatency::cpu17.data 505018.996579                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMshrMissLatency::total 505018.996579                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dcache.tags.tagsInUse        1013.967425                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dcache.tags.totalRefs            1832194                       # Total number of references to valid blocks. (Count)
system.cpu17.dcache.tags.sampledRefs           172264                       # Sample count of references to valid blocks. (Count)
system.cpu17.dcache.tags.avgRefs            10.635966                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dcache.tags.warmupTick         382335000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dcache.tags.occupancies::cpu17.data  1013.967425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.dcache.tags.avgOccs::cpu17.data     0.990203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.avgOccs::total      0.990203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu17.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu17.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.dcache.tags.tagAccesses          4989862                       # Number of tag accesses (Count)
system.cpu17.dcache.tags.dataAccesses         4989862                       # Number of data accesses (Count)
system.cpu17.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.decode.idleCycles                 204351                       # Number of cycles decode is idle (Cycle)
system.cpu17.decode.blockedCycles           181058703                       # Number of cycles decode is blocked (Cycle)
system.cpu17.decode.runCycles                 2273658                       # Number of cycles decode is running (Cycle)
system.cpu17.decode.unblockCycles              358770                       # Number of cycles decode is unblocking (Cycle)
system.cpu17.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu17.decode.branchResolved            1264035                       # Number of times decode resolved a branch (Count)
system.cpu17.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu17.decode.decodedInsts             16848754                       # Number of instructions handled by decode (Count)
system.cpu17.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu17.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.fetch.icacheStallCycles           383823                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu17.fetch.insts                      9739311                       # Number of instructions fetch has processed (Count)
system.cpu17.fetch.branches                   2266509                       # Number of branches that fetch encountered (Count)
system.cpu17.fetch.predictedBranches          1264499                       # Number of branches that fetch has predicted taken (Count)
system.cpu17.fetch.cycles                   183511541                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu17.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu17.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu17.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu17.fetch.cacheLines                  378430                       # Number of cache lines fetched (Count)
system.cpu17.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu17.fetch.nisnDist::samples        183895645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::mean            0.091642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::stdev           0.779512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::0              180955746     98.40%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::1                 212207      0.12%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::2                  74754      0.04%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::3                  67745      0.04%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::4                1027597      0.56%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::5                  34558      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::6                  41592      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::7                  96651      0.05%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::8                1384795      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::total          183895645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.branchRate                0.012322                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetch.rate                      0.052950                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.icache.demandHits::cpu17.inst       378354                       # number of demand (read+write) hits (Count)
system.cpu17.icache.demandHits::total          378354                       # number of demand (read+write) hits (Count)
system.cpu17.icache.overallHits::cpu17.inst       378354                       # number of overall hits (Count)
system.cpu17.icache.overallHits::total         378354                       # number of overall hits (Count)
system.cpu17.icache.demandMisses::cpu17.inst           76                       # number of demand (read+write) misses (Count)
system.cpu17.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu17.icache.overallMisses::cpu17.inst           76                       # number of overall misses (Count)
system.cpu17.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu17.icache.demandMissLatency::cpu17.inst     15483250                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.demandMissLatency::total     15483250                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.overallMissLatency::cpu17.inst     15483250                       # number of overall miss ticks (Tick)
system.cpu17.icache.overallMissLatency::total     15483250                       # number of overall miss ticks (Tick)
system.cpu17.icache.demandAccesses::cpu17.inst       378430                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.demandAccesses::total       378430                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::cpu17.inst       378430                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::total       378430                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.demandMissRate::cpu17.inst     0.000201                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.demandMissRate::total     0.000201                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.overallMissRate::cpu17.inst     0.000201                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.overallMissRate::total     0.000201                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.demandAvgMissLatency::cpu17.inst 203726.973684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.demandAvgMissLatency::total 203726.973684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::cpu17.inst 203726.973684                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::total 203726.973684                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.demandMshrHits::cpu17.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.overallMshrHits::cpu17.inst           16                       # number of overall MSHR hits (Count)
system.cpu17.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu17.icache.demandMshrMisses::cpu17.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::cpu17.inst           60                       # number of overall MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu17.icache.demandMshrMissLatency::cpu17.inst     13029750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissLatency::total     13029750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::cpu17.inst     13029750                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::total     13029750                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissRate::cpu17.inst     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.demandMshrMissRate::total     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::cpu17.inst     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::total     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.demandAvgMshrMissLatency::cpu17.inst 217162.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.demandAvgMshrMissLatency::total 217162.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::cpu17.inst 217162.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::total 217162.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.replacements                    0                       # number of replacements (Count)
system.cpu17.icache.ReadReq.hits::cpu17.inst       378354                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.hits::total        378354                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.misses::cpu17.inst           76                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.missLatency::cpu17.inst     15483250                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.missLatency::total     15483250                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.accesses::cpu17.inst       378430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.accesses::total       378430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.missRate::cpu17.inst     0.000201                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.missRate::total     0.000201                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMissLatency::cpu17.inst 203726.973684                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMissLatency::total 203726.973684                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.mshrHits::cpu17.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrMisses::cpu17.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMissLatency::cpu17.inst     13029750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissLatency::total     13029750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissRate::cpu17.inst     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMshrMissLatency::cpu17.inst 217162.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMshrMissLatency::total 217162.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.icache.tags.tagsInUse          55.195581                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.icache.tags.totalRefs             378414                       # Total number of references to valid blocks. (Count)
system.cpu17.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu17.icache.tags.avgRefs          6306.900000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.icache.tags.warmupTick         382316000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.icache.tags.occupancies::cpu17.inst    55.195581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.icache.tags.avgOccs::cpu17.inst     0.107804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.avgOccs::total      0.107804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu17.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu17.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.icache.tags.tagAccesses           756920                       # Number of tag accesses (Count)
system.cpu17.icache.tags.dataAccesses          756920                       # Number of data accesses (Count)
system.cpu17.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu17.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu17.iew.blockCycles                   260123                       # Number of cycles IEW is blocking (Cycle)
system.cpu17.iew.unblockCycles               49976270                       # Number of cycles IEW is unblocking (Cycle)
system.cpu17.iew.dispatchedInsts             16847429                       # Number of instructions dispatched to IQ (Count)
system.cpu17.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu17.iew.dispLoadInsts                1783691                       # Number of dispatched load instructions (Count)
system.cpu17.iew.dispStoreInsts                625723                       # Number of dispatched store instructions (Count)
system.cpu17.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu17.iew.iqFullEvents                     359                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu17.iew.lsqFullEvents               49942479                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu17.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu17.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu17.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu17.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu17.iew.instsToCommit               16844329                       # Cumulative count of insts sent to commit (Count)
system.cpu17.iew.writebackCount              16844240                       # Cumulative count of insts written-back (Count)
system.cpu17.iew.producerInst                12371808                       # Number of instructions producing a value (Count)
system.cpu17.iew.consumerInst                17126131                       # Number of instructions consuming a value (Count)
system.cpu17.iew.wbRate                      0.091578                       # Insts written-back per cycle ((Count/Cycle))
system.cpu17.iew.wbFanout                    0.722394                       # Average fanout of values written-back ((Count/Count))
system.cpu17.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu17.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu17.lsq0.squashedLoads                  1483                       # Number of loads squashed (Count)
system.cpu17.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu17.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu17.lsq0.squashedStores                  365                       # Number of stores squashed (Count)
system.cpu17.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu17.lsq0.blockedByCache                78299                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu17.lsq0.loadToUse::samples          1782200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::mean          521.483078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::stdev         967.817306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::0-9              1089585     61.14%     61.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::10-19               3936      0.22%     61.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::20-29               4781      0.27%     61.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::30-39               5664      0.32%     61.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::40-49               6016      0.34%     62.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::50-59               5611      0.31%     62.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::60-69               5868      0.33%     62.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::70-79               6173      0.35%     63.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::80-89               5783      0.32%     63.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::90-99               5651      0.32%     63.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::100-109             5858      0.33%     64.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::110-119             5108      0.29%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::120-129             4625      0.26%     64.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::130-139             4495      0.25%     65.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::140-149             4199      0.24%     65.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::150-159             3612      0.20%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::160-169             3698      0.21%     65.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::170-179             3629      0.20%     65.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::180-189             3356      0.19%     66.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::190-199             3412      0.19%     66.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::200-209             3546      0.20%     66.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::210-219             3678      0.21%     66.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::220-229             3606      0.20%     66.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::230-239             3487      0.20%     67.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::240-249             3499      0.20%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::250-259             3370      0.19%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::260-269             3607      0.20%     67.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::270-279             3432      0.19%     67.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::280-289             3555      0.20%     68.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::290-299             3602      0.20%     68.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::overflows         565758     31.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::max_value          11532                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::total            1782200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.mmu.dtb.rdAccesses               1783501                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                625490                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                378442                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::mean  11171656250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::min_value  11171656250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::max_value  11171656250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::ON  46365684250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::CLK_GATED  11171656250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu17.rename.idleCycles                 342724                       # Number of cycles rename is idle (Cycle)
system.cpu17.rename.blockCycles              56501789                       # Number of cycles rename is blocking (Cycle)
system.cpu17.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu17.rename.runCycles                 2476292                       # Number of cycles rename is running (Cycle)
system.cpu17.rename.unblockCycles           124574386                       # Number of cycles rename is unblocking (Cycle)
system.cpu17.rename.renamedInsts             16848090                       # Number of instructions processed by rename (Count)
system.cpu17.rename.ROBFullEvents               78425                       # Number of times rename has blocked due to ROB full (Count)
system.cpu17.rename.IQFullEvents              4748442                       # Number of times rename has blocked due to IQ full (Count)
system.cpu17.rename.LQFullEvents                 3001                       # Number of times rename has blocked due to LQ full (Count)
system.cpu17.rename.SQFullEvents            124378532                       # Number of times rename has blocked due to SQ full (Count)
system.cpu17.rename.renamedOperands          30601189                       # Number of destination operands rename has renamed (Count)
system.cpu17.rename.lookups                  56548439                       # Number of register rename lookups that rename has made (Count)
system.cpu17.rename.intLookups               15880709                       # Number of integer rename lookups (Count)
system.cpu17.rename.fpLookups                 3187686                       # Number of floating rename lookups (Count)
system.cpu17.rename.committedMaps            30574378                       # Number of HB maps that are committed (Count)
system.cpu17.rename.undoneMaps                  26682                       # Number of HB maps that are undone due to squashing (Count)
system.cpu17.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu17.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu17.rename.skidInsts                 2060575                       # count of insts added to the skid buffer (Count)
system.cpu17.rob.reads                      200445660                       # The number of ROB reads (Count)
system.cpu17.rob.writes                      33693338                       # The number of ROB writes (Count)
system.cpu17.thread_0.numInsts                9728691                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                 16832705                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                      183926302                       # Number of cpu cycles simulated (Cycle)
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.instsAdded                      16791833                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu18.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu18.instsIssued                     16905068                       # Number of instructions issued (Count)
system.cpu18.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu18.squashedInstsExamined              14688                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu18.squashedOperandsExamined           14462                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu18.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu18.numIssuedDist::samples         183889443                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::mean             0.091931                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::stdev            0.687718                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::0               179599968     97.67%     97.67% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::1                  937076      0.51%     98.18% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::2                  693381      0.38%     98.55% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::3                  306707      0.17%     98.72% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::4                  185496      0.10%     98.82% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::5                 1068513      0.58%     99.40% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::6                  115232      0.06%     99.47% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::7                  979392      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::8                    3678      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::total           183889443                       # Number of insts issued each cycle (Count)
system.cpu18.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntAlu                  2183      5.65%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntMult                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntDiv                     0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatAdd                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCmp                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCvt                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMult                  0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMultAcc               0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatDiv                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMisc                  0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatSqrt                  0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAdd                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAddAcc                 0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAlu                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCmp                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCvt                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMisc                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMult                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMultAcc                0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShift                  0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShiftAcc               0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdDiv                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSqrt                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAdd           14827     38.38%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAlu               0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCmp               0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCvt               0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatDiv               0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMisc              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMult              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMultAcc            0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatSqrt              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAdd              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAlu              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceCmp              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAes                    0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAesMix                 0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash               0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash2              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash             0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash2            0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma2              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma3              0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdPredAlu                0      0.00%     44.03% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemRead                  170      0.44%     44.47% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemWrite                  34      0.09%     44.56% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemRead            7046     18.24%     62.80% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemWrite          14371     37.20%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntAlu     13572395     80.29%     80.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntMult           18      0.00%     80.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntDiv          204      0.00%     80.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatAdd       281294      1.66%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCmp            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCvt            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMult            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatDiv            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMisc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatSqrt            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAdd            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAlu            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCmp            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCvt            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMisc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMult            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShift            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdDiv            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSqrt            0      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAdd       281250      1.66%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMult       250000      1.48%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAes            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAesMix            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemRead       997873      5.90%     91.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemWrite        31752      0.19%     91.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemRead       896382      5.30%     96.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemWrite       593760      3.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::total     16905068                       # Number of instructions issued per FU type, per thread (Count)
system.cpu18.issueRate                       0.091912                       # Inst issue rate ((Count/Cycle))
system.cpu18.fuBusy                             38631                       # FU busy when requested (Count)
system.cpu18.fuBusyRate                      0.002285                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu18.intInstQueueReads              212096629                       # Number of integer instruction queue reads (Count)
system.cpu18.intInstQueueWrites              14118675                       # Number of integer instruction queue writes (Count)
system.cpu18.intInstQueueWakeupAccesses      14101187                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu18.fpInstQueueReads                 5641656                       # Number of floating instruction queue reads (Count)
system.cpu18.fpInstQueueWrites                2688022                       # Number of floating instruction queue writes (Count)
system.cpu18.fpInstQueueWakeupAccesses        2687581                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu18.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu18.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu18.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu18.intAluAccesses                  14104609                       # Number of integer alu accesses (Count)
system.cpu18.fpAluAccesses                    2838950                       # Number of floating point alu accesses (Count)
system.cpu18.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu18.numInsts                        16904790                       # Number of executed instructions (Count)
system.cpu18.numLoadInsts                     1894208                       # Number of load instructions executed (Count)
system.cpu18.numSquashedInsts                     278                       # Number of squashed instructions skipped in execute (Count)
system.cpu18.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu18.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu18.numRefs                          2519698                       # Number of memory reference insts executed (Count)
system.cpu18.numBranches                      2255710                       # Number of branches executed (Count)
system.cpu18.numStoreInsts                     625490                       # Number of stores executed (Count)
system.cpu18.numRate                         0.091911                       # Inst execution rate ((Count/Cycle))
system.cpu18.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu18.idleCycles                         36859                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu18.quiesceCycles                    1536371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu18.committedInsts                   9696344                       # Number of Instructions Simulated (Count)
system.cpu18.committedOps                    16777253                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.cpi                            18.968624                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu18.totalCpi                       18.968624                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu18.ipc                             0.052719                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu18.totalIpc                        0.052719                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu18.intRegfileReads                 16055129                       # Number of integer regfile reads (Count)
system.cpu18.intRegfileWrites                 8562348                       # Number of integer regfile writes (Count)
system.cpu18.fpRegfileReads                   3187538                       # Number of floating regfile reads (Count)
system.cpu18.fpRegfileWrites                  2093821                       # Number of floating regfile writes (Count)
system.cpu18.ccRegfileReads                  11277513                       # number of cc regfile reads (Count)
system.cpu18.ccRegfileWrites                  7028865                       # number of cc regfile writes (Count)
system.cpu18.miscRegfileReads                 7282024                       # number of misc regfile reads (Count)
system.cpu18.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu18.MemDepUnit__0.insertedLoads      1779085                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.insertedStores       625738                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.conflictingLoads        31829                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.branchPred.lookups               2257258                       # Number of BP lookups (Count)
system.cpu18.branchPred.condPredicted         2256342                       # Number of conditional branches predicted (Count)
system.cpu18.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu18.branchPred.BTBLookups            1259706                       # Number of BTB lookups (Count)
system.cpu18.branchPred.BTBHits               1259639                       # Number of BTB hits (Count)
system.cpu18.branchPred.BTBHitRatio          0.999947                       # BTB Hit Ratio (Ratio)
system.cpu18.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu18.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu18.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu18.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu18.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu18.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu18.commit.commitSquashedInsts         13014                       # The number of squashed insts skipped by commit (Count)
system.cpu18.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu18.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu18.commit.numCommittedDist::samples    183887709                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::mean     0.091236                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::stdev     0.731164                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::0     180448950     98.13%     98.13% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::1        579957      0.32%     98.45% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::2        124373      0.07%     98.51% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::3        204056      0.11%     98.62% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::4        211391      0.11%     98.74% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::5        985398      0.54%     99.27% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::6         64684      0.04%     99.31% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::7        975476      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::8        293424      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::total    183887709                       # Number of insts commited each cycle (Count)
system.cpu18.commit.instsCommitted            9696344                       # Number of instructions committed (Count)
system.cpu18.commit.opsCommitted             16777253                       # Number of ops (including micro ops) committed (Count)
system.cpu18.commit.memRefs                   2402937                       # Number of memory references committed (Count)
system.cpu18.commit.loads                     1777579                       # Number of loads committed (Count)
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu18.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu18.commit.branches                  2254216                       # Number of branches committed (Count)
system.cpu18.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu18.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu18.commit.integer                  14469073                       # Number of committed integer instructions. (Count)
system.cpu18.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu18.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntAlu     13561549     80.83%     80.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntMult           18      0.00%     80.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntDiv          198      0.00%     80.83% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatAdd       281260      1.68%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCmp            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCvt            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMult            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatDiv            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMisc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatSqrt            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAdd            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAlu            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCmp            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCvt            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMisc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMult            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShift            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdDiv            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSqrt            0      0.00%     82.51% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAdd       281250      1.68%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMult       250000      1.49%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAes            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAesMix            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.68% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemRead       996311      5.94%     91.62% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemWrite        31600      0.19%     91.80% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemRead       781268      4.66%     96.46% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemWrite       593758      3.54%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::total     16777253                       # Class of committed instruction (Count)
system.cpu18.commit.commitEligibleSamples       293424                       # number cycles where commit BW limit reached (Cycle)
system.cpu18.dcache.demandHits::cpu18.data      1656994                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.demandHits::total         1656994                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.overallHits::cpu18.data      1656994                       # number of overall hits (Count)
system.cpu18.dcache.overallHits::total        1656994                       # number of overall hits (Count)
system.cpu18.dcache.demandMisses::cpu18.data       747114                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.demandMisses::total        747114                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.overallMisses::cpu18.data       747114                       # number of overall misses (Count)
system.cpu18.dcache.overallMisses::total       747114                       # number of overall misses (Count)
system.cpu18.dcache.demandMissLatency::cpu18.data 256305032468                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.demandMissLatency::total 256305032468                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::cpu18.data 256305032468                       # number of overall miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::total 256305032468                       # number of overall miss ticks (Tick)
system.cpu18.dcache.demandAccesses::cpu18.data      2404108                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.demandAccesses::total      2404108                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::cpu18.data      2404108                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::total      2404108                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.demandMissRate::cpu18.data     0.310766                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.demandMissRate::total     0.310766                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.overallMissRate::cpu18.data     0.310766                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.overallMissRate::total     0.310766                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMissLatency::cpu18.data 343060.138704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.demandAvgMissLatency::total 343060.138704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::cpu18.data 343060.138704                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::total 343060.138704                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.blockedCycles::no_mshrs     37130074                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCycles::no_targets        14679                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCauses::no_mshrs        50355                       # number of times access was blocked (Count)
system.cpu18.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu18.dcache.avgBlocked::no_mshrs   737.366180                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.avgBlocked::no_targets   564.576923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu18.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu18.dcache.demandMshrHits::cpu18.data       574911                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.demandMshrHits::total       574911                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::cpu18.data       574911                       # number of overall MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::total       574911                       # number of overall MSHR hits (Count)
system.cpu18.dcache.demandMshrMisses::cpu18.data       172203                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.demandMshrMisses::total       172203                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::cpu18.data       172203                       # number of overall MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::total       172203                       # number of overall MSHR misses (Count)
system.cpu18.dcache.demandMshrMissLatency::cpu18.data 111819458468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissLatency::total 111819458468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::cpu18.data 111819458468                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::total 111819458468                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissRate::cpu18.data     0.071629                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.demandMshrMissRate::total     0.071629                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::cpu18.data     0.071629                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::total     0.071629                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMshrMissLatency::cpu18.data 649346.750452                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.demandAvgMshrMissLatency::total 649346.750452                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::cpu18.data 649346.750452                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::total 649346.750452                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.replacements               171080                       # number of replacements (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::cpu18.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::cpu18.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.missLatency::cpu18.data      6158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.missLatency::total      6158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.accesses::cpu18.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.missRate::cpu18.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::cpu18.data 146619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::total 146619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::cpu18.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::cpu18.data     12450502                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::total     12450502                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::cpu18.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu18.data 296440.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::total 296440.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWWriteReq.hits::cpu18.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::cpu18.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.hits::cpu18.data      1105925                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.hits::total       1105925                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.misses::cpu18.data       672868                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.misses::total       672868                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.missLatency::cpu18.data 218888187250                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.missLatency::total 218888187250                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.accesses::cpu18.data      1778793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.accesses::total      1778793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.missRate::cpu18.data     0.378272                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.missRate::total     0.378272                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMissLatency::cpu18.data 325306.281841                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMissLatency::total 325306.281841                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.mshrHits::cpu18.data       574911                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrHits::total       574911                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrMisses::cpu18.data        97957                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMisses::total        97957                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMissLatency::cpu18.data  74439736250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissLatency::total  74439736250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissRate::cpu18.data     0.055069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.mshrMissRate::total     0.055069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMshrMissLatency::cpu18.data 759922.580826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMshrMissLatency::total 759922.580826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.hits::cpu18.data       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.misses::cpu18.data        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.missLatency::cpu18.data  37416845218                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.missLatency::total  37416845218                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.accesses::cpu18.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.missRate::cpu18.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMissLatency::cpu18.data 503957.724564                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMissLatency::total 503957.724564                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.mshrMisses::cpu18.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMissLatency::cpu18.data  37379722218                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissLatency::total  37379722218                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissRate::cpu18.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMshrMissLatency::cpu18.data 503457.724564                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMshrMissLatency::total 503457.724564                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dcache.tags.tagsInUse        1013.819347                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dcache.tags.totalRefs            1829283                       # Total number of references to valid blocks. (Count)
system.cpu18.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu18.dcache.tags.avgRefs            10.620300                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dcache.tags.warmupTick         384179000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dcache.tags.occupancies::cpu18.data  1013.819347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.dcache.tags.avgOccs::cpu18.data     0.990058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.avgOccs::total      0.990058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu18.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu18.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.dcache.tags.tagAccesses          4980632                       # Number of tag accesses (Count)
system.cpu18.dcache.tags.dataAccesses         4980632                       # Number of data accesses (Count)
system.cpu18.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.decode.idleCycles                 200016                       # Number of cycles decode is idle (Cycle)
system.cpu18.decode.blockedCycles           181066275                       # Number of cycles decode is blocked (Cycle)
system.cpu18.decode.runCycles                 2257030                       # Number of cycles decode is running (Cycle)
system.cpu18.decode.unblockCycles              365960                       # Number of cycles decode is unblocking (Cycle)
system.cpu18.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu18.decode.branchResolved            1259415                       # Number of times decode resolved a branch (Count)
system.cpu18.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu18.decode.decodedInsts             16793283                       # Number of instructions handled by decode (Count)
system.cpu18.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu18.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.fetch.icacheStallCycles           381560                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu18.fetch.insts                      9706929                       # Number of instructions fetch has processed (Count)
system.cpu18.fetch.branches                   2257258                       # Number of branches that fetch encountered (Count)
system.cpu18.fetch.predictedBranches          1259873                       # Number of branches that fetch has predicted taken (Count)
system.cpu18.fetch.cycles                   183507603                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu18.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu18.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu18.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu18.fetch.cacheLines                  378004                       # Number of cache lines fetched (Count)
system.cpu18.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu18.fetch.nisnDist::samples        183889443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::mean            0.091343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::stdev           0.778629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::0              180955437     98.40%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::1                 222426      0.12%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::2                  69243      0.04%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::3                  70826      0.04%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::4                1021644      0.56%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::5                  33850      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::6                  34564      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::7                  91140      0.05%     99.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::8                1390313      0.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::total          183889443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.branchRate                0.012273                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetch.rate                      0.052776                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.icache.demandHits::cpu18.inst       377929                       # number of demand (read+write) hits (Count)
system.cpu18.icache.demandHits::total          377929                       # number of demand (read+write) hits (Count)
system.cpu18.icache.overallHits::cpu18.inst       377929                       # number of overall hits (Count)
system.cpu18.icache.overallHits::total         377929                       # number of overall hits (Count)
system.cpu18.icache.demandMisses::cpu18.inst           75                       # number of demand (read+write) misses (Count)
system.cpu18.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu18.icache.overallMisses::cpu18.inst           75                       # number of overall misses (Count)
system.cpu18.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu18.icache.demandMissLatency::cpu18.inst     15493750                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.demandMissLatency::total     15493750                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.overallMissLatency::cpu18.inst     15493750                       # number of overall miss ticks (Tick)
system.cpu18.icache.overallMissLatency::total     15493750                       # number of overall miss ticks (Tick)
system.cpu18.icache.demandAccesses::cpu18.inst       378004                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.demandAccesses::total       378004                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::cpu18.inst       378004                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::total       378004                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.demandMissRate::cpu18.inst     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.demandMissRate::total     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.overallMissRate::cpu18.inst     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.overallMissRate::total     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.demandAvgMissLatency::cpu18.inst 206583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.demandAvgMissLatency::total 206583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::cpu18.inst 206583.333333                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::total 206583.333333                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.demandMshrHits::cpu18.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.overallMshrHits::cpu18.inst           15                       # number of overall MSHR hits (Count)
system.cpu18.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu18.icache.demandMshrMisses::cpu18.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::cpu18.inst           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.demandMshrMissLatency::cpu18.inst     12682000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissLatency::total     12682000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::cpu18.inst     12682000                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::total     12682000                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissRate::cpu18.inst     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.demandMshrMissRate::total     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::cpu18.inst     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::total     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.demandAvgMshrMissLatency::cpu18.inst 211366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.demandAvgMshrMissLatency::total 211366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::cpu18.inst 211366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::total 211366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.replacements                    0                       # number of replacements (Count)
system.cpu18.icache.ReadReq.hits::cpu18.inst       377929                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.hits::total        377929                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.misses::cpu18.inst           75                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.missLatency::cpu18.inst     15493750                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.missLatency::total     15493750                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.accesses::cpu18.inst       378004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.accesses::total       378004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.missRate::cpu18.inst     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.missRate::total     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMissLatency::cpu18.inst 206583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMissLatency::total 206583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.mshrHits::cpu18.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrMisses::cpu18.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMissLatency::cpu18.inst     12682000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissLatency::total     12682000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissRate::cpu18.inst     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMshrMissLatency::cpu18.inst 211366.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMshrMissLatency::total 211366.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.icache.tags.tagsInUse          55.194615                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.icache.tags.totalRefs             377989                       # Total number of references to valid blocks. (Count)
system.cpu18.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu18.icache.tags.avgRefs          6299.816667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.icache.tags.warmupTick         384160000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.icache.tags.occupancies::cpu18.inst    55.194615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.icache.tags.avgOccs::cpu18.inst     0.107802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.avgOccs::total      0.107802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu18.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu18.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.icache.tags.tagAccesses           756068                       # Number of tag accesses (Count)
system.cpu18.icache.tags.dataAccesses          756068                       # Number of data accesses (Count)
system.cpu18.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu18.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu18.iew.blockCycles                   260399                       # Number of cycles IEW is blocking (Cycle)
system.cpu18.iew.unblockCycles               46995050                       # Number of cycles IEW is unblocking (Cycle)
system.cpu18.iew.dispatchedInsts             16792008                       # Number of instructions dispatched to IQ (Count)
system.cpu18.iew.dispSquashedInsts                 17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu18.iew.dispLoadInsts                1779085                       # Number of dispatched load instructions (Count)
system.cpu18.iew.dispStoreInsts                625738                       # Number of dispatched store instructions (Count)
system.cpu18.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu18.iew.iqFullEvents                     356                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu18.iew.lsqFullEvents               46961923                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu18.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu18.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu18.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu18.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu18.iew.instsToCommit               16788856                       # Cumulative count of insts sent to commit (Count)
system.cpu18.iew.writebackCount              16788768                       # Cumulative count of insts written-back (Count)
system.cpu18.iew.producerInst                12309158                       # Number of instructions producing a value (Count)
system.cpu18.iew.consumerInst                17032560                       # Number of instructions consuming a value (Count)
system.cpu18.iew.wbRate                      0.091280                       # Insts written-back per cycle ((Count/Cycle))
system.cpu18.iew.wbFanout                    0.722684                       # Average fanout of values written-back ((Count/Count))
system.cpu18.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu18.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu18.lsq0.squashedLoads                  1498                       # Number of loads squashed (Count)
system.cpu18.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu18.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu18.lsq0.squashedStores                  380                       # Number of stores squashed (Count)
system.cpu18.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu18.lsq0.blockedByCache                76621                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu18.lsq0.loadToUse::samples          1777579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::mean          534.074944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::stdev         985.449828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::0-9              1087095     61.16%     61.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::10-19               3925      0.22%     61.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::20-29               4037      0.23%     61.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::30-39               5294      0.30%     61.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::40-49               5398      0.30%     62.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::50-59               5243      0.29%     62.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::60-69               5480      0.31%     62.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::70-79               5990      0.34%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::80-89               5651      0.32%     63.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::90-99               5384      0.30%     63.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::100-109             5626      0.32%     64.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::110-119             4991      0.28%     64.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::120-129             4614      0.26%     64.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::130-139             4797      0.27%     64.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::140-149             4121      0.23%     65.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::150-159             3554      0.20%     65.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::160-169             3524      0.20%     65.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::170-179             3630      0.20%     65.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::180-189             3387      0.19%     65.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::190-199             3525      0.20%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::200-209             3855      0.22%     66.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::210-219             3584      0.20%     66.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::220-229             3910      0.22%     66.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::230-239             4561      0.26%     67.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::240-249             4440      0.25%     67.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::250-259             4213      0.24%     67.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::260-269             4317      0.24%     67.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::270-279             4244      0.24%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::280-289             4348      0.24%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::290-299             4250      0.24%     68.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::overflows         560591     31.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::max_value          10285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::total            1777579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.mmu.dtb.rdAccesses               1778891                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                625490                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                378016                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::mean  11171672250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::min_value  11171672250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::max_value  11171672250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::ON  46365668250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::CLK_GATED  11171672250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu18.rename.idleCycles                 338457                       # Number of cycles rename is idle (Cycle)
system.cpu18.rename.blockCycles              53521911                       # Number of cycles rename is blocking (Cycle)
system.cpu18.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu18.rename.runCycles                 2461444                       # Number of cycles rename is running (Cycle)
system.cpu18.rename.unblockCycles           127567178                       # Number of cycles rename is unblocking (Cycle)
system.cpu18.rename.renamedInsts             16792731                       # Number of instructions processed by rename (Count)
system.cpu18.rename.ROBFullEvents               66630                       # Number of times rename has blocked due to ROB full (Count)
system.cpu18.rename.IQFullEvents              4716882                       # Number of times rename has blocked due to IQ full (Count)
system.cpu18.rename.LQFullEvents                 7582                       # Number of times rename has blocked due to LQ full (Count)
system.cpu18.rename.SQFullEvents            127357095                       # Number of times rename has blocked due to SQ full (Count)
system.cpu18.rename.renamedOperands          30490377                       # Number of destination operands rename has renamed (Count)
system.cpu18.rename.lookups                  56354651                       # Number of register rename lookups that rename has made (Count)
system.cpu18.rename.intLookups               15829960                       # Number of integer rename lookups (Count)
system.cpu18.rename.fpLookups                 3187866                       # Number of floating rename lookups (Count)
system.cpu18.rename.committedMaps            30463474                       # Number of HB maps that are committed (Count)
system.cpu18.rename.undoneMaps                  26774                       # Number of HB maps that are undone due to squashing (Count)
system.cpu18.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu18.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu18.rename.skidInsts                 2138139                       # count of insts added to the skid buffer (Count)
system.cpu18.rob.reads                      200384279                       # The number of ROB reads (Count)
system.cpu18.rob.writes                      33582456                       # The number of ROB writes (Count)
system.cpu18.thread_0.numInsts                9696344                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                 16777253                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                      183917954                       # Number of cpu cycles simulated (Cycle)
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.instsAdded                      16651691                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu19.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu19.instsIssued                     16769894                       # Number of instructions issued (Count)
system.cpu19.squashedInstsIssued                   86                       # Number of squashed instructions issued (Count)
system.cpu19.squashedInstsExamined              15166                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu19.squashedOperandsExamined           15642                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu19.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu19.numIssuedDist::samples         183882385                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::mean             0.091199                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::stdev            0.684854                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::0               179619830     97.68%     97.68% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::1                  948687      0.52%     98.20% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::2                  675991      0.37%     98.57% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::3                  290538      0.16%     98.72% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::4                  200418      0.11%     98.83% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::5                 1060652      0.58%     99.41% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::6                  112557      0.06%     99.47% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::7                  972359      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::8                    1353      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::total           183882385                       # Number of insts issued each cycle (Count)
system.cpu19.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntAlu                  2139      5.42%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntMult                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntDiv                     0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatAdd                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCmp                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCvt                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMult                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMultAcc               0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatDiv                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMisc                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatSqrt                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAdd                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAddAcc                 0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAlu                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCmp                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCvt                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMisc                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMult                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMultAcc                0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShift                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShiftAcc               0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdDiv                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSqrt                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAdd           14530     36.85%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAlu               0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCmp               0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCvt               0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatDiv               0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMisc              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMult              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMultAcc            0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatSqrt              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAdd              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAlu              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceCmp              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAes                    0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAesMix                 0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash               0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash2              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash             0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash2            0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma2              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma3              0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdPredAlu                0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemRead                  164      0.42%     42.69% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemWrite                  33      0.08%     42.78% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemRead            8424     21.36%     64.14% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemWrite          14139     35.86%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statIssuedInstType_0::No_OpClass          146      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntAlu     13443652     80.17%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntMult           18      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntDiv          204      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatAdd       281299      1.68%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCmp            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCvt            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMult            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatDiv            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMisc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatSqrt            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAdd            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAlu            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCmp            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCvt            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMisc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMult            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShift            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdDiv            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSqrt            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAdd       281250      1.68%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMult       250000      1.49%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAes            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAesMix            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemRead       986222      5.88%     90.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemWrite        31778      0.19%     91.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemRead       901564      5.38%     96.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemWrite       593761      3.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::total     16769894                       # Number of instructions issued per FU type, per thread (Count)
system.cpu19.issueRate                       0.091181                       # Inst issue rate ((Count/Cycle))
system.cpu19.fuBusy                             39429                       # FU busy when requested (Count)
system.cpu19.fuBusyRate                      0.002351                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu19.intInstQueueReads              211808797                       # Number of integer instruction queue reads (Count)
system.cpu19.intInstQueueWrites              13978913                       # Number of integer instruction queue writes (Count)
system.cpu19.intInstQueueWakeupAccesses      13960750                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu19.fpInstQueueReads                 5652891                       # Number of floating instruction queue reads (Count)
system.cpu19.fpInstQueueWrites                2688126                       # Number of floating instruction queue writes (Count)
system.cpu19.fpInstQueueWakeupAccesses        2687597                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu19.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu19.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu19.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu19.intAluAccesses                  13964185                       # Number of integer alu accesses (Count)
system.cpu19.fpAluAccesses                    2844992                       # Number of floating point alu accesses (Count)
system.cpu19.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu19.numInsts                        16769621                       # Number of executed instructions (Count)
system.cpu19.numLoadInsts                     1887746                       # Number of load instructions executed (Count)
system.cpu19.numSquashedInsts                     273                       # Number of squashed instructions skipped in execute (Count)
system.cpu19.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu19.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu19.numRefs                          2513260                       # Number of memory reference insts executed (Count)
system.cpu19.numBranches                      2232269                       # Number of branches executed (Count)
system.cpu19.numStoreInsts                     625514                       # Number of stores executed (Count)
system.cpu19.numRate                         0.091180                       # Inst execution rate ((Count/Cycle))
system.cpu19.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu19.idleCycles                         35569                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu19.quiesceCycles                    1544751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu19.committedInsts                   9614323                       # Number of Instructions Simulated (Count)
system.cpu19.committedOps                    16636639                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.cpi                            19.129579                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu19.totalCpi                       19.129579                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu19.ipc                             0.052275                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu19.totalIpc                        0.052275                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu19.intRegfileReads                 15936773                       # Number of integer regfile reads (Count)
system.cpu19.intRegfileWrites                 8480506                       # Number of integer regfile writes (Count)
system.cpu19.fpRegfileReads                   3187556                       # Number of floating regfile reads (Count)
system.cpu19.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu19.ccRegfileReads                  11160202                       # number of cc regfile reads (Count)
system.cpu19.ccRegfileWrites                  6958493                       # number of cc regfile writes (Count)
system.cpu19.miscRegfileReads                 7228760                       # number of misc regfile reads (Count)
system.cpu19.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu19.MemDepUnit__0.insertedLoads      1767463                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.insertedStores       625801                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.conflictingLoads        31838                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__0.conflictingStores        31501                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.branchPred.lookups               2233899                       # Number of BP lookups (Count)
system.cpu19.branchPred.condPredicted         2232930                       # Number of conditional branches predicted (Count)
system.cpu19.branchPred.condIncorrect             190                       # Number of conditional branches incorrect (Count)
system.cpu19.branchPred.BTBLookups            1248024                       # Number of BTB lookups (Count)
system.cpu19.branchPred.BTBHits               1247951                       # Number of BTB hits (Count)
system.cpu19.branchPred.BTBHitRatio          0.999942                       # BTB Hit Ratio (Ratio)
system.cpu19.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu19.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu19.branchPred.indirectLookups           314                       # Number of indirect predictor lookups. (Count)
system.cpu19.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu19.branchPred.indirectMisses            277                       # Number of indirect misses. (Count)
system.cpu19.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu19.commit.commitSquashedInsts         13492                       # The number of squashed insts skipped by commit (Count)
system.cpu19.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu19.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu19.commit.numCommittedDist::samples    183880567                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::mean     0.090475                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::stdev     0.728827                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::0     180482360     98.15%     98.15% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::1        572679      0.31%     98.46% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::2        116634      0.06%     98.53% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::3        192671      0.10%     98.63% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::4        209792      0.11%     98.75% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::5        979928      0.53%     99.28% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::6         64296      0.03%     99.31% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::7        969561      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::8        292646      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::total    183880567                       # Number of insts commited each cycle (Count)
system.cpu19.commit.instsCommitted            9614323                       # Number of instructions committed (Count)
system.cpu19.commit.opsCommitted             16636639                       # Number of ops (including micro ops) committed (Count)
system.cpu19.commit.memRefs                   2391225                       # Number of memory references committed (Count)
system.cpu19.commit.loads                     1765863                       # Number of loads committed (Count)
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu19.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu19.commit.branches                  2230778                       # Number of branches committed (Count)
system.cpu19.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu19.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu19.commit.integer                  14340177                       # Number of committed integer instructions. (Count)
system.cpu19.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu19.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntAlu     13432648     80.74%     80.74% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntMult           18      0.00%     80.74% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntDiv          198      0.00%     80.74% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatAdd       281260      1.69%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCmp            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCvt            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMult            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatDiv            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMisc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatSqrt            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAdd            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAlu            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCmp            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCvt            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMisc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMult            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShift            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdDiv            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSqrt            0      0.00%     82.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAdd       281250      1.69%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.12% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMult       250000      1.50%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAes            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAesMix            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemRead       984595      5.92%     91.54% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemWrite        31604      0.19%     91.73% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemRead       781268      4.70%     96.43% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemWrite       593758      3.57%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::total     16636639                       # Class of committed instruction (Count)
system.cpu19.commit.commitEligibleSamples       292646                       # number cycles where commit BW limit reached (Cycle)
system.cpu19.dcache.demandHits::cpu19.data      1644179                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.demandHits::total         1644179                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.overallHits::cpu19.data      1644179                       # number of overall hits (Count)
system.cpu19.dcache.overallHits::total        1644179                       # number of overall hits (Count)
system.cpu19.dcache.demandMisses::cpu19.data       748262                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.demandMisses::total        748262                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.overallMisses::cpu19.data       748262                       # number of overall misses (Count)
system.cpu19.dcache.overallMisses::total       748262                       # number of overall misses (Count)
system.cpu19.dcache.demandMissLatency::cpu19.data 253045818454                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.demandMissLatency::total 253045818454                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::cpu19.data 253045818454                       # number of overall miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::total 253045818454                       # number of overall miss ticks (Tick)
system.cpu19.dcache.demandAccesses::cpu19.data      2392441                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.demandAccesses::total      2392441                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::cpu19.data      2392441                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::total      2392441                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.demandMissRate::cpu19.data     0.312761                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.demandMissRate::total     0.312761                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.overallMissRate::cpu19.data     0.312761                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.overallMissRate::total     0.312761                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMissLatency::cpu19.data 338178.095980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.demandAvgMissLatency::total 338178.095980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::cpu19.data 338178.095980                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::total 338178.095980                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.blockedCycles::no_mshrs     34431674                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCycles::no_targets        10823                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCauses::no_mshrs        49453                       # number of times access was blocked (Count)
system.cpu19.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu19.dcache.avgBlocked::no_mshrs   696.250460                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.avgBlocked::no_targets   416.269231                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu19.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu19.dcache.demandMshrHits::cpu19.data       576049                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.demandMshrHits::total       576049                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::cpu19.data       576049                       # number of overall MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::total       576049                       # number of overall MSHR hits (Count)
system.cpu19.dcache.demandMshrMisses::cpu19.data       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.demandMshrMisses::total       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::cpu19.data       172213                       # number of overall MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::total       172213                       # number of overall MSHR misses (Count)
system.cpu19.dcache.demandMshrMissLatency::cpu19.data 111100947204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissLatency::total 111100947204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::cpu19.data 111100947204                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::total 111100947204                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissRate::cpu19.data     0.071982                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.demandMshrMissRate::total     0.071982                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::cpu19.data     0.071982                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::total     0.071982                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMshrMissLatency::cpu19.data 645136.820124                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.demandAvgMshrMissLatency::total 645136.820124                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::cpu19.data 645136.820124                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::total 645136.820124                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.replacements               171087                       # number of replacements (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::cpu19.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::cpu19.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.missLatency::cpu19.data      7154750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.missLatency::total      7154750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.accesses::cpu19.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.missRate::cpu19.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::cpu19.data 170351.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::total 170351.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::cpu19.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::cpu19.data     14382751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::total     14382751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::cpu19.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu19.data 342446.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::total 342446.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWWriteReq.hits::cpu19.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::cpu19.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.hits::cpu19.data      1093109                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.hits::total       1093109                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.misses::cpu19.data       674013                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.misses::total       674013                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.missLatency::cpu19.data 215717315250                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.missLatency::total 215717315250                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.accesses::cpu19.data      1767122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.accesses::total      1767122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.missRate::cpu19.data     0.381418                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.missRate::total     0.381418                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMissLatency::cpu19.data 320049.190817                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMissLatency::total 320049.190817                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.mshrHits::cpu19.data       576049                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrHits::total       576049                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrMisses::cpu19.data        97964                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMisses::total        97964                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMissLatency::cpu19.data  73809568500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissLatency::total  73809568500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissRate::cpu19.data     0.055437                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.mshrMissRate::total     0.055437                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMshrMissLatency::cpu19.data 753435.634519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMshrMissLatency::total 753435.634519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.hits::cpu19.data       551070                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.misses::cpu19.data        74249                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.missLatency::cpu19.data  37328503204                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.missLatency::total  37328503204                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.accesses::cpu19.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.missRate::cpu19.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMissLatency::cpu19.data 502747.554903                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMissLatency::total 502747.554903                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.mshrMisses::cpu19.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMissLatency::cpu19.data  37291378704                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissLatency::total  37291378704                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissRate::cpu19.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMshrMissLatency::cpu19.data 502247.554903                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMshrMissLatency::total 502247.554903                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dcache.tags.tagsInUse        1014.029276                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dcache.tags.totalRefs            1816479                       # Total number of references to valid blocks. (Count)
system.cpu19.dcache.tags.sampledRefs           172252                       # Sample count of references to valid blocks. (Count)
system.cpu19.dcache.tags.avgRefs            10.545474                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dcache.tags.warmupTick         386274000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dcache.tags.occupancies::cpu19.data  1014.029276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.dcache.tags.avgOccs::cpu19.data     0.990263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.avgOccs::total      0.990263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu19.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu19.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.dcache.tags.tagAccesses          4957306                       # Number of tag accesses (Count)
system.cpu19.dcache.tags.dataAccesses         4957306                       # Number of data accesses (Count)
system.cpu19.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.decode.idleCycles                 190177                       # Number of cycles decode is idle (Cycle)
system.cpu19.decode.blockedCycles           181098344                       # Number of cycles decode is blocked (Cycle)
system.cpu19.decode.runCycles                 2229378                       # Number of cycles decode is running (Cycle)
system.cpu19.decode.unblockCycles              364314                       # Number of cycles decode is unblocking (Cycle)
system.cpu19.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu19.decode.branchResolved            1247718                       # Number of times decode resolved a branch (Count)
system.cpu19.decode.branchMispred                  44                       # Number of times decode detected a branch misprediction (Count)
system.cpu19.decode.decodedInsts             16653278                       # Number of instructions handled by decode (Count)
system.cpu19.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu19.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.fetch.icacheStallCycles           369524                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu19.fetch.insts                      9625253                       # Number of instructions fetch has processed (Count)
system.cpu19.fetch.branches                   2233899                       # Number of branches that fetch encountered (Count)
system.cpu19.fetch.predictedBranches          1248191                       # Number of branches that fetch has predicted taken (Count)
system.cpu19.fetch.cycles                   183512566                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu19.fetch.squashCycles                   428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu19.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu19.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu19.fetch.cacheLines                  366095                       # Number of cache lines fetched (Count)
system.cpu19.fetch.icacheSquashes                  59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu19.fetch.nisnDist::samples        183882385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::mean            0.090586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::stdev           0.775162                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::0              180978193     98.42%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::1                 209346      0.11%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::2                  75138      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::3                  61355      0.03%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::4                1019675      0.55%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::5                  30577      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::6                  41659      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::7                  99587      0.05%     99.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::8                1366855      0.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::total          183882385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.branchRate                0.012146                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetch.rate                      0.052334                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.icache.demandHits::cpu19.inst       366011                       # number of demand (read+write) hits (Count)
system.cpu19.icache.demandHits::total          366011                       # number of demand (read+write) hits (Count)
system.cpu19.icache.overallHits::cpu19.inst       366011                       # number of overall hits (Count)
system.cpu19.icache.overallHits::total         366011                       # number of overall hits (Count)
system.cpu19.icache.demandMisses::cpu19.inst           84                       # number of demand (read+write) misses (Count)
system.cpu19.icache.demandMisses::total            84                       # number of demand (read+write) misses (Count)
system.cpu19.icache.overallMisses::cpu19.inst           84                       # number of overall misses (Count)
system.cpu19.icache.overallMisses::total           84                       # number of overall misses (Count)
system.cpu19.icache.demandMissLatency::cpu19.inst     14373000                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.demandMissLatency::total     14373000                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.overallMissLatency::cpu19.inst     14373000                       # number of overall miss ticks (Tick)
system.cpu19.icache.overallMissLatency::total     14373000                       # number of overall miss ticks (Tick)
system.cpu19.icache.demandAccesses::cpu19.inst       366095                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.demandAccesses::total       366095                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::cpu19.inst       366095                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::total       366095                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.demandMissRate::cpu19.inst     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.demandMissRate::total     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.overallMissRate::cpu19.inst     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.overallMissRate::total     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.demandAvgMissLatency::cpu19.inst 171107.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.demandAvgMissLatency::total 171107.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::cpu19.inst 171107.142857                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::total 171107.142857                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.demandMshrHits::cpu19.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.overallMshrHits::cpu19.inst           17                       # number of overall MSHR hits (Count)
system.cpu19.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu19.icache.demandMshrMisses::cpu19.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::cpu19.inst           67                       # number of overall MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu19.icache.demandMshrMissLatency::cpu19.inst     12388750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissLatency::total     12388750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::cpu19.inst     12388750                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::total     12388750                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissRate::cpu19.inst     0.000183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.demandMshrMissRate::total     0.000183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::cpu19.inst     0.000183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::total     0.000183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.demandAvgMshrMissLatency::cpu19.inst 184906.716418                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.demandAvgMshrMissLatency::total 184906.716418                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::cpu19.inst 184906.716418                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::total 184906.716418                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.replacements                    0                       # number of replacements (Count)
system.cpu19.icache.ReadReq.hits::cpu19.inst       366011                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.hits::total        366011                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.misses::cpu19.inst           84                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.missLatency::cpu19.inst     14373000                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.missLatency::total     14373000                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.accesses::cpu19.inst       366095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.accesses::total       366095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.missRate::cpu19.inst     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.missRate::total     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMissLatency::cpu19.inst 171107.142857                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMissLatency::total 171107.142857                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.mshrHits::cpu19.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrMisses::cpu19.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMissLatency::cpu19.inst     12388750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissLatency::total     12388750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissRate::cpu19.inst     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.mshrMissRate::total     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMshrMissLatency::cpu19.inst 184906.716418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMshrMissLatency::total 184906.716418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.icache.tags.tagsInUse          58.962184                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.icache.tags.totalRefs             366078                       # Total number of references to valid blocks. (Count)
system.cpu19.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu19.icache.tags.avgRefs          5463.850746                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.icache.tags.warmupTick         386255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.icache.tags.occupancies::cpu19.inst    58.962184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.icache.tags.avgOccs::cpu19.inst     0.115161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.avgOccs::total      0.115161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu19.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu19.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.icache.tags.tagAccesses           732257                       # Number of tag accesses (Count)
system.cpu19.icache.tags.dataAccesses          732257                       # Number of data accesses (Count)
system.cpu19.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu19.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu19.iew.blockCycles                   272999                       # Number of cycles IEW is blocking (Cycle)
system.cpu19.iew.unblockCycles               41108796                       # Number of cycles IEW is unblocking (Cycle)
system.cpu19.iew.dispatchedInsts             16651872                       # Number of instructions dispatched to IQ (Count)
system.cpu19.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu19.iew.dispLoadInsts                1767463                       # Number of dispatched load instructions (Count)
system.cpu19.iew.dispStoreInsts                625801                       # Number of dispatched store instructions (Count)
system.cpu19.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu19.iew.iqFullEvents                     536                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu19.iew.lsqFullEvents               41073387                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu19.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu19.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu19.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu19.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute (Count)
system.cpu19.iew.instsToCommit               16648442                       # Cumulative count of insts sent to commit (Count)
system.cpu19.iew.writebackCount              16648347                       # Cumulative count of insts written-back (Count)
system.cpu19.iew.producerInst                12200015                       # Number of instructions producing a value (Count)
system.cpu19.iew.consumerInst                16905547                       # Number of instructions consuming a value (Count)
system.cpu19.iew.wbRate                      0.090521                       # Insts written-back per cycle ((Count/Cycle))
system.cpu19.iew.wbFanout                    0.721658                       # Average fanout of values written-back ((Count/Count))
system.cpu19.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu19.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu19.lsq0.squashedLoads                  1592                       # Number of loads squashed (Count)
system.cpu19.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu19.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu19.lsq0.squashedStores                  439                       # Number of stores squashed (Count)
system.cpu19.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu19.lsq0.blockedByCache                80667                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu19.lsq0.loadToUse::samples          1765863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::mean          530.645731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::stdev         982.213742                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::0-9              1073160     60.77%     60.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::10-19               3915      0.22%     60.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::20-29               4837      0.27%     61.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::30-39               5562      0.31%     61.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::40-49               5870      0.33%     61.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::50-59               5771      0.33%     62.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::60-69               6156      0.35%     62.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::70-79               6155      0.35%     62.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::80-89               5929      0.34%     63.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::90-99               5705      0.32%     63.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::100-109             5745      0.33%     63.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::110-119             5605      0.32%     64.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::120-129             5153      0.29%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::130-139             5085      0.29%     64.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::140-149             4667      0.26%     65.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::150-159             3806      0.22%     65.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::160-169             4107      0.23%     65.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::170-179             3944      0.22%     65.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::180-189             3623      0.21%     65.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::190-199             3565      0.20%     66.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::200-209             3845      0.22%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::210-219             3844      0.22%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::220-229             3912      0.22%     66.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::230-239             3963      0.22%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::240-249             4144      0.23%     67.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::250-259             3805      0.22%     67.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::260-269             4039      0.23%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::270-279             3890      0.22%     67.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::280-289             3717      0.21%     68.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::290-299             3456      0.20%     68.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::overflows         558888     31.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::max_value          10733                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::total            1765863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.mmu.dtb.rdAccesses               1767228                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                625514                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                366107                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::mean  11171664250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::min_value  11171664250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::max_value  11171664250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::ON  46365676250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::CLK_GATED  11171664250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu19.rename.idleCycles                 335448                       # Number of cycles rename is idle (Cycle)
system.cpu19.rename.blockCycles              47661314                       # Number of cycles rename is blocking (Cycle)
system.cpu19.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu19.rename.runCycles                 2427311                       # Number of cycles rename is running (Cycle)
system.cpu19.rename.unblockCycles           133457849                       # Number of cycles rename is unblocking (Cycle)
system.cpu19.rename.renamedInsts             16652660                       # Number of instructions processed by rename (Count)
system.cpu19.rename.ROBFullEvents               78370                       # Number of times rename has blocked due to ROB full (Count)
system.cpu19.rename.IQFullEvents              4231065                       # Number of times rename has blocked due to IQ full (Count)
system.cpu19.rename.LQFullEvents                  280                       # Number of times rename has blocked due to LQ full (Count)
system.cpu19.rename.SQFullEvents            133255405                       # Number of times rename has blocked due to SQ full (Count)
system.cpu19.rename.renamedOperands          30209720                       # Number of destination operands rename has renamed (Count)
system.cpu19.rename.lookups                  55863800                       # Number of register rename lookups that rename has made (Count)
system.cpu19.rename.intLookups               15701687                       # Number of integer rename lookups (Count)
system.cpu19.rename.fpLookups                 3187940                       # Number of floating rename lookups (Count)
system.cpu19.rename.committedMaps            30182237                       # Number of HB maps that are committed (Count)
system.cpu19.rename.undoneMaps                  27354                       # Number of HB maps that are undone due to squashing (Count)
system.cpu19.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu19.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu19.rename.skidInsts                 2165095                       # count of insts added to the skid buffer (Count)
system.cpu19.rob.reads                      200237766                       # The number of ROB reads (Count)
system.cpu19.rob.writes                      33302269                       # The number of ROB writes (Count)
system.cpu19.thread_0.numInsts                9614323                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                 16636639                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       184061762                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       17517759                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      17629825                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    95                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               16317                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            17010                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          184010672                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.095809                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.704015                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                179593685     97.60%     97.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   940010      0.51%     98.11% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   694356      0.38%     98.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   312668      0.17%     98.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   186584      0.10%     98.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1125807      0.61%     99.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   118650      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1035468      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     3444      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            184010672                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2178      5.65%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      5.65% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      5.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            15088     39.16%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   184      0.48%     45.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   43      0.11%     45.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             6999     18.17%     63.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           14033     36.42%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          173      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     14236679     80.75%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       281318      1.60%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           23      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           57      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           22      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       281250      1.60%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       250000      1.42%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1058476      6.00%     91.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        31942      0.18%     91.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead       895719      5.08%     96.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       593819      3.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      17629825                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.095782                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              38527                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002185                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               213668123                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               14845244                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       14826210                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  5640821                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 2689027                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         2687973                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   14829713                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     2838466                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         17629496                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1954143                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      329                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           2579873                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2376338                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      625730                       # Number of stores executed (Count)
system.cpu2.numRate                          0.095780                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            143                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          51090                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1402931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   10118639                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     17501568                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             18.190367                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        18.190367                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.054974                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.054974                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  16719302                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  8985858                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    3188054                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   2094114                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11880914                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7390865                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  7583502                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1839798                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       626011                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        31853                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        31501                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2378029                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2377065                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              234                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1320010                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1319888                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999908                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            306                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             269                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          14597                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              180                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    184008671                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.095113                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.746342                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      180437782     98.06%     98.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         587156      0.32%     98.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         125527      0.07%     98.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         211251      0.11%     98.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         214685      0.12%     98.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        1041951      0.57%     99.24% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          64669      0.04%     99.28% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1032104      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         293546      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    184008671                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            10118639                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              17501568                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    2463598                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1838093                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2374785                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   2687747                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   15133079                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           55      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     14225069     81.28%     81.28% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     81.28% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     81.28% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       281270      1.61%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     82.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      1056761      6.04%     91.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        31711      0.18%     92.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       781332      4.46%     96.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       593794      3.39%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     17501568                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       293546                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      1711019                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1711019                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      1711019                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1711019                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data       753872                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         753872                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data       753872                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        753872                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data 247284306469                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 247284306469                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data 247284306469                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 247284306469                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      2464891                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      2464891                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      2464891                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      2464891                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.305844                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.305844                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.305844                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.305844                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 328018.956095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 328018.956095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 328018.956095                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 328018.956095                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     33249777                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         8073                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        51145                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    650.108065                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   310.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        78058                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            78058                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data       581584                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       581584                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data       581584                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       581584                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       172288                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       172288                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       172288                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       172288                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data 111693570969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 111693570969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data 111693570969                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 111693570969                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.069897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.069897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.069897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.069897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 648295.708169                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 648295.708169                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 648295.708169                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 648295.708169                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                171160                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      5655500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      5655500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 134654.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 134654.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data     11718006                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total     11718006                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 279000.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 279000.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data      1159824                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1159824                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data       679606                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       679606                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data 209124592000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 209124592000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      1839430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      1839430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.369466                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.369466                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 307714.458083                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 307714.458083                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data       581584                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       581584                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data        98022                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        98022                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  73570989500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  73570989500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.053289                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.053289                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 750555.890514                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 750555.890514                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data       551195                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        551195                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data        74266                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  38159714469                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  38159714469                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 513824.825209                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 513824.825209                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  38122581469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  38122581469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 513324.825209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 513324.825209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.317080                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             1883395                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            172327                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             10.929193                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          350819000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1014.317080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.990544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           5102285                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          5102285                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  214056                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            181048692                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2380722                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               366997                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   205                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1319671                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              17519564                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  289                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            395581                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      10130405                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2378029                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1320131                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    183614757                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    518                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   385808                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   91                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         184010672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.095233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            0.794653                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               180952509     98.34%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  226754      0.12%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   68285      0.04%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   74570      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1077868      0.59%     99.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   32972      0.02%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   34572      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   92010      0.05%     99.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1451132      0.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           184010672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.012920                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.055038                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       385654                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           385654                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       385654                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          385654                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          154                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           154                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     22959000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     22959000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     22959000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     22959000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       385808                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       385808                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       385808                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       385808                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000399                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000399                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000399                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000399                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 149084.415584                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 149084.415584                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 149084.415584                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 149084.415584                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           32                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           32                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          122                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          122                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst     19022250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     19022250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst     19022250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     19022250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000316                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000316                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 155920.081967                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 155920.081967                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 155920.081967                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 155920.081967                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       385654                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         385654                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     22959000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     22959000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       385808                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       385808                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000399                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000399                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 149084.415584                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 149084.415584                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           32                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          122                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          122                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst     19022250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     19022250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000316                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000316                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 155920.081967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 155920.081967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          115.832327                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              385776                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               122                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3162.098361                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          350800000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   115.832327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.226235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.226235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          121                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          121                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.236328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            771738                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           771738                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      205                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    290500                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                45538764                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              17517952                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  24                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1839798                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 626011                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      549                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                45505459                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 297                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                17514278                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               17514183                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 12852895                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 17752180                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.095154                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.724018                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         75                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1697                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  2                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   506                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 76619                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1838093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           492.057392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          946.782448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1142407     62.15%     62.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                3934      0.21%     62.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                4242      0.23%     62.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                5818      0.32%     62.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                6206      0.34%     63.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                5711      0.31%     63.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                6159      0.34%     63.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                6700      0.36%     64.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                6084      0.33%     64.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                6289      0.34%     64.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              6471      0.35%     65.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              5914      0.32%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129              5402      0.29%     65.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139              5427      0.30%     66.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              4680      0.25%     66.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              4307      0.23%     66.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              4153      0.23%     66.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              3853      0.21%     67.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              3814      0.21%     67.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              3691      0.20%     67.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              4022      0.22%     67.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              3849      0.21%     67.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              3972      0.22%     68.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              4157      0.23%     68.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              3979      0.22%     68.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              3708      0.20%     68.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              3916      0.21%     69.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              3969      0.22%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              3681      0.20%     69.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              3845      0.21%     69.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          557733     30.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value           10764                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1838093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                1839558                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 625730                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 385817                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  11171167250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  11171167250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  11171167250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  46366173250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  11171167250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   205                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  351754                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               52086107                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           958                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2587091                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            128984557                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              17518873                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                66662                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               4195240                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  3544                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             128777945                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           31941375                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   58895485                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                16496577                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3188843                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             31911474                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   29772                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2136720                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       201231004                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       35034522                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                10118639                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  17501568                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                      183910510                       # Number of cpu cycles simulated (Cycle)
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.instsAdded                      16751149                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu20.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu20.instsIssued                     16867779                       # Number of instructions issued (Count)
system.cpu20.squashedInstsIssued                  100                       # Number of squashed instructions issued (Count)
system.cpu20.squashedInstsExamined              15360                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu20.squashedOperandsExamined           15796                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu20.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu20.numIssuedDist::samples         183869750                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::mean             0.091738                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::stdev            0.686250                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::0               179580620     97.67%     97.67% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::1                  933086      0.51%     98.17% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::2                  704278      0.38%     98.56% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::3                  294040      0.16%     98.72% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::4                  214842      0.12%     98.83% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::5                 1049345      0.57%     99.41% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::6                  120211      0.07%     99.47% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::7                  969966      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::8                    3362      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::total           183869750                       # Number of insts issued each cycle (Count)
system.cpu20.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntAlu                  2152      5.37%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntMult                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntDiv                     0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatAdd                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCmp                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCvt                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMult                  0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMultAcc               0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatDiv                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMisc                  0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatSqrt                  0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAdd                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAddAcc                 0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAlu                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCmp                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCvt                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMisc                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMult                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMultAcc                0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShift                  0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShiftAcc               0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdDiv                    0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSqrt                   0      0.00%      5.37% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAdd           14936     37.29%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAlu               0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCmp               0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCvt               0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatDiv               0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMisc              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMult              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMultAcc            0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatSqrt              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAdd              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAlu              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceCmp              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAes                    0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAesMix                 0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash               0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash2              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash             0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash2            0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma2              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma3              0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdPredAlu                0      0.00%     42.67% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemRead                  177      0.44%     43.11% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemWrite                  35      0.09%     43.20% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemRead            7981     19.93%     63.12% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemWrite          14769     36.88%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statIssuedInstType_0::No_OpClass          157      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntAlu     13534753     80.24%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntMult           18      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntDiv          204      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatAdd       281298      1.67%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCmp            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCvt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMult            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatDiv            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMisc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatSqrt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAdd            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAlu            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCmp            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCvt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMisc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMult            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShift            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdDiv            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSqrt            0      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAdd       281250      1.67%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMult       250000      1.48%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAes            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAesMix            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemRead       994600      5.90%     90.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemWrite        31785      0.19%     91.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemRead       899950      5.34%     96.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemWrite       593764      3.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::total     16867779                       # Number of instructions issued per FU type, per thread (Count)
system.cpu20.issueRate                       0.091717                       # Inst issue rate ((Count/Cycle))
system.cpu20.fuBusy                             40050                       # FU busy when requested (Count)
system.cpu20.fuBusyRate                      0.002374                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu20.intInstQueueReads              211995193                       # Number of integer instruction queue reads (Count)
system.cpu20.intInstQueueWrites              14078581                       # Number of integer instruction queue writes (Count)
system.cpu20.intInstQueueWakeupAccesses      14060140                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu20.fpInstQueueReads                 5650265                       # Number of floating instruction queue reads (Count)
system.cpu20.fpInstQueueWrites                2688112                       # Number of floating instruction queue writes (Count)
system.cpu20.fpInstQueueWakeupAccesses        2687596                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu20.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu20.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu20.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu20.intAluAccesses                  14063701                       # Number of integer alu accesses (Count)
system.cpu20.fpAluAccesses                    2843971                       # Number of floating point alu accesses (Count)
system.cpu20.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu20.numInsts                        16867494                       # Number of executed instructions (Count)
system.cpu20.numLoadInsts                     1894507                       # Number of load instructions executed (Count)
system.cpu20.numSquashedInsts                     285                       # Number of squashed instructions skipped in execute (Count)
system.cpu20.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu20.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu20.numRefs                          2520031                       # Number of memory reference insts executed (Count)
system.cpu20.numBranches                      2248827                       # Number of branches executed (Count)
system.cpu20.numStoreInsts                     625524                       # Number of stores executed (Count)
system.cpu20.numRate                         0.091716                       # Inst execution rate ((Count/Cycle))
system.cpu20.timesIdled                            93                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu20.idleCycles                         40760                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu20.quiesceCycles                    1552259                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu20.committedInsts                   9672227                       # Number of Instructions Simulated (Count)
system.cpu20.committedOps                    16735903                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.cpi                            19.014288                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu20.totalCpi                       19.014288                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu20.ipc                             0.052592                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu20.totalIpc                        0.052592                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu20.intRegfileReads                 16024696                       # Number of integer regfile reads (Count)
system.cpu20.intRegfileWrites                 8538504                       # Number of integer regfile writes (Count)
system.cpu20.fpRegfileReads                   3187550                       # Number of floating regfile reads (Count)
system.cpu20.fpRegfileWrites                  2093833                       # Number of floating regfile writes (Count)
system.cpu20.ccRegfileReads                  11242926                       # number of cc regfile reads (Count)
system.cpu20.ccRegfileWrites                  7008119                       # number of cc regfile writes (Count)
system.cpu20.miscRegfileReads                 7268683                       # number of misc regfile reads (Count)
system.cpu20.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu20.MemDepUnit__0.insertedLoads      1775774                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.insertedStores       625822                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__0.conflictingStores        31504                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.branchPred.lookups               2250486                       # Number of BP lookups (Count)
system.cpu20.branchPred.condPredicted         2249476                       # Number of conditional branches predicted (Count)
system.cpu20.branchPred.condIncorrect             191                       # Number of conditional branches incorrect (Count)
system.cpu20.branchPred.BTBLookups            1256308                       # Number of BTB lookups (Count)
system.cpu20.branchPred.BTBHits               1256238                       # Number of BTB hits (Count)
system.cpu20.branchPred.BTBHitRatio          0.999944                       # BTB Hit Ratio (Ratio)
system.cpu20.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu20.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu20.branchPred.indirectLookups           343                       # Number of indirect predictor lookups. (Count)
system.cpu20.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu20.branchPred.indirectMisses            306                       # Number of indirect misses. (Count)
system.cpu20.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu20.commit.commitSquashedInsts         13686                       # The number of squashed insts skipped by commit (Count)
system.cpu20.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu20.commit.branchMispredicts             149                       # The number of times a branch was mispredicted (Count)
system.cpu20.commit.numCommittedDist::samples    183867899                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::mean     0.091021                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::stdev     0.730028                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::0     180429067     98.13%     98.13% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::1        586200      0.32%     98.45% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::2        120187      0.07%     98.51% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::3        211489      0.12%     98.63% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::4        217435      0.12%     98.75% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::5        976002      0.53%     99.28% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::6         64470      0.04%     99.31% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::7        966100      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::8        296949      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::total    183867899                       # Number of insts commited each cycle (Count)
system.cpu20.commit.instsCommitted            9672227                       # Number of instructions committed (Count)
system.cpu20.commit.opsCommitted             16735903                       # Number of ops (including micro ops) committed (Count)
system.cpu20.commit.memRefs                   2399497                       # Number of memory references committed (Count)
system.cpu20.commit.loads                     1774135                       # Number of loads committed (Count)
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu20.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu20.commit.branches                  2247322                       # Number of branches committed (Count)
system.cpu20.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu20.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu20.commit.integer                  14431169                       # Number of committed integer instructions. (Count)
system.cpu20.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu20.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntAlu     13523640     80.81%     80.81% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntMult           18      0.00%     80.81% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntDiv          198      0.00%     80.81% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatAdd       281260      1.68%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCmp            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCvt            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMult            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatDiv            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMisc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatSqrt            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAdd            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAlu            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCmp            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCvt            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMisc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMult            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShift            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdDiv            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSqrt            0      0.00%     82.49% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAdd       281250      1.68%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.17% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMult       250000      1.49%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAes            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAesMix            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.66% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemRead       992867      5.93%     91.60% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemWrite        31604      0.19%     91.78% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemRead       781268      4.67%     96.45% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemWrite       593758      3.55%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::total     16735903                       # Class of committed instruction (Count)
system.cpu20.commit.commitEligibleSamples       296949                       # number cycles where commit BW limit reached (Cycle)
system.cpu20.dcache.demandHits::cpu20.data      1630880                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.demandHits::total         1630880                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.overallHits::cpu20.data      1630880                       # number of overall hits (Count)
system.cpu20.dcache.overallHits::total        1630880                       # number of overall hits (Count)
system.cpu20.dcache.demandMisses::cpu20.data       769857                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.demandMisses::total        769857                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.overallMisses::cpu20.data       769857                       # number of overall misses (Count)
system.cpu20.dcache.overallMisses::total       769857                       # number of overall misses (Count)
system.cpu20.dcache.demandMissLatency::cpu20.data 261787605716                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.demandMissLatency::total 261787605716                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::cpu20.data 261787605716                       # number of overall miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::total 261787605716                       # number of overall miss ticks (Tick)
system.cpu20.dcache.demandAccesses::cpu20.data      2400737                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.demandAccesses::total      2400737                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::cpu20.data      2400737                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::total      2400737                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.demandMissRate::cpu20.data     0.320675                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.demandMissRate::total     0.320675                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.overallMissRate::cpu20.data     0.320675                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.overallMissRate::total     0.320675                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMissLatency::cpu20.data 340047.055123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.demandAvgMissLatency::total 340047.055123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::cpu20.data 340047.055123                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::total 340047.055123                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.blockedCycles::no_mshrs     35883693                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCycles::no_targets         7126                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCauses::no_mshrs        51464                       # number of times access was blocked (Count)
system.cpu20.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu20.dcache.avgBlocked::no_mshrs   697.258142                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.avgBlocked::no_targets   263.925926                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.writebacks::writebacks        78046                       # number of writebacks (Count)
system.cpu20.dcache.writebacks::total           78046                       # number of writebacks (Count)
system.cpu20.dcache.demandMshrHits::cpu20.data       597634                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.demandMshrHits::total       597634                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::cpu20.data       597634                       # number of overall MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::total       597634                       # number of overall MSHR hits (Count)
system.cpu20.dcache.demandMshrMisses::cpu20.data       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.demandMshrMisses::total       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::cpu20.data       172223                       # number of overall MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::total       172223                       # number of overall MSHR misses (Count)
system.cpu20.dcache.demandMshrMissLatency::cpu20.data 112287980716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissLatency::total 112287980716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::cpu20.data 112287980716                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::total 112287980716                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissRate::cpu20.data     0.071738                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.demandMshrMissRate::total     0.071738                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::cpu20.data     0.071738                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::total     0.071738                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMshrMissLatency::cpu20.data 651991.782259                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.demandAvgMshrMissLatency::total 651991.782259                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::cpu20.data 651991.782259                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::total 651991.782259                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.replacements               171086                       # number of replacements (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::cpu20.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::cpu20.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.missLatency::cpu20.data      6273000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.missLatency::total      6273000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.accesses::cpu20.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.missRate::cpu20.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::cpu20.data 149357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::total 149357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::cpu20.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::cpu20.data     12653252                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::total     12653252                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::cpu20.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu20.data 301267.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::total 301267.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWWriteReq.hits::cpu20.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::cpu20.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.hits::cpu20.data      1079810                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.hits::total       1079810                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.misses::cpu20.data       695608                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.misses::total       695608                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.missLatency::cpu20.data 224164328500                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.missLatency::total 224164328500                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.accesses::cpu20.data      1775418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.accesses::total      1775418                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.missRate::cpu20.data     0.391800                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.missRate::total     0.391800                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMissLatency::cpu20.data 322256.685518                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMissLatency::total 322256.685518                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.mshrHits::cpu20.data       597634                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrHits::total       597634                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrMisses::cpu20.data        97974                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMisses::total        97974                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMissLatency::cpu20.data  74701828000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissLatency::total  74701828000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissRate::cpu20.data     0.055184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.mshrMissRate::total     0.055184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMshrMissLatency::cpu20.data 762465.837875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMshrMissLatency::total 762465.837875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.hits::cpu20.data       551070                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.misses::cpu20.data        74249                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.missLatency::cpu20.data  37623277216                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.missLatency::total  37623277216                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.accesses::cpu20.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.missRate::cpu20.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMissLatency::cpu20.data 506717.628736                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMissLatency::total 506717.628736                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.mshrMisses::cpu20.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMissLatency::cpu20.data  37586152716                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissLatency::total  37586152716                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissRate::cpu20.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMshrMissLatency::cpu20.data 506217.628736                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMshrMissLatency::total 506217.628736                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dcache.tags.tagsInUse        1013.843909                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dcache.tags.totalRefs            1803190                       # Total number of references to valid blocks. (Count)
system.cpu20.dcache.tags.sampledRefs           172260                       # Sample count of references to valid blocks. (Count)
system.cpu20.dcache.tags.avgRefs            10.467839                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dcache.tags.warmupTick         388151000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dcache.tags.occupancies::cpu20.data  1013.843909                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.dcache.tags.avgOccs::cpu20.data     0.990082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.avgOccs::total      0.990082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu20.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu20.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.dcache.tags.tagAccesses          4973906                       # Number of tag accesses (Count)
system.cpu20.dcache.tags.dataAccesses         4973906                       # Number of data accesses (Count)
system.cpu20.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.decode.idleCycles                 217815                       # Number of cycles decode is idle (Cycle)
system.cpu20.decode.blockedCycles           181029927                       # Number of cycles decode is blocked (Cycle)
system.cpu20.decode.runCycles                 2245609                       # Number of cycles decode is running (Cycle)
system.cpu20.decode.unblockCycles              376225                       # Number of cycles decode is unblocking (Cycle)
system.cpu20.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu20.decode.branchResolved            1256000                       # Number of times decode resolved a branch (Count)
system.cpu20.decode.branchMispred                  42                       # Number of times decode detected a branch misprediction (Count)
system.cpu20.decode.decodedInsts             16752701                       # Number of instructions handled by decode (Count)
system.cpu20.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu20.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.fetch.icacheStallCycles           395455                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu20.fetch.insts                      9683225                       # Number of instructions fetch has processed (Count)
system.cpu20.fetch.branches                   2250486                       # Number of branches that fetch encountered (Count)
system.cpu20.fetch.predictedBranches          1256478                       # Number of branches that fetch has predicted taken (Count)
system.cpu20.fetch.cycles                   183473978                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu20.fetch.squashCycles                   432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu20.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu20.fetch.pendingTrapStallCycles           99                       # Number of stall cycles due to pending traps (Cycle)
system.cpu20.fetch.cacheLines                  389264                       # Number of cache lines fetched (Count)
system.cpu20.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu20.fetch.nisnDist::samples        183869750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::mean            0.091133                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::stdev           0.777382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::0              180938777     98.41%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::1                 220969      0.12%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::2                  73374      0.04%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::3                  75903      0.04%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::4                1013078      0.55%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::5                  33260      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::6                  35954      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::7                 100587      0.05%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::8                1377848      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::total          183869750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.branchRate                0.012237                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetch.rate                      0.052652                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.icache.demandHits::cpu20.inst       389179                       # number of demand (read+write) hits (Count)
system.cpu20.icache.demandHits::total          389179                       # number of demand (read+write) hits (Count)
system.cpu20.icache.overallHits::cpu20.inst       389179                       # number of overall hits (Count)
system.cpu20.icache.overallHits::total         389179                       # number of overall hits (Count)
system.cpu20.icache.demandMisses::cpu20.inst           85                       # number of demand (read+write) misses (Count)
system.cpu20.icache.demandMisses::total            85                       # number of demand (read+write) misses (Count)
system.cpu20.icache.overallMisses::cpu20.inst           85                       # number of overall misses (Count)
system.cpu20.icache.overallMisses::total           85                       # number of overall misses (Count)
system.cpu20.icache.demandMissLatency::cpu20.inst     17134750                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.demandMissLatency::total     17134750                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.overallMissLatency::cpu20.inst     17134750                       # number of overall miss ticks (Tick)
system.cpu20.icache.overallMissLatency::total     17134750                       # number of overall miss ticks (Tick)
system.cpu20.icache.demandAccesses::cpu20.inst       389264                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.demandAccesses::total       389264                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::cpu20.inst       389264                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::total       389264                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.demandMissRate::cpu20.inst     0.000218                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.demandMissRate::total     0.000218                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.overallMissRate::cpu20.inst     0.000218                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.overallMissRate::total     0.000218                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.demandAvgMissLatency::cpu20.inst 201585.294118                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.demandAvgMissLatency::total 201585.294118                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::cpu20.inst 201585.294118                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::total 201585.294118                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.demandMshrHits::cpu20.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.overallMshrHits::cpu20.inst           17                       # number of overall MSHR hits (Count)
system.cpu20.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu20.icache.demandMshrMisses::cpu20.inst           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::cpu20.inst           68                       # number of overall MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu20.icache.demandMshrMissLatency::cpu20.inst     14630250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissLatency::total     14630250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::cpu20.inst     14630250                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::total     14630250                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissRate::cpu20.inst     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.demandMshrMissRate::total     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::cpu20.inst     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::total     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.demandAvgMshrMissLatency::cpu20.inst 215150.735294                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.demandAvgMshrMissLatency::total 215150.735294                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::cpu20.inst 215150.735294                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::total 215150.735294                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.replacements                    0                       # number of replacements (Count)
system.cpu20.icache.ReadReq.hits::cpu20.inst       389179                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.hits::total        389179                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.misses::cpu20.inst           85                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.misses::total           85                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.missLatency::cpu20.inst     17134750                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.missLatency::total     17134750                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.accesses::cpu20.inst       389264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.accesses::total       389264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.missRate::cpu20.inst     0.000218                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.missRate::total     0.000218                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMissLatency::cpu20.inst 201585.294118                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMissLatency::total 201585.294118                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.mshrHits::cpu20.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrMisses::cpu20.inst           68                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMissLatency::cpu20.inst     14630250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissLatency::total     14630250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissRate::cpu20.inst     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.mshrMissRate::total     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMshrMissLatency::cpu20.inst 215150.735294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMshrMissLatency::total 215150.735294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.icache.tags.tagsInUse          58.908627                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.icache.tags.totalRefs             389247                       # Total number of references to valid blocks. (Count)
system.cpu20.icache.tags.sampledRefs               68                       # Sample count of references to valid blocks. (Count)
system.cpu20.icache.tags.avgRefs          5724.220588                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.icache.tags.warmupTick         388132000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.icache.tags.occupancies::cpu20.inst    58.908627                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.icache.tags.avgOccs::cpu20.inst     0.115056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.avgOccs::total      0.115056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu20.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu20.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.icache.tags.tagAccesses           778596                       # Number of tag accesses (Count)
system.cpu20.icache.tags.dataAccesses          778596                       # Number of data accesses (Count)
system.cpu20.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu20.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu20.iew.blockCycles                   249539                       # Number of cycles IEW is blocking (Cycle)
system.cpu20.iew.unblockCycles               48465907                       # Number of cycles IEW is unblocking (Cycle)
system.cpu20.iew.dispatchedInsts             16751330                       # Number of instructions dispatched to IQ (Count)
system.cpu20.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu20.iew.dispLoadInsts                1775774                       # Number of dispatched load instructions (Count)
system.cpu20.iew.dispStoreInsts                625822                       # Number of dispatched store instructions (Count)
system.cpu20.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu20.iew.iqFullEvents                     385                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu20.iew.lsqFullEvents               48431992                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu20.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu20.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu20.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu20.iew.branchMispredicts                268                       # Number of branch mispredicts detected at execute (Count)
system.cpu20.iew.instsToCommit               16747829                       # Cumulative count of insts sent to commit (Count)
system.cpu20.iew.writebackCount              16747736                       # Cumulative count of insts written-back (Count)
system.cpu20.iew.producerInst                12274292                       # Number of instructions producing a value (Count)
system.cpu20.iew.consumerInst                16988077                       # Number of instructions consuming a value (Count)
system.cpu20.iew.wbRate                      0.091065                       # Insts written-back per cycle ((Count/Cycle))
system.cpu20.iew.wbFanout                    0.722524                       # Average fanout of values written-back ((Count/Count))
system.cpu20.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu20.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu20.lsq0.squashedLoads                  1631                       # Number of loads squashed (Count)
system.cpu20.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu20.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu20.lsq0.squashedStores                  460                       # Number of stores squashed (Count)
system.cpu20.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu20.lsq0.blockedByCache                81528                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu20.lsq0.loadToUse::samples          1774135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::mean          547.257240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::stdev         988.165249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::0-9              1064220     59.99%     59.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::10-19               3917      0.22%     60.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::20-29               3740      0.21%     60.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::30-39               4303      0.24%     60.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::40-49               4688      0.26%     60.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::50-59               4340      0.24%     61.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::60-69               4703      0.27%     61.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::70-79               5034      0.28%     61.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::80-89               4672      0.26%     61.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::90-99               4665      0.26%     62.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::100-109             4657      0.26%     62.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::110-119             4499      0.25%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::120-129             4105      0.23%     62.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::130-139             4326      0.24%     63.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::140-149             4093      0.23%     63.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::150-159             3557      0.20%     63.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::160-169             3696      0.21%     63.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::170-179             3719      0.21%     64.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::180-189             3511      0.20%     64.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::190-199             3635      0.20%     64.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::200-209             4116      0.23%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::210-219             4044      0.23%     64.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::220-229             3891      0.22%     65.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::230-239             4284      0.24%     65.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::240-249             4124      0.23%     65.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::250-259             4232      0.24%     65.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::260-269             4399      0.25%     66.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::270-279             4323      0.24%     66.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::280-289             4391      0.25%     66.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::290-299             4375      0.25%     66.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::overflows         587876     33.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::max_value          10705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::total            1774135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.mmu.dtb.rdAccesses               1775538                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                625524                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                    1704                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                389277                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                      26                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::mean  11171648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::min_value  11171648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::max_value  11171648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::ON  46365692250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::CLK_GATED  11171648250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu20.rename.idleCycles                 349972                       # Number of cycles rename is idle (Cycle)
system.cpu20.rename.blockCycles              54973494                       # Number of cycles rename is blocking (Cycle)
system.cpu20.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu20.rename.runCycles                 2463472                       # Number of cycles rename is running (Cycle)
system.cpu20.rename.unblockCycles           126082347                       # Number of cycles rename is unblocking (Cycle)
system.cpu20.rename.renamedInsts             16752029                       # Number of instructions processed by rename (Count)
system.cpu20.rename.ROBFullEvents               71706                       # Number of times rename has blocked due to ROB full (Count)
system.cpu20.rename.IQFullEvents              5593489                       # Number of times rename has blocked due to IQ full (Count)
system.cpu20.rename.LQFullEvents                 3942                       # Number of times rename has blocked due to LQ full (Count)
system.cpu20.rename.SQFullEvents            125880797                       # Number of times rename has blocked due to SQ full (Count)
system.cpu20.rename.renamedOperands          30408249                       # Number of destination operands rename has renamed (Count)
system.cpu20.rename.lookups                  56211290                       # Number of register rename lookups that rename has made (Count)
system.cpu20.rename.intLookups               15792719                       # Number of integer rename lookups (Count)
system.cpu20.rename.fpLookups                 3187844                       # Number of floating rename lookups (Count)
system.cpu20.rename.committedMaps            30380765                       # Number of HB maps that are committed (Count)
system.cpu20.rename.undoneMaps                  27355                       # Number of HB maps that are undone due to squashing (Count)
system.cpu20.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu20.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu20.rename.skidInsts                 2083545                       # count of insts added to the skid buffer (Count)
system.cpu20.rob.reads                      200320253                       # The number of ROB reads (Count)
system.cpu20.rob.writes                      33501217                       # The number of ROB writes (Count)
system.cpu20.thread_0.numInsts                9672227                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                 16735903                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                      183901611                       # Number of cpu cycles simulated (Cycle)
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.instsAdded                      16672334                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu21.nonSpecInstsAdded                    193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu21.instsIssued                     16789614                       # Number of instructions issued (Count)
system.cpu21.squashedInstsIssued                   84                       # Number of squashed instructions issued (Count)
system.cpu21.squashedInstsExamined              15344                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu21.squashedOperandsExamined           17663                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu21.squashedNonSpecRemoved                64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu21.numIssuedDist::samples         183864729                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::mean             0.091315                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::stdev            0.685443                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::0               179602590     97.68%     97.68% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::1                  947880      0.52%     98.20% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::2                  668358      0.36%     98.56% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::3                  291934      0.16%     98.72% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::4                  203942      0.11%     98.83% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::5                 1063151      0.58%     99.41% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::6                  113865      0.06%     99.47% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::7                  969569      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::8                    3440      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::total           183864729                       # Number of insts issued each cycle (Count)
system.cpu21.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntAlu                  2133      5.22%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntMult                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntDiv                     0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatAdd                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCmp                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCvt                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMult                  0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMultAcc               0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatDiv                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMisc                  0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatSqrt                  0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAdd                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAddAcc                 0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAlu                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCmp                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCvt                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMisc                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMult                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMultAcc                0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShift                  0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShiftAcc               0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdDiv                    0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSqrt                   0      0.00%      5.22% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAdd           15061     36.89%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAlu               0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCmp               0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCvt               0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatDiv               0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMisc              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMult              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMultAcc            0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatSqrt              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAdd              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAlu              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceCmp              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAes                    0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAesMix                 0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash               0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash2              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash             0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash2            0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma2              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma3              0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdPredAlu                0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemRead                  156      0.38%     42.50% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemWrite                  27      0.07%     42.56% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemRead            8682     21.27%     63.83% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemWrite          14766     36.17%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntAlu     13462379     80.18%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntMult           18      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntDiv          204      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatAdd       281284      1.68%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCmp            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCvt            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMult            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatDiv            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMisc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatSqrt            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAdd            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAlu            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCmp            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCvt            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMisc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMult            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShift            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdDiv            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSqrt            0      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAdd       281250      1.68%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMult       250000      1.49%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAes            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAesMix            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemRead       987936      5.88%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemWrite        31772      0.19%     91.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemRead       900859      5.37%     96.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemWrite       593764      3.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::total     16789614                       # Number of instructions issued per FU type, per thread (Count)
system.cpu21.issueRate                       0.091297                       # Inst issue rate ((Count/Cycle))
system.cpu21.fuBusy                             40825                       # FU busy when requested (Count)
system.cpu21.fuBusyRate                      0.002432                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu21.intInstQueueReads              211832019                       # Number of integer instruction queue reads (Count)
system.cpu21.intInstQueueWrites              14000066                       # Number of integer instruction queue writes (Count)
system.cpu21.intInstQueueWakeupAccesses      13981182                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu21.fpInstQueueReads                 5652847                       # Number of floating instruction queue reads (Count)
system.cpu21.fpInstQueueWrites                2687808                       # Number of floating instruction queue writes (Count)
system.cpu21.fpInstQueueWakeupAccesses        2687578                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu21.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu21.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu21.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu21.intAluAccesses                  13984616                       # Number of integer alu accesses (Count)
system.cpu21.fpAluAccesses                    2845675                       # Number of floating point alu accesses (Count)
system.cpu21.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu21.numInsts                        16789360                       # Number of executed instructions (Count)
system.cpu21.numLoadInsts                     1888753                       # Number of load instructions executed (Count)
system.cpu21.numSquashedInsts                     254                       # Number of squashed instructions skipped in execute (Count)
system.cpu21.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu21.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu21.numRefs                          2514266                       # Number of memory reference insts executed (Count)
system.cpu21.numBranches                      2235610                       # Number of branches executed (Count)
system.cpu21.numStoreInsts                     625513                       # Number of stores executed (Count)
system.cpu21.numRate                         0.091295                       # Inst execution rate ((Count/Cycle))
system.cpu21.timesIdled                            88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu21.idleCycles                         36882                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu21.quiesceCycles                    1560495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu21.committedInsts                   9626315                       # Number of Instructions Simulated (Count)
system.cpu21.committedOps                    16657177                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.cpi                            19.104051                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu21.totalCpi                       19.104051                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu21.ipc                             0.052345                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu21.totalIpc                        0.052345                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu21.intRegfileReads                 15953886                       # Number of integer regfile reads (Count)
system.cpu21.intRegfileWrites                 8492567                       # Number of integer regfile writes (Count)
system.cpu21.fpRegfileReads                   3187532                       # Number of floating regfile reads (Count)
system.cpu21.fpRegfileWrites                  2093814                       # Number of floating regfile writes (Count)
system.cpu21.ccRegfileReads                  11176890                       # number of cc regfile reads (Count)
system.cpu21.ccRegfileWrites                  6968473                       # number of cc regfile writes (Count)
system.cpu21.miscRegfileReads                 7236547                       # number of misc regfile reads (Count)
system.cpu21.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu21.MemDepUnit__0.insertedLoads      1769164                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.insertedStores       625792                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.conflictingLoads        31869                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__0.conflictingStores        31509                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.branchPred.lookups               2237356                       # Number of BP lookups (Count)
system.cpu21.branchPred.condPredicted         2236400                       # Number of conditional branches predicted (Count)
system.cpu21.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu21.branchPred.BTBLookups            1249778                       # Number of BTB lookups (Count)
system.cpu21.branchPred.BTBHits               1249681                       # Number of BTB hits (Count)
system.cpu21.branchPred.BTBHitRatio          0.999922                       # BTB Hit Ratio (Ratio)
system.cpu21.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu21.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu21.branchPred.indirectLookups           294                       # Number of indirect predictor lookups. (Count)
system.cpu21.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu21.branchPred.indirectMisses            258                       # Number of indirect misses. (Count)
system.cpu21.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu21.commit.commitSquashedInsts         13792                       # The number of squashed insts skipped by commit (Count)
system.cpu21.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu21.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu21.commit.numCommittedDist::samples    183862888                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::mean     0.090596                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::stdev     0.729239                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::0     180458614     98.15%     98.15% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::1        574708      0.31%     98.46% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::2        112605      0.06%     98.52% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::3        199598      0.11%     98.63% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::4        214596      0.12%     98.75% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::5        975785      0.53%     99.28% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::6         64671      0.04%     99.31% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::7        965358      0.53%     99.84% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::8        296953      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::total    183862888                       # Number of insts commited each cycle (Count)
system.cpu21.commit.instsCommitted            9626315                       # Number of instructions committed (Count)
system.cpu21.commit.opsCommitted             16657177                       # Number of ops (including micro ops) committed (Count)
system.cpu21.commit.memRefs                   2392954                       # Number of memory references committed (Count)
system.cpu21.commit.loads                     1767580                       # Number of loads committed (Count)
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu21.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu21.commit.branches                  2234194                       # Number of branches committed (Count)
system.cpu21.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu21.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu21.commit.integer                  14359004                       # Number of committed integer instructions. (Count)
system.cpu21.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu21.commit.committedInstType_0::No_OpClass           37      0.00%      0.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntAlu     13451460     80.75%     80.75% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntMult           18      0.00%     80.76% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntDiv          198      0.00%     80.76% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatAdd       281260      1.69%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShift            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAdd       281250      1.69%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMult       250000      1.50%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAes            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAesMix            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemRead       986312      5.92%     91.56% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemWrite        31616      0.19%     91.75% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemRead       781268      4.69%     96.44% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemWrite       593758      3.56%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::total     16657177                       # Class of committed instruction (Count)
system.cpu21.commit.commitEligibleSamples       296953                       # number cycles where commit BW limit reached (Cycle)
system.cpu21.dcache.demandHits::cpu21.data      1635417                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.demandHits::total         1635417                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.overallHits::cpu21.data      1635417                       # number of overall hits (Count)
system.cpu21.dcache.overallHits::total        1635417                       # number of overall hits (Count)
system.cpu21.dcache.demandMisses::cpu21.data       758657                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.demandMisses::total        758657                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.overallMisses::cpu21.data       758657                       # number of overall misses (Count)
system.cpu21.dcache.overallMisses::total       758657                       # number of overall misses (Count)
system.cpu21.dcache.demandMissLatency::cpu21.data 253289934694                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.demandMissLatency::total 253289934694                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::cpu21.data 253289934694                       # number of overall miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::total 253289934694                       # number of overall miss ticks (Tick)
system.cpu21.dcache.demandAccesses::cpu21.data      2394074                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.demandAccesses::total      2394074                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::cpu21.data      2394074                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::total      2394074                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.demandMissRate::cpu21.data     0.316890                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.demandMissRate::total     0.316890                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.overallMissRate::cpu21.data     0.316890                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.overallMissRate::total     0.316890                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMissLatency::cpu21.data 333866.206591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.demandAvgMissLatency::total 333866.206591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::cpu21.data 333866.206591                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::total 333866.206591                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.blockedCycles::no_mshrs     33890331                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCycles::no_targets        10445                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCauses::no_mshrs        50155                       # number of times access was blocked (Count)
system.cpu21.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu21.dcache.avgBlocked::no_mshrs   675.711913                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.avgBlocked::no_targets   401.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu21.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu21.dcache.demandMshrHits::cpu21.data       586419                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.demandMshrHits::total       586419                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::cpu21.data       586419                       # number of overall MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::total       586419                       # number of overall MSHR hits (Count)
system.cpu21.dcache.demandMshrMisses::cpu21.data       172238                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.demandMshrMisses::total       172238                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::cpu21.data       172238                       # number of overall MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::total       172238                       # number of overall MSHR misses (Count)
system.cpu21.dcache.demandMshrMissLatency::cpu21.data 112099581944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissLatency::total 112099581944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::cpu21.data 112099581944                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::total 112099581944                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissRate::cpu21.data     0.071943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.demandMshrMissRate::total     0.071943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::cpu21.data     0.071943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::total     0.071943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMshrMissLatency::cpu21.data 650841.172935                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.demandAvgMshrMissLatency::total 650841.172935                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::cpu21.data 650841.172935                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::total 650841.172935                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.replacements               171107                       # number of replacements (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::cpu21.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::cpu21.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.missLatency::cpu21.data      6320250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.missLatency::total      6320250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.accesses::cpu21.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.missRate::cpu21.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::cpu21.data 150482.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::total 150482.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::cpu21.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::cpu21.data     12766002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::total     12766002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::cpu21.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu21.data 303952.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::total 303952.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWWriteReq.hits::cpu21.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::cpu21.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.hits::cpu21.data      1084341                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.hits::total       1084341                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.misses::cpu21.data       684402                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.misses::total       684402                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.missLatency::cpu21.data 215617383500                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.missLatency::total 215617383500                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.accesses::cpu21.data      1768743                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.accesses::total      1768743                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.missRate::cpu21.data     0.386943                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.missRate::total     0.386943                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMissLatency::cpu21.data 315044.934848                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMissLatency::total 315044.934848                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.mshrHits::cpu21.data       586419                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrHits::total       586419                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrMisses::cpu21.data        97983                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMisses::total        97983                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMissLatency::cpu21.data  74464158250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissLatency::total  74464158250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissRate::cpu21.data     0.055397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.mshrMissRate::total     0.055397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMshrMissLatency::cpu21.data 759970.181052                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMshrMissLatency::total 759970.181052                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.hits::cpu21.data       551076                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.hits::total       551076                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.misses::cpu21.data        74255                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.misses::total        74255                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.missLatency::cpu21.data  37672551194                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.missLatency::total  37672551194                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.accesses::cpu21.data       625331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.accesses::total       625331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.missRate::cpu21.data     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.missRate::total     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMissLatency::cpu21.data 507340.262528                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMissLatency::total 507340.262528                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.mshrMisses::cpu21.data        74255                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMisses::total        74255                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMissLatency::cpu21.data  37635423694                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissLatency::total  37635423694                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissRate::cpu21.data     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.mshrMissRate::total     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMshrMissLatency::cpu21.data 506840.262528                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMshrMissLatency::total 506840.262528                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dcache.tags.tagsInUse        1014.200272                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dcache.tags.totalRefs            1807743                       # Total number of references to valid blocks. (Count)
system.cpu21.dcache.tags.sampledRefs           172273                       # Sample count of references to valid blocks. (Count)
system.cpu21.dcache.tags.avgRefs            10.493478                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dcache.tags.warmupTick         390210000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dcache.tags.occupancies::cpu21.data  1014.200272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.dcache.tags.avgOccs::cpu21.data     0.990430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.avgOccs::total      0.990430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu21.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu21.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.dcache.tags.tagAccesses          4960593                       # Number of tag accesses (Count)
system.cpu21.dcache.tags.dataAccesses         4960593                       # Number of data accesses (Count)
system.cpu21.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.decode.idleCycles                 204160                       # Number of cycles decode is idle (Cycle)
system.cpu21.decode.blockedCycles           181057527                       # Number of cycles decode is blocked (Cycle)
system.cpu21.decode.runCycles                 2241556                       # Number of cycles decode is running (Cycle)
system.cpu21.decode.unblockCycles              361312                       # Number of cycles decode is unblocking (Cycle)
system.cpu21.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu21.decode.branchResolved            1249441                       # Number of times decode resolved a branch (Count)
system.cpu21.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu21.decode.decodedInsts             16674007                       # Number of instructions handled by decode (Count)
system.cpu21.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu21.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.fetch.icacheStallCycles           382118                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu21.fetch.insts                      9637505                       # Number of instructions fetch has processed (Count)
system.cpu21.fetch.branches                   2237356                       # Number of branches that fetch encountered (Count)
system.cpu21.fetch.predictedBranches          1249924                       # Number of branches that fetch has predicted taken (Count)
system.cpu21.fetch.cycles                   183482318                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu21.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu21.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu21.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu21.fetch.cacheLines                  377533                       # Number of cache lines fetched (Count)
system.cpu21.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu21.fetch.nisnDist::samples        183864729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::mean            0.090709                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::stdev           0.775704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::0              180954103     98.42%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::1                 213525      0.12%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::2                  73167      0.04%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::3                  69011      0.04%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::4                1012101      0.55%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::5                  32115      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::6                  44447      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::7                  94479      0.05%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::8                1371781      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::total          183864729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.branchRate                0.012166                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetch.rate                      0.052406                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.icache.demandHits::cpu21.inst       377453                       # number of demand (read+write) hits (Count)
system.cpu21.icache.demandHits::total          377453                       # number of demand (read+write) hits (Count)
system.cpu21.icache.overallHits::cpu21.inst       377453                       # number of overall hits (Count)
system.cpu21.icache.overallHits::total         377453                       # number of overall hits (Count)
system.cpu21.icache.demandMisses::cpu21.inst           80                       # number of demand (read+write) misses (Count)
system.cpu21.icache.demandMisses::total            80                       # number of demand (read+write) misses (Count)
system.cpu21.icache.overallMisses::cpu21.inst           80                       # number of overall misses (Count)
system.cpu21.icache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu21.icache.demandMissLatency::cpu21.inst     15203250                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.demandMissLatency::total     15203250                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.overallMissLatency::cpu21.inst     15203250                       # number of overall miss ticks (Tick)
system.cpu21.icache.overallMissLatency::total     15203250                       # number of overall miss ticks (Tick)
system.cpu21.icache.demandAccesses::cpu21.inst       377533                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.demandAccesses::total       377533                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::cpu21.inst       377533                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::total       377533                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.demandMissRate::cpu21.inst     0.000212                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.demandMissRate::total     0.000212                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.overallMissRate::cpu21.inst     0.000212                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.overallMissRate::total     0.000212                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.demandAvgMissLatency::cpu21.inst 190040.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.demandAvgMissLatency::total 190040.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::cpu21.inst 190040.625000                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::total 190040.625000                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.demandMshrHits::cpu21.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.overallMshrHits::cpu21.inst           17                       # number of overall MSHR hits (Count)
system.cpu21.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu21.icache.demandMshrMisses::cpu21.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::cpu21.inst           63                       # number of overall MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu21.icache.demandMshrMissLatency::cpu21.inst     12125250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissLatency::total     12125250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::cpu21.inst     12125250                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::total     12125250                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissRate::cpu21.inst     0.000167                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.demandMshrMissRate::total     0.000167                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::cpu21.inst     0.000167                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::total     0.000167                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.demandAvgMshrMissLatency::cpu21.inst 192464.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.demandAvgMshrMissLatency::total 192464.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::cpu21.inst 192464.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::total 192464.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.replacements                    0                       # number of replacements (Count)
system.cpu21.icache.ReadReq.hits::cpu21.inst       377453                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.hits::total        377453                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.misses::cpu21.inst           80                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.missLatency::cpu21.inst     15203250                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.missLatency::total     15203250                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.accesses::cpu21.inst       377533                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.accesses::total       377533                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.missRate::cpu21.inst     0.000212                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.missRate::total     0.000212                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMissLatency::cpu21.inst 190040.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMissLatency::total 190040.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.mshrHits::cpu21.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrMisses::cpu21.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMissLatency::cpu21.inst     12125250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissLatency::total     12125250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissRate::cpu21.inst     0.000167                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.mshrMissRate::total     0.000167                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMshrMissLatency::cpu21.inst 192464.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMshrMissLatency::total 192464.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.icache.tags.tagsInUse          57.466253                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.icache.tags.totalRefs             377516                       # Total number of references to valid blocks. (Count)
system.cpu21.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu21.icache.tags.avgRefs          5992.317460                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.icache.tags.warmupTick         390191000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.icache.tags.occupancies::cpu21.inst    57.466253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.icache.tags.avgOccs::cpu21.inst     0.112239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.avgOccs::total      0.112239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu21.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu21.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.icache.tags.tagAccesses           755129                       # Number of tag accesses (Count)
system.cpu21.icache.tags.dataAccesses          755129                       # Number of data accesses (Count)
system.cpu21.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu21.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu21.iew.blockCycles                   264479                       # Number of cycles IEW is blocking (Cycle)
system.cpu21.iew.unblockCycles               49637728                       # Number of cycles IEW is unblocking (Cycle)
system.cpu21.iew.dispatchedInsts             16672527                       # Number of instructions dispatched to IQ (Count)
system.cpu21.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu21.iew.dispLoadInsts                1769164                       # Number of dispatched load instructions (Count)
system.cpu21.iew.dispStoreInsts                625792                       # Number of dispatched store instructions (Count)
system.cpu21.iew.dispNonSpecInsts                  65                       # Number of dispatched non-speculative instructions (Count)
system.cpu21.iew.iqFullEvents                     267                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu21.iew.lsqFullEvents               49603556                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu21.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu21.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu21.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu21.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu21.iew.instsToCommit               16668855                       # Cumulative count of insts sent to commit (Count)
system.cpu21.iew.writebackCount              16668760                       # Cumulative count of insts written-back (Count)
system.cpu21.iew.producerInst                12246530                       # Number of instructions producing a value (Count)
system.cpu21.iew.consumerInst                16961316                       # Number of instructions consuming a value (Count)
system.cpu21.iew.wbRate                      0.090640                       # Insts written-back per cycle ((Count/Cycle))
system.cpu21.iew.wbFanout                    0.722027                       # Average fanout of values written-back ((Count/Count))
system.cpu21.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu21.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.lsq0.forwLoads                        39                       # Number of loads that had data forwarded from stores (Count)
system.cpu21.lsq0.squashedLoads                  1584                       # Number of loads squashed (Count)
system.cpu21.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu21.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu21.lsq0.squashedStores                  418                       # Number of stores squashed (Count)
system.cpu21.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu21.lsq0.blockedByCache                81146                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu21.lsq0.loadToUse::samples          1767580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::mean          527.703427                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::stdev         968.873705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::0-9              1066078     60.31%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::10-19               3912      0.22%     60.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::20-29               4822      0.27%     60.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::30-39               5405      0.31%     61.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::40-49               5416      0.31%     61.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::50-59               5369      0.30%     61.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::60-69               5759      0.33%     62.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::70-79               5881      0.33%     62.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::80-89               5693      0.32%     62.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::90-99               5301      0.30%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::100-109             5512      0.31%     63.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::110-119             4886      0.28%     63.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::120-129             4530      0.26%     63.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::130-139             4663      0.26%     64.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::140-149             4399      0.25%     64.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::150-159             3864      0.22%     64.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::160-169             3704      0.21%     64.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::170-179             3714      0.21%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::180-189             3685      0.21%     65.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::190-199             3826      0.22%     65.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::200-209             4008      0.23%     65.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::210-219             4138      0.23%     65.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::220-229             4015      0.23%     66.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::230-239             4283      0.24%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::240-249             4171      0.24%     66.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::250-259             4252      0.24%     66.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::260-269             4355      0.25%     67.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::270-279             4147      0.23%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::280-289             3909      0.22%     67.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::290-299             3836      0.22%     67.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::overflows         570047     32.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::max_value          11257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::total            1767580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.mmu.dtb.rdAccesses               1768849                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                625513                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                377545                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::mean  11171814000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::min_value  11171814000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::max_value  11171814000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::ON  46365526500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::CLK_GATED  11171814000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu21.rename.idleCycles                 340135                       # Number of cycles rename is idle (Cycle)
system.cpu21.rename.blockCycles              56130105                       # Number of cycles rename is blocking (Cycle)
system.cpu21.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu21.rename.runCycles                 2448908                       # Number of cycles rename is running (Cycle)
system.cpu21.rename.unblockCycles           124945116                       # Number of cycles rename is unblocking (Cycle)
system.cpu21.rename.renamedInsts             16673279                       # Number of instructions processed by rename (Count)
system.cpu21.rename.ROBFullEvents               78478                       # Number of times rename has blocked due to ROB full (Count)
system.cpu21.rename.IQFullEvents              3943599                       # Number of times rename has blocked due to IQ full (Count)
system.cpu21.rename.LQFullEvents                 3978                       # Number of times rename has blocked due to LQ full (Count)
system.cpu21.rename.SQFullEvents            124750591                       # Number of times rename has blocked due to SQ full (Count)
system.cpu21.rename.renamedOperands          30251032                       # Number of destination operands rename has renamed (Count)
system.cpu21.rename.lookups                  55935942                       # Number of register rename lookups that rename has made (Count)
system.cpu21.rename.intLookups               15720687                       # Number of integer rename lookups (Count)
system.cpu21.rename.fpLookups                 3187690                       # Number of floating rename lookups (Count)
system.cpu21.rename.committedMaps            30223286                       # Number of HB maps that are committed (Count)
system.cpu21.rename.undoneMaps                  27737                       # Number of HB maps that are undone due to squashing (Count)
system.cpu21.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu21.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu21.rename.skidInsts                 2028948                       # count of insts added to the skid buffer (Count)
system.cpu21.rob.reads                      200236579                       # The number of ROB reads (Count)
system.cpu21.rob.writes                      33343806                       # The number of ROB writes (Count)
system.cpu21.thread_0.numInsts                9626315                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                 16657177                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                      183894390                       # Number of cpu cycles simulated (Cycle)
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.instsAdded                      16583109                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu22.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu22.instsIssued                     16698716                       # Number of instructions issued (Count)
system.cpu22.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu22.squashedInstsExamined              14984                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu22.squashedOperandsExamined           15308                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu22.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu22.numIssuedDist::samples         183854807                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::mean             0.090826                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::stdev            0.682848                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::0               179599033     97.69%     97.69% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::1                  939550      0.51%     98.20% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::2                  690073      0.38%     98.57% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::3                  307402      0.17%     98.74% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::4                  184313      0.10%     98.84% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::5                 1056941      0.57%     99.41% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::6                  111278      0.06%     99.47% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::7                  962547      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::8                    3670      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::total           183854807                       # Number of insts issued each cycle (Count)
system.cpu22.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntAlu                  2149      5.55%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntMult                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntDiv                     0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatAdd                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCmp                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCvt                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMult                  0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMultAcc               0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatDiv                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMisc                  0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatSqrt                  0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAdd                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAddAcc                 0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAlu                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCmp                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCvt                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMisc                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMult                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMultAcc                0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShift                  0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShiftAcc               0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdDiv                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSqrt                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAdd           15075     38.90%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAlu               0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCmp               0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCvt               0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatDiv               0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMisc              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMult              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMultAcc            0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatSqrt              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAdd              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAlu              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceCmp              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAes                    0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAesMix                 0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash               0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash2              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash             0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash2            0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma2              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma3              0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdPredAlu                0      0.00%     44.45% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemRead                  159      0.41%     44.86% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemWrite                  33      0.09%     44.94% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemRead            6869     17.73%     62.67% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemWrite          14468     37.33%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntAlu     13380876     80.13%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntMult           18      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntDiv          204      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatAdd       281291      1.68%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCvt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMult            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatDiv            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMisc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatSqrt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAdd            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAlu            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCvt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMisc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMult            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShift            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdDiv            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSqrt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAdd       281250      1.68%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMult       250001      1.50%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAes            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAesMix            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemRead       980480      5.87%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemWrite        31778      0.19%     91.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemRead       898911      5.38%     96.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemWrite       593765      3.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::total     16698716                       # Number of instructions issued per FU type, per thread (Count)
system.cpu22.issueRate                       0.090806                       # Inst issue rate ((Count/Cycle))
system.cpu22.fuBusy                             38753                       # FU busy when requested (Count)
system.cpu22.fuBusyRate                      0.002321                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu22.intInstQueueReads              211644187                       # Number of integer instruction queue reads (Count)
system.cpu22.intInstQueueWrites              13910275                       # Number of integer instruction queue writes (Count)
system.cpu22.intInstQueueWakeupAccesses      13892274                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu22.fpInstQueueReads                 5646888                       # Number of floating instruction queue reads (Count)
system.cpu22.fpInstQueueWrites                2688002                       # Number of floating instruction queue writes (Count)
system.cpu22.fpInstQueueWakeupAccesses        2687587                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu22.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu22.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu22.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu22.intAluAccesses                  13895677                       # Number of integer alu accesses (Count)
system.cpu22.fpAluAccesses                    2841650                       # Number of floating point alu accesses (Count)
system.cpu22.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu22.numInsts                        16698429                       # Number of executed instructions (Count)
system.cpu22.numLoadInsts                     1879341                       # Number of load instructions executed (Count)
system.cpu22.numSquashedInsts                     287                       # Number of squashed instructions skipped in execute (Count)
system.cpu22.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu22.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu22.numRefs                          2504859                       # Number of memory reference insts executed (Count)
system.cpu22.numBranches                      2220863                       # Number of branches executed (Count)
system.cpu22.numStoreInsts                     625518                       # Number of stores executed (Count)
system.cpu22.numRate                         0.090804                       # Inst execution rate ((Count/Cycle))
system.cpu22.timesIdled                            88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu22.idleCycles                         39583                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu22.quiesceCycles                    1567943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu22.committedInsts                   9574423                       # Number of Instructions Simulated (Count)
system.cpu22.committedOps                    16568239                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.cpi                            19.206838                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu22.totalCpi                       19.206838                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu22.ipc                             0.052065                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu22.totalIpc                        0.052065                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu22.intRegfileReads                 15868661                       # Number of integer regfile reads (Count)
system.cpu22.intRegfileWrites                 8440545                       # Number of integer regfile writes (Count)
system.cpu22.fpRegfileReads                   3187542                       # Number of floating regfile reads (Count)
system.cpu22.fpRegfileWrites                  2093824                       # Number of floating regfile writes (Count)
system.cpu22.ccRegfileReads                  11103190                       # number of cc regfile reads (Count)
system.cpu22.ccRegfileWrites                  6924273                       # number of cc regfile writes (Count)
system.cpu22.miscRegfileReads                 7197530                       # number of misc regfile reads (Count)
system.cpu22.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu22.MemDepUnit__0.insertedLoads      1761731                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.insertedStores       625780                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.conflictingLoads        31834                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__0.conflictingStores        31497                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.branchPred.lookups               2222468                       # Number of BP lookups (Count)
system.cpu22.branchPred.condPredicted         2221517                       # Number of conditional branches predicted (Count)
system.cpu22.branchPred.condIncorrect             187                       # Number of conditional branches incorrect (Count)
system.cpu22.branchPred.BTBLookups            1242309                       # Number of BTB lookups (Count)
system.cpu22.branchPred.BTBHits               1242237                       # Number of BTB hits (Count)
system.cpu22.branchPred.BTBHitRatio          0.999942                       # BTB Hit Ratio (Ratio)
system.cpu22.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu22.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu22.branchPred.indirectLookups           305                       # Number of indirect predictor lookups. (Count)
system.cpu22.branchPred.indirectHits               38                       # Number of indirect target hits. (Count)
system.cpu22.branchPred.indirectMisses            267                       # Number of indirect misses. (Count)
system.cpu22.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu22.commit.commitSquashedInsts         13310                       # The number of squashed insts skipped by commit (Count)
system.cpu22.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu22.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu22.commit.numCommittedDist::samples    183853020                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::mean     0.090117                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::stdev     0.726880                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::0     180454664     98.15%     98.15% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::1        576804      0.31%     98.47% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::2        123617      0.07%     98.53% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::3        201399      0.11%     98.64% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::4        209224      0.11%     98.76% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::5        969244      0.53%     99.28% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::6         64338      0.03%     99.32% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::7        958980      0.52%     99.84% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::8        294750      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::total    183853020                       # Number of insts commited each cycle (Count)
system.cpu22.commit.instsCommitted            9574423                       # Number of instructions committed (Count)
system.cpu22.commit.opsCommitted             16568239                       # Number of ops (including micro ops) committed (Count)
system.cpu22.commit.memRefs                   2385525                       # Number of memory references committed (Count)
system.cpu22.commit.loads                     1760163                       # Number of loads committed (Count)
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu22.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu22.commit.branches                  2219378                       # Number of branches committed (Count)
system.cpu22.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu22.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu22.commit.integer                  14277477                       # Number of committed integer instructions. (Count)
system.cpu22.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu22.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntAlu     13369948     80.70%     80.70% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntMult           18      0.00%     80.70% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntDiv          198      0.00%     80.70% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatAdd       281260      1.70%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCmp            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCvt            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMult            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatDiv            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMisc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatSqrt            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAdd            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAlu            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCmp            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCvt            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMisc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMult            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShift            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdDiv            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSqrt            0      0.00%     82.40% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAdd       281250      1.70%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMult       250000      1.51%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAes            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAesMix            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemRead       978895      5.91%     91.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemWrite        31604      0.19%     91.70% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemRead       781268      4.72%     96.42% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemWrite       593758      3.58%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::total     16568239                       # Class of committed instruction (Count)
system.cpu22.commit.commitEligibleSamples       294750                       # number cycles where commit BW limit reached (Cycle)
system.cpu22.dcache.demandHits::cpu22.data      1630621                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.demandHits::total         1630621                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.overallHits::cpu22.data      1630621                       # number of overall hits (Count)
system.cpu22.dcache.overallHits::total        1630621                       # number of overall hits (Count)
system.cpu22.dcache.demandMisses::cpu22.data       756087                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.demandMisses::total        756087                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.overallMisses::cpu22.data       756087                       # number of overall misses (Count)
system.cpu22.dcache.overallMisses::total       756087                       # number of overall misses (Count)
system.cpu22.dcache.demandMissLatency::cpu22.data 248772309218                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.demandMissLatency::total 248772309218                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::cpu22.data 248772309218                       # number of overall miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::total 248772309218                       # number of overall miss ticks (Tick)
system.cpu22.dcache.demandAccesses::cpu22.data      2386708                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.demandAccesses::total      2386708                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::cpu22.data      2386708                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::total      2386708                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.demandMissRate::cpu22.data     0.316791                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.demandMissRate::total     0.316791                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.overallMissRate::cpu22.data     0.316791                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.overallMissRate::total     0.316791                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMissLatency::cpu22.data 329026.036975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.demandAvgMissLatency::total 329026.036975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::cpu22.data 329026.036975                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::total 329026.036975                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.blockedCycles::no_mshrs     31011988                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCycles::no_targets         8948                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCauses::no_mshrs        50643                       # number of times access was blocked (Count)
system.cpu22.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu22.dcache.avgBlocked::no_mshrs   612.364749                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.avgBlocked::no_targets   344.153846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu22.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu22.dcache.demandMshrHits::cpu22.data       583874                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.demandMshrHits::total       583874                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::cpu22.data       583874                       # number of overall MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::total       583874                       # number of overall MSHR hits (Count)
system.cpu22.dcache.demandMshrMisses::cpu22.data       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.demandMshrMisses::total       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::cpu22.data       172213                       # number of overall MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::total       172213                       # number of overall MSHR misses (Count)
system.cpu22.dcache.demandMshrMissLatency::cpu22.data 111247504968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissLatency::total 111247504968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::cpu22.data 111247504968                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::total 111247504968                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissRate::cpu22.data     0.072155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.demandMshrMissRate::total     0.072155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::cpu22.data     0.072155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::total     0.072155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMshrMissLatency::cpu22.data 645987.846260                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.demandAvgMshrMissLatency::total 645987.846260                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::cpu22.data 645987.846260                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::total 645987.846260                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.replacements               171085                       # number of replacements (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::cpu22.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::cpu22.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.missLatency::cpu22.data      6961000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.missLatency::total      6961000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.accesses::cpu22.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.missRate::cpu22.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::cpu22.data 165738.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::total 165738.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::cpu22.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::cpu22.data     14001251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::total     14001251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::cpu22.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu22.data 333363.119048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::total 333363.119048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWWriteReq.hits::cpu22.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::cpu22.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.hits::cpu22.data      1079550                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.hits::total       1079550                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.misses::cpu22.data       681839                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.misses::total       681839                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.missLatency::cpu22.data 211104550250                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.missLatency::total 211104550250                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.accesses::cpu22.data      1761389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.accesses::total      1761389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.missRate::cpu22.data     0.387103                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.missRate::total     0.387103                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMissLatency::cpu22.data 309610.553591                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMissLatency::total 309610.553591                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.mshrHits::cpu22.data       583874                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrHits::total       583874                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrMisses::cpu22.data        97965                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMisses::total        97965                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMissLatency::cpu22.data  73616870000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissLatency::total  73616870000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissRate::cpu22.data     0.055618                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.mshrMissRate::total     0.055618                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMshrMissLatency::cpu22.data 751460.929924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMshrMissLatency::total 751460.929924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.hits::cpu22.data       551071                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.hits::total       551071                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.misses::cpu22.data        74248                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.misses::total        74248                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.missLatency::cpu22.data  37667758968                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.missLatency::total  37667758968                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.accesses::cpu22.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.missRate::cpu22.data     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.missRate::total     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMissLatency::cpu22.data 507323.550372                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMissLatency::total 507323.550372                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.mshrMisses::cpu22.data        74248                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMisses::total        74248                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMissLatency::cpu22.data  37630634968                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissLatency::total  37630634968                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissRate::cpu22.data     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.mshrMissRate::total     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMshrMissLatency::cpu22.data 506823.550372                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMshrMissLatency::total 506823.550372                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dcache.tags.tagsInUse        1013.981092                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dcache.tags.totalRefs            1802921                       # Total number of references to valid blocks. (Count)
system.cpu22.dcache.tags.sampledRefs           172252                       # Sample count of references to valid blocks. (Count)
system.cpu22.dcache.tags.avgRefs            10.466764                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dcache.tags.warmupTick         392072000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dcache.tags.occupancies::cpu22.data  1013.981092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.dcache.tags.avgOccs::cpu22.data     0.990216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.avgOccs::total      0.990216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu22.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu22.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.dcache.tags.tagAccesses          4945840                       # Number of tag accesses (Count)
system.cpu22.dcache.tags.dataAccesses         4945840                       # Number of data accesses (Count)
system.cpu22.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.decode.idleCycles                 201264                       # Number of cycles decode is idle (Cycle)
system.cpu22.decode.blockedCycles           181066080                       # Number of cycles decode is blocked (Cycle)
system.cpu22.decode.runCycles                 2220786                       # Number of cycles decode is running (Cycle)
system.cpu22.decode.unblockCycles              366505                       # Number of cycles decode is unblocking (Cycle)
system.cpu22.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu22.decode.branchResolved            1242007                       # Number of times decode resolved a branch (Count)
system.cpu22.decode.branchMispred                  42                       # Number of times decode detected a branch misprediction (Count)
system.cpu22.decode.decodedInsts             16584619                       # Number of instructions handled by decode (Count)
system.cpu22.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu22.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.fetch.icacheStallCycles           382260                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu22.fetch.insts                      9585238                       # Number of instructions fetch has processed (Count)
system.cpu22.fetch.branches                   2222468                       # Number of branches that fetch encountered (Count)
system.cpu22.fetch.predictedBranches          1242478                       # Number of branches that fetch has predicted taken (Count)
system.cpu22.fetch.cycles                   183472254                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu22.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu22.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu22.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu22.fetch.cacheLines                  376109                       # Number of cache lines fetched (Count)
system.cpu22.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu22.fetch.nisnDist::samples        183854807                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::mean            0.090226                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::stdev           0.774173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::0              180957519     98.42%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::1                 223591      0.12%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::2                  66813      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::3                  70074      0.04%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::4                1004051      0.55%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::5                  32550      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::6                  34159      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::7                  91209      0.05%     99.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::8                1374841      0.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::total          183854807                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.branchRate                0.012086                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetch.rate                      0.052124                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.icache.demandHits::cpu22.inst       376023                       # number of demand (read+write) hits (Count)
system.cpu22.icache.demandHits::total          376023                       # number of demand (read+write) hits (Count)
system.cpu22.icache.overallHits::cpu22.inst       376023                       # number of overall hits (Count)
system.cpu22.icache.overallHits::total         376023                       # number of overall hits (Count)
system.cpu22.icache.demandMisses::cpu22.inst           86                       # number of demand (read+write) misses (Count)
system.cpu22.icache.demandMisses::total            86                       # number of demand (read+write) misses (Count)
system.cpu22.icache.overallMisses::cpu22.inst           86                       # number of overall misses (Count)
system.cpu22.icache.overallMisses::total           86                       # number of overall misses (Count)
system.cpu22.icache.demandMissLatency::cpu22.inst     17663000                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.demandMissLatency::total     17663000                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.overallMissLatency::cpu22.inst     17663000                       # number of overall miss ticks (Tick)
system.cpu22.icache.overallMissLatency::total     17663000                       # number of overall miss ticks (Tick)
system.cpu22.icache.demandAccesses::cpu22.inst       376109                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.demandAccesses::total       376109                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::cpu22.inst       376109                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::total       376109                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.demandMissRate::cpu22.inst     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.demandMissRate::total     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.overallMissRate::cpu22.inst     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.overallMissRate::total     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.demandAvgMissLatency::cpu22.inst 205383.720930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.demandAvgMissLatency::total 205383.720930                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::cpu22.inst 205383.720930                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::total 205383.720930                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.demandMshrHits::cpu22.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.overallMshrHits::cpu22.inst           20                       # number of overall MSHR hits (Count)
system.cpu22.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu22.icache.demandMshrMisses::cpu22.inst           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.demandMshrMisses::total           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::cpu22.inst           66                       # number of overall MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::total           66                       # number of overall MSHR misses (Count)
system.cpu22.icache.demandMshrMissLatency::cpu22.inst     14316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissLatency::total     14316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::cpu22.inst     14316000                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::total     14316000                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissRate::cpu22.inst     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.demandMshrMissRate::total     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::cpu22.inst     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::total     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.demandAvgMshrMissLatency::cpu22.inst 216909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.demandAvgMshrMissLatency::total 216909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::cpu22.inst 216909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::total 216909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.replacements                    0                       # number of replacements (Count)
system.cpu22.icache.ReadReq.hits::cpu22.inst       376023                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.hits::total        376023                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.misses::cpu22.inst           86                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.missLatency::cpu22.inst     17663000                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.missLatency::total     17663000                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.accesses::cpu22.inst       376109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.accesses::total       376109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.missRate::cpu22.inst     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.missRate::total     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMissLatency::cpu22.inst 205383.720930                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMissLatency::total 205383.720930                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.mshrHits::cpu22.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrMisses::cpu22.inst           66                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMisses::total           66                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMissLatency::cpu22.inst     14316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissLatency::total     14316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissRate::cpu22.inst     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.mshrMissRate::total     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMshrMissLatency::cpu22.inst 216909.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMshrMissLatency::total 216909.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.icache.tags.tagsInUse          56.952866                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.icache.tags.totalRefs             376089                       # Total number of references to valid blocks. (Count)
system.cpu22.icache.tags.sampledRefs               66                       # Sample count of references to valid blocks. (Count)
system.cpu22.icache.tags.avgRefs          5698.318182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.icache.tags.warmupTick         392053000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.icache.tags.occupancies::cpu22.inst    56.952866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.icache.tags.avgOccs::cpu22.inst     0.111236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.avgOccs::total      0.111236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu22.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu22.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.icache.tags.tagAccesses           752284                       # Number of tag accesses (Count)
system.cpu22.icache.tags.dataAccesses          752284                       # Number of data accesses (Count)
system.cpu22.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu22.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu22.iew.blockCycles                   250516                       # Number of cycles IEW is blocking (Cycle)
system.cpu22.iew.unblockCycles               46907277                       # Number of cycles IEW is unblocking (Cycle)
system.cpu22.iew.dispatchedInsts             16583290                       # Number of instructions dispatched to IQ (Count)
system.cpu22.iew.dispSquashedInsts                 25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu22.iew.dispLoadInsts                1761731                       # Number of dispatched load instructions (Count)
system.cpu22.iew.dispStoreInsts                625780                       # Number of dispatched store instructions (Count)
system.cpu22.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu22.iew.iqFullEvents                     350                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu22.iew.lsqFullEvents               46873421                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu22.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu22.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu22.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu22.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu22.iew.instsToCommit               16579954                       # Cumulative count of insts sent to commit (Count)
system.cpu22.iew.writebackCount              16579861                       # Cumulative count of insts written-back (Count)
system.cpu22.iew.producerInst                12151368                       # Number of instructions producing a value (Count)
system.cpu22.iew.consumerInst                16819046                       # Number of instructions consuming a value (Count)
system.cpu22.iew.wbRate                      0.090160                       # Insts written-back per cycle ((Count/Cycle))
system.cpu22.iew.wbFanout                    0.722477                       # Average fanout of values written-back ((Count/Count))
system.cpu22.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu22.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.lsq0.forwLoads                        36                       # Number of loads that had data forwarded from stores (Count)
system.cpu22.lsq0.squashedLoads                  1560                       # Number of loads squashed (Count)
system.cpu22.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu22.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu22.lsq0.squashedStores                  418                       # Number of stores squashed (Count)
system.cpu22.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu22.lsq0.blockedByCache                80512                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu22.lsq0.loadToUse::samples          1760163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::mean          519.631386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::stdev         957.874184                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::0-9              1061567     60.31%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::10-19               3922      0.22%     60.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::20-29               4547      0.26%     60.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::30-39               5499      0.31%     61.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::40-49               5630      0.32%     61.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::50-59               5563      0.32%     61.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::60-69               5984      0.34%     62.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::70-79               6271      0.36%     62.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::80-89               5956      0.34%     62.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::90-99               5821      0.33%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::100-109             6253      0.36%     63.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::110-119             5529      0.31%     63.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::120-129             5194      0.30%     64.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::130-139             5017      0.29%     64.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::140-149             4816      0.27%     64.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::150-159             4350      0.25%     64.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::160-169             4124      0.23%     65.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::170-179             4072      0.23%     65.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::180-189             3779      0.21%     65.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::190-199             3374      0.19%     65.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::200-209             3525      0.20%     65.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::210-219             3526      0.20%     66.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::220-229             3540      0.20%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::230-239             3523      0.20%     66.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::240-249             3337      0.19%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::250-259             3306      0.19%     66.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::260-269             3399      0.19%     67.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::270-279             3371      0.19%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::280-289             3173      0.18%     67.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::290-299             3010      0.17%     67.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::overflows         569185     32.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::max_value          10842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::total            1760163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.mmu.dtb.rdAccesses               1761491                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                625518                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                376121                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::mean  11171757250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::min_value  11171757250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::max_value  11171757250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::ON  46365583250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::CLK_GATED  11171757250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu22.rename.idleCycles                 339273                       # Number of cycles rename is idle (Cycle)
system.cpu22.rename.blockCycles              53414539                       # Number of cycles rename is blocking (Cycle)
system.cpu22.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu22.rename.runCycles                 2426746                       # Number of cycles rename is running (Cycle)
system.cpu22.rename.unblockCycles           127673786                       # Number of cycles rename is unblocking (Cycle)
system.cpu22.rename.renamedInsts             16584052                       # Number of instructions processed by rename (Count)
system.cpu22.rename.ROBFullEvents               66625                       # Number of times rename has blocked due to ROB full (Count)
system.cpu22.rename.IQFullEvents              4292946                       # Number of times rename has blocked due to IQ full (Count)
system.cpu22.rename.LQFullEvents                 3286                       # Number of times rename has blocked due to LQ full (Count)
system.cpu22.rename.SQFullEvents            127468122                       # Number of times rename has blocked due to SQ full (Count)
system.cpu22.rename.renamedOperands          30072652                       # Number of destination operands rename has renamed (Count)
system.cpu22.rename.lookups                  55623841                       # Number of register rename lookups that rename has made (Count)
system.cpu22.rename.intLookups               15638782                       # Number of integer rename lookups (Count)
system.cpu22.rename.fpLookups                 3187859                       # Number of floating rename lookups (Count)
system.cpu22.rename.committedMaps            30045437                       # Number of HB maps that are committed (Count)
system.cpu22.rename.undoneMaps                  27086                       # Number of HB maps that are undone due to squashing (Count)
system.cpu22.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu22.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu22.rename.skidInsts                 2133909                       # count of insts added to the skid buffer (Count)
system.cpu22.rob.reads                      200139533                       # The number of ROB reads (Count)
system.cpu22.rob.writes                      33165073                       # The number of ROB writes (Count)
system.cpu22.thread_0.numInsts                9574423                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                 16568239                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                      183887962                       # Number of cpu cycles simulated (Cycle)
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.instsAdded                      16488392                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu23.nonSpecInstsAdded                    190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu23.instsIssued                     16603204                       # Number of instructions issued (Count)
system.cpu23.squashedInstsIssued                   76                       # Number of squashed instructions issued (Count)
system.cpu23.squashedInstsExamined              15386                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu23.squashedOperandsExamined           16795                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu23.squashedNonSpecRemoved                61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu23.numIssuedDist::samples         183851995                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::mean             0.090307                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::stdev            0.680577                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::0               179607518     97.69%     97.69% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::1                  954757      0.52%     98.21% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::2                  680808      0.37%     98.58% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::3                  294806      0.16%     98.74% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::4                  197061      0.11%     98.85% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::5                 1050353      0.57%     99.42% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::6                  106292      0.06%     99.48% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::7                  958548      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::8                    1852      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::total           183851995                       # Number of insts issued each cycle (Count)
system.cpu23.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntAlu                  2130      5.27%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntMult                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntDiv                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatAdd                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCmp                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCvt                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMult                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMultAcc               0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatDiv                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMisc                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatSqrt                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAdd                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAddAcc                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAlu                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCmp                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCvt                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMisc                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMult                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMultAcc                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShift                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShiftAcc               0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdDiv                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSqrt                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAdd           15177     37.53%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAlu               0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCmp               0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCvt               0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatDiv               0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMisc              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMult              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMultAcc            0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatSqrt              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAdd              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAlu              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceCmp              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAes                    0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAesMix                 0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash               0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash2              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash             0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash2            0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma2              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma3              0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdPredAlu                0      0.00%     42.80% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemRead                  155      0.38%     43.18% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemWrite                  30      0.07%     43.25% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemRead            8613     21.30%     64.55% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemWrite          14335     35.45%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statIssuedInstType_0::No_OpClass          144      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntAlu     13293805     80.07%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntMult           18      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntDiv          204      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatAdd       281301      1.69%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCmp            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCvt            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMult            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatDiv            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMisc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatSqrt            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAdd            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAlu            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCmp            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCvt            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMisc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMult            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShift            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdDiv            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSqrt            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAdd       281250      1.69%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMult       250000      1.51%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAes            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAesMix            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemRead       972539      5.86%     90.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemWrite        31765      0.19%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemRead       898415      5.41%     96.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemWrite       593763      3.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::total     16603204                       # Number of instructions issued per FU type, per thread (Count)
system.cpu23.issueRate                       0.090290                       # Inst issue rate ((Count/Cycle))
system.cpu23.fuBusy                             40440                       # FU busy when requested (Count)
system.cpu23.fuBusyRate                      0.002436                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu23.intInstQueueReads              211451284                       # Number of integer instruction queue reads (Count)
system.cpu23.intInstQueueWrites              13815813                       # Number of integer instruction queue writes (Count)
system.cpu23.intInstQueueWakeupAccesses      13797243                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu23.fpInstQueueReads                 5647635                       # Number of floating instruction queue reads (Count)
system.cpu23.fpInstQueueWrites                2688158                       # Number of floating instruction queue writes (Count)
system.cpu23.fpInstQueueWakeupAccesses        2687599                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu23.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu23.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu23.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu23.intAluAccesses                  13800620                       # Number of integer alu accesses (Count)
system.cpu23.fpAluAccesses                    2842880                       # Number of floating point alu accesses (Count)
system.cpu23.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu23.numInsts                        16602916                       # Number of executed instructions (Count)
system.cpu23.numLoadInsts                     1870910                       # Number of load instructions executed (Count)
system.cpu23.numSquashedInsts                     288                       # Number of squashed instructions skipped in execute (Count)
system.cpu23.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu23.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu23.numRefs                          2496414                       # Number of memory reference insts executed (Count)
system.cpu23.numBranches                      2204993                       # Number of branches executed (Count)
system.cpu23.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu23.numRate                         0.090288                       # Inst execution rate ((Count/Cycle))
system.cpu23.timesIdled                            90                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu23.idleCycles                         35967                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu23.quiesceCycles                    1576763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu23.committedInsts                   9518946                       # Number of Instructions Simulated (Count)
system.cpu23.committedOps                    16473129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.cpi                            19.318101                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu23.totalCpi                       19.318101                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu23.ipc                             0.051765                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu23.totalIpc                        0.051765                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu23.intRegfileReads                 15780444                       # Number of integer regfile reads (Count)
system.cpu23.intRegfileWrites                 8385198                       # Number of integer regfile writes (Count)
system.cpu23.fpRegfileReads                   3187554                       # Number of floating regfile reads (Count)
system.cpu23.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu23.ccRegfileReads                  11023836                       # number of cc regfile reads (Count)
system.cpu23.ccRegfileWrites                  6876657                       # number of cc regfile writes (Count)
system.cpu23.miscRegfileReads                 7157405                       # number of misc regfile reads (Count)
system.cpu23.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu23.MemDepUnit__0.insertedLoads      1753860                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.insertedStores       625813                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.conflictingLoads        31851                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__0.conflictingStores        31507                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.branchPred.lookups               2206678                       # Number of BP lookups (Count)
system.cpu23.branchPred.condPredicted         2205728                       # Number of conditional branches predicted (Count)
system.cpu23.branchPred.condIncorrect             185                       # Number of conditional branches incorrect (Count)
system.cpu23.branchPred.BTBLookups            1234419                       # Number of BTB lookups (Count)
system.cpu23.branchPred.BTBHits               1234349                       # Number of BTB hits (Count)
system.cpu23.branchPred.BTBHitRatio          0.999943                       # BTB Hit Ratio (Ratio)
system.cpu23.branchPred.RASUsed                   206                       # Number of times the RAS was used to get a target. (Count)
system.cpu23.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu23.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu23.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu23.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu23.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu23.commit.commitSquashedInsts         13713                       # The number of squashed insts skipped by commit (Count)
system.cpu23.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu23.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu23.commit.numCommittedDist::samples    183850157                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::mean     0.089601                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::stdev     0.725656                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::0     180487786     98.17%     98.17% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::1        567222      0.31%     98.48% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::2        113576      0.06%     98.54% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::3        190810      0.10%     98.65% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::4        209373      0.11%     98.76% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::5        965639      0.53%     99.28% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::6         64973      0.04%     99.32% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::7        955424      0.52%     99.84% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::8        295354      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::total    183850157                       # Number of insts commited each cycle (Count)
system.cpu23.commit.instsCommitted            9518946                       # Number of instructions committed (Count)
system.cpu23.commit.opsCommitted             16473129                       # Number of ops (including micro ops) committed (Count)
system.cpu23.commit.memRefs                   2377605                       # Number of memory references committed (Count)
system.cpu23.commit.loads                     1752239                       # Number of loads committed (Count)
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu23.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu23.commit.branches                  2203524                       # Number of branches committed (Count)
system.cpu23.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu23.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu23.commit.integer                  14190293                       # Number of committed integer instructions. (Count)
system.cpu23.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu23.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntAlu     13282759     80.63%     80.63% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntMult           18      0.00%     80.63% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntDiv          198      0.00%     80.63% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatAdd       281260      1.71%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCmp            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCvt            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMult            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatDiv            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMisc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatSqrt            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAdd            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAlu            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCmp            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCvt            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMisc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMult            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShift            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdDiv            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSqrt            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAdd       281250      1.71%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMult       250000      1.52%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAes            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAesMix            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.57% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemRead       970971      5.89%     91.46% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemWrite        31608      0.19%     91.65% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemRead       781268      4.74%     96.40% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemWrite       593758      3.60%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::total     16473129                       # Class of committed instruction (Count)
system.cpu23.commit.commitEligibleSamples       295354                       # number cycles where commit BW limit reached (Cycle)
system.cpu23.dcache.demandHits::cpu23.data      1612330                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.demandHits::total         1612330                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.overallHits::cpu23.data      1612330                       # number of overall hits (Count)
system.cpu23.dcache.overallHits::total        1612330                       # number of overall hits (Count)
system.cpu23.dcache.demandMisses::cpu23.data       766483                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.demandMisses::total        766483                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.overallMisses::cpu23.data       766483                       # number of overall misses (Count)
system.cpu23.dcache.overallMisses::total       766483                       # number of overall misses (Count)
system.cpu23.dcache.demandMissLatency::cpu23.data 258727060222                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.demandMissLatency::total 258727060222                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::cpu23.data 258727060222                       # number of overall miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::total 258727060222                       # number of overall miss ticks (Tick)
system.cpu23.dcache.demandAccesses::cpu23.data      2378813                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.demandAccesses::total      2378813                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::cpu23.data      2378813                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::total      2378813                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.demandMissRate::cpu23.data     0.322212                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.demandMissRate::total     0.322212                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.overallMissRate::cpu23.data     0.322212                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.overallMissRate::total     0.322212                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMissLatency::cpu23.data 337550.944016                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.demandAvgMissLatency::total 337550.944016                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::cpu23.data 337550.944016                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::total 337550.944016                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.blockedCycles::no_mshrs     35824526                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCycles::no_targets         4133                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCauses::no_mshrs        52569                       # number of times access was blocked (Count)
system.cpu23.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu23.dcache.avgBlocked::no_mshrs   681.476269                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.avgBlocked::no_targets   158.961538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu23.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu23.dcache.demandMshrHits::cpu23.data       594269                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.demandMshrHits::total       594269                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::cpu23.data       594269                       # number of overall MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::total       594269                       # number of overall MSHR hits (Count)
system.cpu23.dcache.demandMshrMisses::cpu23.data       172214                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.demandMshrMisses::total       172214                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::cpu23.data       172214                       # number of overall MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::total       172214                       # number of overall MSHR misses (Count)
system.cpu23.dcache.demandMshrMissLatency::cpu23.data 112720291972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissLatency::total 112720291972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::cpu23.data 112720291972                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::total 112720291972                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissRate::cpu23.data     0.072395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.demandMshrMissRate::total     0.072395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::cpu23.data     0.072395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::total     0.072395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMshrMissLatency::cpu23.data 654536.169951                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.demandAvgMshrMissLatency::total 654536.169951                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::cpu23.data 654536.169951                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::total 654536.169951                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.replacements               171083                       # number of replacements (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::cpu23.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::cpu23.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.missLatency::cpu23.data      6060750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.missLatency::total      6060750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.accesses::cpu23.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.missRate::cpu23.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::cpu23.data 144303.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::total 144303.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::cpu23.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::cpu23.data     12520005                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::total     12520005                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::cpu23.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu23.data 298095.357143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::total 298095.357143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWWriteReq.hits::cpu23.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::cpu23.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.hits::cpu23.data      1061258                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.hits::total       1061258                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.misses::cpu23.data       692232                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.misses::total       692232                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.missLatency::cpu23.data 220728827250                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.missLatency::total 220728827250                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.accesses::cpu23.data      1753490                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.accesses::total      1753490                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.missRate::cpu23.data     0.394774                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.missRate::total     0.394774                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMissLatency::cpu23.data 318865.390866                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMissLatency::total 318865.390866                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.mshrHits::cpu23.data       594269                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrHits::total       594269                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrMisses::cpu23.data        97963                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMisses::total        97963                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMissLatency::cpu23.data  74759184500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissLatency::total  74759184500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissRate::cpu23.data     0.055867                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.mshrMissRate::total     0.055867                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMshrMissLatency::cpu23.data 763136.944561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMshrMissLatency::total 763136.944561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.hits::cpu23.data       551072                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.hits::total       551072                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.misses::cpu23.data        74251                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.misses::total        74251                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.missLatency::cpu23.data  37998232972                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.missLatency::total  37998232972                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.accesses::cpu23.data       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.accesses::total       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.missRate::cpu23.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMissLatency::cpu23.data 511753.821120                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMissLatency::total 511753.821120                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.mshrMisses::cpu23.data        74251                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMisses::total        74251                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMissLatency::cpu23.data  37961107472                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissLatency::total  37961107472                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissRate::cpu23.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMshrMissLatency::cpu23.data 511253.821120                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMshrMissLatency::total 511253.821120                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dcache.tags.tagsInUse        1013.771144                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dcache.tags.totalRefs            1784632                       # Total number of references to valid blocks. (Count)
system.cpu23.dcache.tags.sampledRefs           172251                       # Sample count of references to valid blocks. (Count)
system.cpu23.dcache.tags.avgRefs            10.360648                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dcache.tags.warmupTick         394277000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dcache.tags.occupancies::cpu23.data  1013.771144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.dcache.tags.avgOccs::cpu23.data     0.990011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.avgOccs::total      0.990011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu23.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu23.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.dcache.tags.tagAccesses          4930049                       # Number of tag accesses (Count)
system.cpu23.dcache.tags.dataAccesses         4930049                       # Number of data accesses (Count)
system.cpu23.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.decode.idleCycles                 200868                       # Number of cycles decode is idle (Cycle)
system.cpu23.decode.blockedCycles           181084086                       # Number of cycles decode is blocked (Cycle)
system.cpu23.decode.runCycles                 2191453                       # Number of cycles decode is running (Cycle)
system.cpu23.decode.unblockCycles              375414                       # Number of cycles decode is unblocking (Cycle)
system.cpu23.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu23.decode.branchResolved            1234111                       # Number of times decode resolved a branch (Count)
system.cpu23.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu23.decode.decodedInsts             16490082                       # Number of instructions handled by decode (Count)
system.cpu23.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu23.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.fetch.icacheStallCycles           372910                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu23.fetch.insts                      9530120                       # Number of instructions fetch has processed (Count)
system.cpu23.fetch.branches                   2206678                       # Number of branches that fetch encountered (Count)
system.cpu23.fetch.predictedBranches          1234591                       # Number of branches that fetch has predicted taken (Count)
system.cpu23.fetch.cycles                   183478792                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu23.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu23.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu23.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu23.fetch.cacheLines                  366830                       # Number of cache lines fetched (Count)
system.cpu23.fetch.icacheSquashes                  60                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu23.fetch.nisnDist::samples        183851995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::mean            0.089714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::stdev           0.770369                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::0              180975600     98.44%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::1                 191355      0.10%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::2                  80230      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::3                  68923      0.04%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::4                1009996      0.55%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::5                  36497      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::6                  48136      0.03%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::7                 105877      0.06%     99.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::8                1335381      0.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::total          183851995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.branchRate                0.012000                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetch.rate                      0.051826                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.icache.demandHits::cpu23.inst       366749                       # number of demand (read+write) hits (Count)
system.cpu23.icache.demandHits::total          366749                       # number of demand (read+write) hits (Count)
system.cpu23.icache.overallHits::cpu23.inst       366749                       # number of overall hits (Count)
system.cpu23.icache.overallHits::total         366749                       # number of overall hits (Count)
system.cpu23.icache.demandMisses::cpu23.inst           81                       # number of demand (read+write) misses (Count)
system.cpu23.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu23.icache.overallMisses::cpu23.inst           81                       # number of overall misses (Count)
system.cpu23.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu23.icache.demandMissLatency::cpu23.inst     16201000                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.demandMissLatency::total     16201000                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.overallMissLatency::cpu23.inst     16201000                       # number of overall miss ticks (Tick)
system.cpu23.icache.overallMissLatency::total     16201000                       # number of overall miss ticks (Tick)
system.cpu23.icache.demandAccesses::cpu23.inst       366830                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.demandAccesses::total       366830                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::cpu23.inst       366830                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::total       366830                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.demandMissRate::cpu23.inst     0.000221                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.demandMissRate::total     0.000221                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.overallMissRate::cpu23.inst     0.000221                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.overallMissRate::total     0.000221                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.demandAvgMissLatency::cpu23.inst 200012.345679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.demandAvgMissLatency::total 200012.345679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::cpu23.inst 200012.345679                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::total 200012.345679                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.demandMshrHits::cpu23.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.overallMshrHits::cpu23.inst           18                       # number of overall MSHR hits (Count)
system.cpu23.icache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu23.icache.demandMshrMisses::cpu23.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::cpu23.inst           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.demandMshrMissLatency::cpu23.inst     12720500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissLatency::total     12720500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::cpu23.inst     12720500                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::total     12720500                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissRate::cpu23.inst     0.000172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.demandMshrMissRate::total     0.000172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::cpu23.inst     0.000172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::total     0.000172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.demandAvgMshrMissLatency::cpu23.inst 201912.698413                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.demandAvgMshrMissLatency::total 201912.698413                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::cpu23.inst 201912.698413                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::total 201912.698413                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.replacements                    0                       # number of replacements (Count)
system.cpu23.icache.ReadReq.hits::cpu23.inst       366749                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.hits::total        366749                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.misses::cpu23.inst           81                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.missLatency::cpu23.inst     16201000                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.missLatency::total     16201000                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.accesses::cpu23.inst       366830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.accesses::total       366830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.missRate::cpu23.inst     0.000221                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.missRate::total     0.000221                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMissLatency::cpu23.inst 200012.345679                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMissLatency::total 200012.345679                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.mshrHits::cpu23.inst           18                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrMisses::cpu23.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMissLatency::cpu23.inst     12720500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissLatency::total     12720500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissRate::cpu23.inst     0.000172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.mshrMissRate::total     0.000172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMshrMissLatency::cpu23.inst 201912.698413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMshrMissLatency::total 201912.698413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.icache.tags.tagsInUse          57.208770                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.icache.tags.totalRefs             366812                       # Total number of references to valid blocks. (Count)
system.cpu23.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu23.icache.tags.avgRefs          5822.412698                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.icache.tags.warmupTick         394258000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.icache.tags.occupancies::cpu23.inst    57.208770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.icache.tags.avgOccs::cpu23.inst     0.111736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.avgOccs::total      0.111736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu23.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu23.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.icache.tags.tagAccesses           733723                       # Number of tag accesses (Count)
system.cpu23.icache.tags.dataAccesses          733723                       # Number of data accesses (Count)
system.cpu23.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu23.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu23.iew.blockCycles                   240897                       # Number of cycles IEW is blocking (Cycle)
system.cpu23.iew.unblockCycles               40189836                       # Number of cycles IEW is unblocking (Cycle)
system.cpu23.iew.dispatchedInsts             16488582                       # Number of instructions dispatched to IQ (Count)
system.cpu23.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu23.iew.dispLoadInsts                1753860                       # Number of dispatched load instructions (Count)
system.cpu23.iew.dispStoreInsts                625813                       # Number of dispatched store instructions (Count)
system.cpu23.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu23.iew.iqFullEvents                     431                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu23.iew.lsqFullEvents               40154901                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu23.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu23.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu23.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu23.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute (Count)
system.cpu23.iew.instsToCommit               16484940                       # Cumulative count of insts sent to commit (Count)
system.cpu23.iew.writebackCount              16484842                       # Cumulative count of insts written-back (Count)
system.cpu23.iew.producerInst                12081163                       # Number of instructions producing a value (Count)
system.cpu23.iew.consumerInst                16742904                       # Number of instructions consuming a value (Count)
system.cpu23.iew.wbRate                      0.089646                       # Insts written-back per cycle ((Count/Cycle))
system.cpu23.iew.wbFanout                    0.721569                       # Average fanout of values written-back ((Count/Count))
system.cpu23.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu23.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.lsq0.forwLoads                        38                       # Number of loads that had data forwarded from stores (Count)
system.cpu23.lsq0.squashedLoads                  1613                       # Number of loads squashed (Count)
system.cpu23.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu23.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu23.lsq0.squashedStores                  447                       # Number of stores squashed (Count)
system.cpu23.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu23.lsq0.blockedByCache                80479                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu23.lsq0.loadToUse::samples          1752239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::mean          543.600225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::stdev         986.845307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::0-9              1045537     59.67%     59.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::10-19               3918      0.22%     59.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::20-29               3927      0.22%     60.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::30-39               4742      0.27%     60.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::40-49               5153      0.29%     60.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::50-59               4977      0.28%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::60-69               5314      0.30%     61.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::70-79               5394      0.31%     61.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::80-89               5307      0.30%     61.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::90-99               5408      0.31%     62.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::100-109             5762      0.33%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::110-119             5535      0.32%     62.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::120-129             5085      0.29%     63.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::130-139             4985      0.28%     63.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::140-149             4649      0.27%     63.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::150-159             4007      0.23%     63.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::160-169             3859      0.22%     64.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::170-179             3558      0.20%     64.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::180-189             3553      0.20%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::190-199             3570      0.20%     64.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::200-209             4009      0.23%     64.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::210-219             3982      0.23%     65.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::220-229             3975      0.23%     65.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::230-239             4030      0.23%     65.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::240-249             3882      0.22%     65.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::250-259             3893      0.22%     66.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::260-269             3970      0.23%     66.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::270-279             4015      0.23%     66.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::280-289             3585      0.20%     66.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::290-299             3868      0.22%     66.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::overflows         578790     33.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::max_value          10334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::total            1752239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.mmu.dtb.rdAccesses               1753589                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                    1702                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                366842                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::mean  11171159250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::min_value  11171159250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::max_value  11171159250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::ON  46366181250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::CLK_GATED  11171159250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu23.rename.idleCycles                 342262                       # Number of cycles rename is idle (Cycle)
system.cpu23.rename.blockCycles              46697487                       # Number of cycles rename is blocking (Cycle)
system.cpu23.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu23.rename.runCycles                 2402359                       # Number of cycles rename is running (Cycle)
system.cpu23.rename.unblockCycles           134409422                       # Number of cycles rename is unblocking (Cycle)
system.cpu23.rename.renamedInsts             16489414                       # Number of instructions processed by rename (Count)
system.cpu23.rename.ROBFullEvents               78373                       # Number of times rename has blocked due to ROB full (Count)
system.cpu23.rename.IQFullEvents              4946244                       # Number of times rename has blocked due to IQ full (Count)
system.cpu23.rename.LQFullEvents                 1235                       # Number of times rename has blocked due to LQ full (Count)
system.cpu23.rename.SQFullEvents            134207312                       # Number of times rename has blocked due to SQ full (Count)
system.cpu23.rename.renamedOperands          29883139                       # Number of destination operands rename has renamed (Count)
system.cpu23.rename.lookups                  55292371                       # Number of register rename lookups that rename has made (Count)
system.cpu23.rename.intLookups               15552157                       # Number of integer rename lookups (Count)
system.cpu23.rename.fpLookups                 3187944                       # Number of floating rename lookups (Count)
system.cpu23.rename.committedMaps            29855208                       # Number of HB maps that are committed (Count)
system.cpu23.rename.undoneMaps                  27802                       # Number of HB maps that are undone due to squashing (Count)
system.cpu23.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu23.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu23.rename.skidInsts                 2143709                       # count of insts added to the skid buffer (Count)
system.cpu23.rob.reads                      200041346                       # The number of ROB reads (Count)
system.cpu23.rob.writes                      32975710                       # The number of ROB writes (Count)
system.cpu23.thread_0.numInsts                9518946                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                 16473129                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                      183880618                       # Number of cpu cycles simulated (Cycle)
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.instsAdded                      16575261                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu24.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu24.instsIssued                     16689322                       # Number of instructions issued (Count)
system.cpu24.squashedInstsIssued                   85                       # Number of squashed instructions issued (Count)
system.cpu24.squashedInstsExamined              14908                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu24.squashedOperandsExamined           14779                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu24.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu24.numIssuedDist::samples         183850441                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::mean             0.090777                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::stdev            0.682589                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::0               179609189     97.69%     97.69% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::1                  916714      0.50%     98.19% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::2                  697214      0.38%     98.57% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::3                  294424      0.16%     98.73% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::4                  215327      0.12%     98.85% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::5                 1034953      0.56%     99.41% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::6                  122860      0.07%     99.48% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::7                  956405      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::8                    3355      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::total           183850441                       # Number of insts issued each cycle (Count)
system.cpu24.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntAlu                  2167      5.47%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntMult                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntDiv                     0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatAdd                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCmp                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCvt                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMult                  0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMultAcc               0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatDiv                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMisc                  0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatSqrt                  0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAdd                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAddAcc                 0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAlu                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCmp                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCvt                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMisc                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMult                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMultAcc                0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShift                  0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShiftAcc               0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdDiv                    0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSqrt                   0      0.00%      5.47% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAdd           14861     37.49%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAlu               0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCmp               0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCvt               0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatDiv               0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMisc              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMult              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMultAcc            0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatSqrt              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAdd              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAlu              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceCmp              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAes                    0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAesMix                 0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash               0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash2              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash             0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash2            0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma2              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma3              0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdPredAlu                0      0.00%     42.96% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemRead                  182      0.46%     43.42% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemWrite                  34      0.09%     43.51% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemRead            8495     21.43%     64.94% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemWrite          13896     35.06%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statIssuedInstType_0::No_OpClass          149      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntAlu     13373761     80.13%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntMult           18      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntDiv          204      0.00%     80.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatAdd       281298      1.69%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCvt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMult            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatDiv            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMisc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatSqrt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAdd            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAlu            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCmp            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCvt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMisc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMult            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShift            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdDiv            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSqrt            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAdd       281250      1.69%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMult       250000      1.50%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAes            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAesMix            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemRead       979899      5.87%     90.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemWrite        31760      0.19%     91.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemRead       897223      5.38%     96.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemWrite       593760      3.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::total     16689322                       # Number of instructions issued per FU type, per thread (Count)
system.cpu24.issueRate                       0.090762                       # Inst issue rate ((Count/Cycle))
system.cpu24.fuBusy                             39635                       # FU busy when requested (Count)
system.cpu24.fuBusyRate                      0.002375                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu24.intInstQueueReads              211624441                       # Number of integer instruction queue reads (Count)
system.cpu24.intInstQueueWrites              13902241                       # Number of integer instruction queue writes (Count)
system.cpu24.intInstQueueWakeupAccesses      13884498                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu24.fpInstQueueReads                 5644364                       # Number of floating instruction queue reads (Count)
system.cpu24.fpInstQueueWrites                2688104                       # Number of floating instruction queue writes (Count)
system.cpu24.fpInstQueueWakeupAccesses        2687592                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu24.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu24.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu24.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu24.intAluAccesses                  13888002                       # Number of integer alu accesses (Count)
system.cpu24.fpAluAccesses                    2840806                       # Number of floating point alu accesses (Count)
system.cpu24.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu24.numInsts                        16689054                       # Number of executed instructions (Count)
system.cpu24.numLoadInsts                     1877084                       # Number of load instructions executed (Count)
system.cpu24.numSquashedInsts                     268                       # Number of squashed instructions skipped in execute (Count)
system.cpu24.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu24.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu24.numRefs                          2502582                       # Number of memory reference insts executed (Count)
system.cpu24.numBranches                      2219582                       # Number of branches executed (Count)
system.cpu24.numStoreInsts                     625498                       # Number of stores executed (Count)
system.cpu24.numRate                         0.090760                       # Inst execution rate ((Count/Cycle))
system.cpu24.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu24.idleCycles                         30177                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu24.quiesceCycles                    1584043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu24.committedInsts                   9569882                       # Number of Instructions Simulated (Count)
system.cpu24.committedOps                    16560461                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.cpi                            19.214513                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu24.totalCpi                       19.214513                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu24.ipc                             0.052044                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu24.totalIpc                        0.052044                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu24.intRegfileReads                 15858250                       # Number of integer regfile reads (Count)
system.cpu24.intRegfileWrites                 8435970                       # Number of integer regfile writes (Count)
system.cpu24.fpRegfileReads                   3187546                       # Number of floating regfile reads (Count)
system.cpu24.fpRegfileWrites                  2093833                       # Number of floating regfile writes (Count)
system.cpu24.ccRegfileReads                  11096833                       # number of cc regfile reads (Count)
system.cpu24.ccRegfileWrites                  6920471                       # number of cc regfile writes (Count)
system.cpu24.miscRegfileReads                 7192689                       # number of misc regfile reads (Count)
system.cpu24.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu24.MemDepUnit__0.insertedLoads      1761059                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.insertedStores       625763                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.branchPred.lookups               2221157                       # Number of BP lookups (Count)
system.cpu24.branchPred.condPredicted         2220214                       # Number of conditional branches predicted (Count)
system.cpu24.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu24.branchPred.BTBLookups            1241649                       # Number of BTB lookups (Count)
system.cpu24.branchPred.BTBHits               1241583                       # Number of BTB hits (Count)
system.cpu24.branchPred.BTBHitRatio          0.999947                       # BTB Hit Ratio (Ratio)
system.cpu24.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu24.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu24.branchPred.indirectLookups           314                       # Number of indirect predictor lookups. (Count)
system.cpu24.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu24.branchPred.indirectMisses            278                       # Number of indirect misses. (Count)
system.cpu24.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu24.commit.commitSquashedInsts         13234                       # The number of squashed insts skipped by commit (Count)
system.cpu24.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu24.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu24.commit.numCommittedDist::samples    183848684                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::mean     0.090077                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::stdev     0.725454                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::0     180425348     98.14%     98.14% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::1        594210      0.32%     98.46% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::2        126010      0.07%     98.53% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::3        214952      0.12%     98.65% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::4        217951      0.12%     98.77% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::5        961220      0.52%     99.29% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::6         64612      0.04%     99.32% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::7        951249      0.52%     99.84% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::8        293132      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::total    183848684                       # Number of insts commited each cycle (Count)
system.cpu24.commit.instsCommitted            9569882                       # Number of instructions committed (Count)
system.cpu24.commit.opsCommitted             16560461                       # Number of ops (including micro ops) committed (Count)
system.cpu24.commit.memRefs                   2384871                       # Number of memory references committed (Count)
system.cpu24.commit.loads                     1759513                       # Number of loads committed (Count)
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu24.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu24.commit.branches                  2218084                       # Number of branches committed (Count)
system.cpu24.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu24.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu24.commit.integer                  14270347                       # Number of committed integer instructions. (Count)
system.cpu24.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu24.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntAlu     13362823     80.69%     80.69% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntMult           18      0.00%     80.69% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntDiv          198      0.00%     80.69% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatAdd       281260      1.70%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCmp            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCvt            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMult            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatDiv            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMisc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatSqrt            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAdd            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAlu            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCmp            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCvt            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMisc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMult            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShift            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdDiv            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSqrt            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAdd       281250      1.70%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.09% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMult       250000      1.51%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAes            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAesMix            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.60% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemRead       978245      5.91%     91.51% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemWrite        31600      0.19%     91.70% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemRead       781268      4.72%     96.41% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemWrite       593758      3.59%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::total     16560461                       # Class of committed instruction (Count)
system.cpu24.commit.commitEligibleSamples       293132                       # number cycles where commit BW limit reached (Cycle)
system.cpu24.dcache.demandHits::cpu24.data      1634204                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.demandHits::total         1634204                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.overallHits::cpu24.data      1634204                       # number of overall hits (Count)
system.cpu24.dcache.overallHits::total        1634204                       # number of overall hits (Count)
system.cpu24.dcache.demandMisses::cpu24.data       751883                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.demandMisses::total        751883                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.overallMisses::cpu24.data       751883                       # number of overall misses (Count)
system.cpu24.dcache.overallMisses::total       751883                       # number of overall misses (Count)
system.cpu24.dcache.demandMissLatency::cpu24.data 250783960721                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.demandMissLatency::total 250783960721                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::cpu24.data 250783960721                       # number of overall miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::total 250783960721                       # number of overall miss ticks (Tick)
system.cpu24.dcache.demandAccesses::cpu24.data      2386087                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.demandAccesses::total      2386087                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::cpu24.data      2386087                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::total      2386087                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.demandMissRate::cpu24.data     0.315111                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.demandMissRate::total     0.315111                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.overallMissRate::cpu24.data     0.315111                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.overallMissRate::total     0.315111                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMissLatency::cpu24.data 333541.203513                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.demandAvgMissLatency::total 333541.203513                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::cpu24.data 333541.203513                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::total 333541.203513                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.blockedCycles::no_mshrs     34641975                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCycles::no_targets         5047                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCauses::no_mshrs        50715                       # number of times access was blocked (Count)
system.cpu24.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu24.dcache.avgBlocked::no_mshrs   683.071576                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.avgBlocked::no_targets   186.925926                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu24.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu24.dcache.demandMshrHits::cpu24.data       579649                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.demandMshrHits::total       579649                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::cpu24.data       579649                       # number of overall MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::total       579649                       # number of overall MSHR hits (Count)
system.cpu24.dcache.demandMshrMisses::cpu24.data       172234                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.demandMshrMisses::total       172234                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::cpu24.data       172234                       # number of overall MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::total       172234                       # number of overall MSHR misses (Count)
system.cpu24.dcache.demandMshrMissLatency::cpu24.data 111506080471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissLatency::total 111506080471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::cpu24.data 111506080471                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::total 111506080471                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissRate::cpu24.data     0.072183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.demandMshrMissRate::total     0.072183                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::cpu24.data     0.072183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::total     0.072183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMshrMissLatency::cpu24.data 647410.386283                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.demandAvgMshrMissLatency::total 647410.386283                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::cpu24.data 647410.386283                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::total 647410.386283                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.replacements               171082                       # number of replacements (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::cpu24.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::cpu24.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.missLatency::cpu24.data      5934750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.missLatency::total      5934750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.accesses::cpu24.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.missRate::cpu24.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::cpu24.data 141303.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::total 141303.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::cpu24.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::cpu24.data     12276006                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::total     12276006                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::cpu24.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu24.data 292285.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::total 292285.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWWriteReq.hits::cpu24.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::cpu24.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.hits::cpu24.data      1083155                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.hits::total       1083155                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.misses::cpu24.data       677617                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.misses::total       677617                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.missLatency::cpu24.data 212999477250                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.missLatency::total 212999477250                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.accesses::cpu24.data      1760772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.accesses::total      1760772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.missRate::cpu24.data     0.384841                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.missRate::total     0.384841                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMissLatency::cpu24.data 314336.088454                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMissLatency::total 314336.088454                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.mshrHits::cpu24.data       579649                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrHits::total       579649                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrMisses::cpu24.data        97968                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMisses::total        97968                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMissLatency::cpu24.data  73758730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissLatency::total  73758730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissRate::cpu24.data     0.055639                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.mshrMissRate::total     0.055639                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMshrMissLatency::cpu24.data 752885.942349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMshrMissLatency::total 752885.942349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.hits::cpu24.data       551049                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.misses::cpu24.data        74266                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.missLatency::cpu24.data  37784483471                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.missLatency::total  37784483471                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.accesses::cpu24.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.missRate::cpu24.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMissLatency::cpu24.data 508772.297835                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMissLatency::total 508772.297835                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.mshrMisses::cpu24.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMissLatency::cpu24.data  37747350471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissLatency::total  37747350471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissRate::cpu24.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMshrMissLatency::cpu24.data 508272.297835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMshrMissLatency::total 508272.297835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dcache.tags.tagsInUse        1013.994331                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dcache.tags.totalRefs            1806525                       # Total number of references to valid blocks. (Count)
system.cpu24.dcache.tags.sampledRefs           172255                       # Sample count of references to valid blocks. (Count)
system.cpu24.dcache.tags.avgRefs            10.487504                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dcache.tags.warmupTick         396097000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dcache.tags.occupancies::cpu24.data  1013.994331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.dcache.tags.avgOccs::cpu24.data     0.990229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.avgOccs::total      0.990229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu24.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu24.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.dcache.tags.tagAccesses          4944601                       # Number of tag accesses (Count)
system.cpu24.dcache.tags.dataAccesses         4944601                       # Number of data accesses (Count)
system.cpu24.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.decode.idleCycles                 222461                       # Number of cycles decode is idle (Cycle)
system.cpu24.decode.blockedCycles           181034875                       # Number of cycles decode is blocked (Cycle)
system.cpu24.decode.runCycles                 2217173                       # Number of cycles decode is running (Cycle)
system.cpu24.decode.unblockCycles              375770                       # Number of cycles decode is unblocking (Cycle)
system.cpu24.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu24.decode.branchResolved            1241359                       # Number of times decode resolved a branch (Count)
system.cpu24.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu24.decode.decodedInsts             16576763                       # Number of instructions handled by decode (Count)
system.cpu24.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu24.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.fetch.icacheStallCycles           397451                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu24.fetch.insts                      9580558                       # Number of instructions fetch has processed (Count)
system.cpu24.fetch.branches                   2221157                       # Number of branches that fetch encountered (Count)
system.cpu24.fetch.predictedBranches          1241817                       # Number of branches that fetch has predicted taken (Count)
system.cpu24.fetch.cycles                   183452710                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu24.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu24.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu24.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu24.fetch.cacheLines                  390091                       # Number of cache lines fetched (Count)
system.cpu24.fetch.icacheSquashes                  49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu24.fetch.nisnDist::samples        183850441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::mean            0.090185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::stdev           0.773318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::0              180948229     98.42%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::1                 220386      0.12%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::2                  73740      0.04%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::3                  76741      0.04%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::4                 998563      0.54%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::5                  33153      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::6                  36714      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::7                 101233      0.06%     99.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::8                1361682      0.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::total          183850441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.branchRate                0.012079                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetch.rate                      0.052102                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.icache.demandHits::cpu24.inst       390015                       # number of demand (read+write) hits (Count)
system.cpu24.icache.demandHits::total          390015                       # number of demand (read+write) hits (Count)
system.cpu24.icache.overallHits::cpu24.inst       390015                       # number of overall hits (Count)
system.cpu24.icache.overallHits::total         390015                       # number of overall hits (Count)
system.cpu24.icache.demandMisses::cpu24.inst           76                       # number of demand (read+write) misses (Count)
system.cpu24.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu24.icache.overallMisses::cpu24.inst           76                       # number of overall misses (Count)
system.cpu24.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu24.icache.demandMissLatency::cpu24.inst     14762500                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.demandMissLatency::total     14762500                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.overallMissLatency::cpu24.inst     14762500                       # number of overall miss ticks (Tick)
system.cpu24.icache.overallMissLatency::total     14762500                       # number of overall miss ticks (Tick)
system.cpu24.icache.demandAccesses::cpu24.inst       390091                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.demandAccesses::total       390091                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::cpu24.inst       390091                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::total       390091                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.demandMissRate::cpu24.inst     0.000195                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.demandMissRate::total     0.000195                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.overallMissRate::cpu24.inst     0.000195                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.overallMissRate::total     0.000195                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.demandAvgMissLatency::cpu24.inst 194243.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.demandAvgMissLatency::total 194243.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::cpu24.inst 194243.421053                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::total 194243.421053                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.demandMshrHits::cpu24.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.overallMshrHits::cpu24.inst           16                       # number of overall MSHR hits (Count)
system.cpu24.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu24.icache.demandMshrMisses::cpu24.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::cpu24.inst           60                       # number of overall MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu24.icache.demandMshrMissLatency::cpu24.inst     11362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissLatency::total     11362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::cpu24.inst     11362000                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::total     11362000                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissRate::cpu24.inst     0.000154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.demandMshrMissRate::total     0.000154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::cpu24.inst     0.000154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::total     0.000154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.demandAvgMshrMissLatency::cpu24.inst 189366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.demandAvgMshrMissLatency::total 189366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::cpu24.inst 189366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::total 189366.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.replacements                    0                       # number of replacements (Count)
system.cpu24.icache.ReadReq.hits::cpu24.inst       390015                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.hits::total        390015                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.misses::cpu24.inst           76                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.missLatency::cpu24.inst     14762500                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.missLatency::total     14762500                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.accesses::cpu24.inst       390091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.accesses::total       390091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.missRate::cpu24.inst     0.000195                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.missRate::total     0.000195                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMissLatency::cpu24.inst 194243.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMissLatency::total 194243.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.mshrHits::cpu24.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrMisses::cpu24.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMissLatency::cpu24.inst     11362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissLatency::total     11362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissRate::cpu24.inst     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.mshrMissRate::total     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMshrMissLatency::cpu24.inst 189366.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMshrMissLatency::total 189366.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.icache.tags.tagsInUse          55.189249                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.icache.tags.totalRefs             390075                       # Total number of references to valid blocks. (Count)
system.cpu24.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu24.icache.tags.avgRefs          6501.250000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.icache.tags.warmupTick         396078000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.icache.tags.occupancies::cpu24.inst    55.189249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.icache.tags.avgOccs::cpu24.inst     0.107792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.avgOccs::total      0.107792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu24.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu24.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.icache.tags.tagAccesses           780242                       # Number of tag accesses (Count)
system.cpu24.icache.tags.dataAccesses          780242                       # Number of data accesses (Count)
system.cpu24.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu24.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu24.iew.blockCycles                   282311                       # Number of cycles IEW is blocking (Cycle)
system.cpu24.iew.unblockCycles               48438030                       # Number of cycles IEW is unblocking (Cycle)
system.cpu24.iew.dispatchedInsts             16575436                       # Number of instructions dispatched to IQ (Count)
system.cpu24.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu24.iew.dispLoadInsts                1761059                       # Number of dispatched load instructions (Count)
system.cpu24.iew.dispStoreInsts                625763                       # Number of dispatched store instructions (Count)
system.cpu24.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu24.iew.iqFullEvents                     606                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu24.iew.lsqFullEvents               48405778                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu24.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu24.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu24.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu24.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu24.iew.instsToCommit               16572179                       # Cumulative count of insts sent to commit (Count)
system.cpu24.iew.writebackCount              16572090                       # Cumulative count of insts written-back (Count)
system.cpu24.iew.producerInst                12142809                       # Number of instructions producing a value (Count)
system.cpu24.iew.consumerInst                16816471                       # Number of instructions consuming a value (Count)
system.cpu24.iew.wbRate                      0.090124                       # Insts written-back per cycle ((Count/Cycle))
system.cpu24.iew.wbFanout                    0.722078                       # Average fanout of values written-back ((Count/Count))
system.cpu24.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu24.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu24.lsq0.squashedLoads                  1538                       # Number of loads squashed (Count)
system.cpu24.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu24.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu24.lsq0.squashedStores                  405                       # Number of stores squashed (Count)
system.cpu24.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu24.lsq0.blockedByCache                77315                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu24.lsq0.loadToUse::samples          1759513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::mean          525.230650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::stdev         977.368995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::0-9              1065745     60.57%     60.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::10-19               3933      0.22%     60.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::20-29               4597      0.26%     61.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::30-39               5448      0.31%     61.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::40-49               5447      0.31%     61.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::50-59               5220      0.30%     61.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::60-69               5794      0.33%     62.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::70-79               6064      0.34%     62.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::80-89               5738      0.33%     62.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::90-99               5695      0.32%     63.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::100-109             6050      0.34%     63.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::110-119             5340      0.30%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::120-129             4935      0.28%     64.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::130-139             5246      0.30%     64.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::140-149             4663      0.27%     64.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::150-159             3971      0.23%     65.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::160-169             3977      0.23%     65.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::170-179             4122      0.23%     65.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::180-189             3995      0.23%     65.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::190-199             3817      0.22%     65.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::200-209             4111      0.23%     66.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::210-219             4062      0.23%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::220-229             4472      0.25%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::230-239             4556      0.26%     66.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::240-249             4367      0.25%     67.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::250-259             4126      0.23%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::260-269             4472      0.25%     67.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::270-279             4323      0.25%     67.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::280-289             4450      0.25%     68.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::290-299             4312      0.25%     68.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::overflows         556465     31.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::max_value          11021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::total            1759513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.mmu.dtb.rdAccesses               1760874                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                625498                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                390103                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::mean  11171175250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::min_value  11171175250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::max_value  11171175250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::ON  46366165250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::CLK_GATED  11171175250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu24.rename.idleCycles                 353721                       # Number of cycles rename is idle (Cycle)
system.cpu24.rename.blockCycles              55007486                       # Number of cycles rename is blocking (Cycle)
system.cpu24.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu24.rename.runCycles                 2435635                       # Number of cycles rename is running (Cycle)
system.cpu24.rename.unblockCycles           126053146                       # Number of cycles rename is unblocking (Cycle)
system.cpu24.rename.renamedInsts             16576097                       # Number of instructions processed by rename (Count)
system.cpu24.rename.ROBFullEvents               72030                       # Number of times rename has blocked due to ROB full (Count)
system.cpu24.rename.IQFullEvents              4839823                       # Number of times rename has blocked due to IQ full (Count)
system.cpu24.rename.LQFullEvents                 5251                       # Number of times rename has blocked due to LQ full (Count)
system.cpu24.rename.SQFullEvents            125848543                       # Number of times rename has blocked due to SQ full (Count)
system.cpu24.rename.renamedOperands          30056901                       # Number of destination operands rename has renamed (Count)
system.cpu24.rename.lookups                  55596153                       # Number of register rename lookups that rename has made (Count)
system.cpu24.rename.intLookups               15631372                       # Number of integer rename lookups (Count)
system.cpu24.rename.fpLookups                 3187843                       # Number of floating rename lookups (Count)
system.cpu24.rename.committedMaps            30029890                       # Number of HB maps that are committed (Count)
system.cpu24.rename.undoneMaps                  26882                       # Number of HB maps that are undone due to squashing (Count)
system.cpu24.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu24.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu24.rename.skidInsts                 2068409                       # count of insts added to the skid buffer (Count)
system.cpu24.rob.reads                      200128974                       # The number of ROB reads (Count)
system.cpu24.rob.writes                      33149335                       # The number of ROB writes (Count)
system.cpu24.thread_0.numInsts                9569882                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                 16560461                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                      183871830                       # Number of cpu cycles simulated (Cycle)
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.instsAdded                      16411577                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu25.nonSpecInstsAdded                    187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu25.instsIssued                     16524942                       # Number of instructions issued (Count)
system.cpu25.squashedInstsIssued                   82                       # Number of squashed instructions issued (Count)
system.cpu25.squashedInstsExamined              14938                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu25.squashedOperandsExamined           15388                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu25.squashedNonSpecRemoved                58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu25.numIssuedDist::samples         183837808                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::mean             0.089889                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::stdev            0.679587                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::0               179629042     97.71%     97.71% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::1                  941140      0.51%     98.22% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::2                  663568      0.36%     98.58% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::3                  294736      0.16%     98.74% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::4                  200511      0.11%     98.85% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::5                 1040225      0.57%     99.42% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::6                  114267      0.06%     99.48% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::7                  950865      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::8                    3454      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::total           183837808                       # Number of insts issued each cycle (Count)
system.cpu25.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntAlu                  2147      5.31%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntMult                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntDiv                     0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatAdd                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCmp                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCvt                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMult                  0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMultAcc               0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatDiv                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMisc                  0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatSqrt                  0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAdd                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAddAcc                 0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAlu                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCmp                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCvt                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMisc                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMult                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMultAcc                0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShift                  0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShiftAcc               0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdDiv                    0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSqrt                   0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAdd           15425     38.13%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAlu               0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCmp               0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCvt               0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatDiv               0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMisc              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMult              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMultAcc            0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatSqrt              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAdd              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAlu              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceCmp              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAes                    0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAesMix                 0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash               0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash2              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash             0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash2            0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma2              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma3              0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdPredAlu                0      0.00%     43.44% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemRead                  171      0.42%     43.86% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemWrite                  33      0.08%     43.94% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemRead            7844     19.39%     63.33% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemWrite          14835     36.67%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statIssuedInstType_0::No_OpClass          144      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntAlu     13223689     80.02%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntMult           18      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntDiv          204      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatAdd       281284      1.70%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCmp            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCvt            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMult            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatDiv            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMisc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatSqrt            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAdd            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAlu            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCmp            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCvt            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMisc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMult            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShift            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdDiv            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSqrt            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAdd       281250      1.70%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMult       250000      1.51%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAes            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAesMix            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemRead       966257      5.85%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemWrite        31760      0.19%     90.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemRead       896576      5.43%     96.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemWrite       593760      3.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::total     16524942                       # Number of instructions issued per FU type, per thread (Count)
system.cpu25.issueRate                       0.089872                       # Inst issue rate ((Count/Cycle))
system.cpu25.fuBusy                             40455                       # FU busy when requested (Count)
system.cpu25.fuBusyRate                      0.002448                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu25.intInstQueueReads              211284362                       # Number of integer instruction queue reads (Count)
system.cpu25.intInstQueueWrites              13738907                       # Number of integer instruction queue writes (Count)
system.cpu25.intInstQueueWakeupAccesses      13720798                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu25.fpInstQueueReads                 5643867                       # Number of floating instruction queue reads (Count)
system.cpu25.fpInstQueueWrites                2687796                       # Number of floating instruction queue writes (Count)
system.cpu25.fpInstQueueWakeupAccesses        2687571                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu25.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu25.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu25.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu25.intAluAccesses                  13724271                       # Number of integer alu accesses (Count)
system.cpu25.fpAluAccesses                    2840982                       # Number of floating point alu accesses (Count)
system.cpu25.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu25.numInsts                        16524692                       # Number of executed instructions (Count)
system.cpu25.numLoadInsts                     1862798                       # Number of load instructions executed (Count)
system.cpu25.numSquashedInsts                     250                       # Number of squashed instructions skipped in execute (Count)
system.cpu25.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu25.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu25.numRefs                          2488295                       # Number of memory reference insts executed (Count)
system.cpu25.numBranches                      2192279                       # Number of branches executed (Count)
system.cpu25.numStoreInsts                     625497                       # Number of stores executed (Count)
system.cpu25.numRate                         0.089871                       # Inst execution rate ((Count/Cycle))
system.cpu25.timesIdled                            88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu25.idleCycles                         34022                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu25.quiesceCycles                    1592143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu25.committedInsts                   9474393                       # Number of Instructions Simulated (Count)
system.cpu25.committedOps                    16396759                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.cpi                            19.407241                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu25.totalCpi                       19.407241                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu25.ipc                             0.051527                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu25.totalIpc                        0.051527                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu25.intRegfileReads                 15706852                       # Number of integer regfile reads (Count)
system.cpu25.intRegfileWrites                 8340538                       # Number of integer regfile writes (Count)
system.cpu25.fpRegfileReads                   3187526                       # Number of floating regfile reads (Count)
system.cpu25.fpRegfileWrites                  2093811                       # Number of floating regfile writes (Count)
system.cpu25.ccRegfileReads                  10960296                       # number of cc regfile reads (Count)
system.cpu25.ccRegfileWrites                  6838529                       # number of cc regfile writes (Count)
system.cpu25.miscRegfileReads                 7123814                       # number of misc regfile reads (Count)
system.cpu25.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu25.MemDepUnit__0.insertedLoads      1747417                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.insertedStores       625741                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.conflictingLoads        31854                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__0.conflictingStores        31504                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.branchPred.lookups               2193909                       # Number of BP lookups (Count)
system.cpu25.branchPred.condPredicted         2192969                       # Number of conditional branches predicted (Count)
system.cpu25.branchPred.condIncorrect             182                       # Number of conditional branches incorrect (Count)
system.cpu25.branchPred.BTBLookups            1228033                       # Number of BTB lookups (Count)
system.cpu25.branchPred.BTBHits               1227963                       # Number of BTB hits (Count)
system.cpu25.branchPred.BTBHitRatio          0.999943                       # BTB Hit Ratio (Ratio)
system.cpu25.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu25.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu25.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu25.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu25.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu25.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu25.commit.commitSquashedInsts         13284                       # The number of squashed insts skipped by commit (Count)
system.cpu25.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu25.commit.branchMispredicts             144                       # The number of times a branch was mispredicted (Count)
system.cpu25.commit.numCommittedDist::samples    183836020                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::mean     0.089192                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::stdev     0.724150                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::0     180489525     98.18%     98.18% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::1        564836      0.31%     98.49% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::2        112530      0.06%     98.55% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::3        191199      0.10%     98.65% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::4        209592      0.11%     98.77% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::5        958258      0.52%     99.29% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::6         64715      0.04%     99.32% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::7        947602      0.52%     99.84% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::8        297763      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::total    183836020                       # Number of insts commited each cycle (Count)
system.cpu25.commit.instsCommitted            9474393                       # Number of instructions committed (Count)
system.cpu25.commit.opsCommitted             16396759                       # Number of ops (including micro ops) committed (Count)
system.cpu25.commit.memRefs                   2371235                       # Number of memory references committed (Count)
system.cpu25.commit.loads                     1745873                       # Number of loads committed (Count)
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu25.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu25.commit.branches                  2190798                       # Number of branches committed (Count)
system.cpu25.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu25.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu25.commit.integer                  14120287                       # Number of committed integer instructions. (Count)
system.cpu25.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu25.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntAlu     13212758     80.58%     80.58% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntMult           18      0.00%     80.58% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntDiv          198      0.00%     80.58% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatAdd       281260      1.72%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCmp            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCvt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMult            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatDiv            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMisc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatSqrt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAdd            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAlu            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCmp            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCvt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMisc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMult            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShift            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdDiv            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSqrt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAdd       281250      1.72%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMult       250000      1.52%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAes            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAesMix            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemRead       964605      5.88%     91.42% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemWrite        31604      0.19%     91.61% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemRead       781268      4.76%     96.38% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemWrite       593758      3.62%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::total     16396759                       # Class of committed instruction (Count)
system.cpu25.commit.commitEligibleSamples       297763                       # number cycles where commit BW limit reached (Cycle)
system.cpu25.dcache.demandHits::cpu25.data      1611836                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.demandHits::total         1611836                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.overallHits::cpu25.data      1611836                       # number of overall hits (Count)
system.cpu25.dcache.overallHits::total        1611836                       # number of overall hits (Count)
system.cpu25.dcache.demandMisses::cpu25.data       760557                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.demandMisses::total        760557                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.overallMisses::cpu25.data       760557                       # number of overall misses (Count)
system.cpu25.dcache.overallMisses::total       760557                       # number of overall misses (Count)
system.cpu25.dcache.demandMissLatency::cpu25.data 258280182948                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.demandMissLatency::total 258280182948                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::cpu25.data 258280182948                       # number of overall miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::total 258280182948                       # number of overall miss ticks (Tick)
system.cpu25.dcache.demandAccesses::cpu25.data      2372393                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.demandAccesses::total      2372393                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::cpu25.data      2372393                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::total      2372393                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.demandMissRate::cpu25.data     0.320586                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.demandMissRate::total     0.320586                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.overallMissRate::cpu25.data     0.320586                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.overallMissRate::total     0.320586                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMissLatency::cpu25.data 339593.459725                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.demandAvgMissLatency::total 339593.459725                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::cpu25.data 339593.459725                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::total 339593.459725                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.blockedCycles::no_mshrs     34246617                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCycles::no_targets         4444                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCauses::no_mshrs        51119                       # number of times access was blocked (Count)
system.cpu25.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu25.dcache.avgBlocked::no_mshrs   669.939103                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.avgBlocked::no_targets   170.923077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu25.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu25.dcache.demandMshrHits::cpu25.data       588313                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.demandMshrHits::total       588313                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::cpu25.data       588313                       # number of overall MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::total       588313                       # number of overall MSHR hits (Count)
system.cpu25.dcache.demandMshrMisses::cpu25.data       172244                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.demandMshrMisses::total       172244                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::cpu25.data       172244                       # number of overall MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::total       172244                       # number of overall MSHR misses (Count)
system.cpu25.dcache.demandMshrMissLatency::cpu25.data 112262767198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissLatency::total 112262767198                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::cpu25.data 112262767198                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::total 112262767198                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissRate::cpu25.data     0.072603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.demandMshrMissRate::total     0.072603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::cpu25.data     0.072603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::total     0.072603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMshrMissLatency::cpu25.data 651765.908815                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.demandAvgMshrMissLatency::total 651765.908815                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::cpu25.data 651765.908815                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::total 651765.908815                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.replacements               171101                       # number of replacements (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::cpu25.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::cpu25.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.missLatency::cpu25.data      6540000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.missLatency::total      6540000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.accesses::cpu25.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.missRate::cpu25.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::cpu25.data 155714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::total 155714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::cpu25.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::cpu25.data     13404503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::total     13404503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::cpu25.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu25.data 319154.833333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::total 319154.833333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWWriteReq.hits::cpu25.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::cpu25.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.hits::cpu25.data      1060785                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.hits::total       1060785                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.misses::cpu25.data       686289                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.misses::total       686289                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.missLatency::cpu25.data 220275022750                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.missLatency::total 220275022750                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.accesses::cpu25.data      1747074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.accesses::total      1747074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.missRate::cpu25.data     0.392822                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.missRate::total     0.392822                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMissLatency::cpu25.data 320965.399052                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMissLatency::total 320965.399052                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.mshrHits::cpu25.data       588313                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrHits::total       588313                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrMisses::cpu25.data        97976                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMisses::total        97976                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMissLatency::cpu25.data  74294741000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissLatency::total  74294741000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissRate::cpu25.data     0.056080                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.mshrMissRate::total     0.056080                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMshrMissLatency::cpu25.data 758295.307014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMshrMissLatency::total 758295.307014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.hits::cpu25.data       551051                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.hits::total       551051                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.misses::cpu25.data        74268                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.missLatency::cpu25.data  38005160198                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.missLatency::total  38005160198                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.accesses::cpu25.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.missRate::cpu25.data     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.missRate::total     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMissLatency::cpu25.data 511729.953654                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMissLatency::total 511729.953654                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.mshrMisses::cpu25.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMissLatency::cpu25.data  37968026198                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissLatency::total  37968026198                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissRate::cpu25.data     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.mshrMissRate::total     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMshrMissLatency::cpu25.data 511229.953654                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMshrMissLatency::total 511229.953654                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dcache.tags.tagsInUse        1013.946252                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dcache.tags.totalRefs            1784183                       # Total number of references to valid blocks. (Count)
system.cpu25.dcache.tags.sampledRefs           172264                       # Sample count of references to valid blocks. (Count)
system.cpu25.dcache.tags.avgRefs            10.357260                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dcache.tags.warmupTick         398122000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dcache.tags.occupancies::cpu25.data  1013.946252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.dcache.tags.avgOccs::cpu25.data     0.990182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.avgOccs::total      0.990182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu25.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu25.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.dcache.tags.tagAccesses          4917222                       # Number of tag accesses (Count)
system.cpu25.dcache.tags.dataAccesses         4917222                       # Number of data accesses (Count)
system.cpu25.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.decode.idleCycles                 198509                       # Number of cycles decode is idle (Cycle)
system.cpu25.decode.blockedCycles           181083669                       # Number of cycles decode is blocked (Cycle)
system.cpu25.decode.runCycles                 2197014                       # Number of cycles decode is running (Cycle)
system.cpu25.decode.unblockCycles              358448                       # Number of cycles decode is unblocking (Cycle)
system.cpu25.decode.squashCycles                  168                       # Number of cycles decode is squashing (Cycle)
system.cpu25.decode.branchResolved            1227723                       # Number of times decode resolved a branch (Count)
system.cpu25.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu25.decode.decodedInsts             16413168                       # Number of instructions handled by decode (Count)
system.cpu25.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu25.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.fetch.icacheStallCycles           377758                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu25.fetch.insts                      9485312                       # Number of instructions fetch has processed (Count)
system.cpu25.fetch.branches                   2193909                       # Number of branches that fetch encountered (Count)
system.cpu25.fetch.predictedBranches          1228202                       # Number of branches that fetch has predicted taken (Count)
system.cpu25.fetch.cycles                   183459763                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu25.fetch.squashCycles                   412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu25.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu25.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu25.fetch.cacheLines                  369675                       # Number of cache lines fetched (Count)
system.cpu25.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu25.fetch.nisnDist::samples        183837808                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::mean            0.089303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::stdev           0.769875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::0              180974464     98.44%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::1                 208831      0.11%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::2                  75442      0.04%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::3                  62797      0.03%     98.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::4                 995258      0.54%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::5                  33548      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::6                  41360      0.02%     99.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::7                  96688      0.05%     99.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::8                1349420      0.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::total          183837808                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.branchRate                0.011932                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetch.rate                      0.051587                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.icache.demandHits::cpu25.inst       369596                       # number of demand (read+write) hits (Count)
system.cpu25.icache.demandHits::total          369596                       # number of demand (read+write) hits (Count)
system.cpu25.icache.overallHits::cpu25.inst       369596                       # number of overall hits (Count)
system.cpu25.icache.overallHits::total         369596                       # number of overall hits (Count)
system.cpu25.icache.demandMisses::cpu25.inst           79                       # number of demand (read+write) misses (Count)
system.cpu25.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu25.icache.overallMisses::cpu25.inst           79                       # number of overall misses (Count)
system.cpu25.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu25.icache.demandMissLatency::cpu25.inst     15795000                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.demandMissLatency::total     15795000                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.overallMissLatency::cpu25.inst     15795000                       # number of overall miss ticks (Tick)
system.cpu25.icache.overallMissLatency::total     15795000                       # number of overall miss ticks (Tick)
system.cpu25.icache.demandAccesses::cpu25.inst       369675                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.demandAccesses::total       369675                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::cpu25.inst       369675                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::total       369675                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.demandMissRate::cpu25.inst     0.000214                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.demandMissRate::total     0.000214                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.overallMissRate::cpu25.inst     0.000214                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.overallMissRate::total     0.000214                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.demandAvgMissLatency::cpu25.inst 199936.708861                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.demandAvgMissLatency::total 199936.708861                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::cpu25.inst 199936.708861                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::total 199936.708861                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.demandMshrHits::cpu25.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.overallMshrHits::cpu25.inst           16                       # number of overall MSHR hits (Count)
system.cpu25.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu25.icache.demandMshrMisses::cpu25.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::cpu25.inst           63                       # number of overall MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu25.icache.demandMshrMissLatency::cpu25.inst     12831000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissLatency::total     12831000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::cpu25.inst     12831000                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::total     12831000                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissRate::cpu25.inst     0.000170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.demandMshrMissRate::total     0.000170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::cpu25.inst     0.000170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::total     0.000170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.demandAvgMshrMissLatency::cpu25.inst 203666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.demandAvgMshrMissLatency::total 203666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::cpu25.inst 203666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::total 203666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.replacements                    0                       # number of replacements (Count)
system.cpu25.icache.ReadReq.hits::cpu25.inst       369596                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.hits::total        369596                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.misses::cpu25.inst           79                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.missLatency::cpu25.inst     15795000                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.missLatency::total     15795000                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.accesses::cpu25.inst       369675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.accesses::total       369675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.missRate::cpu25.inst     0.000214                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.missRate::total     0.000214                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMissLatency::cpu25.inst 199936.708861                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMissLatency::total 199936.708861                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.mshrHits::cpu25.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrMisses::cpu25.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMissLatency::cpu25.inst     12831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissLatency::total     12831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissRate::cpu25.inst     0.000170                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.mshrMissRate::total     0.000170                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMshrMissLatency::cpu25.inst 203666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMshrMissLatency::total 203666.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.icache.tags.tagsInUse          56.949656                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.icache.tags.totalRefs             369659                       # Total number of references to valid blocks. (Count)
system.cpu25.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu25.icache.tags.avgRefs          5867.603175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.icache.tags.warmupTick         398103000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.icache.tags.occupancies::cpu25.inst    56.949656                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.icache.tags.avgOccs::cpu25.inst     0.111230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.avgOccs::total      0.111230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu25.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu25.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.icache.tags.tagAccesses           739413                       # Number of tag accesses (Count)
system.cpu25.icache.tags.dataAccesses          739413                       # Number of data accesses (Count)
system.cpu25.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu25.iew.squashCycles                     168                       # Number of cycles IEW is squashing (Cycle)
system.cpu25.iew.blockCycles                   264929                       # Number of cycles IEW is blocking (Cycle)
system.cpu25.iew.unblockCycles               49056036                       # Number of cycles IEW is unblocking (Cycle)
system.cpu25.iew.dispatchedInsts             16411764                       # Number of instructions dispatched to IQ (Count)
system.cpu25.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu25.iew.dispLoadInsts                1747417                       # Number of dispatched load instructions (Count)
system.cpu25.iew.dispStoreInsts                625741                       # Number of dispatched store instructions (Count)
system.cpu25.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu25.iew.iqFullEvents                     376                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu25.iew.lsqFullEvents               49022728                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu25.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu25.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu25.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu25.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute (Count)
system.cpu25.iew.instsToCommit               16408463                       # Cumulative count of insts sent to commit (Count)
system.cpu25.iew.writebackCount              16408369                       # Cumulative count of insts written-back (Count)
system.cpu25.iew.producerInst                12043204                       # Number of instructions producing a value (Count)
system.cpu25.iew.consumerInst                16691980                       # Number of instructions consuming a value (Count)
system.cpu25.iew.wbRate                      0.089238                       # Insts written-back per cycle ((Count/Cycle))
system.cpu25.iew.wbFanout                    0.721496                       # Average fanout of values written-back ((Count/Count))
system.cpu25.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu25.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu25.lsq0.squashedLoads                  1536                       # Number of loads squashed (Count)
system.cpu25.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu25.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu25.lsq0.squashedStores                  379                       # Number of stores squashed (Count)
system.cpu25.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu25.lsq0.blockedByCache                77965                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu25.lsq0.loadToUse::samples          1745873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::mean          545.974471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::stdev         989.166564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::0-9              1044058     59.80%     59.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::10-19               3934      0.23%     60.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::20-29               4004      0.23%     60.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::30-39               5008      0.29%     60.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::40-49               5172      0.30%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::50-59               4881      0.28%     61.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::60-69               5163      0.30%     61.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::70-79               5417      0.31%     61.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::80-89               5022      0.29%     62.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::90-99               4795      0.27%     62.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::100-109             4890      0.28%     62.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::110-119             4460      0.26%     62.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::120-129             4327      0.25%     63.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::130-139             4755      0.27%     63.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::140-149             4345      0.25%     63.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::150-159             3642      0.21%     63.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::160-169             3866      0.22%     64.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::170-179             4146      0.24%     64.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::180-189             3497      0.20%     64.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::190-199             3597      0.21%     64.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::200-209             3988      0.23%     64.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::210-219             3657      0.21%     65.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::220-229             3554      0.20%     65.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::230-239             3777      0.22%     65.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::240-249             3721      0.21%     65.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::250-259             3822      0.22%     65.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::260-269             4108      0.24%     66.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::270-279             3853      0.22%     66.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::280-289             3769      0.22%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::290-299             3624      0.21%     66.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::overflows         579021     33.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::max_value          10436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::total            1745873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.mmu.dtb.rdAccesses               1747179                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                625497                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                369687                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::mean  11171347250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::min_value  11171347250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::max_value  11171347250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::ON  46365993250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::CLK_GATED  11171347250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.rename.squashCycles                  168                       # Number of cycles rename is squashing (Cycle)
system.cpu25.rename.idleCycles                 336504                       # Number of cycles rename is idle (Cycle)
system.cpu25.rename.blockCycles              55603409                       # Number of cycles rename is blocking (Cycle)
system.cpu25.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu25.rename.runCycles                 2399705                       # Number of cycles rename is running (Cycle)
system.cpu25.rename.unblockCycles           125497731                       # Number of cycles rename is unblocking (Cycle)
system.cpu25.rename.renamedInsts             16412456                       # Number of instructions processed by rename (Count)
system.cpu25.rename.ROBFullEvents               78430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu25.rename.IQFullEvents              3640047                       # Number of times rename has blocked due to IQ full (Count)
system.cpu25.rename.LQFullEvents                 7085                       # Number of times rename has blocked due to LQ full (Count)
system.cpu25.rename.SQFullEvents            125297391                       # Number of times rename has blocked due to SQ full (Count)
system.cpu25.rename.renamedOperands          29729694                       # Number of destination operands rename has renamed (Count)
system.cpu25.rename.lookups                  55023428                       # Number of register rename lookups that rename has made (Count)
system.cpu25.rename.intLookups               15481490                       # Number of integer rename lookups (Count)
system.cpu25.rename.fpLookups                 3187686                       # Number of floating rename lookups (Count)
system.cpu25.rename.committedMaps            29702477                       # Number of HB maps that are committed (Count)
system.cpu25.rename.undoneMaps                  27088                       # Number of HB maps that are undone due to squashing (Count)
system.cpu25.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu25.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu25.rename.skidInsts                 2057968                       # count of insts added to the skid buffer (Count)
system.cpu25.rob.reads                      199948014                       # The number of ROB reads (Count)
system.cpu25.rob.writes                      32822062                       # The number of ROB writes (Count)
system.cpu25.thread_0.numInsts                9474393                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                 16396759                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                      183863910                       # Number of cpu cycles simulated (Cycle)
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.instsAdded                      16404832                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu26.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu26.instsIssued                     16519459                       # Number of instructions issued (Count)
system.cpu26.squashedInstsIssued                   84                       # Number of squashed instructions issued (Count)
system.cpu26.squashedInstsExamined              14687                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu26.squashedOperandsExamined           14541                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu26.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu26.numIssuedDist::samples         183830350                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::mean             0.089863                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::stdev            0.678726                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::0               179609708     97.70%     97.70% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::1                  934569      0.51%     98.21% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::2                  686563      0.37%     98.59% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::3                  309191      0.17%     98.75% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::4                  187091      0.10%     98.86% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::5                 1037645      0.56%     99.42% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::6                  114974      0.06%     99.48% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::7                  947114      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::8                    3495      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::total           183830350                       # Number of insts issued each cycle (Count)
system.cpu26.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntAlu                  2177      5.60%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntMult                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntDiv                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatAdd                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCmp                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCvt                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMult                  0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMultAcc               0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatDiv                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMisc                  0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatSqrt                  0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAdd                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAddAcc                 0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAlu                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCmp                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCvt                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMisc                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMult                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMultAcc                0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShift                  0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShiftAcc               0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdDiv                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSqrt                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAdd           15086     38.83%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAlu               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCmp               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCvt               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatDiv               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMisc              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMult              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMultAcc            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatSqrt              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAdd              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAlu              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceCmp              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAes                    0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAesMix                 0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash2              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash             0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash2            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma2              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma3              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdPredAlu                0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemRead                  176      0.45%     44.88% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemWrite                  34      0.09%     44.97% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemRead            7079     18.22%     63.19% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemWrite          14301     36.81%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntAlu     13217627     80.01%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntMult           18      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntDiv          204      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatAdd       281291      1.70%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCmp            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCvt            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMult            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatDiv            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMisc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatSqrt            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAdd            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAlu            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCmp            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCvt            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMisc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMult            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShift            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdDiv            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSqrt            0      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAdd       281250      1.70%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMult       250001      1.51%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAes            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAesMix            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemRead       965655      5.85%     90.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemWrite        31752      0.19%     90.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemRead       897759      5.43%     96.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemWrite       593762      3.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::total     16519459                       # Number of instructions issued per FU type, per thread (Count)
system.cpu26.issueRate                       0.089846                       # Inst issue rate ((Count/Cycle))
system.cpu26.fuBusy                             38853                       # FU busy when requested (Count)
system.cpu26.fuBusyRate                      0.002352                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu26.intInstQueueReads              211263571                       # Number of integer instruction queue reads (Count)
system.cpu26.intInstQueueWrites              13731699                       # Number of integer instruction queue writes (Count)
system.cpu26.intInstQueueWakeupAccesses      13714168                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu26.fpInstQueueReads                 5644634                       # Number of floating instruction queue reads (Count)
system.cpu26.fpInstQueueWrites                2687996                       # Number of floating instruction queue writes (Count)
system.cpu26.fpInstQueueWakeupAccesses        2687585                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu26.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu26.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu26.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu26.intAluAccesses                  13717622                       # Number of integer alu accesses (Count)
system.cpu26.fpAluAccesses                    2840550                       # Number of floating point alu accesses (Count)
system.cpu26.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu26.numInsts                        16519185                       # Number of executed instructions (Count)
system.cpu26.numLoadInsts                     1863370                       # Number of load instructions executed (Count)
system.cpu26.numSquashedInsts                     274                       # Number of squashed instructions skipped in execute (Count)
system.cpu26.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu26.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu26.numRefs                          2488860                       # Number of memory reference insts executed (Count)
system.cpu26.numBranches                      2191204                       # Number of branches executed (Count)
system.cpu26.numStoreInsts                     625490                       # Number of stores executed (Count)
system.cpu26.numRate                         0.089845                       # Inst execution rate ((Count/Cycle))
system.cpu26.timesIdled                            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu26.idleCycles                         33560                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu26.quiesceCycles                    1600007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu26.committedInsts                   9470594                       # Number of Instructions Simulated (Count)
system.cpu26.committedOps                    16390253                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.cpi                            19.414190                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu26.totalCpi                       19.414190                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu26.ipc                             0.051509                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu26.totalIpc                        0.051509                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu26.intRegfileReads                 15703155                       # Number of integer regfile reads (Count)
system.cpu26.intRegfileWrites                 8336591                       # Number of integer regfile writes (Count)
system.cpu26.fpRegfileReads                   3187541                       # Number of floating regfile reads (Count)
system.cpu26.fpRegfileWrites                  2093825                       # Number of floating regfile writes (Count)
system.cpu26.ccRegfileReads                  10954983                       # number of cc regfile reads (Count)
system.cpu26.ccRegfileWrites                  6835347                       # number of cc regfile writes (Count)
system.cpu26.miscRegfileReads                 7122181                       # number of misc regfile reads (Count)
system.cpu26.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu26.MemDepUnit__0.insertedLoads      1746830                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.insertedStores       625735                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.branchPred.lookups               2192756                       # Number of BP lookups (Count)
system.cpu26.branchPred.condPredicted         2191840                       # Number of conditional branches predicted (Count)
system.cpu26.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu26.branchPred.BTBLookups            1227453                       # Number of BTB lookups (Count)
system.cpu26.branchPred.BTBHits               1227386                       # Number of BTB hits (Count)
system.cpu26.branchPred.BTBHitRatio          0.999945                       # BTB Hit Ratio (Ratio)
system.cpu26.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu26.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu26.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu26.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu26.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu26.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu26.commit.commitSquashedInsts         13013                       # The number of squashed insts skipped by commit (Count)
system.cpu26.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu26.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu26.commit.numCommittedDist::samples    183828618                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::mean     0.089161                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::stdev     0.722667                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::0     180455041     98.16%     98.16% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::1        579479      0.32%     98.48% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::2        124856      0.07%     98.55% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::3        203827      0.11%     98.66% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::4        210229      0.11%     98.77% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::5        953115      0.52%     99.29% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::6         65086      0.04%     99.33% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::7        943306      0.51%     99.84% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::8        293679      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::total    183828618                       # Number of insts commited each cycle (Count)
system.cpu26.commit.instsCommitted            9470594                       # Number of instructions committed (Count)
system.cpu26.commit.opsCommitted             16390253                       # Number of ops (including micro ops) committed (Count)
system.cpu26.commit.memRefs                   2370687                       # Number of memory references committed (Count)
system.cpu26.commit.loads                     1745329                       # Number of loads committed (Count)
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu26.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu26.commit.branches                  2189716                       # Number of branches committed (Count)
system.cpu26.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu26.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu26.commit.integer                  14114323                       # Number of committed integer instructions. (Count)
system.cpu26.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu26.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntAlu     13206799     80.58%     80.58% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntMult           18      0.00%     80.58% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntDiv          198      0.00%     80.58% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatAdd       281260      1.72%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCmp            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCvt            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMult            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatDiv            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMisc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatSqrt            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAdd            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAlu            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCmp            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCvt            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMisc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMult            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShift            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdDiv            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSqrt            0      0.00%     82.29% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAdd       281250      1.72%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMult       250000      1.53%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAes            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAesMix            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemRead       964061      5.88%     91.42% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemWrite        31600      0.19%     91.61% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemRead       781268      4.77%     96.38% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemWrite       593758      3.62%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::total     16390253                       # Class of committed instruction (Count)
system.cpu26.commit.commitEligibleSamples       293679                       # number cycles where commit BW limit reached (Cycle)
system.cpu26.dcache.demandHits::cpu26.data      1614765                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.demandHits::total         1614765                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.overallHits::cpu26.data      1614765                       # number of overall hits (Count)
system.cpu26.dcache.overallHits::total        1614765                       # number of overall hits (Count)
system.cpu26.dcache.demandMisses::cpu26.data       757093                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.demandMisses::total        757093                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.overallMisses::cpu26.data       757093                       # number of overall misses (Count)
system.cpu26.dcache.overallMisses::total       757093                       # number of overall misses (Count)
system.cpu26.dcache.demandMissLatency::cpu26.data 250390306471                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.demandMissLatency::total 250390306471                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::cpu26.data 250390306471                       # number of overall miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::total 250390306471                       # number of overall miss ticks (Tick)
system.cpu26.dcache.demandAccesses::cpu26.data      2371858                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.demandAccesses::total      2371858                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::cpu26.data      2371858                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::total      2371858                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.demandMissRate::cpu26.data     0.319198                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.demandMissRate::total     0.319198                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.overallMissRate::cpu26.data     0.319198                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.overallMissRate::total     0.319198                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMissLatency::cpu26.data 330725.956350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.demandAvgMissLatency::total 330725.956350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::cpu26.data 330725.956350                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::total 330725.956350                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.blockedCycles::no_mshrs     33811258                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCycles::no_targets         5607                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCauses::no_mshrs        52177                       # number of times access was blocked (Count)
system.cpu26.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu26.dcache.avgBlocked::no_mshrs   648.010771                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.avgBlocked::no_targets   215.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu26.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu26.dcache.demandMshrHits::cpu26.data       584871                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.demandMshrHits::total       584871                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::cpu26.data       584871                       # number of overall MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::total       584871                       # number of overall MSHR hits (Count)
system.cpu26.dcache.demandMshrMisses::cpu26.data       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.demandMshrMisses::total       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::cpu26.data       172222                       # number of overall MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::total       172222                       # number of overall MSHR misses (Count)
system.cpu26.dcache.demandMshrMissLatency::cpu26.data 111869520471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissLatency::total 111869520471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::cpu26.data 111869520471                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::total 111869520471                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissRate::cpu26.data     0.072611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.demandMshrMissRate::total     0.072611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::cpu26.data     0.072611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::total     0.072611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMshrMissLatency::cpu26.data 649565.795723                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.demandAvgMshrMissLatency::total 649565.795723                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::cpu26.data 649565.795723                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::total 649565.795723                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.replacements               171081                       # number of replacements (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::cpu26.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::cpu26.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.missLatency::cpu26.data      5860250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.missLatency::total      5860250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.accesses::cpu26.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.missRate::cpu26.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::cpu26.data 139529.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::total 139529.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::cpu26.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::cpu26.data     11891002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::total     11891002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::cpu26.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu26.data 283119.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::total 283119.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWWriteReq.hits::cpu26.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::cpu26.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.hits::cpu26.data      1063715                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.hits::total       1063715                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.misses::cpu26.data       682828                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.misses::total       682828                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.missLatency::cpu26.data 212244144500                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.missLatency::total 212244144500                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.accesses::cpu26.data      1746543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.accesses::total      1746543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.missRate::cpu26.data     0.390960                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.missRate::total     0.390960                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMissLatency::cpu26.data 310831.050426                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMissLatency::total 310831.050426                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.mshrHits::cpu26.data       584871                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrHits::total       584871                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrMisses::cpu26.data        97957                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMisses::total        97957                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMissLatency::cpu26.data  73760491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissLatency::total  73760491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissRate::cpu26.data     0.056086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.mshrMissRate::total     0.056086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMshrMissLatency::cpu26.data 752988.464326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMshrMissLatency::total 752988.464326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.hits::cpu26.data       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.misses::cpu26.data        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.missLatency::cpu26.data  38146161971                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.missLatency::total  38146161971                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.accesses::cpu26.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.missRate::cpu26.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMissLatency::cpu26.data 513649.255652                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMissLatency::total 513649.255652                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.mshrMisses::cpu26.data        74265                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMisses::total        74265                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMissLatency::cpu26.data  38109029471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissLatency::total  38109029471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissRate::cpu26.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMshrMissLatency::cpu26.data 513149.255652                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMshrMissLatency::total 513149.255652                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dcache.tags.tagsInUse        1013.809307                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dcache.tags.totalRefs            1787073                       # Total number of references to valid blocks. (Count)
system.cpu26.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu26.dcache.tags.avgRefs            10.375241                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dcache.tags.warmupTick         400088000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dcache.tags.occupancies::cpu26.data  1013.809307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.dcache.tags.avgOccs::cpu26.data     0.990048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.avgOccs::total      0.990048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu26.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu26.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.dcache.tags.tagAccesses          4916132                       # Number of tag accesses (Count)
system.cpu26.dcache.tags.dataAccesses         4916132                       # Number of data accesses (Count)
system.cpu26.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.decode.idleCycles                 203256                       # Number of cycles decode is idle (Cycle)
system.cpu26.decode.blockedCycles           181068504                       # Number of cycles decode is blocked (Cycle)
system.cpu26.decode.runCycles                 2193094                       # Number of cycles decode is running (Cycle)
system.cpu26.decode.unblockCycles              365334                       # Number of cycles decode is unblocking (Cycle)
system.cpu26.decode.squashCycles                  162                       # Number of cycles decode is squashing (Cycle)
system.cpu26.decode.branchResolved            1227159                       # Number of times decode resolved a branch (Count)
system.cpu26.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu26.decode.decodedInsts             16406273                       # Number of instructions handled by decode (Count)
system.cpu26.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu26.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.fetch.icacheStallCycles           384777                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu26.fetch.insts                      9481187                       # Number of instructions fetch has processed (Count)
system.cpu26.fetch.branches                   2192756                       # Number of branches that fetch encountered (Count)
system.cpu26.fetch.predictedBranches          1227620                       # Number of branches that fetch has predicted taken (Count)
system.cpu26.fetch.cycles                   183445293                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu26.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu26.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu26.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu26.fetch.cacheLines                  377883                       # Number of cache lines fetched (Count)
system.cpu26.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu26.fetch.nisnDist::samples        183830350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::mean            0.089267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::stdev           0.770022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::0              180961382     98.44%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::1                 223458      0.12%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::2                  67664      0.04%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::3                  71264      0.04%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::4                 988903      0.54%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::5                  33156      0.02%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::6                  34592      0.02%     99.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::7                  90900      0.05%     99.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::8                1359031      0.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::total          183830350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.branchRate                0.011926                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetch.rate                      0.051566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.icache.demandHits::cpu26.inst       377807                       # number of demand (read+write) hits (Count)
system.cpu26.icache.demandHits::total          377807                       # number of demand (read+write) hits (Count)
system.cpu26.icache.overallHits::cpu26.inst       377807                       # number of overall hits (Count)
system.cpu26.icache.overallHits::total         377807                       # number of overall hits (Count)
system.cpu26.icache.demandMisses::cpu26.inst           76                       # number of demand (read+write) misses (Count)
system.cpu26.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu26.icache.overallMisses::cpu26.inst           76                       # number of overall misses (Count)
system.cpu26.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu26.icache.demandMissLatency::cpu26.inst     15442500                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.demandMissLatency::total     15442500                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.overallMissLatency::cpu26.inst     15442500                       # number of overall miss ticks (Tick)
system.cpu26.icache.overallMissLatency::total     15442500                       # number of overall miss ticks (Tick)
system.cpu26.icache.demandAccesses::cpu26.inst       377883                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.demandAccesses::total       377883                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::cpu26.inst       377883                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::total       377883                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.demandMissRate::cpu26.inst     0.000201                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.demandMissRate::total     0.000201                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.overallMissRate::cpu26.inst     0.000201                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.overallMissRate::total     0.000201                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.demandAvgMissLatency::cpu26.inst 203190.789474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.demandAvgMissLatency::total 203190.789474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::cpu26.inst 203190.789474                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::total 203190.789474                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.demandMshrHits::cpu26.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.overallMshrHits::cpu26.inst           16                       # number of overall MSHR hits (Count)
system.cpu26.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu26.icache.demandMshrMisses::cpu26.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::cpu26.inst           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.demandMshrMissLatency::cpu26.inst     12578000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissLatency::total     12578000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::cpu26.inst     12578000                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::total     12578000                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissRate::cpu26.inst     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.demandMshrMissRate::total     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::cpu26.inst     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::total     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.demandAvgMshrMissLatency::cpu26.inst 209633.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.demandAvgMshrMissLatency::total 209633.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::cpu26.inst 209633.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::total 209633.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.replacements                    0                       # number of replacements (Count)
system.cpu26.icache.ReadReq.hits::cpu26.inst       377807                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.hits::total        377807                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.misses::cpu26.inst           76                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.missLatency::cpu26.inst     15442500                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.missLatency::total     15442500                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.accesses::cpu26.inst       377883                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.accesses::total       377883                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.missRate::cpu26.inst     0.000201                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.missRate::total     0.000201                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMissLatency::cpu26.inst 203190.789474                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMissLatency::total 203190.789474                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.mshrHits::cpu26.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrMisses::cpu26.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMissLatency::cpu26.inst     12578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissLatency::total     12578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissRate::cpu26.inst     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMshrMissLatency::cpu26.inst 209633.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMshrMissLatency::total 209633.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.icache.tags.tagsInUse          55.187257                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.icache.tags.totalRefs             377867                       # Total number of references to valid blocks. (Count)
system.cpu26.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu26.icache.tags.avgRefs          6297.783333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.icache.tags.warmupTick         400069000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.icache.tags.occupancies::cpu26.inst    55.187257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.icache.tags.avgOccs::cpu26.inst     0.107788                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.avgOccs::total      0.107788                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu26.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu26.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.icache.tags.tagAccesses           755826                       # Number of tag accesses (Count)
system.cpu26.icache.tags.dataAccesses          755826                       # Number of data accesses (Count)
system.cpu26.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu26.iew.squashCycles                     162                       # Number of cycles IEW is squashing (Cycle)
system.cpu26.iew.blockCycles                   278801                       # Number of cycles IEW is blocking (Cycle)
system.cpu26.iew.unblockCycles               45239788                       # Number of cycles IEW is unblocking (Cycle)
system.cpu26.iew.dispatchedInsts             16405007                       # Number of instructions dispatched to IQ (Count)
system.cpu26.iew.dispSquashedInsts                 25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu26.iew.dispLoadInsts                1746830                       # Number of dispatched load instructions (Count)
system.cpu26.iew.dispStoreInsts                625735                       # Number of dispatched store instructions (Count)
system.cpu26.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu26.iew.iqFullEvents                     487                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu26.iew.lsqFullEvents               45206810                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu26.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu26.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu26.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu26.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu26.iew.instsToCommit               16401841                       # Cumulative count of insts sent to commit (Count)
system.cpu26.iew.writebackCount              16401753                       # Cumulative count of insts written-back (Count)
system.cpu26.iew.producerInst                12016513                       # Number of instructions producing a value (Count)
system.cpu26.iew.consumerInst                16640664                       # Number of instructions consuming a value (Count)
system.cpu26.iew.wbRate                      0.089206                       # Insts written-back per cycle ((Count/Cycle))
system.cpu26.iew.wbFanout                    0.722117                       # Average fanout of values written-back ((Count/Count))
system.cpu26.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu26.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu26.lsq0.squashedLoads                  1493                       # Number of loads squashed (Count)
system.cpu26.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu26.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu26.lsq0.squashedStores                  377                       # Number of stores squashed (Count)
system.cpu26.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu26.lsq0.blockedByCache                77636                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu26.lsq0.loadToUse::samples          1745329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::mean          526.046410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::stdev         973.922150                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::0-9              1047191     60.00%     60.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::10-19               3938      0.23%     60.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::20-29               4689      0.27%     60.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::30-39               5952      0.34%     60.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::40-49               6203      0.36%     61.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::50-59               5428      0.31%     61.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::60-69               5999      0.34%     61.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::70-79               6436      0.37%     62.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::80-89               6000      0.34%     62.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::90-99               5840      0.33%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::100-109             6047      0.35%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::110-119             5720      0.33%     63.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::120-129             5188      0.30%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::130-139             5120      0.29%     64.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::140-149             4563      0.26%     64.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::150-159             4149      0.24%     64.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::160-169             3998      0.23%     64.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::170-179             3888      0.22%     65.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::180-189             3802      0.22%     65.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::190-199             3684      0.21%     65.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::200-209             4074      0.23%     65.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::210-219             4047      0.23%     66.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::220-229             3907      0.22%     66.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::230-239             4085      0.23%     66.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::240-249             3901      0.22%     66.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::250-259             3758      0.22%     66.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::260-269             4032      0.23%     67.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::270-279             3925      0.22%     67.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::280-289             3835      0.22%     67.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::290-299             3754      0.22%     67.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::overflows         562176     32.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::max_value          10316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::total            1745329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.mmu.dtb.rdAccesses               1746641                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                625490                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                377895                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::mean  11171361250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::min_value  11171361250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::max_value  11171361250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::ON  46365979250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::CLK_GATED  11171361250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.rename.squashCycles                  162                       # Number of cycles rename is squashing (Cycle)
system.cpu26.rename.idleCycles                 341243                       # Number of cycles rename is idle (Cycle)
system.cpu26.rename.blockCycles              51813253                       # Number of cycles rename is blocking (Cycle)
system.cpu26.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu26.rename.runCycles                 2397804                       # Number of cycles rename is running (Cycle)
system.cpu26.rename.unblockCycles           129277597                       # Number of cycles rename is unblocking (Cycle)
system.cpu26.rename.renamedInsts             16405706                       # Number of instructions processed by rename (Count)
system.cpu26.rename.ROBFullEvents               66647                       # Number of times rename has blocked due to ROB full (Count)
system.cpu26.rename.IQFullEvents              4465045                       # Number of times rename has blocked due to IQ full (Count)
system.cpu26.rename.LQFullEvents                 4641                       # Number of times rename has blocked due to LQ full (Count)
system.cpu26.rename.SQFullEvents            129068937                       # Number of times rename has blocked due to SQ full (Count)
system.cpu26.rename.renamedOperands          29716322                       # Number of destination operands rename has renamed (Count)
system.cpu26.rename.lookups                  55000056                       # Number of register rename lookups that rename has made (Count)
system.cpu26.rename.intLookups               15475198                       # Number of integer rename lookups (Count)
system.cpu26.rename.fpLookups                 3187844                       # Number of floating rename lookups (Count)
system.cpu26.rename.committedMaps            29689474                       # Number of HB maps that are committed (Count)
system.cpu26.rename.undoneMaps                  26719                       # Number of HB maps that are undone due to squashing (Count)
system.cpu26.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu26.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu26.rename.skidInsts                 2131307                       # count of insts added to the skid buffer (Count)
system.cpu26.rob.reads                      199937932                       # The number of ROB reads (Count)
system.cpu26.rob.writes                      32808452                       # The number of ROB writes (Count)
system.cpu26.thread_0.numInsts                9470594                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                 16390253                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu27.numCycles                      183855990                       # Number of cpu cycles simulated (Cycle)
system.cpu27.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu27.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu27.instsAdded                      16297193                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu27.nonSpecInstsAdded                    199                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu27.instsIssued                     16408546                       # Number of instructions issued (Count)
system.cpu27.squashedInstsIssued                   73                       # Number of squashed instructions issued (Count)
system.cpu27.squashedInstsExamined              15650                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu27.squashedOperandsExamined           18699                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu27.squashedNonSpecRemoved                70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu27.numIssuedDist::samples         183822714                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::mean             0.089263                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::stdev            0.676470                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::0               179635042     97.72%     97.72% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::1                  924843      0.50%     98.23% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::2                  674755      0.37%     98.59% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::3                  302974      0.16%     98.76% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::4                  199881      0.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::5                 1037284      0.56%     99.43% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::6                   98867      0.05%     99.48% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::7                  946419      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::8                    2649      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::total           183822714                       # Number of insts issued each cycle (Count)
system.cpu27.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntAlu                  2094      5.49%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntMult                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntDiv                     0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatAdd                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCmp                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCvt                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMult                  0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMultAcc               0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatDiv                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMisc                  0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatSqrt                  0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAdd                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAddAcc                 0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAlu                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCmp                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCvt                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMisc                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMult                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMultAcc                0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShift                  0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShiftAcc               0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdDiv                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSqrt                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAdd           14167     37.16%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAlu               0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCmp               0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCvt               0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatDiv               0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMisc              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMult              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMultAcc            0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatSqrt              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAdd              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAlu              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceCmp              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAes                    0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAesMix                 0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash               0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash2              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash             0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash2            0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma2              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma3              0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdPredAlu                0      0.00%     42.65% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemRead                  144      0.38%     43.03% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemWrite                  31      0.08%     43.11% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemRead            8038     21.08%     64.19% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemWrite          13653     35.81%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntAlu     13118250     79.95%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntMult           18      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntDiv          204      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatAdd       281298      1.71%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCmp            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCvt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMult            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatDiv            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMisc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatSqrt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAdd            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAlu            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCmp            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCvt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMisc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMult            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShift            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdDiv            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSqrt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAdd       281250      1.71%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMult       250002      1.52%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAes            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAesMix            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemRead       956576      5.83%     90.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemWrite        31780      0.19%     90.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemRead       895265      5.46%     96.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemWrite       593760      3.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::total     16408546                       # Number of instructions issued per FU type, per thread (Count)
system.cpu27.issueRate                       0.089247                       # Inst issue rate ((Count/Cycle))
system.cpu27.fuBusy                             38127                       # FU busy when requested (Count)
system.cpu27.fuBusyRate                      0.002324                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu27.intInstQueueReads              211038940                       # Number of integer instruction queue reads (Count)
system.cpu27.intInstQueueWrites              13624943                       # Number of integer instruction queue writes (Count)
system.cpu27.intInstQueueWakeupAccesses      13605726                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu27.fpInstQueueReads                 5639066                       # Number of floating instruction queue reads (Count)
system.cpu27.fpInstQueueWrites                2688100                       # Number of floating instruction queue writes (Count)
system.cpu27.fpInstQueueWakeupAccesses        2687595                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu27.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu27.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu27.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu27.intAluAccesses                  13609070                       # Number of integer alu accesses (Count)
system.cpu27.fpAluAccesses                    2837460                       # Number of floating point alu accesses (Count)
system.cpu27.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu27.numInsts                        16408261                       # Number of executed instructions (Count)
system.cpu27.numLoadInsts                     1851800                       # Number of load instructions executed (Count)
system.cpu27.numSquashedInsts                     285                       # Number of squashed instructions skipped in execute (Count)
system.cpu27.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu27.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu27.numRefs                          2477317                       # Number of memory reference insts executed (Count)
system.cpu27.numBranches                      2173020                       # Number of branches executed (Count)
system.cpu27.numStoreInsts                     625517                       # Number of stores executed (Count)
system.cpu27.numRate                         0.089245                       # Inst execution rate ((Count/Cycle))
system.cpu27.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu27.idleCycles                         33276                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu27.quiesceCycles                    1607831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu27.committedInsts                   9407276                       # Number of Instructions Simulated (Count)
system.cpu27.committedOps                    16281675                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu27.cpi                            19.544020                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu27.totalCpi                       19.544020                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu27.ipc                             0.051167                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu27.totalIpc                        0.051167                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu27.intRegfileReads                 15598426                       # Number of integer regfile reads (Count)
system.cpu27.intRegfileWrites                 8273596                       # Number of integer regfile writes (Count)
system.cpu27.fpRegfileReads                   3187554                       # Number of floating regfile reads (Count)
system.cpu27.fpRegfileWrites                  2093835                       # Number of floating regfile writes (Count)
system.cpu27.ccRegfileReads                  10863906                       # number of cc regfile reads (Count)
system.cpu27.ccRegfileWrites                  6780689                       # number of cc regfile writes (Count)
system.cpu27.miscRegfileReads                 7074435                       # number of misc regfile reads (Count)
system.cpu27.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu27.MemDepUnit__0.insertedLoads      1737966                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.insertedStores       625853                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.conflictingLoads        31910                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__0.conflictingStores        31543                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.branchPred.lookups               2174796                       # Number of BP lookups (Count)
system.cpu27.branchPred.condPredicted         2173829                       # Number of conditional branches predicted (Count)
system.cpu27.branchPred.condIncorrect             185                       # Number of conditional branches incorrect (Count)
system.cpu27.branchPred.BTBLookups            1218508                       # Number of BTB lookups (Count)
system.cpu27.branchPred.BTBHits               1218412                       # Number of BTB hits (Count)
system.cpu27.branchPred.BTBHitRatio          0.999921                       # BTB Hit Ratio (Ratio)
system.cpu27.branchPred.RASUsed                   211                       # Number of times the RAS was used to get a target. (Count)
system.cpu27.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu27.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu27.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu27.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu27.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu27.commit.commitSquashedInsts         13980                       # The number of squashed insts skipped by commit (Count)
system.cpu27.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu27.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu27.commit.numCommittedDist::samples    183820841                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::mean     0.088574                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::stdev     0.720768                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::0     180478793     98.18%     98.18% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::1        574227      0.31%     98.49% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::2        120246      0.07%     98.56% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::3        190146      0.10%     98.66% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::4        207817      0.11%     98.78% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::5        952469      0.52%     99.29% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::6         65687      0.04%     99.33% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::7        942865      0.51%     99.84% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::8        288591      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::total    183820841                       # Number of insts commited each cycle (Count)
system.cpu27.commit.instsCommitted            9407276                       # Number of instructions committed (Count)
system.cpu27.commit.opsCommitted             16281675                       # Number of ops (including micro ops) committed (Count)
system.cpu27.commit.memRefs                   2361668                       # Number of memory references committed (Count)
system.cpu27.commit.loads                     1736290                       # Number of loads committed (Count)
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu27.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu27.commit.branches                  2171608                       # Number of branches committed (Count)
system.cpu27.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu27.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu27.commit.integer                  14014794                       # Number of committed integer instructions. (Count)
system.cpu27.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu27.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntAlu     13107245     80.50%     80.50% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntMult           18      0.00%     80.50% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntDiv          198      0.00%     80.50% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatAdd       281260      1.73%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCmp            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCvt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMult            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatDiv            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMisc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatSqrt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAdd            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAlu            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCmp            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCvt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMisc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMult            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShift            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAdd       281250      1.73%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMult       250000      1.54%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAes            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAesMix            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemRead       955022      5.87%     91.36% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemWrite        31620      0.19%     91.55% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemRead       781268      4.80%     96.35% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemWrite       593758      3.65%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::total     16281675                       # Class of committed instruction (Count)
system.cpu27.commit.commitEligibleSamples       288591                       # number cycles where commit BW limit reached (Cycle)
system.cpu27.dcache.demandHits::cpu27.data      1618080                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.demandHits::total         1618080                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.overallHits::cpu27.data      1618080                       # number of overall hits (Count)
system.cpu27.dcache.overallHits::total        1618080                       # number of overall hits (Count)
system.cpu27.dcache.demandMisses::cpu27.data       744747                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.demandMisses::total        744747                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.overallMisses::cpu27.data       744747                       # number of overall misses (Count)
system.cpu27.dcache.overallMisses::total       744747                       # number of overall misses (Count)
system.cpu27.dcache.demandMissLatency::cpu27.data 239703278446                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.demandMissLatency::total 239703278446                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::cpu27.data 239703278446                       # number of overall miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::total 239703278446                       # number of overall miss ticks (Tick)
system.cpu27.dcache.demandAccesses::cpu27.data      2362827                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.demandAccesses::total      2362827                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::cpu27.data      2362827                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::total      2362827                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.demandMissRate::cpu27.data     0.315193                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.demandMissRate::total     0.315193                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.overallMissRate::cpu27.data     0.315193                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.overallMissRate::total     0.315193                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMissLatency::cpu27.data 321858.669382                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.demandAvgMissLatency::total 321858.669382                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::cpu27.data 321858.669382                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::total 321858.669382                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.blockedCycles::no_mshrs     31640901                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCycles::no_targets         5018                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCauses::no_mshrs        50439                       # number of times access was blocked (Count)
system.cpu27.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu27.dcache.avgBlocked::no_mshrs   627.310236                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.avgBlocked::no_targets          193                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.writebacks::writebacks        78048                       # number of writebacks (Count)
system.cpu27.dcache.writebacks::total           78048                       # number of writebacks (Count)
system.cpu27.dcache.demandMshrHits::cpu27.data       572504                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.demandMshrHits::total       572504                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::cpu27.data       572504                       # number of overall MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::total       572504                       # number of overall MSHR hits (Count)
system.cpu27.dcache.demandMshrMisses::cpu27.data       172243                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.demandMshrMisses::total       172243                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::cpu27.data       172243                       # number of overall MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::total       172243                       # number of overall MSHR misses (Count)
system.cpu27.dcache.demandMshrMissLatency::cpu27.data 110563878446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissLatency::total 110563878446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::cpu27.data 110563878446                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::total 110563878446                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissRate::cpu27.data     0.072897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.demandMshrMissRate::total     0.072897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::cpu27.data     0.072897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::total     0.072897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMshrMissLatency::cpu27.data 641906.367434                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.demandAvgMshrMissLatency::total 641906.367434                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::cpu27.data 641906.367434                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::total 641906.367434                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.replacements               171092                       # number of replacements (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::cpu27.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::cpu27.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.missLatency::cpu27.data      6397000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.missLatency::total      6397000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.accesses::cpu27.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.missRate::cpu27.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::cpu27.data 152309.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::total 152309.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::cpu27.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::cpu27.data     13066504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::total     13066504                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::cpu27.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu27.data 311107.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::total 311107.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWWriteReq.hits::cpu27.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::cpu27.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.hits::cpu27.data      1067021                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.hits::total       1067021                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.misses::cpu27.data       670471                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.misses::total       670471                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.missLatency::cpu27.data 201444905750                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.missLatency::total 201444905750                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.accesses::cpu27.data      1737492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.accesses::total      1737492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.missRate::cpu27.data     0.385884                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.missRate::total     0.385884                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMissLatency::cpu27.data 300452.824582                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMissLatency::total 300452.824582                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.mshrHits::cpu27.data       572504                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrHits::total       572504                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrMisses::cpu27.data        97967                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMisses::total        97967                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMissLatency::cpu27.data  72342643750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissLatency::total  72342643750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissRate::cpu27.data     0.056384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.mshrMissRate::total     0.056384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMshrMissLatency::cpu27.data 738438.900344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMshrMissLatency::total 738438.900344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.hits::cpu27.data       551059                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.hits::total       551059                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.misses::cpu27.data        74276                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.misses::total        74276                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.missLatency::cpu27.data  38258372696                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.missLatency::total  38258372696                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.accesses::cpu27.data       625335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.accesses::total       625335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.missRate::cpu27.data     0.118778                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.missRate::total     0.118778                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMissLatency::cpu27.data 515083.912650                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMissLatency::total 515083.912650                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.mshrMisses::cpu27.data        74276                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMisses::total        74276                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMissLatency::cpu27.data  38221234696                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissLatency::total  38221234696                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissRate::cpu27.data     0.118778                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.mshrMissRate::total     0.118778                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMshrMissLatency::cpu27.data 514583.912650                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMshrMissLatency::total 514583.912650                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dcache.tags.tagsInUse        1014.029403                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dcache.tags.totalRefs            1790410                       # Total number of references to valid blocks. (Count)
system.cpu27.dcache.tags.sampledRefs           172259                       # Sample count of references to valid blocks. (Count)
system.cpu27.dcache.tags.avgRefs            10.393709                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dcache.tags.warmupTick         402044000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dcache.tags.occupancies::cpu27.data  1014.029403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.dcache.tags.avgOccs::cpu27.data     0.990263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.avgOccs::total      0.990263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu27.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu27.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.dcache.tags.tagAccesses          4898085                       # Number of tag accesses (Count)
system.cpu27.dcache.tags.dataAccesses         4898085                       # Number of data accesses (Count)
system.cpu27.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.decode.idleCycles                 196838                       # Number of cycles decode is idle (Cycle)
system.cpu27.decode.blockedCycles           181093866                       # Number of cycles decode is blocked (Cycle)
system.cpu27.decode.runCycles                 2155244                       # Number of cycles decode is running (Cycle)
system.cpu27.decode.unblockCycles              376591                       # Number of cycles decode is unblocking (Cycle)
system.cpu27.decode.squashCycles                  175                       # Number of cycles decode is squashing (Cycle)
system.cpu27.decode.branchResolved            1218166                       # Number of times decode resolved a branch (Count)
system.cpu27.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu27.decode.decodedInsts             16298970                       # Number of instructions handled by decode (Count)
system.cpu27.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu27.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.fetch.icacheStallCycles           367986                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu27.fetch.insts                      9418653                       # Number of instructions fetch has processed (Count)
system.cpu27.fetch.branches                   2174796                       # Number of branches that fetch encountered (Count)
system.cpu27.fetch.predictedBranches          1218659                       # Number of branches that fetch has predicted taken (Count)
system.cpu27.fetch.cycles                   183454434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu27.fetch.squashCycles                   426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu27.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu27.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu27.fetch.cacheLines                  360414                       # Number of cache lines fetched (Count)
system.cpu27.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu27.fetch.nisnDist::samples        183822714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::mean            0.088689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::stdev           0.765971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::0              180979836     98.45%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::1                 186984      0.10%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::2                  81158      0.04%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::3                  68410      0.04%     98.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::4                 997823      0.54%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::5                  38481      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::6                  45802      0.02%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::7                 103779      0.06%     99.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::8                1320441      0.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::total          183822714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.branchRate                0.011829                       # Number of branch fetches per cycle (Ratio)
system.cpu27.fetch.rate                      0.051228                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu27.icache.demandHits::cpu27.inst       360335                       # number of demand (read+write) hits (Count)
system.cpu27.icache.demandHits::total          360335                       # number of demand (read+write) hits (Count)
system.cpu27.icache.overallHits::cpu27.inst       360335                       # number of overall hits (Count)
system.cpu27.icache.overallHits::total         360335                       # number of overall hits (Count)
system.cpu27.icache.demandMisses::cpu27.inst           79                       # number of demand (read+write) misses (Count)
system.cpu27.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu27.icache.overallMisses::cpu27.inst           79                       # number of overall misses (Count)
system.cpu27.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu27.icache.demandMissLatency::cpu27.inst     14555000                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.demandMissLatency::total     14555000                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.overallMissLatency::cpu27.inst     14555000                       # number of overall miss ticks (Tick)
system.cpu27.icache.overallMissLatency::total     14555000                       # number of overall miss ticks (Tick)
system.cpu27.icache.demandAccesses::cpu27.inst       360414                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.demandAccesses::total       360414                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::cpu27.inst       360414                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::total       360414                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.demandMissRate::cpu27.inst     0.000219                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.demandMissRate::total     0.000219                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.overallMissRate::cpu27.inst     0.000219                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.overallMissRate::total     0.000219                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.demandAvgMissLatency::cpu27.inst 184240.506329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.demandAvgMissLatency::total 184240.506329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::cpu27.inst 184240.506329                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::total 184240.506329                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.demandMshrHits::cpu27.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.overallMshrHits::cpu27.inst           16                       # number of overall MSHR hits (Count)
system.cpu27.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu27.icache.demandMshrMisses::cpu27.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::cpu27.inst           63                       # number of overall MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu27.icache.demandMshrMissLatency::cpu27.inst     12158000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissLatency::total     12158000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::cpu27.inst     12158000                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::total     12158000                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissRate::cpu27.inst     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.demandMshrMissRate::total     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::cpu27.inst     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::total     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.demandAvgMshrMissLatency::cpu27.inst 192984.126984                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.demandAvgMshrMissLatency::total 192984.126984                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::cpu27.inst 192984.126984                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::total 192984.126984                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.replacements                    0                       # number of replacements (Count)
system.cpu27.icache.ReadReq.hits::cpu27.inst       360335                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.hits::total        360335                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.misses::cpu27.inst           79                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.missLatency::cpu27.inst     14555000                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.missLatency::total     14555000                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.accesses::cpu27.inst       360414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.accesses::total       360414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.missRate::cpu27.inst     0.000219                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.missRate::total     0.000219                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMissLatency::cpu27.inst 184240.506329                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMissLatency::total 184240.506329                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.mshrHits::cpu27.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrMisses::cpu27.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMissLatency::cpu27.inst     12158000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissLatency::total     12158000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissRate::cpu27.inst     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.mshrMissRate::total     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMshrMissLatency::cpu27.inst 192984.126984                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMshrMissLatency::total 192984.126984                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.icache.tags.tagsInUse          57.926124                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.icache.tags.totalRefs             360398                       # Total number of references to valid blocks. (Count)
system.cpu27.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu27.icache.tags.avgRefs          5720.603175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.icache.tags.warmupTick         402025000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.icache.tags.occupancies::cpu27.inst    57.926124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.icache.tags.avgOccs::cpu27.inst     0.113137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.avgOccs::total      0.113137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu27.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu27.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.icache.tags.tagAccesses           720891                       # Number of tag accesses (Count)
system.cpu27.icache.tags.dataAccesses          720891                       # Number of data accesses (Count)
system.cpu27.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu27.iew.squashCycles                     175                       # Number of cycles IEW is squashing (Cycle)
system.cpu27.iew.blockCycles                   259494                       # Number of cycles IEW is blocking (Cycle)
system.cpu27.iew.unblockCycles               39921717                       # Number of cycles IEW is unblocking (Cycle)
system.cpu27.iew.dispatchedInsts             16297392                       # Number of instructions dispatched to IQ (Count)
system.cpu27.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu27.iew.dispLoadInsts                1737966                       # Number of dispatched load instructions (Count)
system.cpu27.iew.dispStoreInsts                625853                       # Number of dispatched store instructions (Count)
system.cpu27.iew.dispNonSpecInsts                  67                       # Number of dispatched non-speculative instructions (Count)
system.cpu27.iew.iqFullEvents                     481                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu27.iew.lsqFullEvents               39889984                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu27.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
system.cpu27.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu27.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu27.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute (Count)
system.cpu27.iew.instsToCommit               16293422                       # Cumulative count of insts sent to commit (Count)
system.cpu27.iew.writebackCount              16293321                       # Cumulative count of insts written-back (Count)
system.cpu27.iew.producerInst                11931981                       # Number of instructions producing a value (Count)
system.cpu27.iew.consumerInst                16553701                       # Number of instructions consuming a value (Count)
system.cpu27.iew.wbRate                      0.088620                       # Insts written-back per cycle ((Count/Cycle))
system.cpu27.iew.wbFanout                    0.720804                       # Average fanout of values written-back ((Count/Count))
system.cpu27.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu27.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.lsq0.forwLoads                        50                       # Number of loads that had data forwarded from stores (Count)
system.cpu27.lsq0.squashedLoads                  1668                       # Number of loads squashed (Count)
system.cpu27.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu27.lsq0.memOrderViolation                 1                       # Number of memory ordering violations (Count)
system.cpu27.lsq0.squashedStores                  475                       # Number of stores squashed (Count)
system.cpu27.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu27.lsq0.blockedByCache                75306                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu27.lsq0.loadToUse::samples          1736290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::mean          503.623962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::stdev         953.155869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::0-9              1048618     60.39%     60.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::10-19               3933      0.23%     60.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::20-29               5259      0.30%     60.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::30-39               6385      0.37%     61.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::40-49               6462      0.37%     61.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::50-59               6012      0.35%     62.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::60-69               6738      0.39%     62.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::70-79               6890      0.40%     62.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::80-89               6105      0.35%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::90-99               6291      0.36%     63.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::100-109             6338      0.37%     63.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::110-119             5663      0.33%     64.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::120-129             5297      0.31%     64.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::130-139             5603      0.32%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::140-149             4907      0.28%     65.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::150-159             4206      0.24%     65.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::160-169             4201      0.24%     65.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::170-179             4112      0.24%     65.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::180-189             3719      0.21%     66.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::190-199             3900      0.22%     66.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::200-209             4114      0.24%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::210-219             3967      0.23%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::220-229             4021      0.23%     66.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::230-239             4194      0.24%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::240-249             4150      0.24%     67.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::250-259             4171      0.24%     67.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::260-269             4363      0.25%     67.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::270-279             4190      0.24%     68.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::280-289             4197      0.24%     68.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::290-299             4248      0.24%     68.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::overflows         544036     31.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::max_value          10524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::total            1736290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.mmu.dtb.rdAccesses               1737607                       # TLB accesses on read requests (Count)
system.cpu27.mmu.dtb.wrAccesses                625517                       # TLB accesses on write requests (Count)
system.cpu27.mmu.dtb.rdMisses                    1701                       # TLB misses on read requests (Count)
system.cpu27.mmu.dtb.wrMisses                    1188                       # TLB misses on write requests (Count)
system.cpu27.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu27.mmu.itb.wrAccesses                360426                       # TLB accesses on write requests (Count)
system.cpu27.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu27.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu27.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu27.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::mean  11171385250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::min_value  11171385250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::max_value  11171385250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::ON  46365955250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::CLK_GATED  11171385250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.rename.squashCycles                  175                       # Number of cycles rename is squashing (Cycle)
system.cpu27.rename.idleCycles                 337920                       # Number of cycles rename is idle (Cycle)
system.cpu27.rename.blockCycles              46504663                       # Number of cycles rename is blocking (Cycle)
system.cpu27.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu27.rename.runCycles                 2368768                       # Number of cycles rename is running (Cycle)
system.cpu27.rename.unblockCycles           134610897                       # Number of cycles rename is unblocking (Cycle)
system.cpu27.rename.renamedInsts             16298259                       # Number of instructions processed by rename (Count)
system.cpu27.rename.ROBFullEvents               78355                       # Number of times rename has blocked due to ROB full (Count)
system.cpu27.rename.IQFullEvents              5059968                       # Number of times rename has blocked due to IQ full (Count)
system.cpu27.rename.LQFullEvents                  886                       # Number of times rename has blocked due to LQ full (Count)
system.cpu27.rename.SQFullEvents            134409267                       # Number of times rename has blocked due to SQ full (Count)
system.cpu27.rename.renamedOperands          29500560                       # Number of destination operands rename has renamed (Count)
system.cpu27.rename.lookups                  54622988                       # Number of register rename lookups that rename has made (Count)
system.cpu27.rename.intLookups               15377044                       # Number of integer rename lookups (Count)
system.cpu27.rename.fpLookups                 3187915                       # Number of floating rename lookups (Count)
system.cpu27.rename.committedMaps            29472273                       # Number of HB maps that are committed (Count)
system.cpu27.rename.undoneMaps                  28158                       # Number of HB maps that are undone due to squashing (Count)
system.cpu27.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu27.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu27.rename.skidInsts                 2148051                       # count of insts added to the skid buffer (Count)
system.cpu27.rob.reads                      199827567                       # The number of ROB reads (Count)
system.cpu27.rob.writes                      32593371                       # The number of ROB writes (Count)
system.cpu27.thread_0.numInsts                9407276                       # Number of Instructions committed (Count)
system.cpu27.thread_0.numOps                 16281675                       # Number of Ops committed (Count)
system.cpu27.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu28.numCycles                      183848602                       # Number of cpu cycles simulated (Cycle)
system.cpu28.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu28.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu28.instsAdded                      16293284                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu28.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu28.instsIssued                     16405894                       # Number of instructions issued (Count)
system.cpu28.squashedInstsIssued                   86                       # Number of squashed instructions issued (Count)
system.cpu28.squashedInstsExamined              14931                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu28.squashedOperandsExamined           14753                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu28.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu28.numIssuedDist::samples         183815346                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::mean             0.089252                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::stdev            0.676559                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::0               179632987     97.72%     97.72% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::1                  913373      0.50%     98.22% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::2                  691671      0.38%     98.60% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::3                  286906      0.16%     98.75% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::4                  210498      0.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::5                 1018930      0.55%     99.42% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::6                  118329      0.06%     99.49% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::7                  939371      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::8                    3281      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::total           183815346                       # Number of insts issued each cycle (Count)
system.cpu28.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntAlu                  2172      5.42%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntMult                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntDiv                     0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatAdd                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCmp                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCvt                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMult                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMultAcc               0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatDiv                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMisc                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatSqrt                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAdd                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAddAcc                 0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAlu                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCmp                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCvt                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMisc                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMult                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMultAcc                0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShift                  0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShiftAcc               0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdDiv                    0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSqrt                   0      0.00%      5.42% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAdd           14796     36.95%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAlu               0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCmp               0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCvt               0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatDiv               0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMisc              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMult              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMultAcc            0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatSqrt              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAdd              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAlu              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceCmp              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAes                    0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAesMix                 0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash               0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash2              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash             0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash2            0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma2              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma3              0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdPredAlu                0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemRead                  188      0.47%     42.84% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemWrite                  34      0.08%     42.92% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemRead            9033     22.56%     65.48% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemWrite          13825     34.52%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntAlu     13115281     79.94%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntMult           18      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntDiv          204      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatAdd       281297      1.71%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCmp            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCvt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMult            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatDiv            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMisc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatSqrt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAdd            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAlu            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCmp            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCvt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMisc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMult            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShift            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdDiv            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSqrt            0      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAdd       281250      1.71%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMult       250000      1.52%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAes            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAesMix            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemRead       956443      5.83%     90.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemWrite        31762      0.19%     90.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemRead       895724      5.46%     96.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemWrite       593765      3.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::total     16405894                       # Number of instructions issued per FU type, per thread (Count)
system.cpu28.issueRate                       0.089236                       # Inst issue rate ((Count/Cycle))
system.cpu28.fuBusy                             40048                       # FU busy when requested (Count)
system.cpu28.fuBusyRate                      0.002441                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu28.intInstQueueReads              211025490                       # Number of integer instruction queue reads (Count)
system.cpu28.intInstQueueWrites              13620297                       # Number of integer instruction queue writes (Count)
system.cpu28.intInstQueueWakeupAccesses      13602530                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu28.fpInstQueueReads                 5641778                       # Number of floating instruction queue reads (Count)
system.cpu28.fpInstQueueWrites                2688096                       # Number of floating instruction queue writes (Count)
system.cpu28.fpInstQueueWakeupAccesses        2687598                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu28.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu28.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu28.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu28.intAluAccesses                  13606080                       # Number of integer alu accesses (Count)
system.cpu28.fpAluAccesses                    2839712                       # Number of floating point alu accesses (Count)
system.cpu28.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu28.numInsts                        16405637                       # Number of executed instructions (Count)
system.cpu28.numLoadInsts                     1852133                       # Number of load instructions executed (Count)
system.cpu28.numSquashedInsts                     257                       # Number of squashed instructions skipped in execute (Count)
system.cpu28.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu28.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu28.numRefs                          2477637                       # Number of memory reference insts executed (Count)
system.cpu28.numBranches                      2172584                       # Number of branches executed (Count)
system.cpu28.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu28.numRate                         0.089234                       # Inst execution rate ((Count/Cycle))
system.cpu28.timesIdled                            85                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu28.idleCycles                         33256                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu28.quiesceCycles                    1615279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu28.committedInsts                   9405382                       # Number of Instructions Simulated (Count)
system.cpu28.committedOps                    16278461                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu28.cpi                            19.547170                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu28.totalCpi                       19.547170                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu28.ipc                             0.051158                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu28.totalIpc                        0.051158                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu28.intRegfileReads                 15596822                       # Number of integer regfile reads (Count)
system.cpu28.intRegfileWrites                 8271495                       # Number of integer regfile writes (Count)
system.cpu28.fpRegfileReads                   3187550                       # Number of floating regfile reads (Count)
system.cpu28.fpRegfileWrites                  2093834                       # Number of floating regfile writes (Count)
system.cpu28.ccRegfileReads                  10861838                       # number of cc regfile reads (Count)
system.cpu28.ccRegfileWrites                  6779471                       # number of cc regfile writes (Count)
system.cpu28.miscRegfileReads                 7073756                       # number of misc regfile reads (Count)
system.cpu28.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu28.MemDepUnit__0.insertedLoads      1737563                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.insertedStores       625769                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.branchPred.lookups               2174169                       # Number of BP lookups (Count)
system.cpu28.branchPred.condPredicted         2173217                       # Number of conditional branches predicted (Count)
system.cpu28.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu28.branchPred.BTBLookups            1218152                       # Number of BTB lookups (Count)
system.cpu28.branchPred.BTBHits               1218086                       # Number of BTB hits (Count)
system.cpu28.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu28.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu28.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu28.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu28.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu28.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu28.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu28.commit.commitSquashedInsts         13257                       # The number of squashed insts skipped by commit (Count)
system.cpu28.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu28.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu28.commit.numCommittedDist::samples    183813586                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::mean     0.088560                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::stdev     0.719881                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::0     180452228     98.17%     98.17% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::1        584392      0.32%     98.49% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::2        125503      0.07%     98.56% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::3        205566      0.11%     98.67% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::4        212706      0.12%     98.79% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::5        942613      0.51%     99.30% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::6         64590      0.04%     99.33% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::7        932968      0.51%     99.84% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::8        293020      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::total    183813586                       # Number of insts commited each cycle (Count)
system.cpu28.commit.instsCommitted            9405382                       # Number of instructions committed (Count)
system.cpu28.commit.opsCommitted             16278461                       # Number of ops (including micro ops) committed (Count)
system.cpu28.commit.memRefs                   2361371                       # Number of memory references committed (Count)
system.cpu28.commit.loads                     1736013                       # Number of loads committed (Count)
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu28.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu28.commit.branches                  2171084                       # Number of branches committed (Count)
system.cpu28.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu28.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu28.commit.integer                  14011847                       # Number of committed integer instructions. (Count)
system.cpu28.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu28.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntAlu     13104323     80.50%     80.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntMult           18      0.00%     80.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntDiv          198      0.00%     80.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatAdd       281260      1.73%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCmp            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCvt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMult            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatDiv            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMisc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatSqrt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAdd            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAlu            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCmp            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCvt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMisc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMult            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShift            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAdd       281250      1.73%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMult       250000      1.54%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAes            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAesMix            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.49% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemRead       954745      5.87%     91.36% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemWrite        31600      0.19%     91.55% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemRead       781268      4.80%     96.35% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemWrite       593758      3.65%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::total     16278461                       # Class of committed instruction (Count)
system.cpu28.commit.commitEligibleSamples       293020                       # number cycles where commit BW limit reached (Cycle)
system.cpu28.dcache.demandHits::cpu28.data      1611105                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.demandHits::total         1611105                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.overallHits::cpu28.data      1611105                       # number of overall hits (Count)
system.cpu28.dcache.overallHits::total        1611105                       # number of overall hits (Count)
system.cpu28.dcache.demandMisses::cpu28.data       751489                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.demandMisses::total        751489                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.overallMisses::cpu28.data       751489                       # number of overall misses (Count)
system.cpu28.dcache.overallMisses::total       751489                       # number of overall misses (Count)
system.cpu28.dcache.demandMissLatency::cpu28.data 254906000975                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.demandMissLatency::total 254906000975                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::cpu28.data 254906000975                       # number of overall miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::total 254906000975                       # number of overall miss ticks (Tick)
system.cpu28.dcache.demandAccesses::cpu28.data      2362594                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.demandAccesses::total      2362594                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::cpu28.data      2362594                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::total      2362594                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.demandMissRate::cpu28.data     0.318078                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.demandMissRate::total     0.318078                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.overallMissRate::cpu28.data     0.318078                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.overallMissRate::total     0.318078                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMissLatency::cpu28.data 339201.240437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.demandAvgMissLatency::total 339201.240437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::cpu28.data 339201.240437                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::total 339201.240437                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.blockedCycles::no_mshrs     35505303                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCycles::no_targets         5783                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCauses::no_mshrs        51394                       # number of times access was blocked (Count)
system.cpu28.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu28.dcache.avgBlocked::no_mshrs   690.845293                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.avgBlocked::no_targets   214.185185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu28.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu28.dcache.demandMshrHits::cpu28.data       579254                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.demandMshrHits::total       579254                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::cpu28.data       579254                       # number of overall MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::total       579254                       # number of overall MSHR hits (Count)
system.cpu28.dcache.demandMshrMisses::cpu28.data       172235                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.demandMshrMisses::total       172235                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::cpu28.data       172235                       # number of overall MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::total       172235                       # number of overall MSHR misses (Count)
system.cpu28.dcache.demandMshrMissLatency::cpu28.data 111887549725                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissLatency::total 111887549725                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::cpu28.data 111887549725                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::total 111887549725                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissRate::cpu28.data     0.072901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.demandMshrMissRate::total     0.072901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::cpu28.data     0.072901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::total     0.072901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMshrMissLatency::cpu28.data 649621.445844                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.demandAvgMshrMissLatency::total 649621.445844                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::cpu28.data 649621.445844                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::total 649621.445844                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.replacements               171083                       # number of replacements (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::cpu28.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::cpu28.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.missLatency::cpu28.data      6394000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.missLatency::total      6394000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.accesses::cpu28.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.missRate::cpu28.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::cpu28.data 152238.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::total 152238.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::cpu28.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::cpu28.data     12926502                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::total     12926502                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::cpu28.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu28.data 307773.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::total 307773.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWWriteReq.hits::cpu28.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::cpu28.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.hits::cpu28.data      1060056                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.hits::total       1060056                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.misses::cpu28.data       677223                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.misses::total       677223                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.missLatency::cpu28.data 217044184000                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.missLatency::total 217044184000                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.accesses::cpu28.data      1737279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.accesses::total      1737279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.missRate::cpu28.data     0.389818                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.missRate::total     0.389818                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMissLatency::cpu28.data 320491.454071                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMissLatency::total 320491.454071                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.mshrHits::cpu28.data       579254                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrHits::total       579254                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrMisses::cpu28.data        97969                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMisses::total        97969                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMissLatency::cpu28.data  74062865750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissLatency::total  74062865750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissRate::cpu28.data     0.056392                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.mshrMissRate::total     0.056392                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMshrMissLatency::cpu28.data 755982.665435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMshrMissLatency::total 755982.665435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.hits::cpu28.data       551049                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.misses::cpu28.data        74266                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.missLatency::cpu28.data  37861816975                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.missLatency::total  37861816975                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.accesses::cpu28.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.missRate::cpu28.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMissLatency::cpu28.data 509813.602119                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMissLatency::total 509813.602119                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.mshrMisses::cpu28.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMissLatency::cpu28.data  37824683975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissLatency::total  37824683975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissRate::cpu28.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMshrMissLatency::cpu28.data 509313.602119                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMshrMissLatency::total 509313.602119                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dcache.tags.tagsInUse        1013.840006                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dcache.tags.totalRefs            1783427                       # Total number of references to valid blocks. (Count)
system.cpu28.dcache.tags.sampledRefs           172255                       # Sample count of references to valid blocks. (Count)
system.cpu28.dcache.tags.avgRefs            10.353412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dcache.tags.warmupTick         403906000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dcache.tags.occupancies::cpu28.data  1013.840006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.dcache.tags.avgOccs::cpu28.data     0.990078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.avgOccs::total      0.990078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu28.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu28.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.dcache.tags.tagAccesses          4897615                       # Number of tag accesses (Count)
system.cpu28.dcache.tags.dataAccesses         4897615                       # Number of data accesses (Count)
system.cpu28.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.decode.idleCycles                 211983                       # Number of cycles decode is idle (Cycle)
system.cpu28.decode.blockedCycles           181062513                       # Number of cycles decode is blocked (Cycle)
system.cpu28.decode.runCycles                 2165961                       # Number of cycles decode is running (Cycle)
system.cpu28.decode.unblockCycles              374726                       # Number of cycles decode is unblocking (Cycle)
system.cpu28.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu28.decode.branchResolved            1217862                       # Number of times decode resolved a branch (Count)
system.cpu28.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu28.decode.decodedInsts             16294797                       # Number of instructions handled by decode (Count)
system.cpu28.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu28.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.fetch.icacheStallCycles           386874                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu28.fetch.insts                      9416097                       # Number of instructions fetch has processed (Count)
system.cpu28.fetch.branches                   2174169                       # Number of branches that fetch encountered (Count)
system.cpu28.fetch.predictedBranches          1218320                       # Number of branches that fetch has predicted taken (Count)
system.cpu28.fetch.cycles                   183428191                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu28.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu28.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu28.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu28.fetch.cacheLines                  379593                       # Number of cache lines fetched (Count)
system.cpu28.fetch.icacheSquashes                  49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu28.fetch.nisnDist::samples        183815346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::mean            0.088668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::stdev           0.767154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::0              180966089     98.45%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::1                 216483      0.12%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::2                  72490      0.04%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::3                  70323      0.04%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::4                 979871      0.53%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::5                  33383      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::6                  36465      0.02%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::7                 100995      0.05%     99.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::8                1339247      0.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::total          183815346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.branchRate                0.011826                       # Number of branch fetches per cycle (Ratio)
system.cpu28.fetch.rate                      0.051217                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu28.icache.demandHits::cpu28.inst       379516                       # number of demand (read+write) hits (Count)
system.cpu28.icache.demandHits::total          379516                       # number of demand (read+write) hits (Count)
system.cpu28.icache.overallHits::cpu28.inst       379516                       # number of overall hits (Count)
system.cpu28.icache.overallHits::total         379516                       # number of overall hits (Count)
system.cpu28.icache.demandMisses::cpu28.inst           77                       # number of demand (read+write) misses (Count)
system.cpu28.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu28.icache.overallMisses::cpu28.inst           77                       # number of overall misses (Count)
system.cpu28.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu28.icache.demandMissLatency::cpu28.inst     15057750                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.demandMissLatency::total     15057750                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.overallMissLatency::cpu28.inst     15057750                       # number of overall miss ticks (Tick)
system.cpu28.icache.overallMissLatency::total     15057750                       # number of overall miss ticks (Tick)
system.cpu28.icache.demandAccesses::cpu28.inst       379593                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.demandAccesses::total       379593                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::cpu28.inst       379593                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::total       379593                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.demandMissRate::cpu28.inst     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.demandMissRate::total     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.overallMissRate::cpu28.inst     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.overallMissRate::total     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.demandAvgMissLatency::cpu28.inst 195555.194805                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.demandAvgMissLatency::total 195555.194805                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::cpu28.inst 195555.194805                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::total 195555.194805                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.demandMshrHits::cpu28.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.overallMshrHits::cpu28.inst           17                       # number of overall MSHR hits (Count)
system.cpu28.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu28.icache.demandMshrMisses::cpu28.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::cpu28.inst           60                       # number of overall MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu28.icache.demandMshrMissLatency::cpu28.inst     12334250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissLatency::total     12334250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::cpu28.inst     12334250                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::total     12334250                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissRate::cpu28.inst     0.000158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.demandMshrMissRate::total     0.000158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::cpu28.inst     0.000158                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::total     0.000158                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.demandAvgMshrMissLatency::cpu28.inst 205570.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.demandAvgMshrMissLatency::total 205570.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::cpu28.inst 205570.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::total 205570.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.replacements                    0                       # number of replacements (Count)
system.cpu28.icache.ReadReq.hits::cpu28.inst       379516                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.hits::total        379516                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.misses::cpu28.inst           77                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.missLatency::cpu28.inst     15057750                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.missLatency::total     15057750                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.accesses::cpu28.inst       379593                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.accesses::total       379593                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.missRate::cpu28.inst     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.missRate::total     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMissLatency::cpu28.inst 195555.194805                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMissLatency::total 195555.194805                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.mshrHits::cpu28.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrMisses::cpu28.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMissLatency::cpu28.inst     12334250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissLatency::total     12334250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissRate::cpu28.inst     0.000158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.mshrMissRate::total     0.000158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMshrMissLatency::cpu28.inst 205570.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMshrMissLatency::total 205570.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.icache.tags.tagsInUse          55.185467                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.icache.tags.totalRefs             379576                       # Total number of references to valid blocks. (Count)
system.cpu28.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu28.icache.tags.avgRefs          6326.266667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.icache.tags.warmupTick         403887000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.icache.tags.occupancies::cpu28.inst    55.185467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.icache.tags.avgOccs::cpu28.inst     0.107784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.avgOccs::total      0.107784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu28.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu28.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.icache.tags.tagAccesses           759246                       # Number of tag accesses (Count)
system.cpu28.icache.tags.dataAccesses          759246                       # Number of data accesses (Count)
system.cpu28.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu28.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu28.iew.blockCycles                   355208                       # Number of cycles IEW is blocking (Cycle)
system.cpu28.iew.unblockCycles               47849384                       # Number of cycles IEW is unblocking (Cycle)
system.cpu28.iew.dispatchedInsts             16293459                       # Number of instructions dispatched to IQ (Count)
system.cpu28.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu28.iew.dispLoadInsts                1737563                       # Number of dispatched load instructions (Count)
system.cpu28.iew.dispStoreInsts                625769                       # Number of dispatched store instructions (Count)
system.cpu28.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu28.iew.iqFullEvents                     993                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu28.iew.lsqFullEvents               47817306                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu28.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu28.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu28.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu28.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu28.iew.instsToCommit               16290216                       # Cumulative count of insts sent to commit (Count)
system.cpu28.iew.writebackCount              16290128                       # Cumulative count of insts written-back (Count)
system.cpu28.iew.producerInst                11934193                       # Number of instructions producing a value (Count)
system.cpu28.iew.consumerInst                16545398                       # Number of instructions consuming a value (Count)
system.cpu28.iew.wbRate                      0.088606                       # Insts written-back per cycle ((Count/Cycle))
system.cpu28.iew.wbFanout                    0.721300                       # Average fanout of values written-back ((Count/Count))
system.cpu28.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu28.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu28.lsq0.squashedLoads                  1542                       # Number of loads squashed (Count)
system.cpu28.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu28.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu28.lsq0.squashedStores                  411                       # Number of stores squashed (Count)
system.cpu28.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu28.lsq0.blockedByCache                75759                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu28.lsq0.loadToUse::samples          1736013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::mean          541.810095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::stdev         988.660520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::0-9              1042542     60.05%     60.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::10-19               3929      0.23%     60.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::20-29               4486      0.26%     60.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::30-39               5311      0.31%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::40-49               5498      0.32%     61.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::50-59               5316      0.31%     61.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::60-69               5561      0.32%     61.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::70-79               5728      0.33%     62.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::80-89               5285      0.30%     62.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::90-99               5493      0.32%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::100-109             5808      0.33%     63.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::110-119             5212      0.30%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::120-129             4776      0.28%     63.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::130-139             4831      0.28%     63.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::140-149             4371      0.25%     64.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::150-159             3939      0.23%     64.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::160-169             3801      0.22%     64.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::170-179             3624      0.21%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::180-189             3531      0.20%     65.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::190-199             3658      0.21%     65.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::200-209             3827      0.22%     65.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::210-219             3608      0.21%     65.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::220-229             3508      0.20%     65.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::230-239             3498      0.20%     66.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::240-249             3736      0.22%     66.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::250-259             3593      0.21%     66.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::260-269             3513      0.20%     66.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::270-279             3388      0.20%     66.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::280-289             3282      0.19%     67.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::290-299             3065      0.18%     67.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::overflows         568295     32.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::max_value          10777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::total            1736013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.mmu.dtb.rdAccesses               1737385                       # TLB accesses on read requests (Count)
system.cpu28.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu28.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu28.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu28.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu28.mmu.itb.wrAccesses                379605                       # TLB accesses on write requests (Count)
system.cpu28.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu28.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu28.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu28.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::mean  11171370250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::min_value  11171370250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::max_value  11171370250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::ON  46365970250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::CLK_GATED  11171370250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu28.rename.idleCycles                 341419                       # Number of cycles rename is idle (Cycle)
system.cpu28.rename.blockCycles              54508932                       # Number of cycles rename is blocking (Cycle)
system.cpu28.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu28.rename.runCycles                 2385381                       # Number of cycles rename is running (Cycle)
system.cpu28.rename.unblockCycles           126579160                       # Number of cycles rename is unblocking (Cycle)
system.cpu28.rename.renamedInsts             16294133                       # Number of instructions processed by rename (Count)
system.cpu28.rename.ROBFullEvents               70584                       # Number of times rename has blocked due to ROB full (Count)
system.cpu28.rename.IQFullEvents              4986485                       # Number of times rename has blocked due to IQ full (Count)
system.cpu28.rename.LQFullEvents                 4014                       # Number of times rename has blocked due to LQ full (Count)
system.cpu28.rename.SQFullEvents            126378470                       # Number of times rename has blocked due to SQ full (Count)
system.cpu28.rename.renamedOperands          29492934                       # Number of destination operands rename has renamed (Count)
system.cpu28.rename.lookups                  54609247                       # Number of register rename lookups that rename has made (Count)
system.cpu28.rename.intLookups               15372911                       # Number of integer rename lookups (Count)
system.cpu28.rename.fpLookups                 3187844                       # Number of floating rename lookups (Count)
system.cpu28.rename.committedMaps            29465890                       # Number of HB maps that are committed (Count)
system.cpu28.rename.undoneMaps                  26915                       # Number of HB maps that are undone due to squashing (Count)
system.cpu28.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu28.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu28.rename.skidInsts                 2046983                       # count of insts added to the skid buffer (Count)
system.cpu28.rob.reads                      199812011                       # The number of ROB reads (Count)
system.cpu28.rob.writes                      32585384                       # The number of ROB writes (Count)
system.cpu28.thread_0.numInsts                9405382                       # Number of Instructions committed (Count)
system.cpu28.thread_0.numOps                 16278461                       # Number of Ops committed (Count)
system.cpu28.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu29.numCycles                      183840586                       # Number of cpu cycles simulated (Cycle)
system.cpu29.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu29.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu29.instsAdded                      16197899                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu29.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu29.instsIssued                     16310533                       # Number of instructions issued (Count)
system.cpu29.squashedInstsIssued                   82                       # Number of squashed instructions issued (Count)
system.cpu29.squashedInstsExamined              14754                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu29.squashedOperandsExamined           14373                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu29.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu29.numIssuedDist::samples         183808713                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::mean             0.088736                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::stdev            0.674608                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::0               179636933     97.73%     97.73% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::1                  941037      0.51%     98.24% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::2                  663841      0.36%     98.60% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::3                  293565      0.16%     98.76% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::4                  198535      0.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::5                 1023564      0.56%     99.43% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::6                  112823      0.06%     99.49% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::7                  935099      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::8                    3316      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::total           183808713                       # Number of insts issued each cycle (Count)
system.cpu29.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntAlu                  2180      5.41%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntMult                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntDiv                     0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatAdd                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCmp                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCvt                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMult                  0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMultAcc               0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatDiv                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMisc                  0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatSqrt                  0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAdd                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAddAcc                 0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAlu                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCmp                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCvt                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMisc                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMult                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMultAcc                0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShift                  0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShiftAcc               0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdDiv                    0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSqrt                   0      0.00%      5.41% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAdd           15295     37.96%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAlu               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCmp               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCvt               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatDiv               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMisc              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMult              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMultAcc            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatSqrt              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAdd              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAlu              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceCmp              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAes                    0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAesMix                 0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash               0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash2              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash             0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash2            0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma2              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma3              0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdPredAlu                0      0.00%     43.37% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemRead                  192      0.48%     43.84% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemWrite                  34      0.08%     43.93% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemRead            8069     20.02%     63.95% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemWrite          14525     36.05%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntAlu     13027963     79.87%     79.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntMult           18      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntDiv          204      0.00%     79.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatAdd       281285      1.72%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCvt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMult            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatDiv            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMisc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatSqrt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAdd            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAlu            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCvt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMisc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMult            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShift            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdDiv            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSqrt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAdd       281250      1.72%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMult       250000      1.53%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAes            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAesMix            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemRead       948534      5.82%     90.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemWrite        31762      0.19%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemRead       895603      5.49%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemWrite       593764      3.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::total     16310533                       # Number of instructions issued per FU type, per thread (Count)
system.cpu29.issueRate                       0.088721                       # Inst issue rate ((Count/Cycle))
system.cpu29.fuBusy                             40295                       # FU busy when requested (Count)
system.cpu29.fuBusyRate                      0.002470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu29.intInstQueueReads              210828440                       # Number of integer instruction queue reads (Count)
system.cpu29.intInstQueueWrites              13525019                       # Number of integer instruction queue writes (Count)
system.cpu29.intInstQueueWakeupAccesses      13507297                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu29.fpInstQueueReads                 5641716                       # Number of floating instruction queue reads (Count)
system.cpu29.fpInstQueueWrites                2687812                       # Number of floating instruction queue writes (Count)
system.cpu29.fpInstQueueWakeupAccesses        2687578                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu29.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu29.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu29.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu29.intAluAccesses                  13510879                       # Number of integer alu accesses (Count)
system.cpu29.fpAluAccesses                    2839799                       # Number of floating point alu accesses (Count)
system.cpu29.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu29.numInsts                        16310294                       # Number of executed instructions (Count)
system.cpu29.numLoadInsts                     1844107                       # Number of load instructions executed (Count)
system.cpu29.numSquashedInsts                     239                       # Number of squashed instructions skipped in execute (Count)
system.cpu29.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu29.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu29.numRefs                          2469611                       # Number of memory reference insts executed (Count)
system.cpu29.numBranches                      2156716                       # Number of branches executed (Count)
system.cpu29.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu29.numRate                         0.088720                       # Inst execution rate ((Count/Cycle))
system.cpu29.timesIdled                            86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu29.idleCycles                         31873                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu29.quiesceCycles                    1623355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu29.committedInsts                   9349844                       # Number of Instructions Simulated (Count)
system.cpu29.committedOps                    16183253                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu29.cpi                            19.662423                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu29.totalCpi                       19.662423                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu29.ipc                             0.050858                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu29.totalIpc                        0.050858                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu29.intRegfileReads                 15509317                       # Number of integer regfile reads (Count)
system.cpu29.intRegfileWrites                 8215935                       # Number of integer regfile writes (Count)
system.cpu29.fpRegfileReads                   3187530                       # Number of floating regfile reads (Count)
system.cpu29.fpRegfileWrites                  2093814                       # Number of floating regfile writes (Count)
system.cpu29.ccRegfileReads                  10782498                       # number of cc regfile reads (Count)
system.cpu29.ccRegfileWrites                  6731853                       # number of cc regfile writes (Count)
system.cpu29.miscRegfileReads                 7033988                       # number of misc regfile reads (Count)
system.cpu29.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu29.MemDepUnit__0.insertedLoads      1729588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.insertedStores       625738                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.branchPred.lookups               2158296                       # Number of BP lookups (Count)
system.cpu29.branchPred.condPredicted         2157346                       # Number of conditional branches predicted (Count)
system.cpu29.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu29.branchPred.BTBLookups            1210215                       # Number of BTB lookups (Count)
system.cpu29.branchPred.BTBHits               1210151                       # Number of BTB hits (Count)
system.cpu29.branchPred.BTBHitRatio          0.999947                       # BTB Hit Ratio (Ratio)
system.cpu29.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu29.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu29.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu29.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu29.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu29.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu29.commit.commitSquashedInsts         13100                       # The number of squashed insts skipped by commit (Count)
system.cpu29.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu29.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu29.commit.numCommittedDist::samples    183806968                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::mean     0.088045                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::stdev     0.719418                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::0     180497214     98.20%     98.20% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::1        563945      0.31%     98.51% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::2        113601      0.06%     98.57% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::3        188772      0.10%     98.67% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::4        208736      0.11%     98.78% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::5        941502      0.51%     99.30% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::6         65456      0.04%     99.33% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::7        931336      0.51%     99.84% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::8        296406      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::total    183806968                       # Number of insts commited each cycle (Count)
system.cpu29.commit.instsCommitted            9349844                       # Number of instructions committed (Count)
system.cpu29.commit.opsCommitted             16183253                       # Number of ops (including micro ops) committed (Count)
system.cpu29.commit.memRefs                   2353437                       # Number of memory references committed (Count)
system.cpu29.commit.loads                     1728079                       # Number of loads committed (Count)
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu29.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu29.commit.branches                  2155216                       # Number of branches committed (Count)
system.cpu29.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu29.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu29.commit.integer                  13924573                       # Number of committed integer instructions. (Count)
system.cpu29.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu29.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntAlu     13017049     80.44%     80.44% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntMult           18      0.00%     80.44% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntDiv          198      0.00%     80.44% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatAdd       281260      1.74%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMult            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAlu            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCvt            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMisc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMult            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShift            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAdd       281250      1.74%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMult       250000      1.54%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAes            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAesMix            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.46% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemRead       946811      5.85%     91.31% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemWrite        31600      0.20%     91.50% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemRead       781268      4.83%     96.33% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemWrite       593758      3.67%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::total     16183253                       # Class of committed instruction (Count)
system.cpu29.commit.commitEligibleSamples       296406                       # number cycles where commit BW limit reached (Cycle)
system.cpu29.dcache.demandHits::cpu29.data      1589497                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.demandHits::total         1589497                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.overallHits::cpu29.data      1589497                       # number of overall hits (Count)
system.cpu29.dcache.overallHits::total        1589497                       # number of overall hits (Count)
system.cpu29.dcache.demandMisses::cpu29.data       765127                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.demandMisses::total        765127                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.overallMisses::cpu29.data       765127                       # number of overall misses (Count)
system.cpu29.dcache.overallMisses::total       765127                       # number of overall misses (Count)
system.cpu29.dcache.demandMissLatency::cpu29.data 253347780961                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.demandMissLatency::total 253347780961                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::cpu29.data 253347780961                       # number of overall miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::total 253347780961                       # number of overall miss ticks (Tick)
system.cpu29.dcache.demandAccesses::cpu29.data      2354624                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.demandAccesses::total      2354624                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::cpu29.data      2354624                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::total      2354624                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.demandMissRate::cpu29.data     0.324947                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.demandMissRate::total     0.324947                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.overallMissRate::cpu29.data     0.324947                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.overallMissRate::total     0.324947                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMissLatency::cpu29.data 331118.599868                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.demandAvgMissLatency::total 331118.599868                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::cpu29.data 331118.599868                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::total 331118.599868                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.blockedCycles::no_mshrs     34098337                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCycles::no_targets         6807                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCauses::no_mshrs        51881                       # number of times access was blocked (Count)
system.cpu29.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu29.dcache.avgBlocked::no_mshrs   657.241321                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.avgBlocked::no_targets   252.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu29.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu29.dcache.demandMshrHits::cpu29.data       592885                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.demandMshrHits::total       592885                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::cpu29.data       592885                       # number of overall MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::total       592885                       # number of overall MSHR hits (Count)
system.cpu29.dcache.demandMshrMisses::cpu29.data       172242                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.demandMshrMisses::total       172242                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::cpu29.data       172242                       # number of overall MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::total       172242                       # number of overall MSHR misses (Count)
system.cpu29.dcache.demandMshrMissLatency::cpu29.data 112372062961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissLatency::total 112372062961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::cpu29.data 112372062961                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::total 112372062961                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissRate::cpu29.data     0.073151                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.demandMshrMissRate::total     0.073151                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::cpu29.data     0.073151                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::total     0.073151                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMshrMissLatency::cpu29.data 652408.024529                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.demandAvgMshrMissLatency::total 652408.024529                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::cpu29.data 652408.024529                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::total 652408.024529                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.replacements               171100                       # number of replacements (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::cpu29.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::cpu29.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.missLatency::cpu29.data      5591500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.missLatency::total      5591500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.accesses::cpu29.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.missRate::cpu29.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::cpu29.data 133130.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::total 133130.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::cpu29.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::cpu29.data     11499503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::total     11499503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::cpu29.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu29.data 273797.690476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::total 273797.690476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWWriteReq.hits::cpu29.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::cpu29.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.hits::cpu29.data      1038448                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.hits::total       1038448                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.misses::cpu29.data       690861                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.misses::total       690861                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.missLatency::cpu29.data 215073090750                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.missLatency::total 215073090750                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.accesses::cpu29.data      1729309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.accesses::total      1729309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.missRate::cpu29.data     0.399501                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.missRate::total     0.399501                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMissLatency::cpu29.data 311311.668700                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMissLatency::total 311311.668700                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.mshrHits::cpu29.data       592885                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrHits::total       592885                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrMisses::cpu29.data        97976                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMisses::total        97976                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMissLatency::cpu29.data  74134505750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissLatency::total  74134505750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissRate::cpu29.data     0.056656                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.mshrMissRate::total     0.056656                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMshrMissLatency::cpu29.data 756659.852923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMshrMissLatency::total 756659.852923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.hits::cpu29.data       551049                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.misses::cpu29.data        74266                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.missLatency::cpu29.data  38274690211                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.missLatency::total  38274690211                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.accesses::cpu29.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.missRate::cpu29.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMissLatency::cpu29.data 515372.986441                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMissLatency::total 515372.986441                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.mshrMisses::cpu29.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMissLatency::cpu29.data  38237557211                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissLatency::total  38237557211                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissRate::cpu29.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMshrMissLatency::cpu29.data 514872.986441                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMshrMissLatency::total 514872.986441                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dcache.tags.tagsInUse        1014.009051                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dcache.tags.totalRefs            1761826                       # Total number of references to valid blocks. (Count)
system.cpu29.dcache.tags.sampledRefs           172262                       # Sample count of references to valid blocks. (Count)
system.cpu29.dcache.tags.avgRefs            10.227595                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dcache.tags.warmupTick         405925000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dcache.tags.occupancies::cpu29.data  1014.009051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.dcache.tags.avgOccs::cpu29.data     0.990243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.avgOccs::total      0.990243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu29.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu29.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.dcache.tags.tagAccesses          4881682                       # Number of tag accesses (Count)
system.cpu29.dcache.tags.dataAccesses         4881682                       # Number of data accesses (Count)
system.cpu29.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.decode.idleCycles                 195868                       # Number of cycles decode is idle (Cycle)
system.cpu29.decode.blockedCycles           181094339                       # Number of cycles decode is blocked (Cycle)
system.cpu29.decode.runCycles                 2160152                       # Number of cycles decode is running (Cycle)
system.cpu29.decode.unblockCycles              358191                       # Number of cycles decode is unblocking (Cycle)
system.cpu29.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu29.decode.branchResolved            1209919                       # Number of times decode resolved a branch (Count)
system.cpu29.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu29.decode.decodedInsts             16199426                       # Number of instructions handled by decode (Count)
system.cpu29.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu29.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.fetch.icacheStallCycles           375170                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu29.fetch.insts                      9360534                       # Number of instructions fetch has processed (Count)
system.cpu29.fetch.branches                   2158296                       # Number of branches that fetch encountered (Count)
system.cpu29.fetch.predictedBranches          1210385                       # Number of branches that fetch has predicted taken (Count)
system.cpu29.fetch.cycles                   183433262                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu29.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu29.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu29.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu29.fetch.cacheLines                  366759                       # Number of cache lines fetched (Count)
system.cpu29.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu29.fetch.nisnDist::samples        183808713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::mean            0.088153                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::stdev           0.765053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::0              180982620     98.46%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::1                 207442      0.11%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::2                  74926      0.04%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::3                  61629      0.03%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::4                 979037      0.53%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::5                  33345      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::6                  41407      0.02%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::7                  96645      0.05%     99.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::8                1331662      0.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::total          183808713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.branchRate                0.011740                       # Number of branch fetches per cycle (Ratio)
system.cpu29.fetch.rate                      0.050917                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu29.icache.demandHits::cpu29.inst       366682                       # number of demand (read+write) hits (Count)
system.cpu29.icache.demandHits::total          366682                       # number of demand (read+write) hits (Count)
system.cpu29.icache.overallHits::cpu29.inst       366682                       # number of overall hits (Count)
system.cpu29.icache.overallHits::total         366682                       # number of overall hits (Count)
system.cpu29.icache.demandMisses::cpu29.inst           77                       # number of demand (read+write) misses (Count)
system.cpu29.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu29.icache.overallMisses::cpu29.inst           77                       # number of overall misses (Count)
system.cpu29.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu29.icache.demandMissLatency::cpu29.inst     14757500                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.demandMissLatency::total     14757500                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.overallMissLatency::cpu29.inst     14757500                       # number of overall miss ticks (Tick)
system.cpu29.icache.overallMissLatency::total     14757500                       # number of overall miss ticks (Tick)
system.cpu29.icache.demandAccesses::cpu29.inst       366759                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.demandAccesses::total       366759                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::cpu29.inst       366759                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::total       366759                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.demandMissRate::cpu29.inst     0.000210                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.demandMissRate::total     0.000210                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.overallMissRate::cpu29.inst     0.000210                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.overallMissRate::total     0.000210                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.demandAvgMissLatency::cpu29.inst 191655.844156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.demandAvgMissLatency::total 191655.844156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::cpu29.inst 191655.844156                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::total 191655.844156                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.demandMshrHits::cpu29.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.overallMshrHits::cpu29.inst           17                       # number of overall MSHR hits (Count)
system.cpu29.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu29.icache.demandMshrMisses::cpu29.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::cpu29.inst           60                       # number of overall MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu29.icache.demandMshrMissLatency::cpu29.inst     11976000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissLatency::total     11976000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::cpu29.inst     11976000                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::total     11976000                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissRate::cpu29.inst     0.000164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.demandMshrMissRate::total     0.000164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::cpu29.inst     0.000164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::total     0.000164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.demandAvgMshrMissLatency::cpu29.inst       199600                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.demandAvgMshrMissLatency::total       199600                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::cpu29.inst       199600                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::total       199600                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.replacements                    0                       # number of replacements (Count)
system.cpu29.icache.ReadReq.hits::cpu29.inst       366682                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.hits::total        366682                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.misses::cpu29.inst           77                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.missLatency::cpu29.inst     14757500                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.missLatency::total     14757500                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.accesses::cpu29.inst       366759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.accesses::total       366759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.missRate::cpu29.inst     0.000210                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.missRate::total     0.000210                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMissLatency::cpu29.inst 191655.844156                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMissLatency::total 191655.844156                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.mshrHits::cpu29.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrMisses::cpu29.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMissLatency::cpu29.inst     11976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissLatency::total     11976000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissRate::cpu29.inst     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.mshrMissRate::total     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMshrMissLatency::cpu29.inst       199600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMshrMissLatency::total       199600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.icache.tags.tagsInUse          55.184579                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.icache.tags.totalRefs             366742                       # Total number of references to valid blocks. (Count)
system.cpu29.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu29.icache.tags.avgRefs          6112.366667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.icache.tags.warmupTick         405906000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.icache.tags.occupancies::cpu29.inst    55.184579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.icache.tags.avgOccs::cpu29.inst     0.107782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.avgOccs::total      0.107782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu29.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu29.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.icache.tags.tagAccesses           733578                       # Number of tag accesses (Count)
system.cpu29.icache.tags.dataAccesses          733578                       # Number of data accesses (Count)
system.cpu29.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu29.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu29.iew.blockCycles                   261391                       # Number of cycles IEW is blocking (Cycle)
system.cpu29.iew.unblockCycles               47904021                       # Number of cycles IEW is unblocking (Cycle)
system.cpu29.iew.dispatchedInsts             16198074                       # Number of instructions dispatched to IQ (Count)
system.cpu29.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu29.iew.dispLoadInsts                1729588                       # Number of dispatched load instructions (Count)
system.cpu29.iew.dispStoreInsts                625738                       # Number of dispatched store instructions (Count)
system.cpu29.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu29.iew.iqFullEvents                     343                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu29.iew.lsqFullEvents               47871336                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu29.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu29.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu29.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu29.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu29.iew.instsToCommit               16194963                       # Cumulative count of insts sent to commit (Count)
system.cpu29.iew.writebackCount              16194875                       # Cumulative count of insts written-back (Count)
system.cpu29.iew.producerInst                11883295                       # Number of instructions producing a value (Count)
system.cpu29.iew.consumerInst                16482230                       # Number of instructions consuming a value (Count)
system.cpu29.iew.wbRate                      0.088092                       # Insts written-back per cycle ((Count/Cycle))
system.cpu29.iew.wbFanout                    0.720976                       # Average fanout of values written-back ((Count/Count))
system.cpu29.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu29.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu29.lsq0.squashedLoads                  1501                       # Number of loads squashed (Count)
system.cpu29.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu29.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu29.lsq0.squashedStores                  380                       # Number of stores squashed (Count)
system.cpu29.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu29.lsq0.blockedByCache                77866                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu29.lsq0.loadToUse::samples          1728079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::mean          537.213260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::stdev         973.353893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::0-9              1023039     59.20%     59.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::10-19               3922      0.23%     59.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::20-29               3810      0.22%     59.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::30-39               5063      0.29%     59.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::40-49               5331      0.31%     60.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::50-59               4714      0.27%     60.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::60-69               5700      0.33%     60.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::70-79               6268      0.36%     61.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::80-89               5515      0.32%     61.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::90-99               5507      0.32%     61.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::100-109             5711      0.33%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::110-119             5113      0.30%     62.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::120-129             4590      0.27%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::130-139             4800      0.28%     63.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::140-149             4344      0.25%     63.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::150-159             4050      0.23%     63.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::160-169             4141      0.24%     63.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::170-179             3948      0.23%     63.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::180-189             3585      0.21%     64.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::190-199             3704      0.21%     64.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::200-209             3880      0.22%     64.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::210-219             3589      0.21%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::220-229             3410      0.20%     65.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::230-239             3678      0.21%     65.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::240-249             3631      0.21%     65.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::250-259             3374      0.20%     65.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::260-269             3607      0.21%     65.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::270-279             3611      0.21%     66.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::280-289             3403      0.20%     66.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::290-299             3437      0.20%     66.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::overflows         579604     33.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::max_value          10943                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::total            1728079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.mmu.dtb.rdAccesses               1729414                       # TLB accesses on read requests (Count)
system.cpu29.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu29.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu29.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu29.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu29.mmu.itb.wrAccesses                366771                       # TLB accesses on write requests (Count)
system.cpu29.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu29.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu29.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu29.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::mean  11171355250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::min_value  11171355250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::max_value  11171355250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::ON  46365985250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::CLK_GATED  11171355250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu29.rename.idleCycles                 333358                       # Number of cycles rename is idle (Cycle)
system.cpu29.rename.blockCycles              54428917                       # Number of cycles rename is blocking (Cycle)
system.cpu29.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu29.rename.runCycles                 2363068                       # Number of cycles rename is running (Cycle)
system.cpu29.rename.unblockCycles           126682916                       # Number of cycles rename is unblocking (Cycle)
system.cpu29.rename.renamedInsts             16198745                       # Number of instructions processed by rename (Count)
system.cpu29.rename.ROBFullEvents               78437                       # Number of times rename has blocked due to ROB full (Count)
system.cpu29.rename.IQFullEvents              4424167                       # Number of times rename has blocked due to IQ full (Count)
system.cpu29.rename.LQFullEvents                 3251                       # Number of times rename has blocked due to LQ full (Count)
system.cpu29.rename.SQFullEvents            126487158                       # Number of times rename has blocked due to SQ full (Count)
system.cpu29.rename.renamedOperands          29302298                       # Number of destination operands rename has renamed (Count)
system.cpu29.rename.lookups                  54275484                       # Number of register rename lookups that rename has made (Count)
system.cpu29.rename.intLookups               15285450                       # Number of integer rename lookups (Count)
system.cpu29.rename.fpLookups                 3187690                       # Number of floating rename lookups (Count)
system.cpu29.rename.committedMaps            29275474                       # Number of HB maps that are committed (Count)
system.cpu29.rename.undoneMaps                  26695                       # Number of HB maps that are undone due to squashing (Count)
system.cpu29.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu29.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu29.rename.skidInsts                 2052040                       # count of insts added to the skid buffer (Count)
system.cpu29.rob.reads                      199706642                       # The number of ROB reads (Count)
system.cpu29.rob.writes                      32394639                       # The number of ROB writes (Count)
system.cpu29.thread_0.numInsts                9349844                       # Number of Instructions committed (Count)
system.cpu29.thread_0.numOps                 16183253                       # Number of Ops committed (Count)
system.cpu29.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                       184053070                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       17477247                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      17593460                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    88                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16501                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            17186                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          184007442                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.095613                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.702370                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                179575648     97.59%     97.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   963351      0.52%     98.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   692152      0.38%     98.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   308034      0.17%     98.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   198810      0.11%     98.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1121439      0.61%     99.38% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   117843      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1029110      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     1055      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            184007442                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2195      5.49%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     2      0.01%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      5.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     3      0.01%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      5.50% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            15169     37.92%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     43.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   187      0.47%     43.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   38      0.10%     43.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             8408     21.02%     65.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           13997     34.99%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          177      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     14199517     80.71%     80.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     80.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     80.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       281309      1.60%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           25      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           50      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           59      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           24      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       281250      1.60%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       250000      1.42%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1055140      6.00%     91.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        31937      0.18%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       899904      5.11%     96.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       593812      3.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      17593460                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.095589                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              39999                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.002274                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               213583913                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               14804957                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       14785691                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  5650536                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 2688985                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         2687933                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   14789229                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     2844053                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         17593167                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1954997                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      293                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           2580720                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2369571                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      625723                       # Number of stores executed (Count)
system.cpu3.numRate                          0.095587                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            136                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          45628                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1410931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10094906                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     17460872                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             18.232272                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        18.232272                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.054848                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.054848                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  16690527                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  8962234                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    3187993                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   2094087                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11847065                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7370557                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  7570872                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1836474                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       626001                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        31853                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2371287                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2370278                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              222                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1316633                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1316528                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999920                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    207                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            333                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             297                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14798                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              168                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    184005438                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.094893                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.745482                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      180442427     98.06%     98.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         590459      0.32%     98.38% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         115873      0.06%     98.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         213021      0.12%     98.56% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         220422      0.12%     98.68% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        1036766      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          65369      0.04%     99.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1026936      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         294165      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    184005438                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10094906                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              17460872                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    2460208                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1834703                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2368015                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   2687717                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   15095793                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     14187786     81.25%     81.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     81.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     81.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       281269      1.61%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1053377      6.03%     91.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        31711      0.18%     92.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       781326      4.47%     96.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       593794      3.40%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     17460872                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       294165                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      1683050                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1683050                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      1683050                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1683050                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data       778512                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         778512                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data       778512                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        778512                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data 268081398490                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 268081398490                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data 268081398490                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 268081398490                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      2461562                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      2461562                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      2461562                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      2461562                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.316267                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.316267                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.316267                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.316267                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 344351.016413                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 344351.016413                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 344351.016413                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 344351.016413                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     38349338                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets        13158                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        54764                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    700.265466                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   487.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        78061                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            78061                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data       606222                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       606222                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data       606222                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       606222                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       172290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       172290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       172290                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       172290                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data 113202178240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 113202178240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data 113202178240                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 113202178240                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.069992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.069992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.069992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.069992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 657044.391665                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 657044.391665                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 657044.391665                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 657044.391665                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                171162                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      6593000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      6593000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 156976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 156976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data     13241001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total     13241001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 315261.928571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 315261.928571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data      1131856                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1131856                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data       704245                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       704245                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data 230037378250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 230037378250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      1836101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1836101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.383555                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.383555                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 326643.963748                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 326643.963748                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data       606222                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       606222                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data        98023                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        98023                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  75195291500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  75195291500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.053386                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.053386                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 767118.854759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 767118.854759                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data       551194                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        551194                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data        74267                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        74267                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  38044020240                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  38044020240                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 512260.091831                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 512260.091831                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data        74267                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        74267                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  38006886740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  38006886740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 511760.091831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 511760.091831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.374352                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             1855429                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            172328                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             10.766846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          352836000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1014.374352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.990600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           5095628                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          5095628                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  226457                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            181038472                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2369216                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               373105                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   192                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1316311                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              17479002                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  294                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            400075                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10106770                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2371287                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1316771                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    183607041                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    492                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   388534                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   86                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         184007442                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.095014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            0.792325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               180955826     98.34%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  204377      0.11%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   79713      0.04%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                   78532      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1080873      0.59%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   34505      0.02%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   47741      0.03%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  105609      0.06%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1420266      0.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           184007442                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.012884                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.054912                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       388395                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           388395                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       388395                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          388395                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          139                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            139                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          139                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           139                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     21045500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     21045500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     21045500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     21045500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       388534                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       388534                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       388534                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       388534                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000358                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000358                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000358                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 151406.474820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 151406.474820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 151406.474820                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 151406.474820                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          137                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           137                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          116                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          116                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst     18331500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     18331500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst     18331500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     18331500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000299                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 158030.172414                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 158030.172414                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 158030.172414                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 158030.172414                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       388395                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         388395                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          139                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          139                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     21045500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     21045500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       388534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       388534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000358                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 151406.474820                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 151406.474820                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          116                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst     18331500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     18331500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 158030.172414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 158030.172414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          109.866270                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              388511                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               116                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3349.232759                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          352817000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   109.866270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.214583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.214583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          115                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          115                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.224609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            777184                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           777184                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      192                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    324366                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                41272631                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              17477440                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1836474                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 626001                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      739                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                41238207                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 282                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                17473721                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               17473624                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 12819712                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 17723470                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.094938                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.723318                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         75                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1763                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   496                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 80774                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1834703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           542.194708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          992.371608                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1118707     60.97%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                3927      0.21%     61.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                2597      0.14%     61.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                3533      0.19%     61.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                4049      0.22%     61.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                3697      0.20%     61.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                4298      0.23%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                4729      0.26%     62.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                4495      0.24%     62.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                4691      0.26%     62.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              4985      0.27%     63.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119              4452      0.24%     63.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129              4329      0.24%     63.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              4623      0.25%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              4511      0.25%     64.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3940      0.21%     64.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              3851      0.21%     64.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              3839      0.21%     64.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              3891      0.21%     65.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              3845      0.21%     65.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              3942      0.21%     65.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              3974      0.22%     65.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              4077      0.22%     65.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              4144      0.23%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              3884      0.21%     66.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              3658      0.20%     66.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              3785      0.21%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              3551      0.19%     66.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289              3277      0.18%     67.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              3179      0.17%     67.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          600243     32.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value           11246                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1834703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1836238                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 625723                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 388543                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  11171340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  11171340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  11171340250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  46366000250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  11171340250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   192                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  368785                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               47879750                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           874                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2576953                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            133180888                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              17478298                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                78396                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               5926700                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3923                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             132972155                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           31860032                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   58753307                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                16459432                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3188726                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             31830061                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29842                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2162148                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       201186657                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       34953533                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10094906                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  17460872                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu30.numCycles                      183832678                       # Number of cpu cycles simulated (Cycle)
system.cpu30.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu30.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu30.instsAdded                      16245600                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu30.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu30.instsIssued                     16355452                       # Number of instructions issued (Count)
system.cpu30.squashedInstsIssued                   76                       # Number of squashed instructions issued (Count)
system.cpu30.squashedInstsExamined              14863                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu30.squashedOperandsExamined           14648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu30.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu30.numIssuedDist::samples         183798815                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::mean             0.088986                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::stdev            0.674579                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::0               179602555     97.72%     97.72% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::1                  934186      0.51%     98.23% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::2                  687531      0.37%     98.60% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::3                  313792      0.17%     98.77% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::4                  187886      0.10%     98.87% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::5                 1019986      0.55%     99.43% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::6                  120432      0.07%     99.49% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::7                  928814      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::8                    3633      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::total           183798815                       # Number of insts issued each cycle (Count)
system.cpu30.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntAlu                  2169      5.56%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntMult                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntDiv                     0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatAdd                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCmp                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCvt                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMult                  0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMultAcc               0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatDiv                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMisc                  0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatSqrt                  0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAdd                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAddAcc                 0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAlu                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCmp                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCvt                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMisc                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMult                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMultAcc                0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShift                  0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShiftAcc               0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdDiv                    0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSqrt                   0      0.00%      5.56% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAdd           15078     38.65%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAlu               0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCmp               0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCvt               0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatDiv               0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMisc              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMult              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMultAcc            0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatSqrt              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAdd              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAlu              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceCmp              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAes                    0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAesMix                 0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash               0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash2              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash             0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash2            0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma2              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma3              0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdPredAlu                0      0.00%     44.22% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemRead                  184      0.47%     44.69% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemWrite                  34      0.09%     44.77% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemRead            7207     18.48%     63.25% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemWrite          14335     36.75%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntAlu     13071609     79.92%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntMult           18      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntDiv          204      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatAdd       281290      1.72%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCmp            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCvt            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMult            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatDiv            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMisc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatSqrt            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAdd            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAlu            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCmp            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCvt            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMisc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMult            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShift            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdDiv            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSqrt            0      0.00%     81.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAdd       281250      1.72%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMult       250000      1.53%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAes            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAesMix            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemRead       952443      5.82%     90.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemWrite        31762      0.19%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemRead       892961      5.46%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemWrite       593765      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::total     16355452                       # Number of instructions issued per FU type, per thread (Count)
system.cpu30.issueRate                       0.088969                       # Inst issue rate ((Count/Cycle))
system.cpu30.fuBusy                             39007                       # FU busy when requested (Count)
system.cpu30.fuBusyRate                      0.002385                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu30.intInstQueueReads              210913610                       # Number of integer instruction queue reads (Count)
system.cpu30.intInstQueueWrites              13572639                       # Number of integer instruction queue writes (Count)
system.cpu30.intInstQueueWakeupAccesses      13554894                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu30.fpInstQueueReads                 5635192                       # Number of floating instruction queue reads (Count)
system.cpu30.fpInstQueueWrites                2688002                       # Number of floating instruction queue writes (Count)
system.cpu30.fpInstQueueWakeupAccesses        2687588                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu30.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu30.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu30.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu30.intAluAccesses                  13558403                       # Number of integer alu accesses (Count)
system.cpu30.fpAluAccesses                    2835906                       # Number of floating point alu accesses (Count)
system.cpu30.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu30.numInsts                        16355184                       # Number of executed instructions (Count)
system.cpu30.numLoadInsts                     1845359                       # Number of load instructions executed (Count)
system.cpu30.numSquashedInsts                     268                       # Number of squashed instructions skipped in execute (Count)
system.cpu30.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu30.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu30.numRefs                          2470862                       # Number of memory reference insts executed (Count)
system.cpu30.numBranches                      2164648                       # Number of branches executed (Count)
system.cpu30.numStoreInsts                     625503                       # Number of stores executed (Count)
system.cpu30.numRate                         0.088968                       # Inst execution rate ((Count/Cycle))
system.cpu30.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu30.idleCycles                         33863                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu30.quiesceCycles                    1630155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu30.committedInsts                   9377606                       # Number of Instructions Simulated (Count)
system.cpu30.committedOps                    16230845                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu30.cpi                            19.603370                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu30.totalCpi                       19.603370                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu30.ipc                             0.051012                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu30.totalIpc                        0.051012                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu30.intRegfileReads                 15547582                       # Number of integer regfile reads (Count)
system.cpu30.intRegfileWrites                 8243701                       # Number of integer regfile writes (Count)
system.cpu30.fpRegfileReads                   3187543                       # Number of floating regfile reads (Count)
system.cpu30.fpRegfileWrites                  2093825                       # Number of floating regfile writes (Count)
system.cpu30.ccRegfileReads                  10822157                       # number of cc regfile reads (Count)
system.cpu30.ccRegfileWrites                  6755651                       # number of cc regfile writes (Count)
system.cpu30.miscRegfileReads                 7051104                       # number of misc regfile reads (Count)
system.cpu30.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu30.MemDepUnit__0.insertedLoads      1733579                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.insertedStores       625759                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.branchPred.lookups               2166235                       # Number of BP lookups (Count)
system.cpu30.branchPred.condPredicted         2165283                       # Number of conditional branches predicted (Count)
system.cpu30.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu30.branchPred.BTBLookups            1214184                       # Number of BTB lookups (Count)
system.cpu30.branchPred.BTBHits               1214118                       # Number of BTB hits (Count)
system.cpu30.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu30.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu30.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu30.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu30.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu30.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu30.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu30.commit.commitSquashedInsts         13189                       # The number of squashed insts skipped by commit (Count)
system.cpu30.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu30.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu30.commit.numCommittedDist::samples    183797061                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::mean     0.088309                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::stdev     0.718338                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::0     180434230     98.17%     98.17% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::1        589382      0.32%     98.49% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::2        125710      0.07%     98.56% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::3        213922      0.12%     98.68% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::4        215539      0.12%     98.79% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::5        934861      0.51%     99.30% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::6         65375      0.04%     99.34% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::7        924770      0.50%     99.84% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::8        293272      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::total    183797061                       # Number of insts commited each cycle (Count)
system.cpu30.commit.instsCommitted            9377606                       # Number of instructions committed (Count)
system.cpu30.commit.opsCommitted             16230845                       # Number of ops (including micro ops) committed (Count)
system.cpu30.commit.memRefs                   2357403                       # Number of memory references committed (Count)
system.cpu30.commit.loads                     1732045                       # Number of loads committed (Count)
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu30.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu30.commit.branches                  2163148                       # Number of branches committed (Count)
system.cpu30.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu30.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu30.commit.integer                  13968199                       # Number of committed integer instructions. (Count)
system.cpu30.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu30.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntAlu     13060675     80.47%     80.47% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntMult           18      0.00%     80.47% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntDiv          198      0.00%     80.47% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatAdd       281260      1.73%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCmp            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCvt            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMult            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatDiv            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMisc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatSqrt            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAdd            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAlu            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCmp            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCvt            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMisc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMult            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShift            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdDiv            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSqrt            0      0.00%     82.20% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAdd       281250      1.73%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.94% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMult       250000      1.54%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAes            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAesMix            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.48% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemRead       950777      5.86%     91.33% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemWrite        31600      0.19%     91.53% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemRead       781268      4.81%     96.34% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemWrite       593758      3.66%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::total     16230845                       # Class of committed instruction (Count)
system.cpu30.commit.commitEligibleSamples       293272                       # number cycles where commit BW limit reached (Cycle)
system.cpu30.dcache.demandHits::cpu30.data      1607307                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.demandHits::total         1607307                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.overallHits::cpu30.data      1607307                       # number of overall hits (Count)
system.cpu30.dcache.overallHits::total        1607307                       # number of overall hits (Count)
system.cpu30.dcache.demandMisses::cpu30.data       751300                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.demandMisses::total        751300                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.overallMisses::cpu30.data       751300                       # number of overall misses (Count)
system.cpu30.dcache.overallMisses::total       751300                       # number of overall misses (Count)
system.cpu30.dcache.demandMissLatency::cpu30.data 242933058207                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.demandMissLatency::total 242933058207                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::cpu30.data 242933058207                       # number of overall miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::total 242933058207                       # number of overall miss ticks (Tick)
system.cpu30.dcache.demandAccesses::cpu30.data      2358607                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.demandAccesses::total      2358607                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::cpu30.data      2358607                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::total      2358607                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.demandMissRate::cpu30.data     0.318535                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.demandMissRate::total     0.318535                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.overallMissRate::cpu30.data     0.318535                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.overallMissRate::total     0.318535                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMissLatency::cpu30.data 323350.270474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.demandAvgMissLatency::total 323350.270474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::cpu30.data 323350.270474                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::total 323350.270474                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.blockedCycles::no_mshrs     31814117                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCycles::no_targets         7127                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCauses::no_mshrs        50895                       # number of times access was blocked (Count)
system.cpu30.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu30.dcache.avgBlocked::no_mshrs   625.093172                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.avgBlocked::no_targets   263.962963                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu30.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu30.dcache.demandMshrHits::cpu30.data       579076                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.demandMshrHits::total       579076                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::cpu30.data       579076                       # number of overall MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::total       579076                       # number of overall MSHR hits (Count)
system.cpu30.dcache.demandMshrMisses::cpu30.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::cpu30.data       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.demandMshrMissLatency::cpu30.data 111388353707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissLatency::total 111388353707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::cpu30.data 111388353707                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::total 111388353707                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissRate::cpu30.data     0.073019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.demandMshrMissRate::total     0.073019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::cpu30.data     0.073019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::total     0.073019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMshrMissLatency::cpu30.data 646764.409763                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.demandAvgMshrMissLatency::total 646764.409763                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::cpu30.data 646764.409763                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::total 646764.409763                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.replacements               171082                       # number of replacements (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::cpu30.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::cpu30.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.missLatency::cpu30.data      5951750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.missLatency::total      5951750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.accesses::cpu30.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.missRate::cpu30.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::cpu30.data 141708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::total 141708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::cpu30.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::cpu30.data     12037003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::total     12037003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::cpu30.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu30.data 286595.309524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::total 286595.309524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWWriteReq.hits::cpu30.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::cpu30.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.hits::cpu30.data      1056257                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.hits::total       1056257                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.misses::cpu30.data       677035                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.misses::total       677035                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.missLatency::cpu30.data 204326633500                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.missLatency::total 204326633500                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.accesses::cpu30.data      1733292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.accesses::total      1733292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.missRate::cpu30.data     0.390606                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.missRate::total     0.390606                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMissLatency::cpu30.data 301796.263856                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMissLatency::total 301796.263856                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.mshrHits::cpu30.data       579076                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrHits::total       579076                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrMisses::cpu30.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMissLatency::cpu30.data  72819061500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissLatency::total  72819061500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissRate::cpu30.data     0.056516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.mshrMissRate::total     0.056516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMshrMissLatency::cpu30.data 743362.646617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMshrMissLatency::total 743362.646617                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.hits::cpu30.data       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.misses::cpu30.data        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.missLatency::cpu30.data  38606424707                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.missLatency::total  38606424707                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.accesses::cpu30.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.missRate::cpu30.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMissLatency::cpu30.data 519846.828344                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMissLatency::total 519846.828344                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.mshrMisses::cpu30.data        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMisses::total        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMissLatency::cpu30.data  38569292207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissLatency::total  38569292207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissRate::cpu30.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMshrMissLatency::cpu30.data 519346.828344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMshrMissLatency::total 519346.828344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dcache.tags.tagsInUse        1014.025133                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dcache.tags.totalRefs            1779617                       # Total number of references to valid blocks. (Count)
system.cpu30.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu30.dcache.tags.avgRefs            10.331894                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dcache.tags.warmupTick         407625000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dcache.tags.occupancies::cpu30.data  1014.025133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.dcache.tags.avgOccs::cpu30.data     0.990259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.avgOccs::total      0.990259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu30.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu30.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.dcache.tags.tagAccesses          4889631                       # Number of tag accesses (Count)
system.cpu30.dcache.tags.dataAccesses         4889631                       # Number of data accesses (Count)
system.cpu30.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.decode.idleCycles                 213307                       # Number of cycles decode is idle (Cycle)
system.cpu30.decode.blockedCycles           181048376                       # Number of cycles decode is blocked (Cycle)
system.cpu30.decode.runCycles                 2170014                       # Number of cycles decode is running (Cycle)
system.cpu30.decode.unblockCycles              366955                       # Number of cycles decode is unblocking (Cycle)
system.cpu30.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu30.decode.branchResolved            1213890                       # Number of times decode resolved a branch (Count)
system.cpu30.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu30.decode.decodedInsts             16247093                       # Number of instructions handled by decode (Count)
system.cpu30.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu30.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.fetch.icacheStallCycles           393980                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu30.fetch.insts                      9388341                       # Number of instructions fetch has processed (Count)
system.cpu30.fetch.branches                   2166235                       # Number of branches that fetch encountered (Count)
system.cpu30.fetch.predictedBranches          1214352                       # Number of branches that fetch has predicted taken (Count)
system.cpu30.fetch.cycles                   183404554                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu30.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu30.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu30.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu30.fetch.cacheLines                  388087                       # Number of cache lines fetched (Count)
system.cpu30.fetch.icacheSquashes                  48                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu30.fetch.nisnDist::samples        183798815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::mean            0.088417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::stdev           0.766303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::0              180951332     98.45%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::1                 227901      0.12%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::2                  68650      0.04%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::3                  75373      0.04%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::4                 971267      0.53%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::5                  33183      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::6                  34250      0.02%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::7                  91694      0.05%     99.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::8                1345165      0.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::total          183798815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.branchRate                0.011784                       # Number of branch fetches per cycle (Ratio)
system.cpu30.fetch.rate                      0.051070                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu30.icache.demandHits::cpu30.inst       388010                       # number of demand (read+write) hits (Count)
system.cpu30.icache.demandHits::total          388010                       # number of demand (read+write) hits (Count)
system.cpu30.icache.overallHits::cpu30.inst       388010                       # number of overall hits (Count)
system.cpu30.icache.overallHits::total         388010                       # number of overall hits (Count)
system.cpu30.icache.demandMisses::cpu30.inst           77                       # number of demand (read+write) misses (Count)
system.cpu30.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu30.icache.overallMisses::cpu30.inst           77                       # number of overall misses (Count)
system.cpu30.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu30.icache.demandMissLatency::cpu30.inst     14941000                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.demandMissLatency::total     14941000                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.overallMissLatency::cpu30.inst     14941000                       # number of overall miss ticks (Tick)
system.cpu30.icache.overallMissLatency::total     14941000                       # number of overall miss ticks (Tick)
system.cpu30.icache.demandAccesses::cpu30.inst       388087                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.demandAccesses::total       388087                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::cpu30.inst       388087                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::total       388087                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.demandMissRate::cpu30.inst     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.demandMissRate::total     0.000198                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.overallMissRate::cpu30.inst     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.overallMissRate::total     0.000198                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.demandAvgMissLatency::cpu30.inst 194038.961039                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.demandAvgMissLatency::total 194038.961039                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::cpu30.inst 194038.961039                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::total 194038.961039                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.demandMshrHits::cpu30.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.overallMshrHits::cpu30.inst           17                       # number of overall MSHR hits (Count)
system.cpu30.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu30.icache.demandMshrMisses::cpu30.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::cpu30.inst           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.demandMshrMissLatency::cpu30.inst     12110250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissLatency::total     12110250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::cpu30.inst     12110250                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::total     12110250                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissRate::cpu30.inst     0.000155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.demandMshrMissRate::total     0.000155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::cpu30.inst     0.000155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::total     0.000155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.demandAvgMshrMissLatency::cpu30.inst 201837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.demandAvgMshrMissLatency::total 201837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::cpu30.inst 201837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::total 201837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.replacements                    0                       # number of replacements (Count)
system.cpu30.icache.ReadReq.hits::cpu30.inst       388010                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.hits::total        388010                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.misses::cpu30.inst           77                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.missLatency::cpu30.inst     14941000                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.missLatency::total     14941000                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.accesses::cpu30.inst       388087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.accesses::total       388087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.missRate::cpu30.inst     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.missRate::total     0.000198                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMissLatency::cpu30.inst 194038.961039                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMissLatency::total 194038.961039                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.mshrHits::cpu30.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrMisses::cpu30.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMissLatency::cpu30.inst     12110250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissLatency::total     12110250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissRate::cpu30.inst     0.000155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.mshrMissRate::total     0.000155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMshrMissLatency::cpu30.inst 201837.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMshrMissLatency::total 201837.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.icache.tags.tagsInUse          55.183734                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.icache.tags.totalRefs             388070                       # Total number of references to valid blocks. (Count)
system.cpu30.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu30.icache.tags.avgRefs          6467.833333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.icache.tags.warmupTick         407606000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.icache.tags.occupancies::cpu30.inst    55.183734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.icache.tags.avgOccs::cpu30.inst     0.107781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.avgOccs::total      0.107781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu30.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu30.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.icache.tags.tagAccesses           776234                       # Number of tag accesses (Count)
system.cpu30.icache.tags.dataAccesses          776234                       # Number of data accesses (Count)
system.cpu30.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu30.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu30.iew.blockCycles                   293538                       # Number of cycles IEW is blocking (Cycle)
system.cpu30.iew.unblockCycles               43026840                       # Number of cycles IEW is unblocking (Cycle)
system.cpu30.iew.dispatchedInsts             16245775                       # Number of instructions dispatched to IQ (Count)
system.cpu30.iew.dispSquashedInsts                 25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu30.iew.dispLoadInsts                1733579                       # Number of dispatched load instructions (Count)
system.cpu30.iew.dispStoreInsts                625759                       # Number of dispatched store instructions (Count)
system.cpu30.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu30.iew.iqFullEvents                     455                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu30.iew.lsqFullEvents               42994190                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu30.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu30.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu30.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu30.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu30.iew.instsToCommit               16242570                       # Cumulative count of insts sent to commit (Count)
system.cpu30.iew.writebackCount              16242482                       # Cumulative count of insts written-back (Count)
system.cpu30.iew.producerInst                11898398                       # Number of instructions producing a value (Count)
system.cpu30.iew.consumerInst                16477239                       # Number of instructions consuming a value (Count)
system.cpu30.iew.wbRate                      0.088355                       # Insts written-back per cycle ((Count/Cycle))
system.cpu30.iew.wbFanout                    0.722111                       # Average fanout of values written-back ((Count/Count))
system.cpu30.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu30.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu30.lsq0.squashedLoads                  1526                       # Number of loads squashed (Count)
system.cpu30.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu30.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu30.lsq0.squashedStores                  401                       # Number of stores squashed (Count)
system.cpu30.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu30.lsq0.blockedByCache                73924                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu30.lsq0.loadToUse::samples          1732045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::mean          509.937857                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::stdev         956.507422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::0-9              1039529     60.02%     60.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::10-19               3948      0.23%     60.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::20-29               4510      0.26%     60.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::30-39               6349      0.37%     60.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::40-49               6835      0.39%     61.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::50-59               5704      0.33%     61.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::60-69               6550      0.38%     61.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::70-79               7201      0.42%     62.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::80-89               6277      0.36%     62.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::90-99               6127      0.35%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::100-109             6656      0.38%     63.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::110-119             5997      0.35%     63.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::120-129             5508      0.32%     64.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::130-139             5776      0.33%     64.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::140-149             5208      0.30%     64.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::150-159             4574      0.26%     65.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::160-169             4359      0.25%     65.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::170-179             4063      0.23%     65.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::180-189             3931      0.23%     65.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::190-199             3897      0.22%     65.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::200-209             3970      0.23%     66.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::210-219             3743      0.22%     66.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::220-229             3873      0.22%     66.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::230-239             3958      0.23%     66.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::240-249             3696      0.21%     67.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::250-259             3616      0.21%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::260-269             3984      0.23%     67.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::270-279             3854      0.22%     67.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::280-289             4018      0.23%     68.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::290-299             3873      0.22%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::overflows         550461     31.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::max_value          10499                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::total            1732045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.mmu.dtb.rdAccesses               1733390                       # TLB accesses on read requests (Count)
system.cpu30.mmu.dtb.wrAccesses                625503                       # TLB accesses on write requests (Count)
system.cpu30.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu30.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu30.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu30.mmu.itb.wrAccesses                388099                       # TLB accesses on write requests (Count)
system.cpu30.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu30.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu30.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu30.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::mean  11171632250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::min_value  11171632250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::max_value  11171632250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::ON  46365708250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::CLK_GATED  11171632250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu30.rename.idleCycles                 350460                       # Number of cycles rename is idle (Cycle)
system.cpu30.rename.blockCycles              49603482                       # Number of cycles rename is blocking (Cycle)
system.cpu30.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu30.rename.runCycles                 2377179                       # Number of cycles rename is running (Cycle)
system.cpu30.rename.unblockCycles           131467240                       # Number of cycles rename is unblocking (Cycle)
system.cpu30.rename.renamedInsts             16246509                       # Number of instructions processed by rename (Count)
system.cpu30.rename.ROBFullEvents               66660                       # Number of times rename has blocked due to ROB full (Count)
system.cpu30.rename.IQFullEvents              4503970                       # Number of times rename has blocked due to IQ full (Count)
system.cpu30.rename.LQFullEvents                 6259                       # Number of times rename has blocked due to LQ full (Count)
system.cpu30.rename.SQFullEvents            131259127                       # Number of times rename has blocked due to SQ full (Count)
system.cpu30.rename.renamedOperands          29397676                       # Number of destination operands rename has renamed (Count)
system.cpu30.rename.lookups                  54442558                       # Number of register rename lookups that rename has made (Count)
system.cpu30.rename.intLookups               15329250                       # Number of integer rename lookups (Count)
system.cpu30.rename.fpLookups                 3187848                       # Number of floating rename lookups (Count)
system.cpu30.rename.committedMaps            29370658                       # Number of HB maps that are committed (Count)
system.cpu30.rename.undoneMaps                  26889                       # Number of HB maps that are undone due to squashing (Count)
system.cpu30.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu30.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu30.rename.skidInsts                 2131935                       # count of insts added to the skid buffer (Count)
system.cpu30.rob.reads                      199747550                       # The number of ROB reads (Count)
system.cpu30.rob.writes                      32490010                       # The number of ROB writes (Count)
system.cpu30.thread_0.numInsts                9377606                       # Number of Instructions committed (Count)
system.cpu30.thread_0.numOps                 16230845                       # Number of Ops committed (Count)
system.cpu30.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu31.numCycles                      183824830                       # Number of cpu cycles simulated (Cycle)
system.cpu31.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu31.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu31.instsAdded                      16172463                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu31.nonSpecInstsAdded                    180                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu31.instsIssued                     16283290                       # Number of instructions issued (Count)
system.cpu31.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu31.squashedInstsExamined              14693                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu31.squashedOperandsExamined           14939                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu31.squashedNonSpecRemoved                51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu31.numIssuedDist::samples         183793728                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::mean             0.088595                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::stdev            0.672959                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::0               179611928     97.72%     97.72% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::1                  939626      0.51%     98.24% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::2                  678160      0.37%     98.60% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::3                  303862      0.17%     98.77% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::4                  197219      0.11%     98.88% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::5                 1022720      0.56%     99.43% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::6                  110073      0.06%     99.49% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::7                  928276      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::8                    1864      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::total           183793728                       # Number of insts issued each cycle (Count)
system.cpu31.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntAlu                  2086      5.27%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntMult                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntDiv                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatAdd                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCmp                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCvt                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMult                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMultAcc               0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatDiv                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMisc                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatSqrt                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAdd                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAddAcc                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAlu                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCmp                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCvt                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMisc                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMult                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMultAcc                0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShift                  0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShiftAcc               0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdDiv                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSqrt                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAdd           14940     37.72%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAlu               0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCmp               0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCvt               0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatDiv               0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMisc              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMult              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMultAcc            0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatSqrt              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAdd              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAlu              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceCmp              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAes                    0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAesMix                 0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash               0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash2              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash             0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash2            0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma2              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma3              0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdPredAlu                0      0.00%     42.98% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemRead                  166      0.42%     43.40% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemWrite                  37      0.09%     43.50% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemRead            8252     20.83%     64.33% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemWrite          14130     35.67%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statIssuedInstType_0::No_OpClass          132      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntAlu     13004480     79.86%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntMult           18      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntDiv          204      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatAdd       281300      1.73%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCmp            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCvt            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMult            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatDiv            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMisc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatSqrt            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAdd            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAlu            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCmp            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCvt            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMisc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMult            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShift            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdDiv            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSqrt            0      0.00%     81.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAdd       281250      1.73%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMult       250000      1.54%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAes            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAesMix            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemRead       946251      5.81%     90.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemWrite        31761      0.20%     90.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemRead       894131      5.49%     96.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemWrite       593763      3.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::total     16283290                       # Number of instructions issued per FU type, per thread (Count)
system.cpu31.issueRate                       0.088580                       # Inst issue rate ((Count/Cycle))
system.cpu31.fuBusy                             39611                       # FU busy when requested (Count)
system.cpu31.fuBusyRate                      0.002433                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu31.intInstQueueReads              210761737                       # Number of integer instruction queue reads (Count)
system.cpu31.intInstQueueWrites              13499181                       # Number of integer instruction queue writes (Count)
system.cpu31.intInstQueueWakeupAccesses      13481643                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu31.fpInstQueueReads                 5638260                       # Number of floating instruction queue reads (Count)
system.cpu31.fpInstQueueWrites                2688158                       # Number of floating instruction queue writes (Count)
system.cpu31.fpInstQueueWakeupAccesses        2687594                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu31.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu31.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu31.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu31.intAluAccesses                  13484978                       # Number of integer alu accesses (Count)
system.cpu31.fpAluAccesses                    2837791                       # Number of floating point alu accesses (Count)
system.cpu31.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu31.numInsts                        16283004                       # Number of executed instructions (Count)
system.cpu31.numLoadInsts                     1840343                       # Number of load instructions executed (Count)
system.cpu31.numSquashedInsts                     286                       # Number of squashed instructions skipped in execute (Count)
system.cpu31.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu31.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu31.numRefs                          2465840                       # Number of memory reference insts executed (Count)
system.cpu31.numBranches                      2152438                       # Number of branches executed (Count)
system.cpu31.numStoreInsts                     625497                       # Number of stores executed (Count)
system.cpu31.numRate                         0.088579                       # Inst execution rate ((Count/Cycle))
system.cpu31.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu31.idleCycles                         31102                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu31.quiesceCycles                    1638103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu31.committedInsts                   9335048                       # Number of Instructions Simulated (Count)
system.cpu31.committedOps                    16157883                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu31.cpi                            19.691900                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu31.totalCpi                       19.691900                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu31.ipc                             0.050782                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu31.totalIpc                        0.050782                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu31.intRegfileReads                 15482734                       # Number of integer regfile reads (Count)
system.cpu31.intRegfileWrites                 8200978                       # Number of integer regfile writes (Count)
system.cpu31.fpRegfileReads                   3187552                       # Number of floating regfile reads (Count)
system.cpu31.fpRegfileWrites                  2093832                       # Number of floating regfile writes (Count)
system.cpu31.ccRegfileReads                  10761239                       # number of cc regfile reads (Count)
system.cpu31.ccRegfileWrites                  6719095                       # number of cc regfile writes (Count)
system.cpu31.miscRegfileReads                 7021628                       # number of misc regfile reads (Count)
system.cpu31.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu31.MemDepUnit__0.insertedLoads      1727516                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.insertedStores       625776                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.conflictingLoads        31836                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.branchPred.lookups               2153996                       # Number of BP lookups (Count)
system.cpu31.branchPred.condPredicted         2153084                       # Number of conditional branches predicted (Count)
system.cpu31.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu31.branchPred.BTBLookups            1208070                       # Number of BTB lookups (Count)
system.cpu31.branchPred.BTBHits               1208001                       # Number of BTB hits (Count)
system.cpu31.branchPred.BTBHitRatio          0.999943                       # BTB Hit Ratio (Ratio)
system.cpu31.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu31.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu31.branchPred.indirectLookups           292                       # Number of indirect predictor lookups. (Count)
system.cpu31.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu31.branchPred.indirectMisses            255                       # Number of indirect misses. (Count)
system.cpu31.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu31.commit.commitSquashedInsts         13095                       # The number of squashed insts skipped by commit (Count)
system.cpu31.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu31.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu31.commit.numCommittedDist::samples    183791988                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::mean     0.087914                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::stdev     0.717684                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::0     180462955     98.19%     98.19% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::1        579039      0.32%     98.50% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::2        116530      0.06%     98.57% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::3        200860      0.11%     98.68% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::4        214237      0.12%     98.79% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::5        934884      0.51%     99.30% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::6         65516      0.04%     99.34% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::7        924996      0.50%     99.84% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::8        292971      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::total    183791988                       # Number of insts commited each cycle (Count)
system.cpu31.commit.instsCommitted            9335048                       # Number of instructions committed (Count)
system.cpu31.commit.opsCommitted             16157883                       # Number of ops (including micro ops) committed (Count)
system.cpu31.commit.memRefs                   2351324                       # Number of memory references committed (Count)
system.cpu31.commit.loads                     1725964                       # Number of loads committed (Count)
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu31.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu31.commit.branches                  2150986                       # Number of branches committed (Count)
system.cpu31.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu31.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu31.commit.integer                  13901317                       # Number of committed integer instructions. (Count)
system.cpu31.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu31.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntAlu     12993793     80.42%     80.42% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntMult           18      0.00%     80.42% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntDiv          198      0.00%     80.42% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatAdd       281260      1.74%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCmp            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCvt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMult            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatDiv            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMisc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatSqrt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAdd            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAlu            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCmp            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCvt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMisc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMult            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShift            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdDiv            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSqrt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAdd       281250      1.74%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMult       250000      1.55%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAes            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAesMix            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemRead       944696      5.85%     91.29% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemWrite        31602      0.20%     91.49% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemRead       781268      4.84%     96.33% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemWrite       593758      3.67%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::total     16157883                       # Class of committed instruction (Count)
system.cpu31.commit.commitEligibleSamples       292971                       # number cycles where commit BW limit reached (Cycle)
system.cpu31.dcache.demandHits::cpu31.data      1583820                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.demandHits::total         1583820                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.overallHits::cpu31.data      1583820                       # number of overall hits (Count)
system.cpu31.dcache.overallHits::total        1583820                       # number of overall hits (Count)
system.cpu31.dcache.demandMisses::cpu31.data       768710                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.demandMisses::total        768710                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.overallMisses::cpu31.data       768710                       # number of overall misses (Count)
system.cpu31.dcache.overallMisses::total       768710                       # number of overall misses (Count)
system.cpu31.dcache.demandMissLatency::cpu31.data 255456172976                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.demandMissLatency::total 255456172976                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::cpu31.data 255456172976                       # number of overall miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::total 255456172976                       # number of overall miss ticks (Tick)
system.cpu31.dcache.demandAccesses::cpu31.data      2352530                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.demandAccesses::total      2352530                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::cpu31.data      2352530                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::total      2352530                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.demandMissRate::cpu31.data     0.326759                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.demandMissRate::total     0.326759                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.overallMissRate::cpu31.data     0.326759                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.overallMissRate::total     0.326759                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMissLatency::cpu31.data 332318.004158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.demandAvgMissLatency::total 332318.004158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::cpu31.data 332318.004158                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::total 332318.004158                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.blockedCycles::no_mshrs     33982086                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCycles::no_targets         4747                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCauses::no_mshrs        53406                       # number of times access was blocked (Count)
system.cpu31.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu31.dcache.avgBlocked::no_mshrs   636.297158                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.avgBlocked::no_targets   189.880000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu31.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu31.dcache.demandMshrHits::cpu31.data       596484                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.demandMshrHits::total       596484                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::cpu31.data       596484                       # number of overall MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::total       596484                       # number of overall MSHR hits (Count)
system.cpu31.dcache.demandMshrMisses::cpu31.data       172226                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.demandMshrMisses::total       172226                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::cpu31.data       172226                       # number of overall MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::total       172226                       # number of overall MSHR misses (Count)
system.cpu31.dcache.demandMshrMissLatency::cpu31.data 112854854976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissLatency::total 112854854976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::cpu31.data 112854854976                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::total 112854854976                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissRate::cpu31.data     0.073209                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.demandMshrMissRate::total     0.073209                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::cpu31.data     0.073209                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::total     0.073209                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMshrMissLatency::cpu31.data 655271.880994                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.demandAvgMshrMissLatency::total 655271.880994                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::cpu31.data 655271.880994                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::total 655271.880994                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.replacements               171086                       # number of replacements (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::cpu31.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::cpu31.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.missLatency::cpu31.data      5524250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.missLatency::total      5524250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.accesses::cpu31.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.missRate::cpu31.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::cpu31.data 134737.804878                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::total 134737.804878                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::cpu31.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::cpu31.data     11222003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::total     11222003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::cpu31.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu31.data 273707.390244                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::total 273707.390244                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWWriteReq.hits::cpu31.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::cpu31.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.hits::cpu31.data      1032770                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.hits::total       1032770                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.misses::cpu31.data       694443                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.misses::total       694443                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.missLatency::cpu31.data 216652350500                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.missLatency::total 216652350500                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.accesses::cpu31.data      1727213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.accesses::total      1727213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.missRate::cpu31.data     0.402060                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.missRate::total     0.402060                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMissLatency::cpu31.data 311980.033638                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMissLatency::total 311980.033638                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.mshrHits::cpu31.data       596484                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrHits::total       596484                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrMisses::cpu31.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMissLatency::cpu31.data  74088166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissLatency::total  74088166000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissRate::cpu31.data     0.056715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.mshrMissRate::total     0.056715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMshrMissLatency::cpu31.data 756318.112680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMshrMissLatency::total 756318.112680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.hits::cpu31.data       551050                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.misses::cpu31.data        74267                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.misses::total        74267                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.missLatency::cpu31.data  38803822476                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.missLatency::total  38803822476                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.accesses::cpu31.data       625317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.accesses::total       625317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.missRate::cpu31.data     0.118767                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.missRate::total     0.118767                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMissLatency::cpu31.data 522490.776199                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMissLatency::total 522490.776199                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.mshrMisses::cpu31.data        74267                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMisses::total        74267                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMissLatency::cpu31.data  38766688976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissLatency::total  38766688976                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissRate::cpu31.data     0.118767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.mshrMissRate::total     0.118767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMshrMissLatency::cpu31.data 521990.776199                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMshrMissLatency::total 521990.776199                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dcache.tags.tagsInUse        1013.889677                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dcache.tags.totalRefs            1756133                       # Total number of references to valid blocks. (Count)
system.cpu31.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu31.dcache.tags.avgRefs            10.195612                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dcache.tags.warmupTick         409612000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dcache.tags.occupancies::cpu31.data  1013.889677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.dcache.tags.avgOccs::cpu31.data     0.990127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.avgOccs::total      0.990127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu31.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu31.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.dcache.tags.tagAccesses          4877476                       # Number of tag accesses (Count)
system.cpu31.dcache.tags.dataAccesses         4877476                       # Number of data accesses (Count)
system.cpu31.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.decode.idleCycles                 210559                       # Number of cycles decode is idle (Cycle)
system.cpu31.decode.blockedCycles           181064419                       # Number of cycles decode is blocked (Cycle)
system.cpu31.decode.runCycles                 2145891                       # Number of cycles decode is running (Cycle)
system.cpu31.decode.unblockCycles              372695                       # Number of cycles decode is unblocking (Cycle)
system.cpu31.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu31.decode.branchResolved            1207776                       # Number of times decode resolved a branch (Count)
system.cpu31.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu31.decode.decodedInsts             16174042                       # Number of instructions handled by decode (Count)
system.cpu31.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu31.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.fetch.icacheStallCycles           382352                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu31.fetch.insts                      9345602                       # Number of instructions fetch has processed (Count)
system.cpu31.fetch.branches                   2153996                       # Number of branches that fetch encountered (Count)
system.cpu31.fetch.predictedBranches          1208238                       # Number of branches that fetch has predicted taken (Count)
system.cpu31.fetch.cycles                   183411168                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu31.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu31.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu31.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu31.fetch.cacheLines                  375603                       # Number of cache lines fetched (Count)
system.cpu31.fetch.icacheSquashes                  71                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu31.fetch.nisnDist::samples        183793728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::mean            0.088021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::stdev           0.763412                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::0              180966575     98.46%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::1                 198253      0.11%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::2                  79562      0.04%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::3                  72749      0.04%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::4                 977072      0.53%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::5                  34670      0.02%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::6                  46152      0.03%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::7                 106027      0.06%     99.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::8                1312668      0.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::total          183793728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.branchRate                0.011718                       # Number of branch fetches per cycle (Ratio)
system.cpu31.fetch.rate                      0.050840                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu31.icache.demandHits::cpu31.inst       375520                       # number of demand (read+write) hits (Count)
system.cpu31.icache.demandHits::total          375520                       # number of demand (read+write) hits (Count)
system.cpu31.icache.overallHits::cpu31.inst       375520                       # number of overall hits (Count)
system.cpu31.icache.overallHits::total         375520                       # number of overall hits (Count)
system.cpu31.icache.demandMisses::cpu31.inst           83                       # number of demand (read+write) misses (Count)
system.cpu31.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu31.icache.overallMisses::cpu31.inst           83                       # number of overall misses (Count)
system.cpu31.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu31.icache.demandMissLatency::cpu31.inst     14738250                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.demandMissLatency::total     14738250                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.overallMissLatency::cpu31.inst     14738250                       # number of overall miss ticks (Tick)
system.cpu31.icache.overallMissLatency::total     14738250                       # number of overall miss ticks (Tick)
system.cpu31.icache.demandAccesses::cpu31.inst       375603                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.demandAccesses::total       375603                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::cpu31.inst       375603                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::total       375603                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.demandMissRate::cpu31.inst     0.000221                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.demandMissRate::total     0.000221                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.overallMissRate::cpu31.inst     0.000221                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.overallMissRate::total     0.000221                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.demandAvgMissLatency::cpu31.inst 177569.277108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.demandAvgMissLatency::total 177569.277108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::cpu31.inst 177569.277108                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::total 177569.277108                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.demandMshrHits::cpu31.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.overallMshrHits::cpu31.inst           23                       # number of overall MSHR hits (Count)
system.cpu31.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu31.icache.demandMshrMisses::cpu31.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::cpu31.inst           60                       # number of overall MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu31.icache.demandMshrMissLatency::cpu31.inst     11130750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissLatency::total     11130750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::cpu31.inst     11130750                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::total     11130750                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissRate::cpu31.inst     0.000160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.demandMshrMissRate::total     0.000160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::cpu31.inst     0.000160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::total     0.000160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.demandAvgMshrMissLatency::cpu31.inst 185512.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.demandAvgMshrMissLatency::total 185512.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::cpu31.inst 185512.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::total 185512.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.replacements                    0                       # number of replacements (Count)
system.cpu31.icache.ReadReq.hits::cpu31.inst       375520                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.hits::total        375520                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.misses::cpu31.inst           83                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.missLatency::cpu31.inst     14738250                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.missLatency::total     14738250                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.accesses::cpu31.inst       375603                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.accesses::total       375603                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.missRate::cpu31.inst     0.000221                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.missRate::total     0.000221                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMissLatency::cpu31.inst 177569.277108                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMissLatency::total 177569.277108                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.mshrHits::cpu31.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrMisses::cpu31.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMissLatency::cpu31.inst     11130750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissLatency::total     11130750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissRate::cpu31.inst     0.000160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.mshrMissRate::total     0.000160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMshrMissLatency::cpu31.inst 185512.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMshrMissLatency::total 185512.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.icache.tags.tagsInUse          55.981655                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.icache.tags.totalRefs             375580                       # Total number of references to valid blocks. (Count)
system.cpu31.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu31.icache.tags.avgRefs          6259.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.icache.tags.warmupTick         409593000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.icache.tags.occupancies::cpu31.inst    55.981655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.icache.tags.avgOccs::cpu31.inst     0.109339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.avgOccs::total      0.109339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu31.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu31.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.icache.tags.tagAccesses           751266                       # Number of tag accesses (Count)
system.cpu31.icache.tags.dataAccesses          751266                       # Number of data accesses (Count)
system.cpu31.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu31.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu31.iew.blockCycles                   286419                       # Number of cycles IEW is blocking (Cycle)
system.cpu31.iew.unblockCycles               38935872                       # Number of cycles IEW is unblocking (Cycle)
system.cpu31.iew.dispatchedInsts             16172643                       # Number of instructions dispatched to IQ (Count)
system.cpu31.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu31.iew.dispLoadInsts                1727516                       # Number of dispatched load instructions (Count)
system.cpu31.iew.dispStoreInsts                625776                       # Number of dispatched store instructions (Count)
system.cpu31.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu31.iew.iqFullEvents                     729                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu31.iew.lsqFullEvents               38904486                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu31.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu31.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu31.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu31.iew.branchMispredicts                249                       # Number of branch mispredicts detected at execute (Count)
system.cpu31.iew.instsToCommit               16169329                       # Cumulative count of insts sent to commit (Count)
system.cpu31.iew.writebackCount              16169237                       # Cumulative count of insts written-back (Count)
system.cpu31.iew.producerInst                11845146                       # Number of instructions producing a value (Count)
system.cpu31.iew.consumerInst                16436492                       # Number of instructions consuming a value (Count)
system.cpu31.iew.wbRate                      0.087960                       # Insts written-back per cycle ((Count/Cycle))
system.cpu31.iew.wbFanout                    0.720661                       # Average fanout of values written-back ((Count/Count))
system.cpu31.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu31.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu31.lsq0.squashedLoads                  1544                       # Number of loads squashed (Count)
system.cpu31.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu31.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu31.lsq0.squashedStores                  416                       # Number of stores squashed (Count)
system.cpu31.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu31.lsq0.blockedByCache                75918                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu31.lsq0.loadToUse::samples          1725964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::mean          540.858215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::stdev         980.810361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::0-9              1018914     59.03%     59.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::10-19               3916      0.23%     59.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::20-29               3968      0.23%     59.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::30-39               4999      0.29%     59.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::40-49               5294      0.31%     60.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::50-59               4698      0.27%     60.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::60-69               5371      0.31%     60.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::70-79               5846      0.34%     61.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::80-89               5196      0.30%     61.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::90-99               5548      0.32%     61.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::100-109             5880      0.34%     61.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::110-119             5292      0.31%     62.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::120-129             5016      0.29%     62.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::130-139             5177      0.30%     62.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::140-149             4702      0.27%     63.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::150-159             3954      0.23%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::160-169             3906      0.23%     63.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::170-179             3709      0.21%     63.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::180-189             3480      0.20%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::190-199             3610      0.21%     64.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::200-209             3989      0.23%     64.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::210-219             3622      0.21%     64.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::220-229             3388      0.20%     64.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::230-239             3531      0.20%     65.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::240-249             3510      0.20%     65.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::250-259             3711      0.22%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::260-269             3552      0.21%     65.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::270-279             3531      0.20%     65.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::280-289             3424      0.20%     66.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::290-299             3526      0.20%     66.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::overflows         581704     33.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::max_value          10365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::total            1725964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.mmu.dtb.rdAccesses               1727311                       # TLB accesses on read requests (Count)
system.cpu31.mmu.dtb.wrAccesses                625497                       # TLB accesses on write requests (Count)
system.cpu31.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu31.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu31.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu31.mmu.itb.wrAccesses                375605                       # TLB accesses on write requests (Count)
system.cpu31.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu31.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu31.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu31.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::mean  11171607250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::min_value  11171607250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::max_value  11171607250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::ON  46365733250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::CLK_GATED  11171607250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu31.rename.idleCycles                 349108                       # Number of cycles rename is idle (Cycle)
system.cpu31.rename.blockCycles              45495962                       # Number of cycles rename is blocking (Cycle)
system.cpu31.rename.serializeStallCycles          291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu31.rename.runCycles                 2358587                       # Number of cycles rename is running (Cycle)
system.cpu31.rename.unblockCycles           135589616                       # Number of cycles rename is unblocking (Cycle)
system.cpu31.rename.renamedInsts             16173417                       # Number of instructions processed by rename (Count)
system.cpu31.rename.ROBFullEvents               78346                       # Number of times rename has blocked due to ROB full (Count)
system.cpu31.rename.IQFullEvents              5770910                       # Number of times rename has blocked due to IQ full (Count)
system.cpu31.rename.LQFullEvents                 2011                       # Number of times rename has blocked due to LQ full (Count)
system.cpu31.rename.SQFullEvents            135389254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu31.rename.renamedOperands          29251560                       # Number of destination operands rename has renamed (Count)
system.cpu31.rename.lookups                  54186901                       # Number of register rename lookups that rename has made (Count)
system.cpu31.rename.intLookups               15262351                       # Number of integer rename lookups (Count)
system.cpu31.rename.fpLookups                 3187948                       # Number of floating rename lookups (Count)
system.cpu31.rename.committedMaps            29224736                       # Number of HB maps that are committed (Count)
system.cpu31.rename.undoneMaps                  26695                       # Number of HB maps that are undone due to squashing (Count)
system.cpu31.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu31.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu31.rename.skidInsts                 2113600                       # count of insts added to the skid buffer (Count)
system.cpu31.rob.reads                      199669722                       # The number of ROB reads (Count)
system.cpu31.rob.writes                      32343884                       # The number of ROB writes (Count)
system.cpu31.thread_0.numInsts                9335048                       # Number of Instructions committed (Count)
system.cpu31.thread_0.numOps                 16157883                       # Number of Ops committed (Count)
system.cpu31.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu4.numCycles                       184043990                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       17370066                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      17481114                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               14737                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            14530                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          184004734                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.095004                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.702193                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                179653458     97.64%     97.64% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   911534      0.50%     98.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   685862      0.37%     98.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   276317      0.15%     98.65% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   212239      0.12%     98.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1114576      0.61%     99.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   111357      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1036201      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     3190      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            184004734                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2181      5.40%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      5.40% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            14539     35.97%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   178      0.44%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   36      0.09%     41.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             9289     22.98%     64.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           14202     35.13%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          139      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     14102407     80.67%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       281298      1.61%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       250000      1.43%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1046105      5.98%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        31751      0.18%     91.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead       894178      5.12%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       593764      3.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      17481114                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.094983                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              40425                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.002312                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               213368410                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               14696879                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       14679384                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                  5639058                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 2688102                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         2687596                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   14682859                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     2838541                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         17480853                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      1940248                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      261                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           2565741                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2352074                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      625493                       # Number of stores executed (Count)
system.cpu4.numRate                          0.094982                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          39256                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1421591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   10033618                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     17355437                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             18.342734                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        18.342734                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.054517                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.054517                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  16580793                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  8899630                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    3187550                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   2093832                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11759328                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7317963                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  7520799                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       1827285                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       625750                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        31838                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2353625                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2352710                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              177                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1307889                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1307824                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13063                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              140                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    184002997                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.094321                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.744543                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      180485388     98.09%     98.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         569814      0.31%     98.40% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         124014      0.07%     98.47% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         190205      0.10%     98.57% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         205770      0.11%     98.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        1039408      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          65105      0.04%     99.28% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1030114      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         293179      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    184002997                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            10033618                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              17355437                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    2451119                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      1825761                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2350580                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   14999075                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     14091551     81.19%     81.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     81.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     81.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       281260      1.62%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     82.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      1044493      6.02%     91.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        31600      0.18%     92.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       781268      4.50%     96.58% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       593758      3.42%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     17355437                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       293179                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      1692368                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          1692368                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      1692368                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         1692368                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data       759948                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         759948                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data       759948                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        759948                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data 260975772215                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 260975772215                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data 260975772215                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 260975772215                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      2452316                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      2452316                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      2452316                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      2452316                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.309890                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.309890                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.309890                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.309890                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 343412.670624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 343412.670624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 343412.670624                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 343412.670624                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     36474468                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets        10402                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs        52437                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    695.586475                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   400.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        78046                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            78046                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data       587732                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       587732                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data       587732                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       587732                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       172216                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       172216                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       172216                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       172216                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data 112610664715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total 112610664715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data 112610664715                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total 112610664715                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.070226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.070226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.070226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.070226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 653892.000250                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 653892.000250                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 653892.000250                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 653892.000250                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                171081                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      5636750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      5636750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 134208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 134208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data     11343001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total     11343001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 270071.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 270071.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data      1141300                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1141300                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data       685701                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       685701                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data 222814281000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 222814281000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      1827001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      1827001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.375315                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.375315                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 324943.788911                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 324943.788911                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data       587732                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       587732                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data        97969                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total        97969                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  74486297000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  74486297000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.053623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.053623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 760304.759669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 760304.759669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data       551068                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data        74247                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  38161491215                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  38161491215                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 513980.244522                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 513980.244522                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  38124367715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  38124367715                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 513480.244522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 513480.244522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1013.845687                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             1864671                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            172255                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             10.825062                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          355484000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1013.845687                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.990084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.990084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           5077059                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          5077059                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  194362                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            181097394                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2336786                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               376028                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1307598                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              17371525                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            368837                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      10044220                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2353625                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1308058                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    183635606                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   364876                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         184004734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.094428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            0.791330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               180983078     98.36%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  210141      0.11%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   72981      0.04%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                   62465      0.03%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 1076512      0.59%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   32185      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   36277      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  101606      0.06%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1429489      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           184004734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.012788                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.054575                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       364800                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           364800                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       364800                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          364800                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           76                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             76                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           76                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            76                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst     16051750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     16051750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst     16051750                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     16051750                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       364876                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       364876                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       364876                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       364876                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 211207.236842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 211207.236842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 211207.236842                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 211207.236842                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           60                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst     13550000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     13550000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst     13550000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     13550000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 225833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 225833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 225833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 225833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       364800                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         364800                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           76                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst     16051750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     16051750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       364876                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       364876                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 211207.236842                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 211207.236842                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst     13550000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     13550000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 225833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 225833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           55.208993                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              364860                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs                  6081                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          355465000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    55.208993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.107830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.107830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses            729812                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses           729812                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    330326                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                48054496                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              17370241                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1827285                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 625750                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      880                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                48021808                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 259                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                17367062                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               17366980                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 12743260                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 17630701                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.094363                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.722788                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1516                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   392                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 75299                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1825761                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           528.093157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          980.245580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1126039     61.68%     61.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                3928      0.22%     61.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                3480      0.19%     62.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                4557      0.25%     62.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                5070      0.28%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                4354      0.24%     62.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                4886      0.27%     63.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                5346      0.29%     63.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                5063      0.28%     63.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                5024      0.28%     63.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109              5293      0.29%     64.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119              4635      0.25%     64.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129              4187      0.23%     64.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139              4481      0.25%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149              4393      0.24%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              3622      0.20%     65.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              3468      0.19%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              3440      0.19%     65.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              3365      0.18%     65.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              3801      0.21%     66.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              3619      0.20%     66.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              3381      0.19%     66.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              3367      0.18%     66.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              3421      0.19%     66.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              3476      0.19%     67.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              3573      0.20%     67.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              3770      0.21%     67.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              3450      0.19%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289              3417      0.19%     67.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299              3418      0.19%     68.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          582437     31.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value           10484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1825761                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1827105                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 625493                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 364889                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  11170945250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  11170945250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  11170945250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  46366395250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  11170945250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  322764                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               54664363                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           447                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2559160                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            126457836                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              17370897                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                70914                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               6817297                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  5880                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             126256698                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           31646712                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   58378232                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                16359945                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  3187840                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             31619842                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   26741                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  2042208                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       201078045                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       34738925                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10033618                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  17355437                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       184033498                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       17493766                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      17609912                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    84                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15171                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            15597                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          183995005                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.095709                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.703211                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                179573609     97.60%     97.60% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   951985      0.52%     98.11% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   681179      0.37%     98.48% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   317448      0.17%     98.66% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   200367      0.11%     98.77% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1120122      0.61%     99.37% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   114343      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  1032527      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     3425      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            183995005                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2147      5.60%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      5.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            13333     34.78%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     40.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   178      0.46%     40.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   33      0.09%     40.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             8536     22.27%     63.20% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           14108     36.80%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     14215603     80.73%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       281284      1.60%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     82.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       281250      1.60%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       250000      1.42%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1056471      6.00%     91.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        31770      0.18%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       899397      5.11%     96.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       593764      3.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      17609912                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.095689                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              38335                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002177                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               213605857                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               14821327                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       14802883                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  5647391                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 2687800                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         2687577                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   14806415                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     2841681                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         17609653                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      1955833                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      259                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           2581343                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2372618                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      625510                       # Number of stores executed (Count)
system.cpu5.numRate                          0.095687                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          38493                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1431355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   10105534                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     17478715                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             18.211160                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        18.211160                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.054911                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.054911                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  16704438                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  8971781                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    3187532                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   2093813                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11861935                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7379515                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  7577561                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       1837624                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       625789                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        31866                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        31527                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2374269                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2373283                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              184                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1318230                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1318134                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999927                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13514                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              146                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    183993188                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.094997                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.744758                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      180403191     98.05%     98.05% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         608234      0.33%     98.38% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         118606      0.06%     98.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         221553      0.12%     98.56% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         224085      0.12%     98.69% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        1036456      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          65537      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        1027440      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         288086      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    183993188                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            10105534                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              17478715                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    2461398                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      1836036                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2371124                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   15112080                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     14204551     81.27%     81.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     81.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     81.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       281260      1.61%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1054768      6.03%     91.95% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        31604      0.18%     92.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       781268      4.47%     96.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       593758      3.40%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     17478715                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       288086                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      1733979                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          1733979                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      1733979                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         1733979                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data       728613                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         728613                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data       728613                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        728613                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data 256774822195                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 256774822195                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data 256774822195                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 256774822195                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      2462592                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      2462592                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      2462592                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      2462592                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.295872                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.295872                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.295872                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.295872                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 352415.922026                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 352415.922026                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 352415.922026                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 352415.922026                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     35438488                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets        10479                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs        48751                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    726.928432                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   388.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total            78042                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data       556386                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       556386                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data       556386                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       556386                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data 110648807195                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total 110648807195                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data 110648807195                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total 110648807195                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.069937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.069937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.069937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.069937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 642459.121944                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 642459.121944                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 642459.121944                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 642459.121944                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                171103                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      6056750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      6056750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 144208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 144208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data     12570754                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total     12570754                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 299303.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 299303.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data      1182909                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1182909                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data       654364                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       654364                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data 219851543500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 219851543500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      1837273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      1837273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.356160                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.356160                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 335977.442983                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 335977.442983                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data       556386                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       556386                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data        97978                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total        97978                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  73762653000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  73762653000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.053328                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.053328                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 752849.139603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 752849.139603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data       551070                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total        551070                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data        74249                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  36923278695                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  36923278695                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 497289.912255                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 497289.912255                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  36886154195                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  36886154195                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 496789.912255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 496789.912255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.040819                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             1906293                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            172264                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             11.066114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          357925000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1014.040819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.990274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.990274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           5097620                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          5097620                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  223839                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            181024559                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2371354                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               375082                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   171                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1317895                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              17495398                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            396246                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      10116583                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2374269                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1318376                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    183598473                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    418                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   390910                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         183995005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.095109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            0.792714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               180938734     98.34%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  205855      0.11%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   80401      0.04%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   79646      0.04%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                 1080691      0.59%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   39614      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   43828      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   99766      0.05%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1426470      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           183995005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.012901                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.054971                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       390831                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           390831                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       390831                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          390831                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           79                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             79                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           79                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            79                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst     17024750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     17024750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst     17024750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     17024750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       390910                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       390910                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       390910                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       390910                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000202                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000202                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000202                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000202                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 215503.164557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 215503.164557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 215503.164557                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 215503.164557                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           16                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst     13531500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total     13531500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst     13531500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total     13531500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000161                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000161                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 214785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 214785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 214785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 214785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       390831                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         390831                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           79                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst     17024750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     17024750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       390910                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       390910                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000202                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000202                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 215503.164557                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 215503.164557                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst     13531500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total     13531500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 214785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 214785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           57.333898                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              390894                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs           6204.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          357906000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    57.333898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.111980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.111980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses            781883                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses           781883                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      171                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    467842                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                49529416                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              17493953                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1837624                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 625789                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1721                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                49494618                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 262                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                17490553                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               17490460                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 12843198                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 17749760                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.095040                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.723570                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1580                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   427                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 77790                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1836036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           521.459337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          988.809531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1161177     63.24%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                3923      0.21%     63.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                4446      0.24%     63.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                5642      0.31%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                5646      0.31%     64.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                5359      0.29%     64.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                5738      0.31%     64.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                5833      0.32%     65.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                5673      0.31%     65.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                5500      0.30%     65.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109              5538      0.30%     66.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119              5080      0.28%     66.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129              4928      0.27%     66.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              4810      0.26%     66.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              4240      0.23%     67.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              3567      0.19%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              3652      0.20%     67.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              3689      0.20%     67.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              3252      0.18%     67.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              3437      0.19%     68.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              3538      0.19%     68.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              3239      0.18%     68.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              3052      0.17%     68.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              3221      0.18%     68.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              3275      0.18%     69.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              3031      0.17%     69.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              3085      0.17%     69.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279              3162      0.17%     69.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289              3210      0.17%     69.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299              3213      0.17%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          552880     30.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value           11573                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1836036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1837377                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 625510                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 390922                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  11171127250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  11171127250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  11171127250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  46366213250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  11171127250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   171                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  362168                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               56282652                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2584500                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            124765223                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              17494692                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                78448                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               6795386                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  4619                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             124554404                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           31893789                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   58810816                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                16473575                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3187680                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             31866389                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27271                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  2105894                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       201197045                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       34986463                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10105534                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  17478715                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       184026518                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       17396960                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     200                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      17511032                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    72                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15660                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            17234                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 71                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          183989426                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.095174                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.701287                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                179584423     97.61%     97.61% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   948605      0.52%     98.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   700747      0.38%     98.50% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   308761      0.17%     98.67% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   184623      0.10%     98.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1113421      0.61%     99.38% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   116381      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1028953      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     3512      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            183989426                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2077      5.53%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      5.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            13070     34.82%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     40.36% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   156      0.42%     40.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   29      0.08%     40.85% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             8138     21.68%     62.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           14061     37.47%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     14126581     80.67%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       281286      1.61%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     82.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       250001      1.43%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1048332      5.99%     91.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        31804      0.18%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead       897638      5.13%     96.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       593764      3.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      17511032                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.095155                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              37531                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002143                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               213405906                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               14724871                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       14705764                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                  5643187                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 2687952                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         2687579                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   14709181                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     2839228                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         17510727                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      1945924                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      305                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           2571456                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2356400                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      625532                       # Number of stores executed (Count)
system.cpu6.numRate                          0.095153                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          37092                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1439003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10048790                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     17381433                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             18.313301                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        18.313301                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.054605                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.054605                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  16611639                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  8915224                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    3187540                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   2093817                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11780677                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7330749                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  7535310                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       1829601                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       625880                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        31873                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        31555                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2358158                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2357129                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              197                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1310103                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1310032                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999946                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    213                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            334                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             297                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13986                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              157                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    183987534                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.094471                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.742975                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      180421685     98.06%     98.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         598153      0.33%     98.39% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         127804      0.07%     98.46% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         213879      0.12%     98.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         217677      0.12%     98.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        1032608      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          64780      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        1023977      0.56%     99.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         286971      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    183987534                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10048790                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              17381433                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    2453297                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      1827931                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2354908                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   15022905                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     14115371     81.21%     81.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     81.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     81.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       281260      1.62%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1046663      6.02%     91.91% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        31608      0.18%     92.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       781268      4.49%     96.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       593758      3.42%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     17381433                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       286971                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      1720015                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          1720015                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      1720015                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         1720015                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data       734507                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         734507                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data       734507                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        734507                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data 238052698178                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 238052698178                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data 238052698178                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 238052698178                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      2454522                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      2454522                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      2454522                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      2454522                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.299246                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.299246                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.299246                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.299246                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 324098.610603                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 324098.610603                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 324098.610603                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 324098.610603                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     29861431                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets        11235                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs        47449                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    629.337415                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   416.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            78043                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data       562293                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       562293                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data       562293                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       562293                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       172214                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       172214                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       172214                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       172214                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data 109450306178                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total 109450306178                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data 109450306178                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total 109450306178                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.070162                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.070162                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.070162                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.070162                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 635548.249144                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 635548.249144                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 635548.249144                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 635548.249144                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                171089                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      6237750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      6237750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 148517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 148517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data     13419008                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total     13419008                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 319500.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 319500.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data      1168942                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1168942                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data       660257                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       660257                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data 200612000250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 200612000250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      1829199                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      1829199                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.360954                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.360954                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 303839.262969                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 303839.262969                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data       562293                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       562293                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data        97964                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        97964                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  72046733250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  72046733250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.053556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.053556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 735440.909416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 735440.909416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data       551073                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total        551073                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data        74250                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        74250                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  37440697928                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  37440697928                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 504251.823946                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 504251.823946                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data        74250                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total        74250                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  37403572928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  37403572928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 503751.823946                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 503751.823946                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1014.033040                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             1892316                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            172252                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             10.985742                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          359837000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1014.033040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.990267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           5081468                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          5081468                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  206517                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            181056363                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2358931                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               367432                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   183                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1309788                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              17398708                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            387528                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10060259                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2358158                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1310282                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    183601598                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   383006                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         183989426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.094587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            0.791931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               180951937     98.35%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  224570      0.12%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   69440      0.04%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                   73181      0.04%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                 1069805      0.58%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   34057      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   34532      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   91893      0.05%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1440011      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           183989426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.012814                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.054667                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       382923                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           382923                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       382923                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          382923                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           83                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             83                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           83                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            83                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst     16296750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     16296750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst     16296750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     16296750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       383006                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       383006                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       383006                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       383006                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000217                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000217                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000217                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000217                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 196346.385542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 196346.385542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 196346.385542                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 196346.385542                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           18                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           65                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst     13590500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total     13590500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst     13590500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total     13590500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 209084.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 209084.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 209084.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 209084.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       382923                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         382923                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           83                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst     16296750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     16296750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       383006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       383006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000217                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000217                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 196346.385542                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 196346.385542                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           18                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst     13590500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total     13590500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000170                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000170                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 209084.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 209084.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           60.169285                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              382988                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs           5892.123077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          359818000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    60.169285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.117518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.117518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses            766077                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses           766077                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      183                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    284733                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                46812505                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              17397160                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1829601                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 625880                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   68                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      612                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                46779112                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 277                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                17393456                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               17393343                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 12764531                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 17639571                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.094515                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.723630                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1662                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   514                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 77153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1827931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           478.832306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          935.340045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1147226     62.76%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                3920      0.21%     62.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                5689      0.31%     63.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                6521      0.36%     63.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                6482      0.35%     64.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                6065      0.33%     64.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                6461      0.35%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                6934      0.38%     65.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                6057      0.33%     65.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                5730      0.31%     65.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109              5934      0.32%     66.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119              5386      0.29%     66.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129              5314      0.29%     66.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139              5213      0.29%     66.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149              4738      0.26%     67.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159              4183      0.23%     67.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              4211      0.23%     67.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              4321      0.24%     67.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              3809      0.21%     68.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              3912      0.21%     68.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              4497      0.25%     68.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              4411      0.24%     68.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              4513      0.25%     69.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              4525      0.25%     69.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              4565      0.25%     69.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              4319      0.24%     69.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269              4395      0.24%     69.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279              4223      0.23%     70.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289              4150      0.23%     70.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299              3865      0.21%     70.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          536362     29.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value           10754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1827931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1829297                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 625532                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 383018                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  11170960250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  11170960250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  11170960250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  46366380250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  11170960250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   183                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  343721                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               53342481                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           451                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2565964                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            127736626                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              17398051                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                66644                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               6233881                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  1166                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             127533364                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           31699992                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   58472036                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                16385005                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  3187814                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             31671816                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   28047                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  2125772                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       201095683                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       34792918                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10048790                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  17381433                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       184017954                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       17396382                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      17508859                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               14941                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            14796                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          183981034                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.095167                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.700725                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                179569186     97.60%     97.60% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   959056      0.52%     98.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   692548      0.38%     98.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   304202      0.17%     98.67% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   196238      0.11%     98.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1116854      0.61%     99.38% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   118808      0.06%     99.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1023105      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     1037      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            183981034                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2176      5.54%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            14474     36.82%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   180      0.46%     42.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   34      0.09%     42.90% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             8950     22.77%     65.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           13497     34.33%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     14126445     80.68%     80.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     80.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     80.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       281296      1.61%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       250000      1.43%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1048305      5.99%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        31762      0.18%     91.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead       895664      5.12%     96.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       593765      3.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      17508859                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.095148                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              39311                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.002245                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               213397219                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               14723371                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       14705608                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  5640925                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 2688130                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         2687597                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   14709100                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     2838920                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         17508591                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      1943933                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      268                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           2569434                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2356432                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      625501                       # Number of stores executed (Count)
system.cpu7.numRate                          0.095146                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          36920                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1447675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   10048850                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     17381549                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             18.312340                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        18.312340                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.054608                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.054608                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  16607790                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  8914949                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    3187552                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   2093835                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11781078                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7331019                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  7533245                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       1829493                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       625775                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2358020                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2357068                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1310078                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1310012                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13267                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    183979272                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.094476                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.743127                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      180416680     98.06%     98.06% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         597518      0.32%     98.39% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         119814      0.07%     98.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         217010      0.12%     98.57% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         224202      0.12%     98.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        1028912      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          65049      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        1018985      0.55%     99.84% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         291102      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    183979272                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            10048850                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              17381549                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    2453295                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      1827937                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2354932                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   15023011                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     14115487     81.21%     81.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     81.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     81.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       281260      1.62%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1046669      6.02%     91.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        31600      0.18%     92.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       781268      4.49%     96.58% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       593758      3.42%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     17381549                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       291102                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      1695318                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          1695318                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      1695318                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         1695318                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data       759205                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         759205                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data       759205                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        759205                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data 250810009973                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 250810009973                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data 250810009973                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 250810009973                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      2454523                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      2454523                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      2454523                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      2454523                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.309309                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.309309                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.309309                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.309309                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 330358.743650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 330358.743650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 330358.743650                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 330358.743650                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     33104260                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         9942                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs        49894                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    663.491803                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   368.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total            78040                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data       586999                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       586999                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data       586999                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       586999                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       172206                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       172206                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data 110769937723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total 110769937723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data 110769937723                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total 110769937723                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.070159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.070159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.070159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.070159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 643240.872693                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 643240.872693                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 643240.872693                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 643240.872693                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                171082                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      6513750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      6513750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 155089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 155089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data     13145002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total     13145002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 312976.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 312976.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data      1144250                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1144250                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data       684958                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total       684958                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data 212840780250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 212840780250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      1829208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      1829208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.374456                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.374456                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 310735.519915                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 310735.519915                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data       586999                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       586999                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  72837831500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  72837831500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.053553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.053553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 743554.257393                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 743554.257393                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data       551068                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data        74247                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  37969229723                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  37969229723                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 511390.759532                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 511390.759532                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  37932106223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  37932106223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 510890.759532                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 510890.759532                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1014.031720                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             1867611                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            172244                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             10.842822                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          362005000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1014.031720                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.990265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.990265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           5081462                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          5081462                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  223013                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            181027668                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2357114                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               373075                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1309787                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              17397931                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            395403                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      10059588                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2358020                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1310246                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    183585353                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   390878                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         183981034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.094584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            0.790698                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               180942196     98.35%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  207236      0.11%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   79722      0.04%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                   78912      0.04%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 1071208      0.58%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   32787      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   47823      0.03%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  106607      0.06%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1414543      0.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           183981034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.012814                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.054666                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       390801                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           390801                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       390801                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          390801                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           77                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           77                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst     16911500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total     16911500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst     16911500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total     16911500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       390878                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       390878                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       390878                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       390878                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 219629.870130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 219629.870130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 219629.870130                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 219629.870130                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst     13043250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total     13043250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst     13043250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total     13043250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 217387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 217387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 217387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 217387.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       390801                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         390801                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           77                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst     16911500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total     16911500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       390878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       390878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 219629.870130                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 219629.870130                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst     13043250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total     13043250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 217387.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 217387.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           55.204989                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              390861                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs           6514.350000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          361986000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    55.204989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.107822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.107822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses            781816                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses           781816                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    269939                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                40722336                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              17396557                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 1829493                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 625775                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      561                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                40689783                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                17393291                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               17393205                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 12762581                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 17652864                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.094519                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.722975                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1548                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   417                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 77377                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           1827937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           506.457224                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          962.590807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1128089     61.71%     61.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                3946      0.22%     61.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                4594      0.25%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                5329      0.29%     62.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                5565      0.30%     62.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                5192      0.28%     63.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                5628      0.31%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                5935      0.32%     63.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                5522      0.30%     64.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                5754      0.31%     64.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109              6489      0.35%     64.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119              5717      0.31%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129              5325      0.29%     65.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139              5524      0.30%     65.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149              5374      0.29%     65.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              4621      0.25%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              4784      0.26%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              4657      0.25%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              4500      0.25%     66.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              4597      0.25%     67.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              5241      0.29%     67.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              4940      0.27%     67.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              4925      0.27%     67.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              4785      0.26%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              4477      0.24%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              4125      0.23%     68.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              4156      0.23%     68.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279              3827      0.21%     69.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289              3861      0.21%     69.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299              3641      0.20%     69.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          556817     30.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value           10357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             1827937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                1829312                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 625501                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 390890                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  11170933250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  11170933250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  11170933250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  46366407250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  11170933250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  362362                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               47242082                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2568378                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            133807757                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              17397328                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                78365                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               6647991                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                   460                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             133608664                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           31699215                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   58470351                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                16384169                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  3187933                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             31672066                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   27020                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  2124870                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       201082713                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       34791582                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10048850                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  17381549                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       184009578                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       17390183                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      17505251                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               15036                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            15002                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          183971315                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.095152                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             0.700829                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                179569518     97.61%     97.61% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   938016      0.51%     98.12% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   710214      0.39%     98.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   293097      0.16%     98.66% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   211957      0.12%     98.78% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  1096099      0.60%     99.37% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   130949      0.07%     99.44% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                  1018221      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     3244      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            183971315                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2179      5.29%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            15217     36.95%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   182      0.44%     42.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   34      0.08%     42.76% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             9337     22.67%     65.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           14236     34.57%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     14120735     80.67%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       281297      1.61%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       281250      1.61%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       250000      1.43%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      1047798      5.99%     91.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        31762      0.18%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead       898276      5.13%     96.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       593760      3.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      17505251                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.095132                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              41185                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.002353                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               213375075                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               14717305                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       14699379                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                  5648008                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 2688096                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         2687590                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   14702889                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     2843396                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         17504987                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      1946039                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      264                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           2571538                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2355389                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      625499                       # Number of stores executed (Count)
system.cpu8.numRate                          0.095131                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          38263                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1455251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10045182                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     17375261                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                             18.318193                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                        18.318193                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.054591                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.054591                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  16607296                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  8911334                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    3187546                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   2093832                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   11775848                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   7327875                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  7533274                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       1828979                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       625775                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        31844                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2356988                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2356028                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1309561                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1309495                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    200                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13362                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    183969540                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.094446                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     0.742870                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      180401420     98.06%     98.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         600639      0.33%     98.39% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         121581      0.07%     98.45% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         226152      0.12%     98.58% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         224395      0.12%     98.70% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        1022102      0.56%     99.25% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          64400      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7        1012294      0.55%     99.84% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         296557      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    183969540                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10045182                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              17375261                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    2452771                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      1827413                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2353884                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   15017247                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     14109723     81.21%     81.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     81.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     81.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       281260      1.62%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       281250      1.62%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      1046145      6.02%     91.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        31600      0.18%     92.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead       781268      4.50%     96.58% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       593758      3.42%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     17375261                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       296557                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      1678951                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1678951                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      1678951                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1678951                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data       775043                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total         775043                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data       775043                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total        775043                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data 264301737475                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total 264301737475                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data 264301737475                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total 264301737475                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      2453994                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      2453994                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      2453994                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      2453994                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.315829                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.315829                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.315829                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.315829                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 341015.579103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 341015.579103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 341015.579103                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 341015.579103                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs     36987115                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets        10102                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs        53432                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    692.227785                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   374.148148                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total            78040                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data       602828                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total       602828                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data       602828                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total       602828                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       172215                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       172215                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data 113294831225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total 113294831225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data 113294831225                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total 113294831225                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.070177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.070177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.070177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.070177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 657868.543536                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 657868.543536                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 657868.543536                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 657868.543536                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                171082                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      6571750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      6571750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 156470.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 156470.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data     13333003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total     13333003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 317452.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 317452.452381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data      1127883                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1127883                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data       700796                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total       700796                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data 226122297750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total 226122297750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      1828679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      1828679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.383225                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.383225                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 322664.937799                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 322664.937799                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data       602828                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total       602828                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data        97968                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total        97968                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  75152515000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  75152515000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.053573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.053573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 767112.883799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 767112.883799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data       551068                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data        74247                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  38179439725                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  38179439725                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 514221.985063                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 514221.985063                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  38142316225                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  38142316225                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 513721.985063                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 513721.985063                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1014.053591                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             1851254                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            172255                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs             10.747171                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          363899000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1014.053591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.990287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.990287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           5080415                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          5080415                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  233884                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            181001783                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2359923                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               375562                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   163                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1309267                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              17391693                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            408252                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10055963                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2356988                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1309731                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    183562786                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   403573                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   49                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         183971315                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.094556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            0.791528                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               180927794     98.35%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  229472      0.12%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   73064      0.04%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                   81185      0.04%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                 1057946      0.58%     99.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   31402      0.02%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   36378      0.02%     99.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  103276      0.06%     99.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1430798      0.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           183971315                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.012809                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.054649                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       403498                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           403498                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       403498                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          403498                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           75                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             75                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           75                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            75                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst     16717750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total     16717750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst     16717750                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total     16717750                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       403573                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       403573                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       403573                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       403573                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000186                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000186                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000186                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000186                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 222903.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 222903.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 222903.333333                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 222903.333333                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           15                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           60                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst     13389000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total     13389000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst     13389000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total     13389000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst       223150                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total       223150                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst       223150                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total       223150                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       403498                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         403498                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           75                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst     16717750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total     16717750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       403573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       403573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000186                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000186                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 222903.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 222903.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst     13389000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total     13389000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst       223150                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total       223150                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           55.204075                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              403558                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs           6725.966667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          363880000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    55.204075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.107820                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.107820                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses            807206                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses           807206                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      163                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    303740                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                47426430                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              17390364                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1828979                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 625775                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   61                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      576                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                47393098                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                17387058                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               17386969                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12762305                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 17636555                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.094489                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.723628                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1558                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   417                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 80455                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1827413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           533.750125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          981.327162                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1113792     60.95%     60.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                3914      0.21%     61.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                3633      0.20%     61.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                4362      0.24%     61.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                4353      0.24%     61.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                4117      0.23%     62.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                4662      0.26%     62.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                5278      0.29%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                5016      0.27%     62.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                4888      0.27%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109              5124      0.28%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119              4821      0.26%     63.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129              4521      0.25%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139              4431      0.24%     64.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149              4276      0.23%     64.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159              3863      0.21%     64.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169              3714      0.20%     64.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              3601      0.20%     65.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              3466      0.19%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              3544      0.19%     65.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              3734      0.20%     65.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              3562      0.19%     65.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              3547      0.19%     66.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              3777      0.21%     66.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              3558      0.19%     66.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              3452      0.19%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              3530      0.19%     66.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              3367      0.18%     66.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289              3358      0.18%     67.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              3424      0.19%     67.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          596728     32.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value           10609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1827413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1828783                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 625499                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 403585                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  11171133250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  11171133250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  11171133250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  46366207250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  11171133250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   163                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  361451                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               53981590                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2582569                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            127045251                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              17391027                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                70971                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               6099969                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  4783                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents             126847751                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           31686662                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   58448296                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                16378408                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  3187843                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             31659490                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   27043                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  2022950                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       201061320                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       34779209                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10045182                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  17375261                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                       184002006                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       17201614                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      17316194                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               14729                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            14325                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples          183963457                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.094128                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             0.697379                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                179605524     97.63%     97.63% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   947976      0.52%     98.15% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   679156      0.37%     98.52% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   300204      0.16%     98.68% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   198864      0.11%     98.79% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1097897      0.60%     99.38% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   116005      0.06%     99.45% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                  1014325      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     3506      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total            183963457                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2186      5.54%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      5.54% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            14605     37.04%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   189      0.48%     43.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   34      0.09%     43.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             8319     21.10%     64.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           14096     35.75%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     13948053     80.55%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     80.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       281284      1.62%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     82.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       250000      1.44%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1032161      5.96%     91.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        31762      0.18%     91.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       897552      5.18%     96.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       593760      3.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      17316194                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.094109                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              39429                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.002277                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads               212990619                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               14528723                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       14511027                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  5644736                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 2687796                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         2687571                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   14514598                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     2840875                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         17315951                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      1929683                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      243                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           2555182                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2324006                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      625499                       # Number of stores executed (Count)
system.cpu9.numRate                          0.094107                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          38549                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1463599                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                    9935359                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     17186993                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                             18.519915                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                        18.519915                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.053996                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.053996                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  16433287                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  8801437                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    3187528                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   2093811                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   11618948                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   7233725                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  7454135                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1813229                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       625734                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2325583                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2324633                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1293857                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1293793                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999951                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          13070                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples    183961715                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.093427                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     0.740201                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0      180457596     98.10%     98.10% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         582442      0.32%     98.41% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         115717      0.06%     98.47% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         202735      0.11%     98.58% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         215706      0.12%     98.70% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5        1019396      0.55%     99.26% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          65086      0.04%     99.29% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7        1009704      0.55%     99.84% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         293333      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total    183961715                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             9935359                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              17186993                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    2437082                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1811724                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2322506                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   14844668                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     13937144     81.09%     81.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     81.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     81.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       281260      1.64%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     82.73% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       281250      1.64%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       250000      1.45%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1030456      6.00%     91.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        31600      0.18%     92.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       781268      4.55%     96.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       593758      3.45%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     17186993                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       293333                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      1682335                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          1682335                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      1682335                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         1682335                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data       755931                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total         755931                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data       755931                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total        755931                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data 246144468464                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total 246144468464                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data 246144468464                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total 246144468464                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      2438266                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      2438266                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      2438266                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      2438266                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.310028                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.310028                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.310028                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.310028                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 325617.640319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 325617.640319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 325617.640319                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 325617.640319                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs     31729344                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         9826                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs        50897                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    623.403030                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   363.925926                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total            78044                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data       583709                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total       583709                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data       583709                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total       583709                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       172222                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       172222                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data 111165655464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total 111165655464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data 111165655464                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total 111165655464                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.070633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.070633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.070633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.070633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 645478.832344                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 645478.832344                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 645478.832344                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 645478.832344                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                171100                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      5862250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      5862250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 139577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 139577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data     11922002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total     11922002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 283857.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 283857.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data      1131267                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total        1131267                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data       681684                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total       681684                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data 208210296750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total 208210296750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      1812951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      1812951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.376008                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.376008                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 305435.211550                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 305435.211550                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data       583709                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total       583709                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data        97975                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total        97975                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  73268607250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  73268607250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.054042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.054042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 747829.622353                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 747829.622353                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data       551068                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data        74247                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  37934171714                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  37934171714                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 510918.578717                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 510918.578717                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  37897048214                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  37897048214                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 510418.578717                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 510418.578717                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1013.964079                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             1854644                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            172261                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs             10.766476                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          365990000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1013.964079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.990199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.990199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           5048965                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          5048965                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  201838                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles            181070390                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2333132                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               357935                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   162                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1293564                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              17203127                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            382301                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       9946020                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2325583                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1294027                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                    183580880                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   377626                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples         183963457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.093535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            0.787264                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0               180963623     98.37%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  211352      0.11%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   76044      0.04%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                   68026      0.04%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                 1058738      0.58%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   34585      0.02%     99.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   40765      0.02%     99.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   95560      0.05%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1414764      0.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total           183963457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.012639                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.054054                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       377551                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           377551                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       377551                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          377551                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           75                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             75                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           75                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            75                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst     16807500                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total     16807500                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst     16807500                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total     16807500                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       377626                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       377626                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       377626                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       377626                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000199                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000199                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000199                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000199                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst       224100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total       224100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst       224100                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total       224100                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           15                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst     13302750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total     13302750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst     13302750                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total     13302750                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 221712.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 221712.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 221712.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 221712.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       377551                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         377551                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           75                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst     16807500                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total     16807500                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       377626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       377626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000199                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000199                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst       224100                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total       224100                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst     13302750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total     13302750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 221712.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 221712.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           55.203133                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              377611                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs           6293.516667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          365971000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    55.203133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.107819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.107819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses            755312                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses           755312                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      162                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    292319                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                49565417                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              17201789                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1813229                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 625734                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      533                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                49532270                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                17198684                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               17198598                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12634373                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 17481080                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.093470                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.722746                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1497                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   376                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 78153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1811724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean           498.443496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          949.613314                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1113473     61.46%     61.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                3929      0.22%     61.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                4900      0.27%     61.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                5848      0.32%     62.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                5546      0.31%     62.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                5428      0.30%     62.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                6086      0.34%     63.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                6357      0.35%     63.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                5917      0.33%     63.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                6255      0.35%     64.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109              6294      0.35%     64.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119              5847      0.32%     64.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129              5377      0.30%     65.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              5434      0.30%     65.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              5191      0.29%     65.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              4520      0.25%     66.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              4292      0.24%     66.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              4295      0.24%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              4008      0.22%     66.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              4120      0.23%     66.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              4207      0.23%     67.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              3992      0.22%     67.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              3846      0.21%     67.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              4103      0.23%     67.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              4156      0.23%     68.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              3979      0.22%     68.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269              3957      0.22%     68.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279              3687      0.20%     68.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289              3651      0.20%     68.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299              3722      0.21%     69.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          559307     30.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value           10516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1811724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1813055                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 625499                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     1694                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 377638                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  11170939250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  11170939250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  11170939250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  46366401250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  11170939250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   162                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  341726                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               56091093                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2533268                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles            124996917                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              17202455                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                78427                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents               5791751                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  2793                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents             124797806                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           31309740                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   57788478                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                16205504                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3187678                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             31282954                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   26657                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  2082230                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       200868172                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       34402056                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 9935359                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  17186993                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples   5009141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu00.inst::samples      5230.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu00.data::samples   1103423.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu01.inst::samples       238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu01.data::samples    344340.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu02.inst::samples       236.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu02.data::samples    344372.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu03.inst::samples       224.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu03.data::samples    344341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu04.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu04.data::samples    344203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu05.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu05.data::samples    344225.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu06.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu06.data::samples    344229.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu07.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu07.data::samples    344182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu08.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu08.data::samples    344202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu09.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu09.data::samples    344218.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu10.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu10.data::samples    344216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu11.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu11.data::samples    344182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu12.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu12.data::samples    344214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu13.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu13.data::samples    344220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu14.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu14.data::samples    344219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu15.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu15.data::samples    344182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu16.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu16.data::samples    344196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu17.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu17.data::samples    344202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu18.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu18.data::samples    344218.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu19.inst::samples       134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu19.data::samples    344159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu20.inst::samples       136.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu20.data::samples    344170.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu21.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu21.data::samples    344202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu22.inst::samples       132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu22.data::samples    344195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu23.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu23.data::samples    344130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu24.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu24.data::samples    344128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu25.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu25.data::samples    344152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu26.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu26.data::samples    344142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu27.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu27.data::samples    344160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu28.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu28.data::samples    344128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu29.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu29.data::samples    344142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu30.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu30.data::samples    344142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu31.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu31.data::samples    344108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.022312852000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       312948                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       312948                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            11931875                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4723463                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5891824                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2504600                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  11783648                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5009200                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    730                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    59                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      49.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      50.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                   3894508                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                    890068                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5              11783648                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              5009200                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  132857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  133047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  128801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  128945                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  123729                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  123967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2985                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   2764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   2764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   2750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   2593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   2633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                   2584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                   2611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                   2543                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                   2702                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                   2755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                   2810                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                   2830                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                   2960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                   3077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                   3308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                   3422                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                   3520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                   3749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                   3980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                   4259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                   4611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                   5115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                   5488                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                   5943                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                   6602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                   7379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                   8525                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                   9705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                  11738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                  13876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                  16991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                  21374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                  27584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                  35069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                  47347                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                  59354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                 108596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                 127213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                 140007                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                 156350                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                 179673                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                 203530                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                 232788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                 261904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                 296710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                 342736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                 393972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                 465860                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                 552312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                 641492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                 890320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                3110143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                2546404                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    671                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   3777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   6809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  16777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  26189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  43407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  60303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  85209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                 115952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                 142573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                 166838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                 193519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                 218417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                 248731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                 276632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 308338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 426837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 410057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 316362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 309658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 288487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 292601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 246613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 246156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 349529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 198181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       312948                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.651322                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.068855                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1311.938534                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-16383       312945    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-32767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::720896-737279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        312948                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       312948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.006215                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.004329                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.384212                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17        312672     99.91%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           161      0.05%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            33      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            17      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            14      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            10      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             8      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        312948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   23360                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               377076736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            160294400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6553600370.18047428                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2785919519.51620007                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   57537337000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       6852.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu00.inst       167360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu00.data     35309536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu01.inst         7616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu01.data     11018880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu02.inst         7552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu02.data     11019904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu03.inst         7168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu03.data     11018912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu04.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu04.data     11014496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu05.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu05.data     11015200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu06.inst         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu06.data     11015328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu07.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu07.data     11013824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu08.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu08.data     11014464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu09.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu09.data     11014976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu10.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu10.data     11014912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu11.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu11.data     11013824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu12.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu12.data     11014848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu13.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu13.data     11015040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu14.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu14.data     11015008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu15.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu15.data     11013824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu16.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu16.data     11014272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu17.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu17.data     11014464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu18.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu18.data     11014976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu19.inst         4288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu19.data     11013088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu20.inst         4352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu20.data     11013440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu21.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu21.data     11014464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu22.inst         4224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu22.data     11014240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu23.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu23.data     11012160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu24.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu24.data     11012096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu25.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu25.data     11012864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu26.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu26.data     11012544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu27.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu27.data     11013120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu28.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu28.data     11012096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu29.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu29.data     11012544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu30.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu30.data     11012544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu31.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu31.data     11011456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    160291616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu00.inst 2908719.773031567223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu00.data 613680362.928835749626                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu01.inst 132366.215292832319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu01.data 191508330.142579317093                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu02.inst 131253.894155917747                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu02.data 191526127.280769944191                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu03.inst 124579.967334430417                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu03.data 191508886.303147792816                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu04.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu04.data 191432136.144700676203                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu05.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu05.data 191444371.677206724882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu06.inst 72300.873899446218                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu06.data 191446596.319480568171                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu07.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu07.data 191420456.772763073444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu08.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu08.data 191431579.984132230282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu09.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu09.data 191440478.553227543831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu10.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu10.data 191439366.232090622187                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu11.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu11.data 191420456.772763073444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu12.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu12.data 191438253.910953700542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu13.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu13.data 191441590.874364465475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu14.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu14.data 191441034.713795989752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu15.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu15.data 191420456.772763073444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu16.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu16.data 191428243.020721465349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu17.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu17.data 191431579.984132230282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu18.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu18.data 191440478.553227543831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu19.inst 74525.516173275333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu19.data 191407665.079688549042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu20.inst 75637.837310189891                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu20.data 191413782.845941573381                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu21.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu21.data 191431579.984132230282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu22.inst 73413.195036360776                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu22.data 191427686.860153019428                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu23.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu23.data 191391536.423203289509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu24.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu24.data 191390424.102066367865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu25.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu25.data 191403771.955709367990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu26.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu26.data 191398210.350024789572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu27.inst 70076.231625617103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu27.data 191408221.240257024765                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu28.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu28.data 191390424.102066367865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu29.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu29.data 191398210.350024789572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu30.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu30.data 191398210.350024789572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu31.inst 66739.268214873431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu31.data 191379300.890697240829                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2785871133.546744346619                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu00.inst         5468                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu00.data      1103518                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu01.inst          250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu01.data       344344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu02.inst          244                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu02.data       344374                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu03.inst          232                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu03.data       344342                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu04.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu04.data       344204                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu05.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu05.data       344226                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu06.inst          130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu06.data       344230                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu07.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu07.data       344182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu08.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu08.data       344202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu09.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu09.data       344218                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu10.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu10.data       344216                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu11.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu11.data       344182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu12.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu12.data       344214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu13.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu13.data       344222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu14.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu14.data       344222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu15.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu15.data       344184                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu16.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu16.data       344208                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu17.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu17.data       344222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu18.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu18.data       344218                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu19.inst          134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu19.data       344208                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu20.inst          136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu20.data       344222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu21.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu21.data       344258                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu22.inst          132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu22.data       344240                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu23.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu23.data       344206                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu24.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu24.data       344130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu25.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu25.data       344152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu26.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu26.data       344180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu27.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu27.data       344162                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu28.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu28.data       344128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu29.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu29.data       344142                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu30.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu30.data       344142                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu31.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu31.data       344108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5009200                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu00.inst    263489000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu00.data 122077723250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu01.inst     23526500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu01.data  86986701500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu02.inst     23608500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu02.data  86843030500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu03.inst     25119000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu03.data  85916247500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu04.inst     18139000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu04.data  90233146000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu05.inst     18380000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu05.data  85538860500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu06.inst     17439500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu06.data  82672155500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu07.inst     18349500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu07.data  83628079750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu08.inst     18567000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu08.data  84775380000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu09.inst     18579500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu09.data  84325631000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu10.inst     17885500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu10.data  83390267500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu11.inst     17688000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu11.data  81671325000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu12.inst     18514500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu12.data  82082969000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu13.inst     17590500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu13.data  82358129500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu14.inst     17819000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu14.data  82735421000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu15.inst     16961500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu15.data  78855860000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu16.inst     17861000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu16.data  81480394500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu17.inst     17421500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu17.data  81143483250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu18.inst     17503500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu18.data  82704733000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu19.inst     14780000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu19.data  80980001000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu20.inst     16646500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu20.data  81327638000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu21.inst     16237000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu21.data  80552135000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu22.inst     16272000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu22.data  83174719750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu23.inst     15123500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu23.data  84386926500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu24.inst     14611500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu24.data  84997589000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu25.inst     16426000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu25.data  84542981500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu26.inst     16731500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu26.data  85712505000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu27.inst     16844000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu27.data  87285209500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu28.inst     15787000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu28.data  89622514500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu29.inst     15843000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu29.data  87377738500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu30.inst     16527000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu30.data  88905175000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu31.inst     13889250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu31.data  90731494500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2885247184250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu00.inst     48187.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu00.data    110625.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu01.inst     94106.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu01.data    252615.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu02.inst     96756.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu02.data    252176.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu03.inst    108271.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu03.data    249508.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu04.inst    151158.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu04.data    262150.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu05.inst    145873.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu05.data    248496.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu06.inst    134150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu06.data    240165.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu07.inst    152912.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu07.data    242976.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu08.inst    154725.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu08.data    246295.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu09.inst    154829.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu09.data    244977.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu10.inst    149045.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu10.data    242261.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu11.inst    147400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu11.data    237291.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu12.inst    146940.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu12.data    238464.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu13.inst    146587.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu13.data    239258.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu14.inst    148491.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu14.data    240354.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu15.inst    141345.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu15.data    229109.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu16.inst    148841.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu16.data    236718.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu17.inst    145179.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu17.data    235730.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu18.inst    145862.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu18.data    240268.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu19.inst    110298.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu19.data    235264.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu20.inst    122400.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu20.data    236265.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu21.inst    128865.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu21.data    233987.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu22.inst    123272.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu22.data    241618.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu23.inst    120027.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu23.data    245164.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu24.inst    121762.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu24.data    246992.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu25.inst    130365.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu25.data    245655.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu26.inst    139429.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu26.data    249033.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu27.inst    133682.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu27.data    253616.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu28.inst    131558.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu28.data    260433.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu29.inst    132025.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu29.data    253900.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu30.inst    137725.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu30.data    258338.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu31.inst    115743.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu31.data    263671.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    575989.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu00.inst       174976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu00.data     35312576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.inst         8000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.data     11019008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.inst         7808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.data     11019968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.data     11018944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.data     11014528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.data     11015232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.inst         4160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.data     11015360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.data     11013824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.data     11014464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.data     11014976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.data     11014912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.data     11013824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.data     11014848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.data     11015104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.data     11015104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.data     11013888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu16.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu16.data     11014656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu17.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu17.data     11015104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu18.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu18.data     11014976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu19.inst         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu19.data     11014656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu20.inst         4352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu20.data     11015104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu21.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu21.data     11016256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu22.inst         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu22.data     11015680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu23.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu23.data     11014592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu24.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu24.data     11012160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu25.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu25.data     11012864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu26.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu26.data     11013760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu27.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu27.data     11013184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu28.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu28.data     11012096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu29.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu29.data     11012544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu30.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu30.data     11012544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu31.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu31.data     11011456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      377076736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu00.inst       174976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu01.inst         8000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu02.inst         7808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu03.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu04.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu05.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu06.inst         4160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu07.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu08.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu09.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu10.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu11.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu12.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu13.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu14.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu15.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu16.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu17.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu18.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu19.inst         4288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu20.inst         4352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu21.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu22.inst         4224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu23.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu24.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu25.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu26.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu27.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu28.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu29.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu30.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu31.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       308544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    160157632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    160157632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu00.inst         2734                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu00.data       551759                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.inst          125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.data       172172                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.inst          122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.data       172187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.data       172171                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.data       172102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.data       172113                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.inst           65                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.data       172115                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.data       172091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.data       172101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.data       172109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.data       172108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.data       172091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.data       172107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.data       172111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.data       172111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.data       172092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu16.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu16.data       172104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu17.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu17.data       172111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu18.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu18.data       172109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu19.inst           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu19.data       172104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu20.inst           68                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu20.data       172111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu21.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu21.data       172129                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu22.inst           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu22.data       172120                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu23.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu23.data       172103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu24.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu24.data       172065                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu25.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu25.data       172076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu26.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu26.data       172090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu27.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu27.data       172081                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu28.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu28.data       172064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu29.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu29.data       172071                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu30.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu30.data       172071                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu31.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu31.data       172054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5891824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2502463                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2502463                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu00.inst      3041086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu00.data    613733198                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.inst       139040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.data    191510555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.inst       135703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.data    191527240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.inst       129029                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.data    191509442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.data    191432692                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.data    191444928                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.inst        72301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.data    191447152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.data    191420457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.data    191431580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.data    191440479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.data    191439366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.data    191420457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.data    191438254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.data    191442703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.data    191442703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.data    191421569                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu16.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu16.data    191434917                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu17.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu17.data    191442703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu18.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu18.data    191440479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu19.inst        74526                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu19.data    191434917                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu20.inst        75638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu20.data    191442703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu21.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu21.data    191462725                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu22.inst        73413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu22.data    191452714                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu23.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu23.data    191433805                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu24.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu24.data    191391536                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu25.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu25.data    191403772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu26.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu26.data    191419344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu27.inst        70076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu27.data    191409334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu28.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu28.data    191390424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu29.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu29.data    191398210                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu30.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu30.data    191398210                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu31.inst        66739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu31.data    191379301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        6553600370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu00.inst      3041086                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu01.inst       139040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu02.inst       135703                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu03.inst       129029                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu04.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu05.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu06.inst        72301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu07.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu08.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu09.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu10.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu11.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu12.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu13.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu14.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu15.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu16.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu17.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu18.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu19.inst        74526                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu20.inst        75638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu21.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu22.inst        73413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu23.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu24.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu25.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu26.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu27.inst        70076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu28.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu29.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu30.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu31.inst        66739                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5362500                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2783542489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2783542489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2783542489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.inst      3041086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.data    613733198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.inst       139040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.data    191510555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.inst       135703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.data    191527240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.inst       129029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.data    191509442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.data    191432692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.data    191444928                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.inst        72301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.data    191447152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.data    191420457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.data    191431580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.data    191440479                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.data    191439366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.data    191420457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.data    191438254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.data    191442703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.data    191442703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.data    191421569                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu16.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu16.data    191434917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu17.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu17.data    191442703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu18.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu18.data    191440479                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu19.inst        74526                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu19.data    191434917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu20.inst        75638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu20.data    191442703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu21.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu21.data    191462725                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu22.inst        73413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu22.data    191452714                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu23.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu23.data    191433805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu24.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu24.data    191391536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu25.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu25.data    191403772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu26.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu26.data    191419344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu27.inst        70076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu27.data    191409334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu28.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu28.data    191390424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu29.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu29.data    191398210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu30.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu30.data    191398210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu31.inst        66739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu31.data    191379301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       9337142859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             11782918                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5009113                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       736253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       736627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       736676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       736824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       736124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       738134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       734848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       734826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       736484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       736668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       735803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       738020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       735674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       737739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       735206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       737012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       313090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       312724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       312908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       313602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       312470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       313966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       312358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       312356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       312664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       313008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       313078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       313614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       313040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       314582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       312789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       312864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            2504167966750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           23565836000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       2739826326750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat               212525.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          232525.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             5808454                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3207676                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            49.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           64.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      7775901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    69.103888                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    66.624718                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    21.062160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63       341423      4.39%      4.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      6694547     86.09%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       732147      9.42%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         6895      0.09%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          317      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          131      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           51      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           51      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          339      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      7775901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             377053376                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          160291616                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             6553.194373                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2785.871134                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   58.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               40.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               53.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4327144250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3257320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49952876250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3519168                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate           18                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2502463                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2227                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3356381                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               411                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              287                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2382099                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2382099                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            4823                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3514363                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls.port         7693                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7693                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls.port      1663081                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      1663081                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls.port          252                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          252                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls.port       515760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total       515760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls.port          245                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          245                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls.port       515677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total       515677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls.port          233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls.port       515665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total       515665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls.port       515441                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total       515441                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls.port       515485                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total       515485                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls.port          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls.port       515460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total       515460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls.port       515421                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total       515421                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls.port       515440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total       515440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls.port       515473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total       515473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls.port       515434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total       515434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls.port       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls.port       515454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total       515454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls.port       515480                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total       515480                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls.port       515440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total       515440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls.port       515422                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total       515422                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls.port       515446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::total       515446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls.port       515478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::total       515478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls.port       515434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::total       515434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls.port          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls.port       515446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::total       515446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls.port          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::total          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls.port       515462                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::total       515462                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls.port       515516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::total       515516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls.port          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::total          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls.port       515460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::total       515460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls.port       515442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::total       515442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls.port       515423                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::total       515423                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls.port       515463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::total       515463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls.port       515435                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::total       515435                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls.port       515458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::total       515458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls.port       515424                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::total       515424                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls.port       515455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::total       515455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls.port       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls.port       515407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::total       515407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17654591                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls.port       317248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       317248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls.port     40630528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     40630528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls.port         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls.port     16015296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     16015296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls.port         7872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         7872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls.port     16015680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     16015680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls.port         7488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         7488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls.port     16014848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     16014848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls.port     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls.port     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls.port         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls.port     16010112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     16010112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls.port     16008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     16008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls.port     16009024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     16009024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls.port     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls.port     16009408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     16009408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls.port     16008576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     16008576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls.port     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls.port     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     16009728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls.port     16009664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     16009664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls.port     16008448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     16008448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls.port     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::total     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls.port     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::total     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls.port     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::total     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls.port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls.port     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::total     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls.port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::total         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls.port     16010048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::total     16010048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls.port     16011136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::total     16011136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls.port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::total         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls.port     16010304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::total     16010304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls.port     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::total     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls.port     16006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::total     16006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls.port     16007744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::total     16007744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls.port     16008256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::total     16008256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls.port     16008256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::total     16008256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls.port     16006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::total     16006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls.port     16007168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::total     16007168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls.port     16007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::total     16007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls.port     16006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::total     16006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537376896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             9748                       # Total snoops (Count)
system.membus.snoopTraffic                     605504                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9796204                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.023977                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.680975                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9748414     99.51%     99.51% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    36008      0.37%     99.88% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      711      0.01%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      591      0.01%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      416      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      383      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      369      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      377      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      379      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      361      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     349      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     313      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     318      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     328      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     318      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     315      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::16                     317      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::17                     312      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::18                     316      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::19                     314      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::20                     316      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::21                     299      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::22                     299      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::23                     298      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::24                     298      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::25                     309      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::26                     308      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::27                     312      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::28                     308      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::29                     305      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::30                     307      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::31                    1627      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::65                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::66                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::67                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::68                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::69                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::70                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::71                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::72                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::73                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::74                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::75                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::76                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::77                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::78                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::79                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::80                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::81                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::82                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::83                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::84                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::85                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::86                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::87                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::88                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::89                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::90                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::91                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::92                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::93                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::94                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::95                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::96                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::97                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::98                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::99                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::100                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::101                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::102                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::103                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::104                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::105                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::106                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::107                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::108                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::109                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::110                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::111                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::112                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::113                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::114                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::115                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::116                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::117                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::118                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::119                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::120                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::121                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::122                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::123                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::124                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::125                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::126                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::127                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::128                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               35                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9796204                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57537340500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer64.occupancy        26859038500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer64.utilization              0.5                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13929000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer101.occupancy           368500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer101.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer102.occupancy        861708904                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer102.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer106.occupancy           341500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer106.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer107.occupancy        861774670                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer107.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            660750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer111.occupancy           357500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer111.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer112.occupancy        861652922                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer112.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer116.occupancy           341250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer116.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer117.occupancy        861678131                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer117.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy         862056694                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer121.occupancy           324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer121.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer122.occupancy        861720429                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer122.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer126.occupancy           342000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer126.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer127.occupancy        861788420                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer127.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer131.occupancy           325750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer131.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer132.occupancy        861661927                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer132.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer136.occupancy           341750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer136.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer137.occupancy        861742691                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer137.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer141.occupancy           326500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer141.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer142.occupancy        861708209                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer142.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer146.occupancy           324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer146.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer147.occupancy        861769432                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer147.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer151.occupancy           325000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer151.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer152.occupancy        861657198                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer152.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer156.occupancy           324000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer156.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer157.occupancy        861663943                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer157.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            621250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy         862072687                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2844889211                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy         861682422                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            339500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy         861734416                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            350750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy         861667402                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            323750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy         861635611                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy         861681097                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            325000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy         861730144                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            324000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy         861622417                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            324750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy         861632662                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             665749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            336750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy         861686615                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            323750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy         861738684                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy          862325427                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy         861627877                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            323750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy         861624691                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer81.occupancy            323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer81.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer82.occupancy         861699670                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer82.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer86.occupancy            325500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer86.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer87.occupancy         861729176                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer87.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer91.occupancy            324000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer91.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer92.occupancy         861631643                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer92.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer96.occupancy            361750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer96.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer97.occupancy         861642427                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer97.utilization             0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       16547343                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6750468                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        49716                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
