	component SoC is
		port (
			clk_clk            : in  std_logic                     := 'X';             -- clk
			reset_reset_n      : in  std_logic                     := 'X';             -- reset_n
			addr_select_export : out std_logic_vector(4 downto 0);                     -- export
			data_in_export     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			clk_sel_export     : out std_logic;                                        -- export
			clk_out_export     : out std_logic                                         -- export
		);
	end component SoC;

