{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570538287462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570538287462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 09:38:07 2019 " "Processing started: Tue Oct 08 09:38:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570538287462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538287462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538287462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570538288204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570538288204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/romMif.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCompleto4Bits-Soma " "Found design unit 1: SomadorCompleto4Bits-Soma" {  } { { "SomadorCompleto4Bits.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/SomadorCompleto4Bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto4Bits " "Found entity 1: SomadorCompleto4Bits" {  } { { "SomadorCompleto4Bits.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/SomadorCompleto4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCompleto-Soma " "Found design unit 1: SomadorCompleto-Soma" {  } { { "SomadorCompleto.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/SomadorCompleto.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/SomadorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/single_port_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/single_port_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romnomif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romnomif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RomNoMif-assincrona " "Found design unit 1: RomNoMif-assincrona" {  } { { "RomNoMif.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/RomNoMif.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""} { "Info" "ISGN_ENTITY_NAME" "1 RomNoMif " "Found entity 1: RomNoMif" {  } { { "RomNoMif.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/RomNoMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_PC-assincrona " "Found design unit 1: Rom_PC-assincrona" {  } { { "Rom_PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Rom_PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_PC " "Found entity 1: Rom_PC" {  } { { "Rom_PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Rom_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-assincrona " "Found design unit 1: PC-assincrona" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Arch " "Found design unit 1: MUX2_1-Arch" {  } { { "MUX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/MUX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpunouc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpunouc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CpuNoUc-comportamento " "Found design unit 1: CpuNoUc-comportamento" {  } { { "CpuNoUc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/CpuNoUc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""} { "Info" "ISGN_ENTITY_NAME" "1 CpuNoUc " "Found entity 1: CpuNoUc" {  } { { "CpuNoUc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/CpuNoUc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu-comportamento " "Found design unit 1: Cpu-comportamento" {  } { { "Cpu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Cpu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu " "Found entity 1: Cpu" {  } { { "Cpu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoDeRegistradores-comportamento " "Found design unit 1: BancoDeRegistradores-comportamento" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BancoDeRegistradores.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistradores " "Found entity 1: BancoDeRegistradores" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BancoDeRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_ULA-comportamento " "Found design unit 1: Banco_ULA-comportamento" {  } { { "Banco_ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Banco_ULA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_ULA " "Found entity 1: Banco_ULA" {  } { { "Banco_ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Banco_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-rtl " "Found design unit 1: Relogio-rtl" {  } { { "output_files/Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/output_files/Relogio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "output_files/Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/output_files/Relogio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "UC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/UC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299356 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-comportamento " "Found design unit 1: TopLevel-comportamento" {  } { { "TopLevel.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-comportamento " "Found design unit 1: BCD-comportamento" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryConverter-comportamento " "Found design unit 1: BinaryConverter-comportamento" {  } { { "BinaryConverter.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BinaryConverter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryConverter " "Found entity 1: BinaryConverter" {  } { { "BinaryConverter.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/BinaryConverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_de_tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_de_tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_de_tempo-comportamento " "Found design unit 1: Base_de_tempo-comportamento" {  } { { "base_de_tempo.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/base_de_tempo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Base_de_tempo " "Found entity 1: Base_de_tempo" {  } { { "base_de_tempo.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/base_de_tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_de_tempo_bloco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_de_tempo_bloco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_de_tempo_bloco-comportamento " "Found design unit 1: Base_de_tempo_bloco-comportamento" {  } { { "Base_de_tempo_bloco.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Base_de_tempo_bloco.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Base_de_tempo_bloco " "Found entity 1: Base_de_tempo_bloco" {  } { { "Base_de_tempo_bloco.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Base_de_tempo_bloco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-Arch " "Found design unit 1: tristate-Arch" {  } { { "tristate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/tristate.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/tristate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_endereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_endereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_endereco-comportamento " "Found design unit 1: Decoder_endereco-comportamento" {  } { { "Decoder_endereco.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Decoder_endereco.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_endereco " "Found entity 1: Decoder_endereco" {  } { { "Decoder_endereco.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Decoder_endereco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Button_IO-comportamento " "Found design unit 1: Button_IO-comportamento" {  } { { "Button_IO.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Button_IO.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Button_IO " "Found entity 1: Button_IO" {  } { { "Button_IO.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/Button_IO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelteste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevelteste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelTeste-comportamento " "Found design unit 1: TopLevelTeste-comportamento" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevelTeste " "Found entity 1: TopLevelTeste" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570538299391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelTeste " "Elaborating entity \"TopLevelTeste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570538299597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:Rom " "Elaborating entity \"romMif\" for hierarchy \"romMif:Rom\"" {  } { { "TopLevelTeste.vhd" "Rom" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299611 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(22) " "VHDL Signal Declaration warning at romMif.vhd(22): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/romMif.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570538299611 "|TopLevel|romMif:Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cpu Cpu:Cpu " "Elaborating entity \"Cpu\" for hierarchy \"Cpu:Cpu\"" {  } { { "TopLevelTeste.vhd" "Cpu" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CpuNoUc Cpu:Cpu\|CpuNoUc:CPUnoUC " "Elaborating entity \"CpuNoUc\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\"" {  } { { "Cpu.vhd" "CPUnoUC" { Text "C:/intelFPGA_lite/18.1/Relogio/Cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_ULA Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA " "Elaborating entity \"Banco_ULA\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\"" {  } { { "CpuNoUc.vhd" "BncULA" { Text "C:/intelFPGA_lite/18.1/Relogio/CpuNoUc.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoDeRegistradores Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco " "Elaborating entity \"BancoDeRegistradores\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\"" {  } { { "Banco_ULA.vhd" "Banco" { Text "C:/intelFPGA_lite/18.1/Relogio/Banco_ULA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula " "Elaborating entity \"ULA\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\"" {  } { { "Banco_ULA.vhd" "Ula" { Text "C:/intelFPGA_lite/18.1/Relogio/Banco_ULA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA.vhd(38) " "VHDL Process Statement warning at ULA.vhd(38): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(38) " "VHDL Process Statement warning at ULA.vhd(38): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(40) " "VHDL Process Statement warning at ULA.vhd(40): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai ULA.vhd(42) " "VHDL Process Statement warning at ULA.vhd(42): signal \"ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bi ULA.vhd(42) " "VHDL Process Statement warning at ULA.vhd(42): signal \"bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(30) " "VHDL Process Statement warning at ULA.vhd(30): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ULA.vhd(30) " "Inferred latch for \"zero\[0\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.vhd(30) " "Inferred latch for \"resultado\[0\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.vhd(30) " "Inferred latch for \"resultado\[1\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.vhd(30) " "Inferred latch for \"resultado\[2\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.vhd(30) " "Inferred latch for \"resultado\[3\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.vhd(30) " "Inferred latch for \"resultado\[4\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.vhd(30) " "Inferred latch for \"resultado\[5\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.vhd(30) " "Inferred latch for \"resultado\[6\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA.vhd(30) " "Inferred latch for \"resultado\[7\]\" at ULA.vhd(30)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|Banco_ULA:BncULA|ULA:Ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|registrador:Zero " "Elaborating entity \"registrador\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|registrador:Zero\"" {  } { { "Banco_ULA.vhd" "Zero" { Text "C:/intelFPGA_lite/18.1/Relogio/Banco_ULA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 "|TopLevel|Base_de_tempo_bloco:BaseTempo|registrador:Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc " "Elaborating entity \"PC\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\"" {  } { { "CpuNoUc.vhd" "Pc" { Text "C:/intelFPGA_lite/18.1/Relogio/CpuNoUc.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|MUX2_1:Mux " "Elaborating entity \"MUX2_1\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|MUX2_1:Mux\"" {  } { { "PC.vhd" "Mux" { Text "C:/intelFPGA_lite/18.1/Relogio/PC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|somadorGenerico:Somador\"" {  } { { "PC.vhd" "Somador" { Text "C:/intelFPGA_lite/18.1/Relogio/PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|PC:Pc\|registrador:PC\"" {  } { { "PC.vhd" "PC" { Text "C:/intelFPGA_lite/18.1/Relogio/PC.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570538299658 "|TopLevel|Cpu:Cpu|CpuNoUc:CPUnoUC|PC:Pc|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 Cpu:Cpu\|CpuNoUc:CPUnoUC\|MUX2_1:Mux " "Elaborating entity \"MUX2_1\" for hierarchy \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|MUX2_1:Mux\"" {  } { { "CpuNoUc.vhd" "Mux" { Text "C:/intelFPGA_lite/18.1/Relogio/CpuNoUc.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC Cpu:Cpu\|UC:Uc " "Elaborating entity \"UC\" for hierarchy \"Cpu:Cpu\|UC:Uc\"" {  } { { "Cpu.vhd" "Uc" { Text "C:/intelFPGA_lite/18.1/Relogio/Cpu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538299658 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\|registrador " "RAM logic \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|BancoDeRegistradores:Banco\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "BancoDeRegistradores.vhd" "registrador" { Text "C:/intelFPGA_lite/18.1/Relogio/BancoDeRegistradores.vhd" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570538299924 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "romMif:Rom\|content " "RAM logic \"romMif:Rom\|content\" is uninferred due to inappropriate RAM size" {  } { { "romMif.vhd" "content" { Text "C:/intelFPGA_lite/18.1/Relogio/romMif.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570538299924 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[0\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[1\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[2\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[3\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[4\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[4\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[5\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[5\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[6\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[6\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[7\] " "LATCH primitive \"Cpu:Cpu\|CpuNoUc:CPUnoUC\|Banco_ULA:BncULA\|ULA:Ula\|resultado\[7\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/ULA.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570538299924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[1\] GND " "Pin \"addrOut\[1\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[3\] GND " "Pin \"addrOut\[3\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[4\] GND " "Pin \"addrOut\[4\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[5\] GND " "Pin \"addrOut\[5\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[6\] GND " "Pin \"addrOut\[6\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrOut\[7\] GND " "Pin \"addrOut\[7\]\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|addrOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd GND " "Pin \"rd\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr GND " "Pin \"wr\" is stuck at GND" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570538300239 "|TopLevelTeste|wr"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570538300239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570538300318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570538300989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570538300989 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[0\] " "No output dependent on input pin \"dataIn\[0\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[1\] " "No output dependent on input pin \"dataIn\[1\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[2\] " "No output dependent on input pin \"dataIn\[2\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[3\] " "No output dependent on input pin \"dataIn\[3\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[4\] " "No output dependent on input pin \"dataIn\[4\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[5\] " "No output dependent on input pin \"dataIn\[5\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[6\] " "No output dependent on input pin \"dataIn\[6\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[7\] " "No output dependent on input pin \"dataIn\[7\]\"" {  } { { "TopLevelTeste.vhd" "" { Text "C:/intelFPGA_lite/18.1/Relogio/TopLevelTeste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570538301067 "|TopLevelTeste|dataIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570538301067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570538301067 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570538301067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570538301067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570538301067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570538301114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 09:38:21 2019 " "Processing ended: Tue Oct 08 09:38:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570538301114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570538301114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570538301114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570538301114 ""}
