// Seed: 2431408610
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
  always @(posedge 1) begin
    id_3 <= id_1;
    id_3 = 1;
    `define pp_4 0
    if (1)
      if (id_2) begin
        id_1 = 1;
      end else {1, {"" == 1, id_2}} += id_1;
    id_3 = id_1;
    #0 `pp_4 <= id_1;
    id_1 = id_2;
    id_1 <= `pp_4;
  end
endmodule
