[INF:CM0023] Creating log file ../../build/regression/VirtualClass/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<246> s<245> l<1:1> el<1:0>
n<C> u<2> t<StringConst> p<120> s<24> l<1:15> el<1:16>
n<T> u<3> t<StringConst> p<7> s<6> l<1:33> el<1:34>
n<> u<4> t<IntVec_TypeLogic> p<5> l<1:37> el<1:42>
n<> u<5> t<Data_type> p<6> c<4> l<1:37> el<1:42>
n<> u<6> t<Constant_param_expression> p<7> c<5> l<1:37> el<1:42>
n<> u<7> t<Param_assignment> p<8> c<3> l<1:33> el<1:42>
n<> u<8> t<List_of_param_assignments> p<10> c<7> l<1:33> el<1:42>
n<> u<9> t<Type> p<10> s<8> l<1:28> el<1:32>
n<> u<10> t<Parameter_declaration> p<11> c<9> l<1:18> el<1:42>
n<> u<11> t<Parameter_port_declaration> p<24> c<10> s<23> l<1:18> el<1:42>
n<> u<12> t<Data_type_or_implicit> p<22> s<21> l<1:54> el<1:54>
n<SIZE> u<13> t<StringConst> p<20> s<19> l<1:54> el<1:58>
n<1> u<14> t<IntConst> p<15> l<1:61> el<1:62>
n<> u<15> t<Primary_literal> p<16> c<14> l<1:61> el<1:62>
n<> u<16> t<Constant_primary> p<17> c<15> l<1:61> el<1:62>
n<> u<17> t<Constant_expression> p<18> c<16> l<1:61> el<1:62>
n<> u<18> t<Constant_mintypmax_expression> p<19> c<17> l<1:61> el<1:62>
n<> u<19> t<Constant_param_expression> p<20> c<18> l<1:61> el<1:62>
n<> u<20> t<Param_assignment> p<21> c<13> l<1:54> el<1:62>
n<> u<21> t<List_of_param_assignments> p<22> c<20> l<1:54> el<1:62>
n<> u<22> t<Parameter_declaration> p<23> c<12> l<1:44> el<1:62>
n<> u<23> t<Parameter_port_declaration> p<24> c<22> l<1:44> el<1:62>
n<> u<24> t<Parameter_port_list> p<120> c<11> s<47> l<1:16> el<1:63>
n<> u<25> t<IntVec_TypeLogic> p<42> s<41> l<2:13> el<2:18>
n<SIZE> u<26> t<StringConst> p<27> l<2:20> el<2:24>
n<> u<27> t<Primary_literal> p<28> c<26> l<2:20> el<2:24>
n<> u<28> t<Constant_primary> p<29> c<27> l<2:20> el<2:24>
n<> u<29> t<Constant_expression> p<35> c<28> s<34> l<2:20> el<2:24>
n<1> u<30> t<IntConst> p<31> l<2:25> el<2:26>
n<> u<31> t<Primary_literal> p<32> c<30> l<2:25> el<2:26>
n<> u<32> t<Constant_primary> p<33> c<31> l<2:25> el<2:26>
n<> u<33> t<Constant_expression> p<35> c<32> l<2:25> el<2:26>
n<> u<34> t<BinOp_Minus> p<35> s<33> l<2:24> el<2:25>
n<> u<35> t<Constant_expression> p<40> c<29> s<39> l<2:20> el<2:26>
n<0> u<36> t<IntConst> p<37> l<2:27> el<2:28>
n<> u<37> t<Primary_literal> p<38> c<36> l<2:27> el<2:28>
n<> u<38> t<Constant_primary> p<39> c<37> l<2:27> el<2:28>
n<> u<39> t<Constant_expression> p<40> c<38> l<2:27> el<2:28>
n<> u<40> t<Constant_range> p<41> c<35> l<2:20> el<2:28>
n<> u<41> t<Packed_dimension> p<42> c<40> l<2:19> el<2:29>
n<> u<42> t<Data_type> p<44> c<25> s<43> l<2:13> el<2:29>
n<t_vector> u<43> t<StringConst> p<44> l<2:30> el<2:38>
n<> u<44> t<Type_declaration> p<45> c<42> l<2:5> el<2:39>
n<> u<45> t<Data_declaration> p<46> c<44> l<2:5> el<2:39>
n<> u<46> t<Class_property> p<47> c<45> l<2:5> el<2:39>
n<> u<47> t<Class_item> p<120> c<46> s<71> l<2:5> el<2:39>
n<T> u<48> t<StringConst> p<49> l<3:13> el<3:14>
n<> u<49> t<Data_type> p<68> c<48> s<50> l<3:13> el<3:14>
n<t_array> u<50> t<StringConst> p<68> s<67> l<3:15> el<3:22>
n<SIZE> u<51> t<StringConst> p<52> l<3:24> el<3:28>
n<> u<52> t<Primary_literal> p<53> c<51> l<3:24> el<3:28>
n<> u<53> t<Constant_primary> p<54> c<52> l<3:24> el<3:28>
n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<3:24> el<3:28>
n<1> u<55> t<IntConst> p<56> l<3:29> el<3:30>
n<> u<56> t<Primary_literal> p<57> c<55> l<3:29> el<3:30>
n<> u<57> t<Constant_primary> p<58> c<56> l<3:29> el<3:30>
n<> u<58> t<Constant_expression> p<60> c<57> l<3:29> el<3:30>
n<> u<59> t<BinOp_Minus> p<60> s<58> l<3:28> el<3:29>
n<> u<60> t<Constant_expression> p<65> c<54> s<64> l<3:24> el<3:30>
n<0> u<61> t<IntConst> p<62> l<3:31> el<3:32>
n<> u<62> t<Primary_literal> p<63> c<61> l<3:31> el<3:32>
n<> u<63> t<Constant_primary> p<64> c<62> l<3:31> el<3:32>
n<> u<64> t<Constant_expression> p<65> c<63> l<3:31> el<3:32>
n<> u<65> t<Constant_range> p<66> c<60> l<3:24> el<3:32>
n<> u<66> t<Unpacked_dimension> p<67> c<65> l<3:23> el<3:33>
n<> u<67> t<Variable_dimension> p<68> c<66> l<3:23> el<3:33>
n<> u<68> t<Type_declaration> p<69> c<49> l<3:5> el<3:34>
n<> u<69> t<Data_declaration> p<70> c<68> l<3:5> el<3:34>
n<> u<70> t<Class_property> p<71> c<69> l<3:5> el<3:34>
n<> u<71> t<Class_item> p<120> c<70> s<116> l<3:5> el<3:34>
n<> u<72> t<Struct_keyword> p<73> l<4:13> el<4:19>
n<> u<73> t<Struct_union> p<111> c<72> s<103> l<4:13> el<4:19>
n<t_vector> u<74> t<StringConst> p<75> l<5:9> el<5:17>
n<> u<75> t<Data_type> p<76> c<74> l<5:9> el<5:17>
n<> u<76> t<Data_type_or_void> p<103> c<75> s<102> l<5:9> el<5:17>
n<m0> u<77> t<StringConst> p<101> s<100> l<5:18> el<5:20>
n<2> u<78> t<IntConst> p<79> l<5:22> el<5:23>
n<> u<79> t<Primary_literal> p<80> c<78> l<5:22> el<5:23>
n<> u<80> t<Constant_primary> p<81> c<79> l<5:22> el<5:23>
n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<5:22> el<5:23>
n<SIZE> u<82> t<StringConst> p<83> l<5:24> el<5:28>
n<> u<83> t<Primary_literal> p<84> c<82> l<5:24> el<5:28>
n<> u<84> t<Constant_primary> p<85> c<83> l<5:24> el<5:28>
n<> u<85> t<Constant_expression> p<87> c<84> l<5:24> el<5:28>
n<> u<86> t<BinOp_Mult> p<87> s<85> l<5:23> el<5:24>
n<> u<87> t<Constant_expression> p<93> c<81> s<92> l<5:22> el<5:28>
n<1> u<88> t<IntConst> p<89> l<5:29> el<5:30>
n<> u<89> t<Primary_literal> p<90> c<88> l<5:29> el<5:30>
n<> u<90> t<Constant_primary> p<91> c<89> l<5:29> el<5:30>
n<> u<91> t<Constant_expression> p<93> c<90> l<5:29> el<5:30>
n<> u<92> t<BinOp_Minus> p<93> s<91> l<5:28> el<5:29>
n<> u<93> t<Constant_expression> p<98> c<87> s<97> l<5:22> el<5:30>
n<0> u<94> t<IntConst> p<95> l<5:31> el<5:32>
n<> u<95> t<Primary_literal> p<96> c<94> l<5:31> el<5:32>
n<> u<96> t<Constant_primary> p<97> c<95> l<5:31> el<5:32>
n<> u<97> t<Constant_expression> p<98> c<96> l<5:31> el<5:32>
n<> u<98> t<Constant_range> p<99> c<93> l<5:22> el<5:32>
n<> u<99> t<Unpacked_dimension> p<100> c<98> l<5:21> el<5:33>
n<> u<100> t<Variable_dimension> p<101> c<99> l<5:21> el<5:33>
n<> u<101> t<Variable_decl_assignment> p<102> c<77> l<5:18> el<5:33>
n<> u<102> t<List_of_variable_decl_assignments> p<103> c<101> l<5:18> el<5:33>
n<> u<103> t<Struct_union_member> p<111> c<76> s<110> l<5:9> el<5:34>
n<t_array> u<104> t<StringConst> p<105> l<6:9> el<6:16>
n<> u<105> t<Data_type> p<106> c<104> l<6:9> el<6:16>
n<> u<106> t<Data_type_or_void> p<110> c<105> s<109> l<6:9> el<6:16>
n<m1> u<107> t<StringConst> p<108> l<6:17> el<6:19>
n<> u<108> t<Variable_decl_assignment> p<109> c<107> l<6:17> el<6:19>
n<> u<109> t<List_of_variable_decl_assignments> p<110> c<108> l<6:17> el<6:19>
n<> u<110> t<Struct_union_member> p<111> c<106> l<6:9> el<6:20>
n<> u<111> t<Data_type> p<113> c<73> s<112> l<4:13> el<7:6>
n<t_struct> u<112> t<StringConst> p<113> l<7:7> el<7:15>
n<> u<113> t<Type_declaration> p<114> c<111> l<4:5> el<7:16>
n<> u<114> t<Data_declaration> p<115> c<113> l<4:5> el<7:16>
n<> u<115> t<Class_property> p<116> c<114> l<4:5> el<7:16>
n<> u<116> t<Class_item> p<120> c<115> s<119> l<4:5> el<7:16>
n<> u<117> t<Class> p<120> s<2> l<1:9> el<1:14>
n<> u<118> t<Virtual> p<120> s<117> l<1:1> el<1:8>
n<> u<119> t<Endclass> p<120> l<8:1> el<8:9>
n<> u<120> t<Class_declaration> p<121> c<118> l<1:1> el<8:9>
n<> u<121> t<Package_or_generate_item_declaration> p<122> c<120> l<1:1> el<8:9>
n<> u<122> t<Package_item> p<123> c<121> l<1:1> el<8:9>
n<> u<123> t<Description> p<245> c<122> s<244> l<1:1> el<8:9>
n<> u<124> t<Module_keyword> p<128> s<125> l<11:1> el<11:7>
n<top> u<125> t<StringConst> p<128> s<127> l<11:8> el<11:11>
n<> u<126> t<Port> p<127> l<11:13> el<11:13>
n<> u<127> t<List_of_ports> p<128> c<126> l<11:12> el<11:14>
n<> u<128> t<Module_nonansi_header> p<243> c<124> s<149> l<11:1> el<11:15>
n<> u<129> t<IntVec_TypeLogic> p<140> s<139> l<12:13> el<12:18>
n<7> u<130> t<IntConst> p<131> l<12:20> el<12:21>
n<> u<131> t<Primary_literal> p<132> c<130> l<12:20> el<12:21>
n<> u<132> t<Constant_primary> p<133> c<131> l<12:20> el<12:21>
n<> u<133> t<Constant_expression> p<138> c<132> s<137> l<12:20> el<12:21>
n<0> u<134> t<IntConst> p<135> l<12:22> el<12:23>
n<> u<135> t<Primary_literal> p<136> c<134> l<12:22> el<12:23>
n<> u<136> t<Constant_primary> p<137> c<135> l<12:22> el<12:23>
n<> u<137> t<Constant_expression> p<138> c<136> l<12:22> el<12:23>
n<> u<138> t<Constant_range> p<139> c<133> l<12:20> el<12:23>
n<> u<139> t<Packed_dimension> p<140> c<138> l<12:19> el<12:24>
n<> u<140> t<Data_type> p<142> c<129> s<141> l<12:13> el<12:24>
n<t_t0> u<141> t<StringConst> p<142> l<12:25> el<12:29>
n<> u<142> t<Type_declaration> p<143> c<140> l<12:5> el<12:30>
n<> u<143> t<Data_declaration> p<144> c<142> l<12:5> el<12:30>
n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<12:5> el<12:30>
n<> u<145> t<Module_or_generate_item_declaration> p<146> c<144> l<12:5> el<12:30>
n<> u<146> t<Module_common_item> p<147> c<145> l<12:5> el<12:30>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<12:5> el<12:30>
n<> u<148> t<Non_port_module_item> p<149> c<147> l<12:5> el<12:30>
n<> u<149> t<Module_item> p<243> c<148> s<181> l<12:5> el<12:30>
n<t_t0> u<150> t<StringConst> p<151> l<13:8> el<13:12>
n<> u<151> t<Primary_literal> p<152> c<150> l<13:8> el<13:12>
n<> u<152> t<Primary> p<153> c<151> l<13:8> el<13:12>
n<> u<153> t<Expression> p<154> c<152> l<13:8> el<13:12>
n<> u<154> t<Mintypmax_expression> p<155> c<153> l<13:8> el<13:12>
n<> u<155> t<Param_expression> p<156> c<154> l<13:8> el<13:12>
n<> u<156> t<Ordered_parameter_assignment> p<164> c<155> s<163> l<13:8> el<13:12>
n<3> u<157> t<IntConst> p<158> l<13:13> el<13:14>
n<> u<158> t<Primary_literal> p<159> c<157> l<13:13> el<13:14>
n<> u<159> t<Primary> p<160> c<158> l<13:13> el<13:14>
n<> u<160> t<Expression> p<161> c<159> l<13:13> el<13:14>
n<> u<161> t<Mintypmax_expression> p<162> c<160> l<13:13> el<13:14>
n<> u<162> t<Param_expression> p<163> c<161> l<13:13> el<13:14>
n<> u<163> t<Ordered_parameter_assignment> p<164> c<162> l<13:13> el<13:14>
n<> u<164> t<List_of_parameter_assignments> p<165> c<156> l<13:8> el<13:14>
n<> u<165> t<Parameter_value_assignment> p<167> c<164> l<13:6> el<13:15>
n<C> u<166> t<StringConst> p<167> s<165> l<13:5> el<13:6>
n<> u<167> t<Class_type> p<168> c<166> l<13:5> el<13:15>
n<> u<168> t<Class_scope> p<170> c<167> s<169> l<13:5> el<13:17>
n<t_vector> u<169> t<StringConst> p<170> l<13:17> el<13:25>
n<> u<170> t<Data_type> p<174> c<168> s<173> l<13:5> el<13:25>
n<v0> u<171> t<StringConst> p<172> l<13:26> el<13:28>
n<> u<172> t<Variable_decl_assignment> p<173> c<171> l<13:26> el<13:28>
n<> u<173> t<List_of_variable_decl_assignments> p<174> c<172> l<13:26> el<13:28>
n<> u<174> t<Variable_declaration> p<175> c<170> l<13:5> el<13:29>
n<> u<175> t<Data_declaration> p<176> c<174> l<13:5> el<13:29>
n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<13:5> el<13:29>
n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<13:5> el<13:29>
n<> u<178> t<Module_common_item> p<179> c<177> l<13:5> el<13:29>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<13:5> el<13:29>
n<> u<180> t<Non_port_module_item> p<181> c<179> l<13:5> el<13:29>
n<> u<181> t<Module_item> p<243> c<180> s<213> l<13:5> el<13:29>
n<t_t0> u<182> t<StringConst> p<183> l<13:33> el<13:37>
n<> u<183> t<Primary_literal> p<184> c<182> l<13:33> el<13:37>
n<> u<184> t<Primary> p<185> c<183> l<13:33> el<13:37>
n<> u<185> t<Expression> p<186> c<184> l<13:33> el<13:37>
n<> u<186> t<Mintypmax_expression> p<187> c<185> l<13:33> el<13:37>
n<> u<187> t<Param_expression> p<188> c<186> l<13:33> el<13:37>
n<> u<188> t<Ordered_parameter_assignment> p<196> c<187> s<195> l<13:33> el<13:37>
n<3> u<189> t<IntConst> p<190> l<13:38> el<13:39>
n<> u<190> t<Primary_literal> p<191> c<189> l<13:38> el<13:39>
n<> u<191> t<Primary> p<192> c<190> l<13:38> el<13:39>
n<> u<192> t<Expression> p<193> c<191> l<13:38> el<13:39>
n<> u<193> t<Mintypmax_expression> p<194> c<192> l<13:38> el<13:39>
n<> u<194> t<Param_expression> p<195> c<193> l<13:38> el<13:39>
n<> u<195> t<Ordered_parameter_assignment> p<196> c<194> l<13:38> el<13:39>
n<> u<196> t<List_of_parameter_assignments> p<197> c<188> l<13:33> el<13:39>
n<> u<197> t<Parameter_value_assignment> p<199> c<196> l<13:31> el<13:40>
n<C> u<198> t<StringConst> p<199> s<197> l<13:30> el<13:31>
n<> u<199> t<Class_type> p<200> c<198> l<13:30> el<13:40>
n<> u<200> t<Class_scope> p<202> c<199> s<201> l<13:30> el<13:42>
n<t_array> u<201> t<StringConst> p<202> l<13:42> el<13:49>
n<> u<202> t<Data_type> p<206> c<200> s<205> l<13:30> el<13:49>
n<a0> u<203> t<StringConst> p<204> l<13:50> el<13:52>
n<> u<204> t<Variable_decl_assignment> p<205> c<203> l<13:50> el<13:52>
n<> u<205> t<List_of_variable_decl_assignments> p<206> c<204> l<13:50> el<13:52>
n<> u<206> t<Variable_declaration> p<207> c<202> l<13:30> el<13:53>
n<> u<207> t<Data_declaration> p<208> c<206> l<13:30> el<13:53>
n<> u<208> t<Package_or_generate_item_declaration> p<209> c<207> l<13:30> el<13:53>
n<> u<209> t<Module_or_generate_item_declaration> p<210> c<208> l<13:30> el<13:53>
n<> u<210> t<Module_common_item> p<211> c<209> l<13:30> el<13:53>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<13:30> el<13:53>
n<> u<212> t<Non_port_module_item> p<213> c<211> l<13:30> el<13:53>
n<> u<213> t<Module_item> p<243> c<212> s<242> l<13:30> el<13:53>
n<> u<214> t<IntVec_TypeBit> p<215> l<14:8> el<14:11>
n<> u<215> t<Data_type> p<216> c<214> l<14:8> el<14:11>
n<> u<216> t<Param_expression> p<217> c<215> l<14:8> el<14:11>
n<> u<217> t<Ordered_parameter_assignment> p<225> c<216> s<224> l<14:8> el<14:11>
n<4> u<218> t<IntConst> p<219> l<14:12> el<14:13>
n<> u<219> t<Primary_literal> p<220> c<218> l<14:12> el<14:13>
n<> u<220> t<Primary> p<221> c<219> l<14:12> el<14:13>
n<> u<221> t<Expression> p<222> c<220> l<14:12> el<14:13>
n<> u<222> t<Mintypmax_expression> p<223> c<221> l<14:12> el<14:13>
n<> u<223> t<Param_expression> p<224> c<222> l<14:12> el<14:13>
n<> u<224> t<Ordered_parameter_assignment> p<225> c<223> l<14:12> el<14:13>
n<> u<225> t<List_of_parameter_assignments> p<226> c<217> l<14:8> el<14:13>
n<> u<226> t<Parameter_value_assignment> p<228> c<225> l<14:6> el<14:14>
n<C> u<227> t<StringConst> p<228> s<226> l<14:5> el<14:6>
n<> u<228> t<Class_type> p<229> c<227> l<14:5> el<14:14>
n<> u<229> t<Class_scope> p<231> c<228> s<230> l<14:5> el<14:16>
n<t_struct> u<230> t<StringConst> p<231> l<14:16> el<14:24>
n<> u<231> t<Data_type> p<235> c<229> s<234> l<14:5> el<14:24>
n<s0> u<232> t<StringConst> p<233> l<14:25> el<14:27>
n<> u<233> t<Variable_decl_assignment> p<234> c<232> l<14:25> el<14:27>
n<> u<234> t<List_of_variable_decl_assignments> p<235> c<233> l<14:25> el<14:27>
n<> u<235> t<Variable_declaration> p<236> c<231> l<14:5> el<14:28>
n<> u<236> t<Data_declaration> p<237> c<235> l<14:5> el<14:28>
n<> u<237> t<Package_or_generate_item_declaration> p<238> c<236> l<14:5> el<14:28>
n<> u<238> t<Module_or_generate_item_declaration> p<239> c<237> l<14:5> el<14:28>
n<> u<239> t<Module_common_item> p<240> c<238> l<14:5> el<14:28>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<14:5> el<14:28>
n<> u<241> t<Non_port_module_item> p<242> c<240> l<14:5> el<14:28>
n<> u<242> t<Module_item> p<243> c<241> l<14:5> el<14:28>
n<> u<243> t<Module_declaration> p<244> c<128> l<11:1> el<15:10>
n<> u<244> t<Description> p<245> c<243> l<11:1> el<15:10>
n<> u<245> t<Source_text> p<246> c<123> l<1:1> el<15:10>
n<> u<246> t<Top_level_rule> c<1> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:11:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:11:1: Compile module "work@top".

[INF:CP0302] dut.sv:1:1: Compile class "work@C".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:11:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/VirtualClass/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/VirtualClass/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/VirtualClass/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallClasses:
\_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
  |vpiName:work@C
  |vpiParameter:
  \_type_parameter: (work@C::T), line:1:33, endln:1:34, parent:work@C
    |vpiName:T
    |vpiParent:
    \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
    |vpiFullName:work@C::T
    |vpiTypespec:
    \_logic_typespec: , line:1:37, endln:1:42, parent:work@C::T
      |vpiParent:
      \_type_parameter: (work@C::T), line:1:33, endln:1:34, parent:work@C
  |vpiParameter:
  \_parameter: (work@C::SIZE), line:1:54, endln:1:58
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_param_assign: , line:1:54, endln:1:62, parent:work@C
    |vpiName:SIZE
    |vpiFullName:work@C::SIZE
  |vpiParamAssign:
  \_param_assign: , line:1:54, endln:1:62, parent:work@C
    |vpiParent:
    \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
    |vpiRhs:
    \_constant: , line:1:61, endln:1:62
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@C::SIZE), line:1:54, endln:1:58
  |vpiTypedef:
  \_array_typespec: (t_array), parent:work@C
    |vpiName:t_array
    |vpiParent:
    \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
    |vpiRange:
    \_range: , line:3:24, endln:3:32, parent:t_array
      |vpiParent:
      \_array_typespec: (t_array), parent:work@C
      |vpiLeftRange:
      \_operation: , line:3:24, endln:3:30
        |vpiParent:
        \_range: , line:3:24, endln:3:32, parent:t_array
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@C::t_array::SIZE), line:3:24, endln:3:28
          |vpiParent:
          \_operation: , line:3:24, endln:3:30
          |vpiName:SIZE
          |vpiFullName:work@C::t_array::SIZE
          |vpiActual:
          \_parameter: (work@C::SIZE), line:1:54, endln:1:58
        |vpiOperand:
        \_constant: , line:3:29, endln:3:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_operation: , line:3:24, endln:3:30
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , line:3:24, endln:3:32, parent:t_array
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (t_struct), line:4:13, endln:4:19, parent:work@C
    |vpiName:t_struct
    |vpiParent:
    \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (m0), line:5:18, endln:5:33, parent:t_struct
      |vpiParent:
      \_struct_typespec: (t_struct), line:4:13, endln:4:19, parent:work@C
      |vpiName:m0
      |vpiTypespec:
      \_logic_typespec: (t_vector), line:2:13, endln:2:18
        |vpiName:t_vector
        |vpiTypedefAlias:
        \_logic_typespec: (t_vector), line:2:13, endln:2:18, parent:work@C
          |vpiName:t_vector
          |vpiParent:
          \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
          |vpiRange:
          \_range: , line:2:20, endln:2:28
            |vpiLeftRange:
            \_operation: , line:2:20, endln:2:26
              |vpiParent:
              \_range: , line:2:20, endln:2:28
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (SIZE), line:2:20, endln:2:24
                |vpiParent:
                \_operation: , line:2:20, endln:2:26
                |vpiName:SIZE
                |vpiActual:
                \_parameter: (work@C::SIZE), line:1:54, endln:1:58
              |vpiOperand:
              \_constant: , line:2:25, endln:2:26
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_operation: , line:2:20, endln:2:26
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:2:27, endln:2:28
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:2:20, endln:2:28
              |vpiConstType:9
        |vpiRange:
        \_range: , line:2:20, endln:2:28, parent:t_vector
          |vpiParent:
          \_logic_typespec: (t_vector), line:2:13, endln:2:18
          |vpiLeftRange:
          \_operation: , line:2:20, endln:2:26
            |vpiParent:
            \_range: , line:2:20, endln:2:28, parent:t_vector
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (t_vector.SIZE), line:2:20, endln:2:24
              |vpiParent:
              \_operation: , line:2:20, endln:2:26
              |vpiName:SIZE
              |vpiFullName:t_vector.SIZE
              |vpiActual:
              \_parameter: (work@C::SIZE), line:1:54, endln:1:58
            |vpiOperand:
            \_constant: , line:2:25, endln:2:26
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , line:2:20, endln:2:26
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:27, endln:2:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:20, endln:2:28, parent:t_vector
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (m1), line:6:17, endln:6:19, parent:t_struct
      |vpiParent:
      \_struct_typespec: (t_struct), line:4:13, endln:4:19, parent:work@C
      |vpiName:m1
      |vpiTypespec:
      \_array_typespec: (t_array), parent:work@C
        |vpiName:t_array
        |vpiParent:
        \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
        |vpiRange:
        \_range: , line:3:24, endln:3:32, parent:t_array
          |vpiParent:
          \_array_typespec: (t_array), parent:work@C
          |vpiLeftRange:
          \_operation: , line:3:24, endln:3:30
            |vpiParent:
            \_range: , line:3:24, endln:3:32, parent:t_array
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@C::t_array::SIZE), line:3:24, endln:3:28
              |vpiParent:
              \_operation: , line:3:24, endln:3:30
              |vpiName:SIZE
              |vpiFullName:work@C::t_array::SIZE
              |vpiActual:
              \_parameter: (work@C::SIZE), line:1:54, endln:1:58
            |vpiOperand:
            \_constant: , line:3:29, endln:3:30
          |vpiRightRange:
          \_constant: , line:3:31, endln:3:32
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:16
  |vpiTypedef:
  \_logic_typespec: (t_vector), line:2:13, endln:2:18, parent:work@C
    |vpiName:t_vector
    |vpiParent:
    \_class_defn: (work@C) dut.sv:1:9: , endln:8:9, parent:work@top
    |vpiRange:
    \_range: , line:2:20, endln:2:28, parent:t_vector
      |vpiParent:
      \_logic_typespec: (t_vector), line:2:13, endln:2:18, parent:work@C
      |vpiLeftRange:
      \_operation: , line:2:20, endln:2:26
        |vpiParent:
        \_range: , line:2:20, endln:2:28, parent:t_vector
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@C::t_vector::SIZE), line:2:20, endln:2:24
          |vpiParent:
          \_operation: , line:2:20, endln:2:26
          |vpiName:SIZE
          |vpiFullName:work@C::t_vector::SIZE
          |vpiActual:
          \_parameter: (work@C::SIZE), line:1:54, endln:1:58
        |vpiOperand:
        \_constant: , line:2:25, endln:2:26
      |vpiRightRange:
      \_constant: , line:2:27, endln:2:28
  |vpiParent:
  \_design: (work@top)
  |vpiVirtual:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_logic_typespec: (t_t0), line:12:13, endln:12:18, parent:work@top
    |vpiName:t_t0
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
    |vpiRange:
    \_range: , line:12:20, endln:12:23
      |vpiLeftRange:
      \_constant: , line:12:20, endln:12:21
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiParent:
        \_range: , line:12:20, endln:12:23
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:12:22, endln:12:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , line:12:20, endln:12:23
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.v0), line:13:26, endln:13:28, parent:work@top
    |vpiName:v0
    |vpiFullName:work@top.v0
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a0), line:13:50, endln:13:52, parent:work@top
    |vpiName:a0
    |vpiFullName:work@top.a0
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.s0), line:14:25, endln:14:27, parent:work@top
    |vpiName:s0
    |vpiFullName:work@top.s0
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:11:1: , endln:15:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.v0), line:13:26, endln:13:28, parent:work@top
    |vpiName:v0
    |vpiFullName:work@top.v0
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10
  |vpiVariables:
  \_logic_var: (work@top.a0), line:13:50, endln:13:52, parent:work@top
    |vpiName:a0
    |vpiFullName:work@top.a0
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10
  |vpiVariables:
  \_logic_var: (work@top.s0), line:14:25, endln:14:27, parent:work@top
    |vpiName:s0
    |vpiFullName:work@top.s0
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:11:1: , endln:15:10
  |vpiTypedef:
  \_logic_typespec: (t_t0), line:12:13, endln:12:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/VirtualClass/dut.sv | ${SURELOG_DIR}/build/regression/VirtualClass/roundtrip/dut_000.sv | 7 | 15 | 

