git clone --depth 1 --no-tags https://github.com/ianzhou111/552_project.git f:/verilog_sva_gh_scraper/data/full_repos/763235520
git clone --depth 1 --no-tags https://github.com/HarshBakadia/ECE460M-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/764243468
git clone --depth 1 --no-tags https://github.com/panchi64/computer-architecture-project.git f:/verilog_sva_gh_scraper/data/full_repos/767601472
git clone --depth 1 --no-tags https://github.com/hackdev17/DD-Lab-AIML.git f:/verilog_sva_gh_scraper/data/full_repos/760703620
git clone --depth 1 --no-tags https://github.com/Xiang-Penn/CIS5710.git f:/verilog_sva_gh_scraper/data/full_repos/764788343
git clone --depth 1 --no-tags https://github.com/kanishk1605/Automobile-Mirror-Display-system.git f:/verilog_sva_gh_scraper/data/full_repos/762687436
git clone --depth 1 --no-tags https://github.com/vishaldudyala1/Single_port.git f:/verilog_sva_gh_scraper/data/full_repos/760273463
git clone --depth 1 --no-tags https://github.com/germancq/HERA.git f:/verilog_sva_gh_scraper/data/full_repos/763612120
git clone --depth 1 --no-tags https://github.com/Brillar0101/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/763882767
git clone --depth 1 --no-tags https://github.com/minhuju/calc.git f:/verilog_sva_gh_scraper/data/full_repos/763367433
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/763184367
git clone --depth 1 --no-tags https://github.com/23373/SM48LC32M16M.git f:/verilog_sva_gh_scraper/data/full_repos/764499450
git clone --depth 1 --no-tags https://github.com/muthuraman0508/full_subractor.git f:/verilog_sva_gh_scraper/data/full_repos/764612609
git clone --depth 1 --no-tags https://github.com/Northodo/PipelineVersion.git f:/verilog_sva_gh_scraper/data/full_repos/764651079
git clone --depth 1 --no-tags https://github.com/thevenus/jollof_mmu.git f:/verilog_sva_gh_scraper/data/full_repos/763981218
git clone --depth 1 --no-tags https://github.com/Learnrr/5-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/764042313
git clone --depth 1 --no-tags https://github.com/juliazeng1/arty-a7-ddr3-subsystem.git f:/verilog_sva_gh_scraper/data/full_repos/763313838
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/async_fifo_synthesize_files.git f:/verilog_sva_gh_scraper/data/full_repos/766483332
git clone --depth 1 --no-tags https://github.com/gary06548/Maze-Router.git f:/verilog_sva_gh_scraper/data/full_repos/766423279
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/RV32I_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/766076816
git clone --depth 1 --no-tags https://github.com/NastyaLush/itmo_functional_circuit_engineering.git f:/verilog_sva_gh_scraper/data/full_repos/759297951
git clone --depth 1 --no-tags https://github.com/mattvenn/tt06-rgb-mixer.git f:/verilog_sva_gh_scraper/data/full_repos/766959374
git clone --depth 1 --no-tags https://github.com/chinmayah/VSDSquadron_Internship.git f:/verilog_sva_gh_scraper/data/full_repos/758813913
git clone --depth 1 --no-tags https://github.com/saanvid4/ece2300.git f:/verilog_sva_gh_scraper/data/full_repos/767274115
git clone --depth 1 --no-tags https://github.com/AlexHoferW23/jku-tt06-averagefilter.git f:/verilog_sva_gh_scraper/data/full_repos/767381571
git clone --depth 1 --no-tags https://github.com/CEStafford01/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763748825
git clone --depth 1 --no-tags https://github.com/tejashwini79744/task4.md.git f:/verilog_sva_gh_scraper/data/full_repos/765154183
git clone --depth 1 --no-tags https://github.com/michal95pl/GPU-processor.git f:/verilog_sva_gh_scraper/data/full_repos/767753758
git clone --depth 1 --no-tags https://github.com/tpeterso8/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/767136051
git clone --depth 1 --no-tags https://github.com/SYGalvinChan/Authenticated-Encryption-For-Satellite.git f:/verilog_sva_gh_scraper/data/full_repos/765591055
git clone --depth 1 --no-tags https://github.com/Veena-04/veena.git f:/verilog_sva_gh_scraper/data/full_repos/761326434
git clone --depth 1 --no-tags https://github.com/nick30441/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/763654660
git clone --depth 1 --no-tags https://github.com/Tiru373/RTL-Challenge-30-days.git f:/verilog_sva_gh_scraper/data/full_repos/767322203
git clone --depth 1 --no-tags https://github.com/Khoulykid/Arch-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/760501044
git clone --depth 1 --no-tags https://github.com/sanjaypk16/VSDSquadron-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/759311190
git clone --depth 1 --no-tags https://github.com/d4nny815/PipelineRISCV_CalPolyCPE333.git f:/verilog_sva_gh_scraper/data/full_repos/758218788
git clone --depth 1 --no-tags https://github.com/Iris-WQP/TTSV_2024.srcs.git f:/verilog_sva_gh_scraper/data/full_repos/762600793
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-Robotron.git f:/verilog_sva_gh_scraper/data/full_repos/769580371
git clone --depth 1 --no-tags https://github.com/vossi1/v6510.git f:/verilog_sva_gh_scraper/data/full_repos/769592649
git clone --depth 1 --no-tags https://github.com/lac-dcc/chimera.git f:/verilog_sva_gh_scraper/data/full_repos/770986981
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer_Mazamars312_Neogeo_0.8.1.git f:/verilog_sva_gh_scraper/data/full_repos/771733915
git clone --depth 1 --no-tags https://github.com/redpanda3/xiangshan-chipyard.git f:/verilog_sva_gh_scraper/data/full_repos/770344320
git clone --depth 1 --no-tags https://github.com/MusabMasalmah/Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/768274956
git clone --depth 1 --no-tags https://github.com/ElectronAsh/DC_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/770686324
git clone --depth 1 --no-tags https://github.com/anas-ibrahem/VerilogMistakes.git f:/verilog_sva_gh_scraper/data/full_repos/772070878
git clone --depth 1 --no-tags https://github.com/baselkelziye/RISC-V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/772573938
git clone --depth 1 --no-tags https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd.git f:/verilog_sva_gh_scraper/data/full_repos/771977433
git clone --depth 1 --no-tags https://github.com/agicy/HDLbitsSolution.git f:/verilog_sva_gh_scraper/data/full_repos/769190495
git clone --depth 1 --no-tags https://github.com/vossi1/v6523.git f:/verilog_sva_gh_scraper/data/full_repos/769113152
git clone --depth 1 --no-tags https://github.com/schoeberl/chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/771873625
git clone --depth 1 --no-tags https://github.com/captainedV/tank.git f:/verilog_sva_gh_scraper/data/full_repos/772145612
git clone --depth 1 --no-tags https://github.com/eman465/alu-32_bit-.git f:/verilog_sva_gh_scraper/data/full_repos/771039247
git clone --depth 1 --no-tags https://github.com/Bengal1/MIPS-32-bits-Micro-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/771083379
git clone --depth 1 --no-tags https://github.com/Suma1624/100-Days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/769935085
git clone --depth 1 --no-tags https://github.com/sccheezum/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/770384488
git clone --depth 1 --no-tags https://github.com/eman465/MIP_32bit-_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/770517671
git clone --depth 1 --no-tags https://github.com/eman465/ALU_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/770513489
git clone --depth 1 --no-tags https://github.com/Cathelloya/trafficlight.git f:/verilog_sva_gh_scraper/data/full_repos/770809318
git clone --depth 1 --no-tags https://github.com/CozyM00n/BUAA_2023_fall_CO.git f:/verilog_sva_gh_scraper/data/full_repos/769511170
git clone --depth 1 --no-tags https://github.com/Oak-Development-Technologies/ice40_rgb_rainbow_chase.git f:/verilog_sva_gh_scraper/data/full_repos/770032172
git clone --depth 1 --no-tags https://github.com/Buenobarbie/Jogao-da-Velha.git f:/verilog_sva_gh_scraper/data/full_repos/770690663
git clone --depth 1 --no-tags https://github.com/BriMonzZY/sha-acc.git f:/verilog_sva_gh_scraper/data/full_repos/769762938
git clone --depth 1 --no-tags https://github.com/chou-ting-wei/NYCU_Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/768262543
git clone --depth 1 --no-tags https://github.com/Afreen2302/MAVEN-SILICON-LABS.git f:/verilog_sva_gh_scraper/data/full_repos/772350243
git clone --depth 1 --no-tags https://github.com/asimkhan8107/APB.git f:/verilog_sva_gh_scraper/data/full_repos/772238914
git clone --depth 1 --no-tags https://github.com/Abhirecket/generic_count_1.git f:/verilog_sva_gh_scraper/data/full_repos/771372207
git clone --depth 1 --no-tags https://github.com/ABKGroup/DG-RePlAce.git f:/verilog_sva_gh_scraper/data/full_repos/770825163
git clone --depth 1 --no-tags https://github.com/ldl19691031/MyMiniCPU.git f:/verilog_sva_gh_scraper/data/full_repos/770136966
git clone --depth 1 --no-tags https://github.com/Afreen2302/Alarm-Clock-Project.git f:/verilog_sva_gh_scraper/data/full_repos/772602331
git clone --depth 1 --no-tags https://github.com/pivotmaster/DigitalCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/770945888
git clone --depth 1 --no-tags https://github.com/kmisimn76/HG_uArch.git f:/verilog_sva_gh_scraper/data/full_repos/771119584
git clone --depth 1 --no-tags https://github.com/rodrigomarcolin/polilock-pcs3635.git f:/verilog_sva_gh_scraper/data/full_repos/769772259
git clone --depth 1 --no-tags https://github.com/xforcevesa/loongchip.git f:/verilog_sva_gh_scraper/data/full_repos/770735057
git clone --depth 1 --no-tags https://github.com/Abhirecket/counting_number_of_1.git f:/verilog_sva_gh_scraper/data/full_repos/771334711
git clone --depth 1 --no-tags https://github.com/xiejunxin/CPU_Design_of_Single_or_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/767998975
git clone --depth 1 --no-tags https://github.com/lishunyang12/EE2026-Group-Project.git f:/verilog_sva_gh_scraper/data/full_repos/767846304
git clone --depth 1 --no-tags https://github.com/behrooztaheri/Verilog_course.git f:/verilog_sva_gh_scraper/data/full_repos/771977994
git clone --depth 1 --no-tags https://github.com/vlad320/MPY-REZ-.git f:/verilog_sva_gh_scraper/data/full_repos/771585417
git clone --depth 1 --no-tags https://github.com/space789/BNN-Hardware-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/769830963
git clone --depth 1 --no-tags https://github.com/zealious21/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/767942655
git clone --depth 1 --no-tags https://github.com/d-kavinraja/study-of-basic-gates.git f:/verilog_sva_gh_scraper/data/full_repos/769418891
git clone --depth 1 --no-tags https://github.com/TimeATronics/A5-1_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/769425268
git clone --depth 1 --no-tags https://github.com/Vikkdsun/GT_64B_66B.git f:/verilog_sva_gh_scraper/data/full_repos/767995525
git clone --depth 1 --no-tags https://github.com/Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/772608276
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_sp24.git f:/verilog_sva_gh_scraper/data/full_repos/772280356
git clone --depth 1 --no-tags https://github.com/JaeHua/Riscv-FPGA-Code.git f:/verilog_sva_gh_scraper/data/full_repos/772093678
git clone --depth 1 --no-tags https://github.com/nguyenloc2410/RISC-V-Processor-16bit.git f:/verilog_sva_gh_scraper/data/full_repos/767938467
git clone --depth 1 --no-tags https://github.com/tanrivertarik/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/768802881
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/fpga-project-2.git f:/verilog_sva_gh_scraper/data/full_repos/768801426
git clone --depth 1 --no-tags https://github.com/jasilva1/Modeling-and-Verification-of-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/768932433
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2018_preliminary_huffman.git f:/verilog_sva_gh_scraper/data/full_repos/768779970
git clone --depth 1 --no-tags https://github.com/gustavoaureliano/PCS3225.git f:/verilog_sva_gh_scraper/data/full_repos/769224379
git clone --depth 1 --no-tags https://github.com/stephan-abdo/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/768051020
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/RTL_Design_Of_RISC_32_I.git f:/verilog_sva_gh_scraper/data/full_repos/769654021
git clone --depth 1 --no-tags https://github.com/pranizuky/Basic_Verilog_Projects_dataflow.git f:/verilog_sva_gh_scraper/data/full_repos/769239353
git clone --depth 1 --no-tags https://github.com/vaishnavam112/user-defined-primitives.git f:/verilog_sva_gh_scraper/data/full_repos/769692187
git clone --depth 1 --no-tags https://github.com/RayChao1030/AES-128-Architecture-Design.git f:/verilog_sva_gh_scraper/data/full_repos/769625745
git clone --depth 1 --no-tags https://github.com/duvitech-llc/csi_receiver_mx02.git f:/verilog_sva_gh_scraper/data/full_repos/769659044
git clone --depth 1 --no-tags https://github.com/aa35037123/Verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/769958618
git clone --depth 1 --no-tags https://github.com/zrz-orz/Risc-V-pipeline-CPU-with-mini-kernel.git f:/verilog_sva_gh_scraper/data/full_repos/770330132
